This file is a merged representation of the entire codebase, combined into a single document by Repomix.

================================================================
File Summary
================================================================

Purpose:
--------
This file contains a packed representation of the entire repository's contents.
It is designed to be easily consumable by AI systems for analysis, code review,
or other automated processes.

File Format:
------------
The content is organized as follows:
1. This summary section
2. Repository information
3. Directory structure
4. Multiple file entries, each consisting of:
  a. A separator line (================)
  b. The file path (File: path/to/file)
  c. Another separator line
  d. The full contents of the file
  e. A blank line

Usage Guidelines:
-----------------
- This file should be treated as read-only. Any changes should be made to the
  original repository files, not this packed version.
- When processing this file, use the file path to distinguish
  between different files in the repository.
- Be aware that this file may contain sensitive information. Handle it with
  the same level of security as you would the original repository.

Notes:
------
- Some files may have been excluded based on .gitignore rules and Repomix's configuration
- Binary files are not included in this packed representation. Please refer to the Repository Structure section for a complete list of file paths, including binary files
- Files matching patterns in .gitignore are excluded
- Files matching default ignore patterns are excluded

Additional Info:
----------------

================================================================
Directory Structure
================================================================
ALU_Mux.vhd
ALU.vhd
db/altsyncram_eko3.tdf
db/Phase_2_partition_pins.json
db/Phase_2.asm.qmsg
db/Phase_2.cbx.xml
db/Phase_2.cmp.logdb
db/Phase_2.db_info
db/Phase_2.fit.qmsg
db/Phase_2.hier_info
db/Phase_2.lpc.html
db/Phase_2.lpc.txt
db/Phase_2.map_bb.logdb
db/Phase_2.map.logdb
db/Phase_2.map.qmsg
db/Phase_2.npp.qmsg
db/Phase_2.smart_action.txt
db/Phase_2.sta.qmsg
db/Phase_2.tmw_info
db/prev_cmp_Phase_2.qmsg
de10_lite_top_tb.vhd
de10_lite_top.vhd
decoder.vhd
greybox_tmp/cbx_args.txt
incremental_db/compiled_partitions/Phase_2.db_info
incremental_db/compiled_partitions/Phase_2.root_partition.cmp.logdb
incremental_db/compiled_partitions/Phase_2.root_partition.map.hbdb.sig
incremental_db/README
memory_1_inst.vhd
memory_1.cmp
memory_1.qip
memory_1.vhd
ModelSim/Phase_2.cr.mti
ModelSim/Phase_2.mpf
ModelSim/transcript
ModelSim/work/_info
ModelSim/work/_vmake
pc_adder.vhd
PC.vhd
Phase_2_nativelink_simulation.rpt
phase_2_tb.vhd
Phase_2.asm.rpt
Phase_2.cdf
Phase_2.done
Phase_2.fit.rpt
Phase_2.fit.smsg
Phase_2.fit.summary
Phase_2.flow.rpt
Phase_2.jdi
Phase_2.map.rpt
Phase_2.map.summary
Phase_2.pin
Phase_2.qpf
Phase_2.qsf
Phase_2.sld
Phase_2.sta.rpt
Phase_2.sta.summary
Phase_2.vhd
reg_read_unit.vhd
reg_write_unit.vhd
register_file.vhd
register_N.vhd
SignExtend.vhd
type_def.vhd
work.cr.mti
work.mpf
work/_info
work/_vmake

================================================================
Files
================================================================

================
File: ALU_Mux.vhd
================
-- Design Phase 2 
-- Date: 4/4/2025
-- Authors: Matthew Collins & Lewis Bates
-- Emails: mcollins42@tntech.edu & lfbates42@tntech.edu


library IEEE;
use IEEE.std_logic_1164.all;

entity ALU_Mux is
    port (
        Input0, Input1 : in  std_logic_vector(31 downto 0);  -- Two 32-bit inputs
        Sel            : in  std_logic;                      -- 1-bit select signal
        Output         : out std_logic_vector(31 downto 0)   -- 32-bit output
    );
end ALU_Mux;

architecture Behavioral of ALU_Mux is
begin
    -- Select Input0 when Sel = '0', Input1 when Sel = '1'
    Output <= Input0 when Sel = '0' else Input1;
end Behavioral;

================
File: ALU.vhd
================
-- Design Phase 2 
-- Date: 4/4/2025
-- Authors: Matthew Collins & Lewis Bates
-- Emails: mcollins42@tntech.edu & lfbates42@tntech.edu

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity  ALU is
    port (
        A, B     : in  std_logic_vector(31 downto 0);  -- Two 32-bit operands
        Control  : in  std_logic_vector(3 downto 0);   -- 4-bit ALU operation control
        Result   : out std_logic_vector(31 downto 0);  -- 32-bit result
        Zero     : out std_logic                       -- 1-bit zero flag
    );
end ALU;

architecture Behavioral of ALU is
begin
    process(A, B, Control)
        variable Result_var : std_logic_vector(31 downto 0);  -- Temporary variable for result
    begin
        -- Determine operation based on Control signal
        case Control is
            when "0000" =>  -- AND
                Result_var := A and B;
            when "0001" =>  -- OR
                Result_var := A or B;
            when "0010" =>  -- Add
                Result_var := std_logic_vector(signed(A) + signed(B));
            when "0110" =>  -- Subtract
                Result_var := std_logic_vector(signed(A) - signed(B));
            when "0111" =>  -- XOR (replacing set-on-less-than)
                Result_var := A xor B;
            when "1100" =>  -- NOR
                Result_var := A nor B;
            when others =>
                Result_var := (others => '0');  -- Default to zero for undefined controls
        end case;

        -- Assign the result to the output port
        Result <= Result_var;

        -- Set Zero flag if result is all zeros
        if Result_var = (Result_var'range => '0') then
            Zero <= '1';
        else
            Zero <= '0';
        end if;
    end process;
end Behavioral;

================
File: db/altsyncram_eko3.tdf
================
--altsyncram ADDRESS_ACLR_B="NONE" ADDRESS_REG_B="CLOCK1" BYTE_SIZE=8 BYTEENA_ACLR_B="NONE" BYTEENA_REG_B="CLOCK1" CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" CLOCK_ENABLE_CORE_A="USE_INPUT_CLKEN" CLOCK_ENABLE_CORE_B="USE_INPUT_CLKEN" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_INPUT_B="NORMAL" CLOCK_ENABLE_OUTPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_B="NORMAL" CYCLONEII_M4K_COMPATIBILITY="ON" DEVICE_FAMILY="MAX 10" ECC_PIPELINE_STAGE_ENABLED="FALSE" ENABLE_ECC="FALSE" ENABLE_RUNTIME_MOD="NO" IMPLEMENT_IN_LES="OFF" INDATA_ACLR_B="NONE" INDATA_REG_B="CLOCK1" INIT_FILE_LAYOUT="PORT_A" LOW_POWER_MODE="AUTO" MAXIMUM_DEPTH=0 NUMWORDS_A=256 NUMWORDS_B=0 OPERATION_MODE="SINGLE_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_ACLR_B="NONE" OUTDATA_REG_A="CLOCK0" OUTDATA_REG_B="UNREGISTERED" POWER_UP_UNINITIALIZED="FALSE" RAM_BLOCK_TYPE="AUTO" RDCONTROL_ACLR_B="NONE" RDCONTROL_REG_B="CLOCK1" READ_DURING_WRITE_MODE_MIXED_PORTS="DONT_CARE" read_during_write_mode_port_a="NEW_DATA_NO_NBE_READ" read_during_write_mode_port_b="NEW_DATA_NO_NBE_READ" stratixiv_m144k_allow_dual_clocks="ON" WIDTH_A=32 WIDTH_B=1 WIDTH_BYTEENA_A=1 WIDTH_BYTEENA_B=1 WIDTH_ECCSTATUS=3 WIDTHAD_A=8 WIDTHAD_B=1 WRCONTROL_ACLR_B="NONE" WRCONTROL_WRADDRESS_REG_B="CLOCK1" address_a clock0 data_a q_a wren_a CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
--VERSION_BEGIN 21.1 cbx_altera_syncram_nd_impl 2022:06:23:22:03:44:SJ cbx_altsyncram 2022:06:23:22:03:45:SJ cbx_cycloneii 2022:06:23:22:03:45:SJ cbx_lpm_add_sub 2022:06:23:22:03:45:SJ cbx_lpm_compare 2022:06:23:22:03:45:SJ cbx_lpm_decode 2022:06:23:22:03:40:SJ cbx_lpm_mux 2022:06:23:22:03:45:SJ cbx_mgl 2022:06:23:22:04:21:SJ cbx_nadder 2022:06:23:22:03:45:SJ cbx_stratix 2022:06:23:22:03:45:SJ cbx_stratixii 2022:06:23:22:03:45:SJ cbx_stratixiii 2022:06:23:22:03:45:SJ cbx_stratixv 2022:06:23:22:03:45:SJ cbx_util_mgl 2022:06:23:22:03:45:SJ  VERSION_END


-- Copyright (C) 2022  Intel Corporation. All rights reserved.
--  Your use of Intel Corporation's design tools, logic functions 
--  and other software and tools, and any partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Intel Program License 
--  Subscription Agreement, the Intel Quartus Prime License Agreement,
--  the Intel FPGA IP License Agreement, or other applicable license
--  agreement, including, without limitation, that your use is for
--  the sole purpose of programming logic devices manufactured by
--  Intel and sold by Intel or its authorized distributors.  Please
--  refer to the applicable agreement for further details, at
--  https://fpgasoftware.intel.com/eula.


FUNCTION fiftyfivenm_ram_block (clk0, clk1, clr0, clr1, ena0, ena1, ena2, ena3, portaaddr[PORT_A_ADDRESS_WIDTH-1..0], portaaddrstall, portabyteenamasks[PORT_A_BYTE_ENABLE_MASK_WIDTH-1..0], portadatain[PORT_A_DATA_WIDTH-1..0], portare, portawe, portbaddr[PORT_B_ADDRESS_WIDTH-1..0], portbaddrstall, portbbyteenamasks[PORT_B_BYTE_ENABLE_MASK_WIDTH-1..0], portbdatain[PORT_B_DATA_WIDTH-1..0], portbre, portbwe)
WITH ( CLK0_CORE_CLOCK_ENABLE, CLK0_INPUT_CLOCK_ENABLE, CLK0_OUTPUT_CLOCK_ENABLE, CLK1_CORE_CLOCK_ENABLE, CLK1_INPUT_CLOCK_ENABLE, CLK1_OUTPUT_CLOCK_ENABLE, CONNECTIVITY_CHECKING, DATA_INTERLEAVE_OFFSET_IN_BITS, DATA_INTERLEAVE_WIDTH_IN_BITS, DONT_POWER_OPTIMIZE, INIT_FILE, INIT_FILE_LAYOUT, init_file_restructured, LOGICAL_RAM_NAME, mem_init0, mem_init1, mem_init2, mem_init3, mem_init4, MIXED_PORT_FEED_THROUGH_MODE, OPERATION_MODE, PORT_A_ADDRESS_CLEAR, PORT_A_ADDRESS_WIDTH = 1, PORT_A_BYTE_ENABLE_MASK_WIDTH = 1, PORT_A_BYTE_SIZE, PORT_A_DATA_OUT_CLEAR, PORT_A_DATA_OUT_CLOCK, PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS, PORT_A_FIRST_BIT_NUMBER, PORT_A_LAST_ADDRESS, PORT_A_LOGICAL_RAM_DEPTH, PORT_A_LOGICAL_RAM_WIDTH, PORT_A_READ_DURING_WRITE_MODE, PORT_B_ADDRESS_CLEAR, PORT_B_ADDRESS_CLOCK, PORT_B_ADDRESS_WIDTH = 1, PORT_B_BYTE_ENABLE_CLOCK, PORT_B_BYTE_ENABLE_MASK_WIDTH = 1, PORT_B_BYTE_SIZE, PORT_B_DATA_IN_CLOCK, PORT_B_DATA_OUT_CLEAR, PORT_B_DATA_OUT_CLOCK, PORT_B_DATA_WIDTH = 1, PORT_B_FIRST_ADDRESS, PORT_B_FIRST_BIT_NUMBER, PORT_B_LAST_ADDRESS, PORT_B_LOGICAL_RAM_DEPTH, PORT_B_LOGICAL_RAM_WIDTH, PORT_B_READ_DURING_WRITE_MODE, PORT_B_READ_ENABLE_CLOCK, PORT_B_WRITE_ENABLE_CLOCK, POWER_UP_UNINITIALIZED, RAM_BLOCK_TYPE, SAFE_WRITE, WIDTH_ECCSTATUS)
RETURNS ( portadataout[PORT_A_DATA_WIDTH-1..0], portbdataout[PORT_B_DATA_WIDTH-1..0]);

--synthesis_resources = M9K 1 
OPTIONS ALTERA_INTERNAL_OPTION = "OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION";

SUBDESIGN altsyncram_eko3
( 
	address_a[7..0]	:	input;
	clock0	:	input;
	data_a[31..0]	:	input;
	q_a[31..0]	:	output;
	wren_a	:	input;
) 
VARIABLE 
	ram_block1a0 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 0,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a1 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 1,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a2 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 2,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a3 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 3,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a4 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 4,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a5 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 5,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a6 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 6,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a7 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 7,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a8 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 8,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a9 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 9,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a10 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 10,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a11 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 11,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a12 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 12,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a13 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 13,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a14 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 14,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a15 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 15,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a16 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 16,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a17 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 17,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a18 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 18,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a19 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 19,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a20 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 20,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a21 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 21,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a22 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 22,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a23 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 23,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a24 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 24,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a25 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 25,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a26 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 26,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a27 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 27,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a28 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 28,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a29 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 29,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a30 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 30,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	ram_block1a31 : fiftyfivenm_ram_block
		WITH (
			CLK0_CORE_CLOCK_ENABLE = "none",
			CLK0_INPUT_CLOCK_ENABLE = "none",
			CLK0_OUTPUT_CLOCK_ENABLE = "none",
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			OPERATION_MODE = "single_port",
			PORT_A_ADDRESS_WIDTH = 8,
			PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
			PORT_A_BYTE_SIZE = 1,
			PORT_A_DATA_OUT_CLEAR = "none",
			PORT_A_DATA_OUT_CLOCK = "clock0",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 0,
			PORT_A_FIRST_BIT_NUMBER = 31,
			PORT_A_LAST_ADDRESS = 255,
			PORT_A_LOGICAL_RAM_DEPTH = 256,
			PORT_A_LOGICAL_RAM_WIDTH = 32,
			PORT_A_READ_DURING_WRITE_MODE = "new_data_no_nbe_read",
			POWER_UP_UNINITIALIZED = "false",
			RAM_BLOCK_TYPE = "AUTO"
		);
	address_a_wire[7..0]	: WIRE;

BEGIN 
	ram_block1a[31..0].clk0 = clock0;
	ram_block1a[31..0].portaaddr[] = ( address_a_wire[7..0]);
	ram_block1a[0].portadatain[] = ( data_a[0..0]);
	ram_block1a[1].portadatain[] = ( data_a[1..1]);
	ram_block1a[2].portadatain[] = ( data_a[2..2]);
	ram_block1a[3].portadatain[] = ( data_a[3..3]);
	ram_block1a[4].portadatain[] = ( data_a[4..4]);
	ram_block1a[5].portadatain[] = ( data_a[5..5]);
	ram_block1a[6].portadatain[] = ( data_a[6..6]);
	ram_block1a[7].portadatain[] = ( data_a[7..7]);
	ram_block1a[8].portadatain[] = ( data_a[8..8]);
	ram_block1a[9].portadatain[] = ( data_a[9..9]);
	ram_block1a[10].portadatain[] = ( data_a[10..10]);
	ram_block1a[11].portadatain[] = ( data_a[11..11]);
	ram_block1a[12].portadatain[] = ( data_a[12..12]);
	ram_block1a[13].portadatain[] = ( data_a[13..13]);
	ram_block1a[14].portadatain[] = ( data_a[14..14]);
	ram_block1a[15].portadatain[] = ( data_a[15..15]);
	ram_block1a[16].portadatain[] = ( data_a[16..16]);
	ram_block1a[17].portadatain[] = ( data_a[17..17]);
	ram_block1a[18].portadatain[] = ( data_a[18..18]);
	ram_block1a[19].portadatain[] = ( data_a[19..19]);
	ram_block1a[20].portadatain[] = ( data_a[20..20]);
	ram_block1a[21].portadatain[] = ( data_a[21..21]);
	ram_block1a[22].portadatain[] = ( data_a[22..22]);
	ram_block1a[23].portadatain[] = ( data_a[23..23]);
	ram_block1a[24].portadatain[] = ( data_a[24..24]);
	ram_block1a[25].portadatain[] = ( data_a[25..25]);
	ram_block1a[26].portadatain[] = ( data_a[26..26]);
	ram_block1a[27].portadatain[] = ( data_a[27..27]);
	ram_block1a[28].portadatain[] = ( data_a[28..28]);
	ram_block1a[29].portadatain[] = ( data_a[29..29]);
	ram_block1a[30].portadatain[] = ( data_a[30..30]);
	ram_block1a[31].portadatain[] = ( data_a[31..31]);
	ram_block1a[31..0].portare = B"11111111111111111111111111111111";
	ram_block1a[31..0].portawe = wren_a;
	address_a_wire[] = address_a[];
	q_a[] = ( ram_block1a[31..0].portadataout[0..0]);
END;
--VALID FILE

================
File: db/Phase_2_partition_pins.json
================
{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "HEX0[0]",
					"strict" : false
				},
				{
					"name" : "HEX0[1]",
					"strict" : false
				},
				{
					"name" : "HEX0[2]",
					"strict" : false
				},
				{
					"name" : "HEX0[3]",
					"strict" : false
				},
				{
					"name" : "HEX0[4]",
					"strict" : false
				},
				{
					"name" : "HEX0[5]",
					"strict" : false
				},
				{
					"name" : "HEX0[6]",
					"strict" : false
				},
				{
					"name" : "HEX1[0]",
					"strict" : false
				},
				{
					"name" : "HEX1[1]",
					"strict" : false
				},
				{
					"name" : "HEX1[2]",
					"strict" : false
				},
				{
					"name" : "HEX1[3]",
					"strict" : false
				},
				{
					"name" : "HEX1[4]",
					"strict" : false
				},
				{
					"name" : "HEX1[5]",
					"strict" : false
				},
				{
					"name" : "HEX1[6]",
					"strict" : false
				},
				{
					"name" : "HEX2[0]",
					"strict" : false
				},
				{
					"name" : "HEX2[1]",
					"strict" : false
				},
				{
					"name" : "HEX2[2]",
					"strict" : false
				},
				{
					"name" : "HEX2[3]",
					"strict" : false
				},
				{
					"name" : "HEX2[4]",
					"strict" : false
				},
				{
					"name" : "HEX2[5]",
					"strict" : false
				},
				{
					"name" : "HEX2[6]",
					"strict" : false
				},
				{
					"name" : "HEX3[0]",
					"strict" : false
				},
				{
					"name" : "HEX3[1]",
					"strict" : false
				},
				{
					"name" : "HEX3[2]",
					"strict" : false
				},
				{
					"name" : "HEX3[3]",
					"strict" : false
				},
				{
					"name" : "HEX3[4]",
					"strict" : false
				},
				{
					"name" : "HEX3[5]",
					"strict" : false
				},
				{
					"name" : "HEX3[6]",
					"strict" : false
				},
				{
					"name" : "HEX4[0]",
					"strict" : false
				},
				{
					"name" : "HEX4[1]",
					"strict" : false
				},
				{
					"name" : "HEX4[2]",
					"strict" : false
				},
				{
					"name" : "HEX4[3]",
					"strict" : false
				},
				{
					"name" : "HEX4[4]",
					"strict" : false
				},
				{
					"name" : "HEX4[5]",
					"strict" : false
				},
				{
					"name" : "HEX4[6]",
					"strict" : false
				},
				{
					"name" : "HEX5[0]",
					"strict" : false
				},
				{
					"name" : "HEX5[1]",
					"strict" : false
				},
				{
					"name" : "HEX5[2]",
					"strict" : false
				},
				{
					"name" : "HEX5[3]",
					"strict" : false
				},
				{
					"name" : "HEX5[4]",
					"strict" : false
				},
				{
					"name" : "HEX5[5]",
					"strict" : false
				},
				{
					"name" : "HEX5[6]",
					"strict" : false
				},
				{
					"name" : "LEDR[0]",
					"strict" : false
				},
				{
					"name" : "LEDR[1]",
					"strict" : false
				},
				{
					"name" : "LEDR[2]",
					"strict" : false
				},
				{
					"name" : "LEDR[3]",
					"strict" : false
				},
				{
					"name" : "LEDR[4]",
					"strict" : false
				},
				{
					"name" : "LEDR[5]",
					"strict" : false
				},
				{
					"name" : "LEDR[6]",
					"strict" : false
				},
				{
					"name" : "LEDR[7]",
					"strict" : false
				},
				{
					"name" : "LEDR[8]",
					"strict" : false
				},
				{
					"name" : "LEDR[9]",
					"strict" : false
				},
				{
					"name" : "SW[8]",
					"strict" : false
				},
				{
					"name" : "SW[7]",
					"strict" : false
				},
				{
					"name" : "SW[6]",
					"strict" : false
				},
				{
					"name" : "SW[5]",
					"strict" : false
				},
				{
					"name" : "SW[4]",
					"strict" : false
				},
				{
					"name" : "SW[0]",
					"strict" : false
				},
				{
					"name" : "SW[1]",
					"strict" : false
				},
				{
					"name" : "SW[2]",
					"strict" : false
				},
				{
					"name" : "SW[3]",
					"strict" : false
				},
				{
					"name" : "SW[9]",
					"strict" : false
				},
				{
					"name" : "CLOCK_50",
					"strict" : false
				},
				{
					"name" : "KEY[0]",
					"strict" : false
				}
			]
		}
	]
}

================
File: db/Phase_2.asm.qmsg
================
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744662849324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744662849326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 15:34:09 2025 " "Processing started: Mon Apr 14 15:34:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744662849326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1744662849326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Phase_2 -c Phase_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Phase_2 -c Phase_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1744662849326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1744662849599 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1744662850888 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1744662850996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744662852140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 15:34:12 2025 " "Processing ended: Mon Apr 14 15:34:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744662852140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744662852140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744662852140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1744662852140 ""}

================
File: db/Phase_2.cbx.xml
================
<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="Phase_2">
	</PROJECT>
</LOG_ROOT>

================
File: db/Phase_2.cmp.logdb
================
v1
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,65;0;65;0;0;65;65;0;65;65;0;52;0;0;13;0;52;13;0;0;0;52;0;0;0;0;0;65;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,0;65;0;65;65;0;0;65;0;0;65;13;65;65;52;65;13;52;65;65;65;13;65;65;65;65;65;0;65;65,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,KEY[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX0[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX1[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX2[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX3[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX4[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,HEX5[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LEDR[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SW[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLOCK_50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,KEY[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,12,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,18,

================
File: db/Phase_2.db_info
================
Quartus_Version = Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
Version_Index = 537088512
Creation_Time = Mon Apr 14 13:06:57 2025

================
File: db/Phase_2.fit.qmsg
================
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1744662835223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1744662835223 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Phase_2 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Phase_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1744662835233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744662835267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744662835267 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|ram_block1a23 " "Atom \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1744662835313 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a23"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1744662835313 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1744662835512 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1744662835517 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744662835712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744662835712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744662835712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744662835712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744662835712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744662835712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744662835712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744662835712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744662835712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744662835712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744662835712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744662835712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744662835712 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1744662835712 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744662835723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744662835723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744662835723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744662835723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744662835723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744662835723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744662835723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744662835723 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1744662835723 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744662835724 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744662835724 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744662835724 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744662835724 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1744662835729 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1744662835790 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Phase_2.sdc " "Synopsys Design Constraints File file not found: 'Phase_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1744662836671 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1744662836672 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1744662836678 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1744662836679 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1744662836680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744662836741 ""}  } { { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744662836741 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1744662837155 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744662837156 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744662837157 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744662837159 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744662837161 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1744662837163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1744662837163 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1744662837164 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1744662837165 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1744662837166 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1744662837166 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_ADC_10 " "Node \"CLOCK_ADC_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_ADC_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT\[1\] " "Node \"G_SENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT\[2\] " "Node \"G_SENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SCLK " "Node \"G_SENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SDI " "Node \"G_SENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SDO " "Node \"G_SENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744662837360 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1744662837360 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744662837365 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1744662837377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1744662838676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744662838821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1744662838849 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1744662840900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744662840900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1744662841451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X33_Y33 X44_Y43 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43"} { { 12 { 0 ""} 33 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1744662842864 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1744662842864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1744662844733 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1744662844733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744662844735 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1744662844920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744662844934 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744662845372 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744662845373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744662846147 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744662846817 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1744662847222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.fit.smsg " "Generated suppressed messages file F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1744662847343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 127 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6088 " "Peak virtual memory: 6088 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744662847995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 15:34:07 2025 " "Processing ended: Mon Apr 14 15:34:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744662847995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744662847995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744662847995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1744662847995 ""}

================
File: db/Phase_2.hier_info
================
|de10_lite_top
CLOCK_50 => Phase_2:dut.clock
KEY[0] => Phase_2:dut.reset
KEY[1] => ~NO_FANOUT~
SW[0] => LEDR[0].DATAIN
SW[1] => LEDR[1].DATAIN
SW[2] => LEDR[2].DATAIN
SW[3] => LEDR[3].DATAIN
SW[4] => Phase_2:dut.alu_op[0]
SW[4] => LEDR[4].DATAIN
SW[5] => Phase_2:dut.alu_op[1]
SW[5] => LEDR[5].DATAIN
SW[6] => Phase_2:dut.alu_op[2]
SW[6] => LEDR[6].DATAIN
SW[7] => Phase_2:dut.alu_op[3]
SW[7] => LEDR[7].DATAIN
SW[8] => Phase_2:dut.alu_src
SW[8] => LEDR[8].DATAIN
SW[9] => Phase_2:dut.regwrite
SW[9] => LEDR[9].DATAIN
HEX0[0] << Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] << Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] << Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] << Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] << Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] << Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] << Mux0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] << Mux13.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] << Mux12.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] << Mux11.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] << Mux10.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] << Mux9.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] << Mux8.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] << Mux7.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] << Mux20.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] << Mux19.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] << Mux18.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] << Mux17.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] << Mux16.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] << Mux15.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] << Mux14.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] << Mux27.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] << Mux26.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] << Mux25.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] << Mux24.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] << Mux23.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] << Mux22.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] << Mux21.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] << Mux34.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] << Mux33.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] << Mux32.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] << Mux31.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] << Mux30.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] << Mux29.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] << Mux28.DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] << Mux41.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] << Mux40.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] << Mux39.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] << Mux38.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] << Mux37.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] << Mux36.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] << Mux35.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] << SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << SW[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << SW[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << SW[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] << SW[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << SW[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] << SW[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] << SW[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] << SW[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] << SW[9].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut
clock => PC:pc_inst.Clock
clock => memory_1:mem_inst.clock
clock => register_file:registers_inst.clock
reset => PC:pc_inst.Resetn
reset => register_file:registers_inst.reset
instr_wren => memory_1:mem_inst.wren
instr_input[0] => memory_1:mem_inst.data[0]
instr_input[1] => memory_1:mem_inst.data[1]
instr_input[2] => memory_1:mem_inst.data[2]
instr_input[3] => memory_1:mem_inst.data[3]
instr_input[4] => memory_1:mem_inst.data[4]
instr_input[5] => memory_1:mem_inst.data[5]
instr_input[6] => memory_1:mem_inst.data[6]
instr_input[7] => memory_1:mem_inst.data[7]
instr_input[8] => memory_1:mem_inst.data[8]
instr_input[9] => memory_1:mem_inst.data[9]
instr_input[10] => memory_1:mem_inst.data[10]
instr_input[11] => memory_1:mem_inst.data[11]
instr_input[12] => memory_1:mem_inst.data[12]
instr_input[13] => memory_1:mem_inst.data[13]
instr_input[14] => memory_1:mem_inst.data[14]
instr_input[15] => memory_1:mem_inst.data[15]
instr_input[16] => memory_1:mem_inst.data[16]
instr_input[17] => memory_1:mem_inst.data[17]
instr_input[18] => memory_1:mem_inst.data[18]
instr_input[19] => memory_1:mem_inst.data[19]
instr_input[20] => memory_1:mem_inst.data[20]
instr_input[21] => memory_1:mem_inst.data[21]
instr_input[22] => memory_1:mem_inst.data[22]
instr_input[23] => memory_1:mem_inst.data[23]
instr_input[24] => memory_1:mem_inst.data[24]
instr_input[25] => memory_1:mem_inst.data[25]
instr_input[26] => memory_1:mem_inst.data[26]
instr_input[27] => memory_1:mem_inst.data[27]
instr_input[28] => memory_1:mem_inst.data[28]
instr_input[29] => memory_1:mem_inst.data[29]
instr_input[30] => memory_1:mem_inst.data[30]
instr_input[31] => memory_1:mem_inst.data[31]
regwrite => register_file:registers_inst.regwrite_bit
alu_src => alu_mux:alu_mux_inst.Sel
alu_op[0] => alu:alu_inst.Control[0]
alu_op[1] => alu:alu_inst.Control[1]
alu_op[2] => alu:alu_inst.Control[2]
alu_op[3] => alu:alu_inst.Control[3]
reg_data_1[0] <= register_file:registers_inst.read_data_1[0]
reg_data_1[1] <= register_file:registers_inst.read_data_1[1]
reg_data_1[2] <= register_file:registers_inst.read_data_1[2]
reg_data_1[3] <= register_file:registers_inst.read_data_1[3]
reg_data_1[4] <= register_file:registers_inst.read_data_1[4]
reg_data_1[5] <= register_file:registers_inst.read_data_1[5]
reg_data_1[6] <= register_file:registers_inst.read_data_1[6]
reg_data_1[7] <= register_file:registers_inst.read_data_1[7]
reg_data_1[8] <= register_file:registers_inst.read_data_1[8]
reg_data_1[9] <= register_file:registers_inst.read_data_1[9]
reg_data_1[10] <= register_file:registers_inst.read_data_1[10]
reg_data_1[11] <= register_file:registers_inst.read_data_1[11]
reg_data_1[12] <= register_file:registers_inst.read_data_1[12]
reg_data_1[13] <= register_file:registers_inst.read_data_1[13]
reg_data_1[14] <= register_file:registers_inst.read_data_1[14]
reg_data_1[15] <= register_file:registers_inst.read_data_1[15]
reg_data_1[16] <= register_file:registers_inst.read_data_1[16]
reg_data_1[17] <= register_file:registers_inst.read_data_1[17]
reg_data_1[18] <= register_file:registers_inst.read_data_1[18]
reg_data_1[19] <= register_file:registers_inst.read_data_1[19]
reg_data_1[20] <= register_file:registers_inst.read_data_1[20]
reg_data_1[21] <= register_file:registers_inst.read_data_1[21]
reg_data_1[22] <= register_file:registers_inst.read_data_1[22]
reg_data_1[23] <= register_file:registers_inst.read_data_1[23]
reg_data_1[24] <= register_file:registers_inst.read_data_1[24]
reg_data_1[25] <= register_file:registers_inst.read_data_1[25]
reg_data_1[26] <= register_file:registers_inst.read_data_1[26]
reg_data_1[27] <= register_file:registers_inst.read_data_1[27]
reg_data_1[28] <= register_file:registers_inst.read_data_1[28]
reg_data_1[29] <= register_file:registers_inst.read_data_1[29]
reg_data_1[30] <= register_file:registers_inst.read_data_1[30]
reg_data_1[31] <= register_file:registers_inst.read_data_1[31]
reg_data_2[0] <= register_file:registers_inst.read_data_2[0]
reg_data_2[1] <= register_file:registers_inst.read_data_2[1]
reg_data_2[2] <= register_file:registers_inst.read_data_2[2]
reg_data_2[3] <= register_file:registers_inst.read_data_2[3]
reg_data_2[4] <= register_file:registers_inst.read_data_2[4]
reg_data_2[5] <= register_file:registers_inst.read_data_2[5]
reg_data_2[6] <= register_file:registers_inst.read_data_2[6]
reg_data_2[7] <= register_file:registers_inst.read_data_2[7]
reg_data_2[8] <= register_file:registers_inst.read_data_2[8]
reg_data_2[9] <= register_file:registers_inst.read_data_2[9]
reg_data_2[10] <= register_file:registers_inst.read_data_2[10]
reg_data_2[11] <= register_file:registers_inst.read_data_2[11]
reg_data_2[12] <= register_file:registers_inst.read_data_2[12]
reg_data_2[13] <= register_file:registers_inst.read_data_2[13]
reg_data_2[14] <= register_file:registers_inst.read_data_2[14]
reg_data_2[15] <= register_file:registers_inst.read_data_2[15]
reg_data_2[16] <= register_file:registers_inst.read_data_2[16]
reg_data_2[17] <= register_file:registers_inst.read_data_2[17]
reg_data_2[18] <= register_file:registers_inst.read_data_2[18]
reg_data_2[19] <= register_file:registers_inst.read_data_2[19]
reg_data_2[20] <= register_file:registers_inst.read_data_2[20]
reg_data_2[21] <= register_file:registers_inst.read_data_2[21]
reg_data_2[22] <= register_file:registers_inst.read_data_2[22]
reg_data_2[23] <= register_file:registers_inst.read_data_2[23]
reg_data_2[24] <= register_file:registers_inst.read_data_2[24]
reg_data_2[25] <= register_file:registers_inst.read_data_2[25]
reg_data_2[26] <= register_file:registers_inst.read_data_2[26]
reg_data_2[27] <= register_file:registers_inst.read_data_2[27]
reg_data_2[28] <= register_file:registers_inst.read_data_2[28]
reg_data_2[29] <= register_file:registers_inst.read_data_2[29]
reg_data_2[30] <= register_file:registers_inst.read_data_2[30]
reg_data_2[31] <= register_file:registers_inst.read_data_2[31]
read_reg_1[0] <= memory_1:mem_inst.q[21]
read_reg_1[1] <= memory_1:mem_inst.q[22]
read_reg_1[2] <= memory_1:mem_inst.q[23]
read_reg_1[3] <= memory_1:mem_inst.q[24]
read_reg_1[4] <= memory_1:mem_inst.q[25]
read_reg_2[0] <= memory_1:mem_inst.q[16]
read_reg_2[1] <= memory_1:mem_inst.q[17]
read_reg_2[2] <= memory_1:mem_inst.q[18]
read_reg_2[3] <= memory_1:mem_inst.q[19]
read_reg_2[4] <= memory_1:mem_inst.q[20]
write_reg[0] <= memory_1:mem_inst.q[11]
write_reg[1] <= memory_1:mem_inst.q[12]
write_reg[2] <= memory_1:mem_inst.q[13]
write_reg[3] <= memory_1:mem_inst.q[14]
write_reg[4] <= memory_1:mem_inst.q[15]
alu_out[0] <= alu:alu_inst.Result[0]
alu_out[1] <= alu:alu_inst.Result[1]
alu_out[2] <= alu:alu_inst.Result[2]
alu_out[3] <= alu:alu_inst.Result[3]
alu_out[4] <= alu:alu_inst.Result[4]
alu_out[5] <= alu:alu_inst.Result[5]
alu_out[6] <= alu:alu_inst.Result[6]
alu_out[7] <= alu:alu_inst.Result[7]
alu_out[8] <= alu:alu_inst.Result[8]
alu_out[9] <= alu:alu_inst.Result[9]
alu_out[10] <= alu:alu_inst.Result[10]
alu_out[11] <= alu:alu_inst.Result[11]
alu_out[12] <= alu:alu_inst.Result[12]
alu_out[13] <= alu:alu_inst.Result[13]
alu_out[14] <= alu:alu_inst.Result[14]
alu_out[15] <= alu:alu_inst.Result[15]
alu_out[16] <= alu:alu_inst.Result[16]
alu_out[17] <= alu:alu_inst.Result[17]
alu_out[18] <= alu:alu_inst.Result[18]
alu_out[19] <= alu:alu_inst.Result[19]
alu_out[20] <= alu:alu_inst.Result[20]
alu_out[21] <= alu:alu_inst.Result[21]
alu_out[22] <= alu:alu_inst.Result[22]
alu_out[23] <= alu:alu_inst.Result[23]
alu_out[24] <= alu:alu_inst.Result[24]
alu_out[25] <= alu:alu_inst.Result[25]
alu_out[26] <= alu:alu_inst.Result[26]
alu_out[27] <= alu:alu_inst.Result[27]
alu_out[28] <= alu:alu_inst.Result[28]
alu_out[29] <= alu:alu_inst.Result[29]
alu_out[30] <= alu:alu_inst.Result[30]
alu_out[31] <= alu:alu_inst.Result[31]
alu_zero <= alu:alu_inst.Zero
instr_mem_out[0] <= memory_1:mem_inst.q[0]
instr_mem_out[1] <= memory_1:mem_inst.q[1]
instr_mem_out[2] <= memory_1:mem_inst.q[2]
instr_mem_out[3] <= memory_1:mem_inst.q[3]
instr_mem_out[4] <= memory_1:mem_inst.q[4]
instr_mem_out[5] <= memory_1:mem_inst.q[5]
instr_mem_out[6] <= memory_1:mem_inst.q[6]
instr_mem_out[7] <= memory_1:mem_inst.q[7]
instr_mem_out[8] <= memory_1:mem_inst.q[8]
instr_mem_out[9] <= memory_1:mem_inst.q[9]
instr_mem_out[10] <= memory_1:mem_inst.q[10]
instr_mem_out[11] <= memory_1:mem_inst.q[11]
instr_mem_out[12] <= memory_1:mem_inst.q[12]
instr_mem_out[13] <= memory_1:mem_inst.q[13]
instr_mem_out[14] <= memory_1:mem_inst.q[14]
instr_mem_out[15] <= memory_1:mem_inst.q[15]
instr_mem_out[16] <= memory_1:mem_inst.q[16]
instr_mem_out[17] <= memory_1:mem_inst.q[17]
instr_mem_out[18] <= memory_1:mem_inst.q[18]
instr_mem_out[19] <= memory_1:mem_inst.q[19]
instr_mem_out[20] <= memory_1:mem_inst.q[20]
instr_mem_out[21] <= memory_1:mem_inst.q[21]
instr_mem_out[22] <= memory_1:mem_inst.q[22]
instr_mem_out[23] <= memory_1:mem_inst.q[23]
instr_mem_out[24] <= memory_1:mem_inst.q[24]
instr_mem_out[25] <= memory_1:mem_inst.q[25]
instr_mem_out[26] <= memory_1:mem_inst.q[26]
instr_mem_out[27] <= memory_1:mem_inst.q[27]
instr_mem_out[28] <= memory_1:mem_inst.q[28]
instr_mem_out[29] <= memory_1:mem_inst.q[29]
instr_mem_out[30] <= memory_1:mem_inst.q[30]
instr_mem_out[31] <= memory_1:mem_inst.q[31]


|de10_lite_top|Phase_2:dut|PC:pc_inst
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|memory_1:mem_inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component
wren_a => altsyncram_eko3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_eko3:auto_generated.data_a[0]
data_a[1] => altsyncram_eko3:auto_generated.data_a[1]
data_a[2] => altsyncram_eko3:auto_generated.data_a[2]
data_a[3] => altsyncram_eko3:auto_generated.data_a[3]
data_a[4] => altsyncram_eko3:auto_generated.data_a[4]
data_a[5] => altsyncram_eko3:auto_generated.data_a[5]
data_a[6] => altsyncram_eko3:auto_generated.data_a[6]
data_a[7] => altsyncram_eko3:auto_generated.data_a[7]
data_a[8] => altsyncram_eko3:auto_generated.data_a[8]
data_a[9] => altsyncram_eko3:auto_generated.data_a[9]
data_a[10] => altsyncram_eko3:auto_generated.data_a[10]
data_a[11] => altsyncram_eko3:auto_generated.data_a[11]
data_a[12] => altsyncram_eko3:auto_generated.data_a[12]
data_a[13] => altsyncram_eko3:auto_generated.data_a[13]
data_a[14] => altsyncram_eko3:auto_generated.data_a[14]
data_a[15] => altsyncram_eko3:auto_generated.data_a[15]
data_a[16] => altsyncram_eko3:auto_generated.data_a[16]
data_a[17] => altsyncram_eko3:auto_generated.data_a[17]
data_a[18] => altsyncram_eko3:auto_generated.data_a[18]
data_a[19] => altsyncram_eko3:auto_generated.data_a[19]
data_a[20] => altsyncram_eko3:auto_generated.data_a[20]
data_a[21] => altsyncram_eko3:auto_generated.data_a[21]
data_a[22] => altsyncram_eko3:auto_generated.data_a[22]
data_a[23] => altsyncram_eko3:auto_generated.data_a[23]
data_a[24] => altsyncram_eko3:auto_generated.data_a[24]
data_a[25] => altsyncram_eko3:auto_generated.data_a[25]
data_a[26] => altsyncram_eko3:auto_generated.data_a[26]
data_a[27] => altsyncram_eko3:auto_generated.data_a[27]
data_a[28] => altsyncram_eko3:auto_generated.data_a[28]
data_a[29] => altsyncram_eko3:auto_generated.data_a[29]
data_a[30] => altsyncram_eko3:auto_generated.data_a[30]
data_a[31] => altsyncram_eko3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_eko3:auto_generated.address_a[0]
address_a[1] => altsyncram_eko3:auto_generated.address_a[1]
address_a[2] => altsyncram_eko3:auto_generated.address_a[2]
address_a[3] => altsyncram_eko3:auto_generated.address_a[3]
address_a[4] => altsyncram_eko3:auto_generated.address_a[4]
address_a[5] => altsyncram_eko3:auto_generated.address_a[5]
address_a[6] => altsyncram_eko3:auto_generated.address_a[6]
address_a[7] => altsyncram_eko3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_eko3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_eko3:auto_generated.q_a[0]
q_a[1] <= altsyncram_eko3:auto_generated.q_a[1]
q_a[2] <= altsyncram_eko3:auto_generated.q_a[2]
q_a[3] <= altsyncram_eko3:auto_generated.q_a[3]
q_a[4] <= altsyncram_eko3:auto_generated.q_a[4]
q_a[5] <= altsyncram_eko3:auto_generated.q_a[5]
q_a[6] <= altsyncram_eko3:auto_generated.q_a[6]
q_a[7] <= altsyncram_eko3:auto_generated.q_a[7]
q_a[8] <= altsyncram_eko3:auto_generated.q_a[8]
q_a[9] <= altsyncram_eko3:auto_generated.q_a[9]
q_a[10] <= altsyncram_eko3:auto_generated.q_a[10]
q_a[11] <= altsyncram_eko3:auto_generated.q_a[11]
q_a[12] <= altsyncram_eko3:auto_generated.q_a[12]
q_a[13] <= altsyncram_eko3:auto_generated.q_a[13]
q_a[14] <= altsyncram_eko3:auto_generated.q_a[14]
q_a[15] <= altsyncram_eko3:auto_generated.q_a[15]
q_a[16] <= altsyncram_eko3:auto_generated.q_a[16]
q_a[17] <= altsyncram_eko3:auto_generated.q_a[17]
q_a[18] <= altsyncram_eko3:auto_generated.q_a[18]
q_a[19] <= altsyncram_eko3:auto_generated.q_a[19]
q_a[20] <= altsyncram_eko3:auto_generated.q_a[20]
q_a[21] <= altsyncram_eko3:auto_generated.q_a[21]
q_a[22] <= altsyncram_eko3:auto_generated.q_a[22]
q_a[23] <= altsyncram_eko3:auto_generated.q_a[23]
q_a[24] <= altsyncram_eko3:auto_generated.q_a[24]
q_a[25] <= altsyncram_eko3:auto_generated.q_a[25]
q_a[26] <= altsyncram_eko3:auto_generated.q_a[26]
q_a[27] <= altsyncram_eko3:auto_generated.q_a[27]
q_a[28] <= altsyncram_eko3:auto_generated.q_a[28]
q_a[29] <= altsyncram_eko3:auto_generated.q_a[29]
q_a[30] <= altsyncram_eko3:auto_generated.q_a[30]
q_a[31] <= altsyncram_eko3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|de10_lite_top|Phase_2:dut|pc_adder:pc_adder_inst
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
F[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst
read_reg_1[0] => reg_read_unit:read_unit.read_reg_1[0]
read_reg_1[1] => reg_read_unit:read_unit.read_reg_1[1]
read_reg_1[2] => reg_read_unit:read_unit.read_reg_1[2]
read_reg_1[3] => reg_read_unit:read_unit.read_reg_1[3]
read_reg_1[4] => reg_read_unit:read_unit.read_reg_1[4]
read_reg_2[0] => reg_read_unit:read_unit.read_reg_2[0]
read_reg_2[1] => reg_read_unit:read_unit.read_reg_2[1]
read_reg_2[2] => reg_read_unit:read_unit.read_reg_2[2]
read_reg_2[3] => reg_read_unit:read_unit.read_reg_2[3]
read_reg_2[4] => reg_read_unit:read_unit.read_reg_2[4]
write_reg[0] => reg_write_unit:write_unit.write_reg[0]
write_reg[1] => reg_write_unit:write_unit.write_reg[1]
write_reg[2] => reg_write_unit:write_unit.write_reg[2]
write_reg[3] => reg_write_unit:write_unit.write_reg[3]
write_reg[4] => reg_write_unit:write_unit.write_reg[4]
write_data[0] => reg_write_unit:write_unit.write_data[0]
write_data[1] => reg_write_unit:write_unit.write_data[1]
write_data[2] => reg_write_unit:write_unit.write_data[2]
write_data[3] => reg_write_unit:write_unit.write_data[3]
write_data[4] => reg_write_unit:write_unit.write_data[4]
write_data[5] => reg_write_unit:write_unit.write_data[5]
write_data[6] => reg_write_unit:write_unit.write_data[6]
write_data[7] => reg_write_unit:write_unit.write_data[7]
write_data[8] => reg_write_unit:write_unit.write_data[8]
write_data[9] => reg_write_unit:write_unit.write_data[9]
write_data[10] => reg_write_unit:write_unit.write_data[10]
write_data[11] => reg_write_unit:write_unit.write_data[11]
write_data[12] => reg_write_unit:write_unit.write_data[12]
write_data[13] => reg_write_unit:write_unit.write_data[13]
write_data[14] => reg_write_unit:write_unit.write_data[14]
write_data[15] => reg_write_unit:write_unit.write_data[15]
write_data[16] => reg_write_unit:write_unit.write_data[16]
write_data[17] => reg_write_unit:write_unit.write_data[17]
write_data[18] => reg_write_unit:write_unit.write_data[18]
write_data[19] => reg_write_unit:write_unit.write_data[19]
write_data[20] => reg_write_unit:write_unit.write_data[20]
write_data[21] => reg_write_unit:write_unit.write_data[21]
write_data[22] => reg_write_unit:write_unit.write_data[22]
write_data[23] => reg_write_unit:write_unit.write_data[23]
write_data[24] => reg_write_unit:write_unit.write_data[24]
write_data[25] => reg_write_unit:write_unit.write_data[25]
write_data[26] => reg_write_unit:write_unit.write_data[26]
write_data[27] => reg_write_unit:write_unit.write_data[27]
write_data[28] => reg_write_unit:write_unit.write_data[28]
write_data[29] => reg_write_unit:write_unit.write_data[29]
write_data[30] => reg_write_unit:write_unit.write_data[30]
write_data[31] => reg_write_unit:write_unit.write_data[31]
regwrite_bit => reg_write_unit:write_unit.write_en
reset => reg_write_unit:write_unit.reset
clock => reg_write_unit:write_unit.clock
read_data_1[0] <= reg_read_unit:read_unit.read_data_1[0]
read_data_1[1] <= reg_read_unit:read_unit.read_data_1[1]
read_data_1[2] <= reg_read_unit:read_unit.read_data_1[2]
read_data_1[3] <= reg_read_unit:read_unit.read_data_1[3]
read_data_1[4] <= reg_read_unit:read_unit.read_data_1[4]
read_data_1[5] <= reg_read_unit:read_unit.read_data_1[5]
read_data_1[6] <= reg_read_unit:read_unit.read_data_1[6]
read_data_1[7] <= reg_read_unit:read_unit.read_data_1[7]
read_data_1[8] <= reg_read_unit:read_unit.read_data_1[8]
read_data_1[9] <= reg_read_unit:read_unit.read_data_1[9]
read_data_1[10] <= reg_read_unit:read_unit.read_data_1[10]
read_data_1[11] <= reg_read_unit:read_unit.read_data_1[11]
read_data_1[12] <= reg_read_unit:read_unit.read_data_1[12]
read_data_1[13] <= reg_read_unit:read_unit.read_data_1[13]
read_data_1[14] <= reg_read_unit:read_unit.read_data_1[14]
read_data_1[15] <= reg_read_unit:read_unit.read_data_1[15]
read_data_1[16] <= reg_read_unit:read_unit.read_data_1[16]
read_data_1[17] <= reg_read_unit:read_unit.read_data_1[17]
read_data_1[18] <= reg_read_unit:read_unit.read_data_1[18]
read_data_1[19] <= reg_read_unit:read_unit.read_data_1[19]
read_data_1[20] <= reg_read_unit:read_unit.read_data_1[20]
read_data_1[21] <= reg_read_unit:read_unit.read_data_1[21]
read_data_1[22] <= reg_read_unit:read_unit.read_data_1[22]
read_data_1[23] <= reg_read_unit:read_unit.read_data_1[23]
read_data_1[24] <= reg_read_unit:read_unit.read_data_1[24]
read_data_1[25] <= reg_read_unit:read_unit.read_data_1[25]
read_data_1[26] <= reg_read_unit:read_unit.read_data_1[26]
read_data_1[27] <= reg_read_unit:read_unit.read_data_1[27]
read_data_1[28] <= reg_read_unit:read_unit.read_data_1[28]
read_data_1[29] <= reg_read_unit:read_unit.read_data_1[29]
read_data_1[30] <= reg_read_unit:read_unit.read_data_1[30]
read_data_1[31] <= reg_read_unit:read_unit.read_data_1[31]
read_data_2[0] <= reg_read_unit:read_unit.read_data_2[0]
read_data_2[1] <= reg_read_unit:read_unit.read_data_2[1]
read_data_2[2] <= reg_read_unit:read_unit.read_data_2[2]
read_data_2[3] <= reg_read_unit:read_unit.read_data_2[3]
read_data_2[4] <= reg_read_unit:read_unit.read_data_2[4]
read_data_2[5] <= reg_read_unit:read_unit.read_data_2[5]
read_data_2[6] <= reg_read_unit:read_unit.read_data_2[6]
read_data_2[7] <= reg_read_unit:read_unit.read_data_2[7]
read_data_2[8] <= reg_read_unit:read_unit.read_data_2[8]
read_data_2[9] <= reg_read_unit:read_unit.read_data_2[9]
read_data_2[10] <= reg_read_unit:read_unit.read_data_2[10]
read_data_2[11] <= reg_read_unit:read_unit.read_data_2[11]
read_data_2[12] <= reg_read_unit:read_unit.read_data_2[12]
read_data_2[13] <= reg_read_unit:read_unit.read_data_2[13]
read_data_2[14] <= reg_read_unit:read_unit.read_data_2[14]
read_data_2[15] <= reg_read_unit:read_unit.read_data_2[15]
read_data_2[16] <= reg_read_unit:read_unit.read_data_2[16]
read_data_2[17] <= reg_read_unit:read_unit.read_data_2[17]
read_data_2[18] <= reg_read_unit:read_unit.read_data_2[18]
read_data_2[19] <= reg_read_unit:read_unit.read_data_2[19]
read_data_2[20] <= reg_read_unit:read_unit.read_data_2[20]
read_data_2[21] <= reg_read_unit:read_unit.read_data_2[21]
read_data_2[22] <= reg_read_unit:read_unit.read_data_2[22]
read_data_2[23] <= reg_read_unit:read_unit.read_data_2[23]
read_data_2[24] <= reg_read_unit:read_unit.read_data_2[24]
read_data_2[25] <= reg_read_unit:read_unit.read_data_2[25]
read_data_2[26] <= reg_read_unit:read_unit.read_data_2[26]
read_data_2[27] <= reg_read_unit:read_unit.read_data_2[27]
read_data_2[28] <= reg_read_unit:read_unit.read_data_2[28]
read_data_2[29] <= reg_read_unit:read_unit.read_data_2[29]
read_data_2[30] <= reg_read_unit:read_unit.read_data_2[30]
read_data_2[31] <= reg_read_unit:read_unit.read_data_2[31]


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit
write_en => reg_en[0].IN1
write_en => reg_en[1].IN1
write_en => reg_en[2].IN1
write_en => reg_en[3].IN1
write_en => reg_en[4].IN1
write_en => reg_en[5].IN1
write_en => reg_en[6].IN1
write_en => reg_en[7].IN1
write_en => reg_en[8].IN1
write_en => reg_en[9].IN1
write_en => reg_en[10].IN1
write_en => reg_en[11].IN1
write_en => reg_en[12].IN1
write_en => reg_en[13].IN1
write_en => reg_en[14].IN1
write_en => reg_en[15].IN1
write_en => reg_en[16].IN1
write_en => reg_en[17].IN1
write_en => reg_en[18].IN1
write_en => reg_en[19].IN1
write_en => reg_en[20].IN1
write_en => reg_en[21].IN1
write_en => reg_en[22].IN1
write_en => reg_en[23].IN1
write_en => reg_en[24].IN1
write_en => reg_en[25].IN1
write_en => reg_en[26].IN1
write_en => reg_en[27].IN1
write_en => reg_en[28].IN1
write_en => reg_en[29].IN1
write_en => reg_en[30].IN1
write_en => reg_en[31].IN1
clock => register_N:reg_list:0:registers.Clock
clock => register_N:reg_list:1:registers.Clock
clock => register_N:reg_list:2:registers.Clock
clock => register_N:reg_list:3:registers.Clock
clock => register_N:reg_list:4:registers.Clock
clock => register_N:reg_list:5:registers.Clock
clock => register_N:reg_list:6:registers.Clock
clock => register_N:reg_list:7:registers.Clock
clock => register_N:reg_list:8:registers.Clock
clock => register_N:reg_list:9:registers.Clock
clock => register_N:reg_list:10:registers.Clock
clock => register_N:reg_list:11:registers.Clock
clock => register_N:reg_list:12:registers.Clock
clock => register_N:reg_list:13:registers.Clock
clock => register_N:reg_list:14:registers.Clock
clock => register_N:reg_list:15:registers.Clock
clock => register_N:reg_list:16:registers.Clock
clock => register_N:reg_list:17:registers.Clock
clock => register_N:reg_list:18:registers.Clock
clock => register_N:reg_list:19:registers.Clock
clock => register_N:reg_list:20:registers.Clock
clock => register_N:reg_list:21:registers.Clock
clock => register_N:reg_list:22:registers.Clock
clock => register_N:reg_list:23:registers.Clock
clock => register_N:reg_list:24:registers.Clock
clock => register_N:reg_list:25:registers.Clock
clock => register_N:reg_list:26:registers.Clock
clock => register_N:reg_list:27:registers.Clock
clock => register_N:reg_list:28:registers.Clock
clock => register_N:reg_list:29:registers.Clock
clock => register_N:reg_list:30:registers.Clock
clock => register_N:reg_list:31:registers.Clock
write_reg[0] => decoder:dec.input[0]
write_reg[1] => decoder:dec.input[1]
write_reg[2] => decoder:dec.input[2]
write_reg[3] => decoder:dec.input[3]
write_reg[4] => decoder:dec.input[4]
write_data[0] => register_N:reg_list:0:registers.D[0]
write_data[0] => register_N:reg_list:1:registers.D[0]
write_data[0] => register_N:reg_list:2:registers.D[0]
write_data[0] => register_N:reg_list:3:registers.D[0]
write_data[0] => register_N:reg_list:4:registers.D[0]
write_data[0] => register_N:reg_list:5:registers.D[0]
write_data[0] => register_N:reg_list:6:registers.D[0]
write_data[0] => register_N:reg_list:7:registers.D[0]
write_data[0] => register_N:reg_list:8:registers.D[0]
write_data[0] => register_N:reg_list:9:registers.D[0]
write_data[0] => register_N:reg_list:10:registers.D[0]
write_data[0] => register_N:reg_list:11:registers.D[0]
write_data[0] => register_N:reg_list:12:registers.D[0]
write_data[0] => register_N:reg_list:13:registers.D[0]
write_data[0] => register_N:reg_list:14:registers.D[0]
write_data[0] => register_N:reg_list:15:registers.D[0]
write_data[0] => register_N:reg_list:16:registers.D[0]
write_data[0] => register_N:reg_list:17:registers.D[0]
write_data[0] => register_N:reg_list:18:registers.D[0]
write_data[0] => register_N:reg_list:19:registers.D[0]
write_data[0] => register_N:reg_list:20:registers.D[0]
write_data[0] => register_N:reg_list:21:registers.D[0]
write_data[0] => register_N:reg_list:22:registers.D[0]
write_data[0] => register_N:reg_list:23:registers.D[0]
write_data[0] => register_N:reg_list:24:registers.D[0]
write_data[0] => register_N:reg_list:25:registers.D[0]
write_data[0] => register_N:reg_list:26:registers.D[0]
write_data[0] => register_N:reg_list:27:registers.D[0]
write_data[0] => register_N:reg_list:28:registers.D[0]
write_data[0] => register_N:reg_list:29:registers.D[0]
write_data[0] => register_N:reg_list:30:registers.D[0]
write_data[0] => register_N:reg_list:31:registers.D[0]
write_data[1] => register_N:reg_list:0:registers.D[1]
write_data[1] => register_N:reg_list:1:registers.D[1]
write_data[1] => register_N:reg_list:2:registers.D[1]
write_data[1] => register_N:reg_list:3:registers.D[1]
write_data[1] => register_N:reg_list:4:registers.D[1]
write_data[1] => register_N:reg_list:5:registers.D[1]
write_data[1] => register_N:reg_list:6:registers.D[1]
write_data[1] => register_N:reg_list:7:registers.D[1]
write_data[1] => register_N:reg_list:8:registers.D[1]
write_data[1] => register_N:reg_list:9:registers.D[1]
write_data[1] => register_N:reg_list:10:registers.D[1]
write_data[1] => register_N:reg_list:11:registers.D[1]
write_data[1] => register_N:reg_list:12:registers.D[1]
write_data[1] => register_N:reg_list:13:registers.D[1]
write_data[1] => register_N:reg_list:14:registers.D[1]
write_data[1] => register_N:reg_list:15:registers.D[1]
write_data[1] => register_N:reg_list:16:registers.D[1]
write_data[1] => register_N:reg_list:17:registers.D[1]
write_data[1] => register_N:reg_list:18:registers.D[1]
write_data[1] => register_N:reg_list:19:registers.D[1]
write_data[1] => register_N:reg_list:20:registers.D[1]
write_data[1] => register_N:reg_list:21:registers.D[1]
write_data[1] => register_N:reg_list:22:registers.D[1]
write_data[1] => register_N:reg_list:23:registers.D[1]
write_data[1] => register_N:reg_list:24:registers.D[1]
write_data[1] => register_N:reg_list:25:registers.D[1]
write_data[1] => register_N:reg_list:26:registers.D[1]
write_data[1] => register_N:reg_list:27:registers.D[1]
write_data[1] => register_N:reg_list:28:registers.D[1]
write_data[1] => register_N:reg_list:29:registers.D[1]
write_data[1] => register_N:reg_list:30:registers.D[1]
write_data[1] => register_N:reg_list:31:registers.D[1]
write_data[2] => register_N:reg_list:0:registers.D[2]
write_data[2] => register_N:reg_list:1:registers.D[2]
write_data[2] => register_N:reg_list:2:registers.D[2]
write_data[2] => register_N:reg_list:3:registers.D[2]
write_data[2] => register_N:reg_list:4:registers.D[2]
write_data[2] => register_N:reg_list:5:registers.D[2]
write_data[2] => register_N:reg_list:6:registers.D[2]
write_data[2] => register_N:reg_list:7:registers.D[2]
write_data[2] => register_N:reg_list:8:registers.D[2]
write_data[2] => register_N:reg_list:9:registers.D[2]
write_data[2] => register_N:reg_list:10:registers.D[2]
write_data[2] => register_N:reg_list:11:registers.D[2]
write_data[2] => register_N:reg_list:12:registers.D[2]
write_data[2] => register_N:reg_list:13:registers.D[2]
write_data[2] => register_N:reg_list:14:registers.D[2]
write_data[2] => register_N:reg_list:15:registers.D[2]
write_data[2] => register_N:reg_list:16:registers.D[2]
write_data[2] => register_N:reg_list:17:registers.D[2]
write_data[2] => register_N:reg_list:18:registers.D[2]
write_data[2] => register_N:reg_list:19:registers.D[2]
write_data[2] => register_N:reg_list:20:registers.D[2]
write_data[2] => register_N:reg_list:21:registers.D[2]
write_data[2] => register_N:reg_list:22:registers.D[2]
write_data[2] => register_N:reg_list:23:registers.D[2]
write_data[2] => register_N:reg_list:24:registers.D[2]
write_data[2] => register_N:reg_list:25:registers.D[2]
write_data[2] => register_N:reg_list:26:registers.D[2]
write_data[2] => register_N:reg_list:27:registers.D[2]
write_data[2] => register_N:reg_list:28:registers.D[2]
write_data[2] => register_N:reg_list:29:registers.D[2]
write_data[2] => register_N:reg_list:30:registers.D[2]
write_data[2] => register_N:reg_list:31:registers.D[2]
write_data[3] => register_N:reg_list:0:registers.D[3]
write_data[3] => register_N:reg_list:1:registers.D[3]
write_data[3] => register_N:reg_list:2:registers.D[3]
write_data[3] => register_N:reg_list:3:registers.D[3]
write_data[3] => register_N:reg_list:4:registers.D[3]
write_data[3] => register_N:reg_list:5:registers.D[3]
write_data[3] => register_N:reg_list:6:registers.D[3]
write_data[3] => register_N:reg_list:7:registers.D[3]
write_data[3] => register_N:reg_list:8:registers.D[3]
write_data[3] => register_N:reg_list:9:registers.D[3]
write_data[3] => register_N:reg_list:10:registers.D[3]
write_data[3] => register_N:reg_list:11:registers.D[3]
write_data[3] => register_N:reg_list:12:registers.D[3]
write_data[3] => register_N:reg_list:13:registers.D[3]
write_data[3] => register_N:reg_list:14:registers.D[3]
write_data[3] => register_N:reg_list:15:registers.D[3]
write_data[3] => register_N:reg_list:16:registers.D[3]
write_data[3] => register_N:reg_list:17:registers.D[3]
write_data[3] => register_N:reg_list:18:registers.D[3]
write_data[3] => register_N:reg_list:19:registers.D[3]
write_data[3] => register_N:reg_list:20:registers.D[3]
write_data[3] => register_N:reg_list:21:registers.D[3]
write_data[3] => register_N:reg_list:22:registers.D[3]
write_data[3] => register_N:reg_list:23:registers.D[3]
write_data[3] => register_N:reg_list:24:registers.D[3]
write_data[3] => register_N:reg_list:25:registers.D[3]
write_data[3] => register_N:reg_list:26:registers.D[3]
write_data[3] => register_N:reg_list:27:registers.D[3]
write_data[3] => register_N:reg_list:28:registers.D[3]
write_data[3] => register_N:reg_list:29:registers.D[3]
write_data[3] => register_N:reg_list:30:registers.D[3]
write_data[3] => register_N:reg_list:31:registers.D[3]
write_data[4] => register_N:reg_list:0:registers.D[4]
write_data[4] => register_N:reg_list:1:registers.D[4]
write_data[4] => register_N:reg_list:2:registers.D[4]
write_data[4] => register_N:reg_list:3:registers.D[4]
write_data[4] => register_N:reg_list:4:registers.D[4]
write_data[4] => register_N:reg_list:5:registers.D[4]
write_data[4] => register_N:reg_list:6:registers.D[4]
write_data[4] => register_N:reg_list:7:registers.D[4]
write_data[4] => register_N:reg_list:8:registers.D[4]
write_data[4] => register_N:reg_list:9:registers.D[4]
write_data[4] => register_N:reg_list:10:registers.D[4]
write_data[4] => register_N:reg_list:11:registers.D[4]
write_data[4] => register_N:reg_list:12:registers.D[4]
write_data[4] => register_N:reg_list:13:registers.D[4]
write_data[4] => register_N:reg_list:14:registers.D[4]
write_data[4] => register_N:reg_list:15:registers.D[4]
write_data[4] => register_N:reg_list:16:registers.D[4]
write_data[4] => register_N:reg_list:17:registers.D[4]
write_data[4] => register_N:reg_list:18:registers.D[4]
write_data[4] => register_N:reg_list:19:registers.D[4]
write_data[4] => register_N:reg_list:20:registers.D[4]
write_data[4] => register_N:reg_list:21:registers.D[4]
write_data[4] => register_N:reg_list:22:registers.D[4]
write_data[4] => register_N:reg_list:23:registers.D[4]
write_data[4] => register_N:reg_list:24:registers.D[4]
write_data[4] => register_N:reg_list:25:registers.D[4]
write_data[4] => register_N:reg_list:26:registers.D[4]
write_data[4] => register_N:reg_list:27:registers.D[4]
write_data[4] => register_N:reg_list:28:registers.D[4]
write_data[4] => register_N:reg_list:29:registers.D[4]
write_data[4] => register_N:reg_list:30:registers.D[4]
write_data[4] => register_N:reg_list:31:registers.D[4]
write_data[5] => register_N:reg_list:0:registers.D[5]
write_data[5] => register_N:reg_list:1:registers.D[5]
write_data[5] => register_N:reg_list:2:registers.D[5]
write_data[5] => register_N:reg_list:3:registers.D[5]
write_data[5] => register_N:reg_list:4:registers.D[5]
write_data[5] => register_N:reg_list:5:registers.D[5]
write_data[5] => register_N:reg_list:6:registers.D[5]
write_data[5] => register_N:reg_list:7:registers.D[5]
write_data[5] => register_N:reg_list:8:registers.D[5]
write_data[5] => register_N:reg_list:9:registers.D[5]
write_data[5] => register_N:reg_list:10:registers.D[5]
write_data[5] => register_N:reg_list:11:registers.D[5]
write_data[5] => register_N:reg_list:12:registers.D[5]
write_data[5] => register_N:reg_list:13:registers.D[5]
write_data[5] => register_N:reg_list:14:registers.D[5]
write_data[5] => register_N:reg_list:15:registers.D[5]
write_data[5] => register_N:reg_list:16:registers.D[5]
write_data[5] => register_N:reg_list:17:registers.D[5]
write_data[5] => register_N:reg_list:18:registers.D[5]
write_data[5] => register_N:reg_list:19:registers.D[5]
write_data[5] => register_N:reg_list:20:registers.D[5]
write_data[5] => register_N:reg_list:21:registers.D[5]
write_data[5] => register_N:reg_list:22:registers.D[5]
write_data[5] => register_N:reg_list:23:registers.D[5]
write_data[5] => register_N:reg_list:24:registers.D[5]
write_data[5] => register_N:reg_list:25:registers.D[5]
write_data[5] => register_N:reg_list:26:registers.D[5]
write_data[5] => register_N:reg_list:27:registers.D[5]
write_data[5] => register_N:reg_list:28:registers.D[5]
write_data[5] => register_N:reg_list:29:registers.D[5]
write_data[5] => register_N:reg_list:30:registers.D[5]
write_data[5] => register_N:reg_list:31:registers.D[5]
write_data[6] => register_N:reg_list:0:registers.D[6]
write_data[6] => register_N:reg_list:1:registers.D[6]
write_data[6] => register_N:reg_list:2:registers.D[6]
write_data[6] => register_N:reg_list:3:registers.D[6]
write_data[6] => register_N:reg_list:4:registers.D[6]
write_data[6] => register_N:reg_list:5:registers.D[6]
write_data[6] => register_N:reg_list:6:registers.D[6]
write_data[6] => register_N:reg_list:7:registers.D[6]
write_data[6] => register_N:reg_list:8:registers.D[6]
write_data[6] => register_N:reg_list:9:registers.D[6]
write_data[6] => register_N:reg_list:10:registers.D[6]
write_data[6] => register_N:reg_list:11:registers.D[6]
write_data[6] => register_N:reg_list:12:registers.D[6]
write_data[6] => register_N:reg_list:13:registers.D[6]
write_data[6] => register_N:reg_list:14:registers.D[6]
write_data[6] => register_N:reg_list:15:registers.D[6]
write_data[6] => register_N:reg_list:16:registers.D[6]
write_data[6] => register_N:reg_list:17:registers.D[6]
write_data[6] => register_N:reg_list:18:registers.D[6]
write_data[6] => register_N:reg_list:19:registers.D[6]
write_data[6] => register_N:reg_list:20:registers.D[6]
write_data[6] => register_N:reg_list:21:registers.D[6]
write_data[6] => register_N:reg_list:22:registers.D[6]
write_data[6] => register_N:reg_list:23:registers.D[6]
write_data[6] => register_N:reg_list:24:registers.D[6]
write_data[6] => register_N:reg_list:25:registers.D[6]
write_data[6] => register_N:reg_list:26:registers.D[6]
write_data[6] => register_N:reg_list:27:registers.D[6]
write_data[6] => register_N:reg_list:28:registers.D[6]
write_data[6] => register_N:reg_list:29:registers.D[6]
write_data[6] => register_N:reg_list:30:registers.D[6]
write_data[6] => register_N:reg_list:31:registers.D[6]
write_data[7] => register_N:reg_list:0:registers.D[7]
write_data[7] => register_N:reg_list:1:registers.D[7]
write_data[7] => register_N:reg_list:2:registers.D[7]
write_data[7] => register_N:reg_list:3:registers.D[7]
write_data[7] => register_N:reg_list:4:registers.D[7]
write_data[7] => register_N:reg_list:5:registers.D[7]
write_data[7] => register_N:reg_list:6:registers.D[7]
write_data[7] => register_N:reg_list:7:registers.D[7]
write_data[7] => register_N:reg_list:8:registers.D[7]
write_data[7] => register_N:reg_list:9:registers.D[7]
write_data[7] => register_N:reg_list:10:registers.D[7]
write_data[7] => register_N:reg_list:11:registers.D[7]
write_data[7] => register_N:reg_list:12:registers.D[7]
write_data[7] => register_N:reg_list:13:registers.D[7]
write_data[7] => register_N:reg_list:14:registers.D[7]
write_data[7] => register_N:reg_list:15:registers.D[7]
write_data[7] => register_N:reg_list:16:registers.D[7]
write_data[7] => register_N:reg_list:17:registers.D[7]
write_data[7] => register_N:reg_list:18:registers.D[7]
write_data[7] => register_N:reg_list:19:registers.D[7]
write_data[7] => register_N:reg_list:20:registers.D[7]
write_data[7] => register_N:reg_list:21:registers.D[7]
write_data[7] => register_N:reg_list:22:registers.D[7]
write_data[7] => register_N:reg_list:23:registers.D[7]
write_data[7] => register_N:reg_list:24:registers.D[7]
write_data[7] => register_N:reg_list:25:registers.D[7]
write_data[7] => register_N:reg_list:26:registers.D[7]
write_data[7] => register_N:reg_list:27:registers.D[7]
write_data[7] => register_N:reg_list:28:registers.D[7]
write_data[7] => register_N:reg_list:29:registers.D[7]
write_data[7] => register_N:reg_list:30:registers.D[7]
write_data[7] => register_N:reg_list:31:registers.D[7]
write_data[8] => register_N:reg_list:0:registers.D[8]
write_data[8] => register_N:reg_list:1:registers.D[8]
write_data[8] => register_N:reg_list:2:registers.D[8]
write_data[8] => register_N:reg_list:3:registers.D[8]
write_data[8] => register_N:reg_list:4:registers.D[8]
write_data[8] => register_N:reg_list:5:registers.D[8]
write_data[8] => register_N:reg_list:6:registers.D[8]
write_data[8] => register_N:reg_list:7:registers.D[8]
write_data[8] => register_N:reg_list:8:registers.D[8]
write_data[8] => register_N:reg_list:9:registers.D[8]
write_data[8] => register_N:reg_list:10:registers.D[8]
write_data[8] => register_N:reg_list:11:registers.D[8]
write_data[8] => register_N:reg_list:12:registers.D[8]
write_data[8] => register_N:reg_list:13:registers.D[8]
write_data[8] => register_N:reg_list:14:registers.D[8]
write_data[8] => register_N:reg_list:15:registers.D[8]
write_data[8] => register_N:reg_list:16:registers.D[8]
write_data[8] => register_N:reg_list:17:registers.D[8]
write_data[8] => register_N:reg_list:18:registers.D[8]
write_data[8] => register_N:reg_list:19:registers.D[8]
write_data[8] => register_N:reg_list:20:registers.D[8]
write_data[8] => register_N:reg_list:21:registers.D[8]
write_data[8] => register_N:reg_list:22:registers.D[8]
write_data[8] => register_N:reg_list:23:registers.D[8]
write_data[8] => register_N:reg_list:24:registers.D[8]
write_data[8] => register_N:reg_list:25:registers.D[8]
write_data[8] => register_N:reg_list:26:registers.D[8]
write_data[8] => register_N:reg_list:27:registers.D[8]
write_data[8] => register_N:reg_list:28:registers.D[8]
write_data[8] => register_N:reg_list:29:registers.D[8]
write_data[8] => register_N:reg_list:30:registers.D[8]
write_data[8] => register_N:reg_list:31:registers.D[8]
write_data[9] => register_N:reg_list:0:registers.D[9]
write_data[9] => register_N:reg_list:1:registers.D[9]
write_data[9] => register_N:reg_list:2:registers.D[9]
write_data[9] => register_N:reg_list:3:registers.D[9]
write_data[9] => register_N:reg_list:4:registers.D[9]
write_data[9] => register_N:reg_list:5:registers.D[9]
write_data[9] => register_N:reg_list:6:registers.D[9]
write_data[9] => register_N:reg_list:7:registers.D[9]
write_data[9] => register_N:reg_list:8:registers.D[9]
write_data[9] => register_N:reg_list:9:registers.D[9]
write_data[9] => register_N:reg_list:10:registers.D[9]
write_data[9] => register_N:reg_list:11:registers.D[9]
write_data[9] => register_N:reg_list:12:registers.D[9]
write_data[9] => register_N:reg_list:13:registers.D[9]
write_data[9] => register_N:reg_list:14:registers.D[9]
write_data[9] => register_N:reg_list:15:registers.D[9]
write_data[9] => register_N:reg_list:16:registers.D[9]
write_data[9] => register_N:reg_list:17:registers.D[9]
write_data[9] => register_N:reg_list:18:registers.D[9]
write_data[9] => register_N:reg_list:19:registers.D[9]
write_data[9] => register_N:reg_list:20:registers.D[9]
write_data[9] => register_N:reg_list:21:registers.D[9]
write_data[9] => register_N:reg_list:22:registers.D[9]
write_data[9] => register_N:reg_list:23:registers.D[9]
write_data[9] => register_N:reg_list:24:registers.D[9]
write_data[9] => register_N:reg_list:25:registers.D[9]
write_data[9] => register_N:reg_list:26:registers.D[9]
write_data[9] => register_N:reg_list:27:registers.D[9]
write_data[9] => register_N:reg_list:28:registers.D[9]
write_data[9] => register_N:reg_list:29:registers.D[9]
write_data[9] => register_N:reg_list:30:registers.D[9]
write_data[9] => register_N:reg_list:31:registers.D[9]
write_data[10] => register_N:reg_list:0:registers.D[10]
write_data[10] => register_N:reg_list:1:registers.D[10]
write_data[10] => register_N:reg_list:2:registers.D[10]
write_data[10] => register_N:reg_list:3:registers.D[10]
write_data[10] => register_N:reg_list:4:registers.D[10]
write_data[10] => register_N:reg_list:5:registers.D[10]
write_data[10] => register_N:reg_list:6:registers.D[10]
write_data[10] => register_N:reg_list:7:registers.D[10]
write_data[10] => register_N:reg_list:8:registers.D[10]
write_data[10] => register_N:reg_list:9:registers.D[10]
write_data[10] => register_N:reg_list:10:registers.D[10]
write_data[10] => register_N:reg_list:11:registers.D[10]
write_data[10] => register_N:reg_list:12:registers.D[10]
write_data[10] => register_N:reg_list:13:registers.D[10]
write_data[10] => register_N:reg_list:14:registers.D[10]
write_data[10] => register_N:reg_list:15:registers.D[10]
write_data[10] => register_N:reg_list:16:registers.D[10]
write_data[10] => register_N:reg_list:17:registers.D[10]
write_data[10] => register_N:reg_list:18:registers.D[10]
write_data[10] => register_N:reg_list:19:registers.D[10]
write_data[10] => register_N:reg_list:20:registers.D[10]
write_data[10] => register_N:reg_list:21:registers.D[10]
write_data[10] => register_N:reg_list:22:registers.D[10]
write_data[10] => register_N:reg_list:23:registers.D[10]
write_data[10] => register_N:reg_list:24:registers.D[10]
write_data[10] => register_N:reg_list:25:registers.D[10]
write_data[10] => register_N:reg_list:26:registers.D[10]
write_data[10] => register_N:reg_list:27:registers.D[10]
write_data[10] => register_N:reg_list:28:registers.D[10]
write_data[10] => register_N:reg_list:29:registers.D[10]
write_data[10] => register_N:reg_list:30:registers.D[10]
write_data[10] => register_N:reg_list:31:registers.D[10]
write_data[11] => register_N:reg_list:0:registers.D[11]
write_data[11] => register_N:reg_list:1:registers.D[11]
write_data[11] => register_N:reg_list:2:registers.D[11]
write_data[11] => register_N:reg_list:3:registers.D[11]
write_data[11] => register_N:reg_list:4:registers.D[11]
write_data[11] => register_N:reg_list:5:registers.D[11]
write_data[11] => register_N:reg_list:6:registers.D[11]
write_data[11] => register_N:reg_list:7:registers.D[11]
write_data[11] => register_N:reg_list:8:registers.D[11]
write_data[11] => register_N:reg_list:9:registers.D[11]
write_data[11] => register_N:reg_list:10:registers.D[11]
write_data[11] => register_N:reg_list:11:registers.D[11]
write_data[11] => register_N:reg_list:12:registers.D[11]
write_data[11] => register_N:reg_list:13:registers.D[11]
write_data[11] => register_N:reg_list:14:registers.D[11]
write_data[11] => register_N:reg_list:15:registers.D[11]
write_data[11] => register_N:reg_list:16:registers.D[11]
write_data[11] => register_N:reg_list:17:registers.D[11]
write_data[11] => register_N:reg_list:18:registers.D[11]
write_data[11] => register_N:reg_list:19:registers.D[11]
write_data[11] => register_N:reg_list:20:registers.D[11]
write_data[11] => register_N:reg_list:21:registers.D[11]
write_data[11] => register_N:reg_list:22:registers.D[11]
write_data[11] => register_N:reg_list:23:registers.D[11]
write_data[11] => register_N:reg_list:24:registers.D[11]
write_data[11] => register_N:reg_list:25:registers.D[11]
write_data[11] => register_N:reg_list:26:registers.D[11]
write_data[11] => register_N:reg_list:27:registers.D[11]
write_data[11] => register_N:reg_list:28:registers.D[11]
write_data[11] => register_N:reg_list:29:registers.D[11]
write_data[11] => register_N:reg_list:30:registers.D[11]
write_data[11] => register_N:reg_list:31:registers.D[11]
write_data[12] => register_N:reg_list:0:registers.D[12]
write_data[12] => register_N:reg_list:1:registers.D[12]
write_data[12] => register_N:reg_list:2:registers.D[12]
write_data[12] => register_N:reg_list:3:registers.D[12]
write_data[12] => register_N:reg_list:4:registers.D[12]
write_data[12] => register_N:reg_list:5:registers.D[12]
write_data[12] => register_N:reg_list:6:registers.D[12]
write_data[12] => register_N:reg_list:7:registers.D[12]
write_data[12] => register_N:reg_list:8:registers.D[12]
write_data[12] => register_N:reg_list:9:registers.D[12]
write_data[12] => register_N:reg_list:10:registers.D[12]
write_data[12] => register_N:reg_list:11:registers.D[12]
write_data[12] => register_N:reg_list:12:registers.D[12]
write_data[12] => register_N:reg_list:13:registers.D[12]
write_data[12] => register_N:reg_list:14:registers.D[12]
write_data[12] => register_N:reg_list:15:registers.D[12]
write_data[12] => register_N:reg_list:16:registers.D[12]
write_data[12] => register_N:reg_list:17:registers.D[12]
write_data[12] => register_N:reg_list:18:registers.D[12]
write_data[12] => register_N:reg_list:19:registers.D[12]
write_data[12] => register_N:reg_list:20:registers.D[12]
write_data[12] => register_N:reg_list:21:registers.D[12]
write_data[12] => register_N:reg_list:22:registers.D[12]
write_data[12] => register_N:reg_list:23:registers.D[12]
write_data[12] => register_N:reg_list:24:registers.D[12]
write_data[12] => register_N:reg_list:25:registers.D[12]
write_data[12] => register_N:reg_list:26:registers.D[12]
write_data[12] => register_N:reg_list:27:registers.D[12]
write_data[12] => register_N:reg_list:28:registers.D[12]
write_data[12] => register_N:reg_list:29:registers.D[12]
write_data[12] => register_N:reg_list:30:registers.D[12]
write_data[12] => register_N:reg_list:31:registers.D[12]
write_data[13] => register_N:reg_list:0:registers.D[13]
write_data[13] => register_N:reg_list:1:registers.D[13]
write_data[13] => register_N:reg_list:2:registers.D[13]
write_data[13] => register_N:reg_list:3:registers.D[13]
write_data[13] => register_N:reg_list:4:registers.D[13]
write_data[13] => register_N:reg_list:5:registers.D[13]
write_data[13] => register_N:reg_list:6:registers.D[13]
write_data[13] => register_N:reg_list:7:registers.D[13]
write_data[13] => register_N:reg_list:8:registers.D[13]
write_data[13] => register_N:reg_list:9:registers.D[13]
write_data[13] => register_N:reg_list:10:registers.D[13]
write_data[13] => register_N:reg_list:11:registers.D[13]
write_data[13] => register_N:reg_list:12:registers.D[13]
write_data[13] => register_N:reg_list:13:registers.D[13]
write_data[13] => register_N:reg_list:14:registers.D[13]
write_data[13] => register_N:reg_list:15:registers.D[13]
write_data[13] => register_N:reg_list:16:registers.D[13]
write_data[13] => register_N:reg_list:17:registers.D[13]
write_data[13] => register_N:reg_list:18:registers.D[13]
write_data[13] => register_N:reg_list:19:registers.D[13]
write_data[13] => register_N:reg_list:20:registers.D[13]
write_data[13] => register_N:reg_list:21:registers.D[13]
write_data[13] => register_N:reg_list:22:registers.D[13]
write_data[13] => register_N:reg_list:23:registers.D[13]
write_data[13] => register_N:reg_list:24:registers.D[13]
write_data[13] => register_N:reg_list:25:registers.D[13]
write_data[13] => register_N:reg_list:26:registers.D[13]
write_data[13] => register_N:reg_list:27:registers.D[13]
write_data[13] => register_N:reg_list:28:registers.D[13]
write_data[13] => register_N:reg_list:29:registers.D[13]
write_data[13] => register_N:reg_list:30:registers.D[13]
write_data[13] => register_N:reg_list:31:registers.D[13]
write_data[14] => register_N:reg_list:0:registers.D[14]
write_data[14] => register_N:reg_list:1:registers.D[14]
write_data[14] => register_N:reg_list:2:registers.D[14]
write_data[14] => register_N:reg_list:3:registers.D[14]
write_data[14] => register_N:reg_list:4:registers.D[14]
write_data[14] => register_N:reg_list:5:registers.D[14]
write_data[14] => register_N:reg_list:6:registers.D[14]
write_data[14] => register_N:reg_list:7:registers.D[14]
write_data[14] => register_N:reg_list:8:registers.D[14]
write_data[14] => register_N:reg_list:9:registers.D[14]
write_data[14] => register_N:reg_list:10:registers.D[14]
write_data[14] => register_N:reg_list:11:registers.D[14]
write_data[14] => register_N:reg_list:12:registers.D[14]
write_data[14] => register_N:reg_list:13:registers.D[14]
write_data[14] => register_N:reg_list:14:registers.D[14]
write_data[14] => register_N:reg_list:15:registers.D[14]
write_data[14] => register_N:reg_list:16:registers.D[14]
write_data[14] => register_N:reg_list:17:registers.D[14]
write_data[14] => register_N:reg_list:18:registers.D[14]
write_data[14] => register_N:reg_list:19:registers.D[14]
write_data[14] => register_N:reg_list:20:registers.D[14]
write_data[14] => register_N:reg_list:21:registers.D[14]
write_data[14] => register_N:reg_list:22:registers.D[14]
write_data[14] => register_N:reg_list:23:registers.D[14]
write_data[14] => register_N:reg_list:24:registers.D[14]
write_data[14] => register_N:reg_list:25:registers.D[14]
write_data[14] => register_N:reg_list:26:registers.D[14]
write_data[14] => register_N:reg_list:27:registers.D[14]
write_data[14] => register_N:reg_list:28:registers.D[14]
write_data[14] => register_N:reg_list:29:registers.D[14]
write_data[14] => register_N:reg_list:30:registers.D[14]
write_data[14] => register_N:reg_list:31:registers.D[14]
write_data[15] => register_N:reg_list:0:registers.D[15]
write_data[15] => register_N:reg_list:1:registers.D[15]
write_data[15] => register_N:reg_list:2:registers.D[15]
write_data[15] => register_N:reg_list:3:registers.D[15]
write_data[15] => register_N:reg_list:4:registers.D[15]
write_data[15] => register_N:reg_list:5:registers.D[15]
write_data[15] => register_N:reg_list:6:registers.D[15]
write_data[15] => register_N:reg_list:7:registers.D[15]
write_data[15] => register_N:reg_list:8:registers.D[15]
write_data[15] => register_N:reg_list:9:registers.D[15]
write_data[15] => register_N:reg_list:10:registers.D[15]
write_data[15] => register_N:reg_list:11:registers.D[15]
write_data[15] => register_N:reg_list:12:registers.D[15]
write_data[15] => register_N:reg_list:13:registers.D[15]
write_data[15] => register_N:reg_list:14:registers.D[15]
write_data[15] => register_N:reg_list:15:registers.D[15]
write_data[15] => register_N:reg_list:16:registers.D[15]
write_data[15] => register_N:reg_list:17:registers.D[15]
write_data[15] => register_N:reg_list:18:registers.D[15]
write_data[15] => register_N:reg_list:19:registers.D[15]
write_data[15] => register_N:reg_list:20:registers.D[15]
write_data[15] => register_N:reg_list:21:registers.D[15]
write_data[15] => register_N:reg_list:22:registers.D[15]
write_data[15] => register_N:reg_list:23:registers.D[15]
write_data[15] => register_N:reg_list:24:registers.D[15]
write_data[15] => register_N:reg_list:25:registers.D[15]
write_data[15] => register_N:reg_list:26:registers.D[15]
write_data[15] => register_N:reg_list:27:registers.D[15]
write_data[15] => register_N:reg_list:28:registers.D[15]
write_data[15] => register_N:reg_list:29:registers.D[15]
write_data[15] => register_N:reg_list:30:registers.D[15]
write_data[15] => register_N:reg_list:31:registers.D[15]
write_data[16] => register_N:reg_list:0:registers.D[16]
write_data[16] => register_N:reg_list:1:registers.D[16]
write_data[16] => register_N:reg_list:2:registers.D[16]
write_data[16] => register_N:reg_list:3:registers.D[16]
write_data[16] => register_N:reg_list:4:registers.D[16]
write_data[16] => register_N:reg_list:5:registers.D[16]
write_data[16] => register_N:reg_list:6:registers.D[16]
write_data[16] => register_N:reg_list:7:registers.D[16]
write_data[16] => register_N:reg_list:8:registers.D[16]
write_data[16] => register_N:reg_list:9:registers.D[16]
write_data[16] => register_N:reg_list:10:registers.D[16]
write_data[16] => register_N:reg_list:11:registers.D[16]
write_data[16] => register_N:reg_list:12:registers.D[16]
write_data[16] => register_N:reg_list:13:registers.D[16]
write_data[16] => register_N:reg_list:14:registers.D[16]
write_data[16] => register_N:reg_list:15:registers.D[16]
write_data[16] => register_N:reg_list:16:registers.D[16]
write_data[16] => register_N:reg_list:17:registers.D[16]
write_data[16] => register_N:reg_list:18:registers.D[16]
write_data[16] => register_N:reg_list:19:registers.D[16]
write_data[16] => register_N:reg_list:20:registers.D[16]
write_data[16] => register_N:reg_list:21:registers.D[16]
write_data[16] => register_N:reg_list:22:registers.D[16]
write_data[16] => register_N:reg_list:23:registers.D[16]
write_data[16] => register_N:reg_list:24:registers.D[16]
write_data[16] => register_N:reg_list:25:registers.D[16]
write_data[16] => register_N:reg_list:26:registers.D[16]
write_data[16] => register_N:reg_list:27:registers.D[16]
write_data[16] => register_N:reg_list:28:registers.D[16]
write_data[16] => register_N:reg_list:29:registers.D[16]
write_data[16] => register_N:reg_list:30:registers.D[16]
write_data[16] => register_N:reg_list:31:registers.D[16]
write_data[17] => register_N:reg_list:0:registers.D[17]
write_data[17] => register_N:reg_list:1:registers.D[17]
write_data[17] => register_N:reg_list:2:registers.D[17]
write_data[17] => register_N:reg_list:3:registers.D[17]
write_data[17] => register_N:reg_list:4:registers.D[17]
write_data[17] => register_N:reg_list:5:registers.D[17]
write_data[17] => register_N:reg_list:6:registers.D[17]
write_data[17] => register_N:reg_list:7:registers.D[17]
write_data[17] => register_N:reg_list:8:registers.D[17]
write_data[17] => register_N:reg_list:9:registers.D[17]
write_data[17] => register_N:reg_list:10:registers.D[17]
write_data[17] => register_N:reg_list:11:registers.D[17]
write_data[17] => register_N:reg_list:12:registers.D[17]
write_data[17] => register_N:reg_list:13:registers.D[17]
write_data[17] => register_N:reg_list:14:registers.D[17]
write_data[17] => register_N:reg_list:15:registers.D[17]
write_data[17] => register_N:reg_list:16:registers.D[17]
write_data[17] => register_N:reg_list:17:registers.D[17]
write_data[17] => register_N:reg_list:18:registers.D[17]
write_data[17] => register_N:reg_list:19:registers.D[17]
write_data[17] => register_N:reg_list:20:registers.D[17]
write_data[17] => register_N:reg_list:21:registers.D[17]
write_data[17] => register_N:reg_list:22:registers.D[17]
write_data[17] => register_N:reg_list:23:registers.D[17]
write_data[17] => register_N:reg_list:24:registers.D[17]
write_data[17] => register_N:reg_list:25:registers.D[17]
write_data[17] => register_N:reg_list:26:registers.D[17]
write_data[17] => register_N:reg_list:27:registers.D[17]
write_data[17] => register_N:reg_list:28:registers.D[17]
write_data[17] => register_N:reg_list:29:registers.D[17]
write_data[17] => register_N:reg_list:30:registers.D[17]
write_data[17] => register_N:reg_list:31:registers.D[17]
write_data[18] => register_N:reg_list:0:registers.D[18]
write_data[18] => register_N:reg_list:1:registers.D[18]
write_data[18] => register_N:reg_list:2:registers.D[18]
write_data[18] => register_N:reg_list:3:registers.D[18]
write_data[18] => register_N:reg_list:4:registers.D[18]
write_data[18] => register_N:reg_list:5:registers.D[18]
write_data[18] => register_N:reg_list:6:registers.D[18]
write_data[18] => register_N:reg_list:7:registers.D[18]
write_data[18] => register_N:reg_list:8:registers.D[18]
write_data[18] => register_N:reg_list:9:registers.D[18]
write_data[18] => register_N:reg_list:10:registers.D[18]
write_data[18] => register_N:reg_list:11:registers.D[18]
write_data[18] => register_N:reg_list:12:registers.D[18]
write_data[18] => register_N:reg_list:13:registers.D[18]
write_data[18] => register_N:reg_list:14:registers.D[18]
write_data[18] => register_N:reg_list:15:registers.D[18]
write_data[18] => register_N:reg_list:16:registers.D[18]
write_data[18] => register_N:reg_list:17:registers.D[18]
write_data[18] => register_N:reg_list:18:registers.D[18]
write_data[18] => register_N:reg_list:19:registers.D[18]
write_data[18] => register_N:reg_list:20:registers.D[18]
write_data[18] => register_N:reg_list:21:registers.D[18]
write_data[18] => register_N:reg_list:22:registers.D[18]
write_data[18] => register_N:reg_list:23:registers.D[18]
write_data[18] => register_N:reg_list:24:registers.D[18]
write_data[18] => register_N:reg_list:25:registers.D[18]
write_data[18] => register_N:reg_list:26:registers.D[18]
write_data[18] => register_N:reg_list:27:registers.D[18]
write_data[18] => register_N:reg_list:28:registers.D[18]
write_data[18] => register_N:reg_list:29:registers.D[18]
write_data[18] => register_N:reg_list:30:registers.D[18]
write_data[18] => register_N:reg_list:31:registers.D[18]
write_data[19] => register_N:reg_list:0:registers.D[19]
write_data[19] => register_N:reg_list:1:registers.D[19]
write_data[19] => register_N:reg_list:2:registers.D[19]
write_data[19] => register_N:reg_list:3:registers.D[19]
write_data[19] => register_N:reg_list:4:registers.D[19]
write_data[19] => register_N:reg_list:5:registers.D[19]
write_data[19] => register_N:reg_list:6:registers.D[19]
write_data[19] => register_N:reg_list:7:registers.D[19]
write_data[19] => register_N:reg_list:8:registers.D[19]
write_data[19] => register_N:reg_list:9:registers.D[19]
write_data[19] => register_N:reg_list:10:registers.D[19]
write_data[19] => register_N:reg_list:11:registers.D[19]
write_data[19] => register_N:reg_list:12:registers.D[19]
write_data[19] => register_N:reg_list:13:registers.D[19]
write_data[19] => register_N:reg_list:14:registers.D[19]
write_data[19] => register_N:reg_list:15:registers.D[19]
write_data[19] => register_N:reg_list:16:registers.D[19]
write_data[19] => register_N:reg_list:17:registers.D[19]
write_data[19] => register_N:reg_list:18:registers.D[19]
write_data[19] => register_N:reg_list:19:registers.D[19]
write_data[19] => register_N:reg_list:20:registers.D[19]
write_data[19] => register_N:reg_list:21:registers.D[19]
write_data[19] => register_N:reg_list:22:registers.D[19]
write_data[19] => register_N:reg_list:23:registers.D[19]
write_data[19] => register_N:reg_list:24:registers.D[19]
write_data[19] => register_N:reg_list:25:registers.D[19]
write_data[19] => register_N:reg_list:26:registers.D[19]
write_data[19] => register_N:reg_list:27:registers.D[19]
write_data[19] => register_N:reg_list:28:registers.D[19]
write_data[19] => register_N:reg_list:29:registers.D[19]
write_data[19] => register_N:reg_list:30:registers.D[19]
write_data[19] => register_N:reg_list:31:registers.D[19]
write_data[20] => register_N:reg_list:0:registers.D[20]
write_data[20] => register_N:reg_list:1:registers.D[20]
write_data[20] => register_N:reg_list:2:registers.D[20]
write_data[20] => register_N:reg_list:3:registers.D[20]
write_data[20] => register_N:reg_list:4:registers.D[20]
write_data[20] => register_N:reg_list:5:registers.D[20]
write_data[20] => register_N:reg_list:6:registers.D[20]
write_data[20] => register_N:reg_list:7:registers.D[20]
write_data[20] => register_N:reg_list:8:registers.D[20]
write_data[20] => register_N:reg_list:9:registers.D[20]
write_data[20] => register_N:reg_list:10:registers.D[20]
write_data[20] => register_N:reg_list:11:registers.D[20]
write_data[20] => register_N:reg_list:12:registers.D[20]
write_data[20] => register_N:reg_list:13:registers.D[20]
write_data[20] => register_N:reg_list:14:registers.D[20]
write_data[20] => register_N:reg_list:15:registers.D[20]
write_data[20] => register_N:reg_list:16:registers.D[20]
write_data[20] => register_N:reg_list:17:registers.D[20]
write_data[20] => register_N:reg_list:18:registers.D[20]
write_data[20] => register_N:reg_list:19:registers.D[20]
write_data[20] => register_N:reg_list:20:registers.D[20]
write_data[20] => register_N:reg_list:21:registers.D[20]
write_data[20] => register_N:reg_list:22:registers.D[20]
write_data[20] => register_N:reg_list:23:registers.D[20]
write_data[20] => register_N:reg_list:24:registers.D[20]
write_data[20] => register_N:reg_list:25:registers.D[20]
write_data[20] => register_N:reg_list:26:registers.D[20]
write_data[20] => register_N:reg_list:27:registers.D[20]
write_data[20] => register_N:reg_list:28:registers.D[20]
write_data[20] => register_N:reg_list:29:registers.D[20]
write_data[20] => register_N:reg_list:30:registers.D[20]
write_data[20] => register_N:reg_list:31:registers.D[20]
write_data[21] => register_N:reg_list:0:registers.D[21]
write_data[21] => register_N:reg_list:1:registers.D[21]
write_data[21] => register_N:reg_list:2:registers.D[21]
write_data[21] => register_N:reg_list:3:registers.D[21]
write_data[21] => register_N:reg_list:4:registers.D[21]
write_data[21] => register_N:reg_list:5:registers.D[21]
write_data[21] => register_N:reg_list:6:registers.D[21]
write_data[21] => register_N:reg_list:7:registers.D[21]
write_data[21] => register_N:reg_list:8:registers.D[21]
write_data[21] => register_N:reg_list:9:registers.D[21]
write_data[21] => register_N:reg_list:10:registers.D[21]
write_data[21] => register_N:reg_list:11:registers.D[21]
write_data[21] => register_N:reg_list:12:registers.D[21]
write_data[21] => register_N:reg_list:13:registers.D[21]
write_data[21] => register_N:reg_list:14:registers.D[21]
write_data[21] => register_N:reg_list:15:registers.D[21]
write_data[21] => register_N:reg_list:16:registers.D[21]
write_data[21] => register_N:reg_list:17:registers.D[21]
write_data[21] => register_N:reg_list:18:registers.D[21]
write_data[21] => register_N:reg_list:19:registers.D[21]
write_data[21] => register_N:reg_list:20:registers.D[21]
write_data[21] => register_N:reg_list:21:registers.D[21]
write_data[21] => register_N:reg_list:22:registers.D[21]
write_data[21] => register_N:reg_list:23:registers.D[21]
write_data[21] => register_N:reg_list:24:registers.D[21]
write_data[21] => register_N:reg_list:25:registers.D[21]
write_data[21] => register_N:reg_list:26:registers.D[21]
write_data[21] => register_N:reg_list:27:registers.D[21]
write_data[21] => register_N:reg_list:28:registers.D[21]
write_data[21] => register_N:reg_list:29:registers.D[21]
write_data[21] => register_N:reg_list:30:registers.D[21]
write_data[21] => register_N:reg_list:31:registers.D[21]
write_data[22] => register_N:reg_list:0:registers.D[22]
write_data[22] => register_N:reg_list:1:registers.D[22]
write_data[22] => register_N:reg_list:2:registers.D[22]
write_data[22] => register_N:reg_list:3:registers.D[22]
write_data[22] => register_N:reg_list:4:registers.D[22]
write_data[22] => register_N:reg_list:5:registers.D[22]
write_data[22] => register_N:reg_list:6:registers.D[22]
write_data[22] => register_N:reg_list:7:registers.D[22]
write_data[22] => register_N:reg_list:8:registers.D[22]
write_data[22] => register_N:reg_list:9:registers.D[22]
write_data[22] => register_N:reg_list:10:registers.D[22]
write_data[22] => register_N:reg_list:11:registers.D[22]
write_data[22] => register_N:reg_list:12:registers.D[22]
write_data[22] => register_N:reg_list:13:registers.D[22]
write_data[22] => register_N:reg_list:14:registers.D[22]
write_data[22] => register_N:reg_list:15:registers.D[22]
write_data[22] => register_N:reg_list:16:registers.D[22]
write_data[22] => register_N:reg_list:17:registers.D[22]
write_data[22] => register_N:reg_list:18:registers.D[22]
write_data[22] => register_N:reg_list:19:registers.D[22]
write_data[22] => register_N:reg_list:20:registers.D[22]
write_data[22] => register_N:reg_list:21:registers.D[22]
write_data[22] => register_N:reg_list:22:registers.D[22]
write_data[22] => register_N:reg_list:23:registers.D[22]
write_data[22] => register_N:reg_list:24:registers.D[22]
write_data[22] => register_N:reg_list:25:registers.D[22]
write_data[22] => register_N:reg_list:26:registers.D[22]
write_data[22] => register_N:reg_list:27:registers.D[22]
write_data[22] => register_N:reg_list:28:registers.D[22]
write_data[22] => register_N:reg_list:29:registers.D[22]
write_data[22] => register_N:reg_list:30:registers.D[22]
write_data[22] => register_N:reg_list:31:registers.D[22]
write_data[23] => register_N:reg_list:0:registers.D[23]
write_data[23] => register_N:reg_list:1:registers.D[23]
write_data[23] => register_N:reg_list:2:registers.D[23]
write_data[23] => register_N:reg_list:3:registers.D[23]
write_data[23] => register_N:reg_list:4:registers.D[23]
write_data[23] => register_N:reg_list:5:registers.D[23]
write_data[23] => register_N:reg_list:6:registers.D[23]
write_data[23] => register_N:reg_list:7:registers.D[23]
write_data[23] => register_N:reg_list:8:registers.D[23]
write_data[23] => register_N:reg_list:9:registers.D[23]
write_data[23] => register_N:reg_list:10:registers.D[23]
write_data[23] => register_N:reg_list:11:registers.D[23]
write_data[23] => register_N:reg_list:12:registers.D[23]
write_data[23] => register_N:reg_list:13:registers.D[23]
write_data[23] => register_N:reg_list:14:registers.D[23]
write_data[23] => register_N:reg_list:15:registers.D[23]
write_data[23] => register_N:reg_list:16:registers.D[23]
write_data[23] => register_N:reg_list:17:registers.D[23]
write_data[23] => register_N:reg_list:18:registers.D[23]
write_data[23] => register_N:reg_list:19:registers.D[23]
write_data[23] => register_N:reg_list:20:registers.D[23]
write_data[23] => register_N:reg_list:21:registers.D[23]
write_data[23] => register_N:reg_list:22:registers.D[23]
write_data[23] => register_N:reg_list:23:registers.D[23]
write_data[23] => register_N:reg_list:24:registers.D[23]
write_data[23] => register_N:reg_list:25:registers.D[23]
write_data[23] => register_N:reg_list:26:registers.D[23]
write_data[23] => register_N:reg_list:27:registers.D[23]
write_data[23] => register_N:reg_list:28:registers.D[23]
write_data[23] => register_N:reg_list:29:registers.D[23]
write_data[23] => register_N:reg_list:30:registers.D[23]
write_data[23] => register_N:reg_list:31:registers.D[23]
write_data[24] => register_N:reg_list:0:registers.D[24]
write_data[24] => register_N:reg_list:1:registers.D[24]
write_data[24] => register_N:reg_list:2:registers.D[24]
write_data[24] => register_N:reg_list:3:registers.D[24]
write_data[24] => register_N:reg_list:4:registers.D[24]
write_data[24] => register_N:reg_list:5:registers.D[24]
write_data[24] => register_N:reg_list:6:registers.D[24]
write_data[24] => register_N:reg_list:7:registers.D[24]
write_data[24] => register_N:reg_list:8:registers.D[24]
write_data[24] => register_N:reg_list:9:registers.D[24]
write_data[24] => register_N:reg_list:10:registers.D[24]
write_data[24] => register_N:reg_list:11:registers.D[24]
write_data[24] => register_N:reg_list:12:registers.D[24]
write_data[24] => register_N:reg_list:13:registers.D[24]
write_data[24] => register_N:reg_list:14:registers.D[24]
write_data[24] => register_N:reg_list:15:registers.D[24]
write_data[24] => register_N:reg_list:16:registers.D[24]
write_data[24] => register_N:reg_list:17:registers.D[24]
write_data[24] => register_N:reg_list:18:registers.D[24]
write_data[24] => register_N:reg_list:19:registers.D[24]
write_data[24] => register_N:reg_list:20:registers.D[24]
write_data[24] => register_N:reg_list:21:registers.D[24]
write_data[24] => register_N:reg_list:22:registers.D[24]
write_data[24] => register_N:reg_list:23:registers.D[24]
write_data[24] => register_N:reg_list:24:registers.D[24]
write_data[24] => register_N:reg_list:25:registers.D[24]
write_data[24] => register_N:reg_list:26:registers.D[24]
write_data[24] => register_N:reg_list:27:registers.D[24]
write_data[24] => register_N:reg_list:28:registers.D[24]
write_data[24] => register_N:reg_list:29:registers.D[24]
write_data[24] => register_N:reg_list:30:registers.D[24]
write_data[24] => register_N:reg_list:31:registers.D[24]
write_data[25] => register_N:reg_list:0:registers.D[25]
write_data[25] => register_N:reg_list:1:registers.D[25]
write_data[25] => register_N:reg_list:2:registers.D[25]
write_data[25] => register_N:reg_list:3:registers.D[25]
write_data[25] => register_N:reg_list:4:registers.D[25]
write_data[25] => register_N:reg_list:5:registers.D[25]
write_data[25] => register_N:reg_list:6:registers.D[25]
write_data[25] => register_N:reg_list:7:registers.D[25]
write_data[25] => register_N:reg_list:8:registers.D[25]
write_data[25] => register_N:reg_list:9:registers.D[25]
write_data[25] => register_N:reg_list:10:registers.D[25]
write_data[25] => register_N:reg_list:11:registers.D[25]
write_data[25] => register_N:reg_list:12:registers.D[25]
write_data[25] => register_N:reg_list:13:registers.D[25]
write_data[25] => register_N:reg_list:14:registers.D[25]
write_data[25] => register_N:reg_list:15:registers.D[25]
write_data[25] => register_N:reg_list:16:registers.D[25]
write_data[25] => register_N:reg_list:17:registers.D[25]
write_data[25] => register_N:reg_list:18:registers.D[25]
write_data[25] => register_N:reg_list:19:registers.D[25]
write_data[25] => register_N:reg_list:20:registers.D[25]
write_data[25] => register_N:reg_list:21:registers.D[25]
write_data[25] => register_N:reg_list:22:registers.D[25]
write_data[25] => register_N:reg_list:23:registers.D[25]
write_data[25] => register_N:reg_list:24:registers.D[25]
write_data[25] => register_N:reg_list:25:registers.D[25]
write_data[25] => register_N:reg_list:26:registers.D[25]
write_data[25] => register_N:reg_list:27:registers.D[25]
write_data[25] => register_N:reg_list:28:registers.D[25]
write_data[25] => register_N:reg_list:29:registers.D[25]
write_data[25] => register_N:reg_list:30:registers.D[25]
write_data[25] => register_N:reg_list:31:registers.D[25]
write_data[26] => register_N:reg_list:0:registers.D[26]
write_data[26] => register_N:reg_list:1:registers.D[26]
write_data[26] => register_N:reg_list:2:registers.D[26]
write_data[26] => register_N:reg_list:3:registers.D[26]
write_data[26] => register_N:reg_list:4:registers.D[26]
write_data[26] => register_N:reg_list:5:registers.D[26]
write_data[26] => register_N:reg_list:6:registers.D[26]
write_data[26] => register_N:reg_list:7:registers.D[26]
write_data[26] => register_N:reg_list:8:registers.D[26]
write_data[26] => register_N:reg_list:9:registers.D[26]
write_data[26] => register_N:reg_list:10:registers.D[26]
write_data[26] => register_N:reg_list:11:registers.D[26]
write_data[26] => register_N:reg_list:12:registers.D[26]
write_data[26] => register_N:reg_list:13:registers.D[26]
write_data[26] => register_N:reg_list:14:registers.D[26]
write_data[26] => register_N:reg_list:15:registers.D[26]
write_data[26] => register_N:reg_list:16:registers.D[26]
write_data[26] => register_N:reg_list:17:registers.D[26]
write_data[26] => register_N:reg_list:18:registers.D[26]
write_data[26] => register_N:reg_list:19:registers.D[26]
write_data[26] => register_N:reg_list:20:registers.D[26]
write_data[26] => register_N:reg_list:21:registers.D[26]
write_data[26] => register_N:reg_list:22:registers.D[26]
write_data[26] => register_N:reg_list:23:registers.D[26]
write_data[26] => register_N:reg_list:24:registers.D[26]
write_data[26] => register_N:reg_list:25:registers.D[26]
write_data[26] => register_N:reg_list:26:registers.D[26]
write_data[26] => register_N:reg_list:27:registers.D[26]
write_data[26] => register_N:reg_list:28:registers.D[26]
write_data[26] => register_N:reg_list:29:registers.D[26]
write_data[26] => register_N:reg_list:30:registers.D[26]
write_data[26] => register_N:reg_list:31:registers.D[26]
write_data[27] => register_N:reg_list:0:registers.D[27]
write_data[27] => register_N:reg_list:1:registers.D[27]
write_data[27] => register_N:reg_list:2:registers.D[27]
write_data[27] => register_N:reg_list:3:registers.D[27]
write_data[27] => register_N:reg_list:4:registers.D[27]
write_data[27] => register_N:reg_list:5:registers.D[27]
write_data[27] => register_N:reg_list:6:registers.D[27]
write_data[27] => register_N:reg_list:7:registers.D[27]
write_data[27] => register_N:reg_list:8:registers.D[27]
write_data[27] => register_N:reg_list:9:registers.D[27]
write_data[27] => register_N:reg_list:10:registers.D[27]
write_data[27] => register_N:reg_list:11:registers.D[27]
write_data[27] => register_N:reg_list:12:registers.D[27]
write_data[27] => register_N:reg_list:13:registers.D[27]
write_data[27] => register_N:reg_list:14:registers.D[27]
write_data[27] => register_N:reg_list:15:registers.D[27]
write_data[27] => register_N:reg_list:16:registers.D[27]
write_data[27] => register_N:reg_list:17:registers.D[27]
write_data[27] => register_N:reg_list:18:registers.D[27]
write_data[27] => register_N:reg_list:19:registers.D[27]
write_data[27] => register_N:reg_list:20:registers.D[27]
write_data[27] => register_N:reg_list:21:registers.D[27]
write_data[27] => register_N:reg_list:22:registers.D[27]
write_data[27] => register_N:reg_list:23:registers.D[27]
write_data[27] => register_N:reg_list:24:registers.D[27]
write_data[27] => register_N:reg_list:25:registers.D[27]
write_data[27] => register_N:reg_list:26:registers.D[27]
write_data[27] => register_N:reg_list:27:registers.D[27]
write_data[27] => register_N:reg_list:28:registers.D[27]
write_data[27] => register_N:reg_list:29:registers.D[27]
write_data[27] => register_N:reg_list:30:registers.D[27]
write_data[27] => register_N:reg_list:31:registers.D[27]
write_data[28] => register_N:reg_list:0:registers.D[28]
write_data[28] => register_N:reg_list:1:registers.D[28]
write_data[28] => register_N:reg_list:2:registers.D[28]
write_data[28] => register_N:reg_list:3:registers.D[28]
write_data[28] => register_N:reg_list:4:registers.D[28]
write_data[28] => register_N:reg_list:5:registers.D[28]
write_data[28] => register_N:reg_list:6:registers.D[28]
write_data[28] => register_N:reg_list:7:registers.D[28]
write_data[28] => register_N:reg_list:8:registers.D[28]
write_data[28] => register_N:reg_list:9:registers.D[28]
write_data[28] => register_N:reg_list:10:registers.D[28]
write_data[28] => register_N:reg_list:11:registers.D[28]
write_data[28] => register_N:reg_list:12:registers.D[28]
write_data[28] => register_N:reg_list:13:registers.D[28]
write_data[28] => register_N:reg_list:14:registers.D[28]
write_data[28] => register_N:reg_list:15:registers.D[28]
write_data[28] => register_N:reg_list:16:registers.D[28]
write_data[28] => register_N:reg_list:17:registers.D[28]
write_data[28] => register_N:reg_list:18:registers.D[28]
write_data[28] => register_N:reg_list:19:registers.D[28]
write_data[28] => register_N:reg_list:20:registers.D[28]
write_data[28] => register_N:reg_list:21:registers.D[28]
write_data[28] => register_N:reg_list:22:registers.D[28]
write_data[28] => register_N:reg_list:23:registers.D[28]
write_data[28] => register_N:reg_list:24:registers.D[28]
write_data[28] => register_N:reg_list:25:registers.D[28]
write_data[28] => register_N:reg_list:26:registers.D[28]
write_data[28] => register_N:reg_list:27:registers.D[28]
write_data[28] => register_N:reg_list:28:registers.D[28]
write_data[28] => register_N:reg_list:29:registers.D[28]
write_data[28] => register_N:reg_list:30:registers.D[28]
write_data[28] => register_N:reg_list:31:registers.D[28]
write_data[29] => register_N:reg_list:0:registers.D[29]
write_data[29] => register_N:reg_list:1:registers.D[29]
write_data[29] => register_N:reg_list:2:registers.D[29]
write_data[29] => register_N:reg_list:3:registers.D[29]
write_data[29] => register_N:reg_list:4:registers.D[29]
write_data[29] => register_N:reg_list:5:registers.D[29]
write_data[29] => register_N:reg_list:6:registers.D[29]
write_data[29] => register_N:reg_list:7:registers.D[29]
write_data[29] => register_N:reg_list:8:registers.D[29]
write_data[29] => register_N:reg_list:9:registers.D[29]
write_data[29] => register_N:reg_list:10:registers.D[29]
write_data[29] => register_N:reg_list:11:registers.D[29]
write_data[29] => register_N:reg_list:12:registers.D[29]
write_data[29] => register_N:reg_list:13:registers.D[29]
write_data[29] => register_N:reg_list:14:registers.D[29]
write_data[29] => register_N:reg_list:15:registers.D[29]
write_data[29] => register_N:reg_list:16:registers.D[29]
write_data[29] => register_N:reg_list:17:registers.D[29]
write_data[29] => register_N:reg_list:18:registers.D[29]
write_data[29] => register_N:reg_list:19:registers.D[29]
write_data[29] => register_N:reg_list:20:registers.D[29]
write_data[29] => register_N:reg_list:21:registers.D[29]
write_data[29] => register_N:reg_list:22:registers.D[29]
write_data[29] => register_N:reg_list:23:registers.D[29]
write_data[29] => register_N:reg_list:24:registers.D[29]
write_data[29] => register_N:reg_list:25:registers.D[29]
write_data[29] => register_N:reg_list:26:registers.D[29]
write_data[29] => register_N:reg_list:27:registers.D[29]
write_data[29] => register_N:reg_list:28:registers.D[29]
write_data[29] => register_N:reg_list:29:registers.D[29]
write_data[29] => register_N:reg_list:30:registers.D[29]
write_data[29] => register_N:reg_list:31:registers.D[29]
write_data[30] => register_N:reg_list:0:registers.D[30]
write_data[30] => register_N:reg_list:1:registers.D[30]
write_data[30] => register_N:reg_list:2:registers.D[30]
write_data[30] => register_N:reg_list:3:registers.D[30]
write_data[30] => register_N:reg_list:4:registers.D[30]
write_data[30] => register_N:reg_list:5:registers.D[30]
write_data[30] => register_N:reg_list:6:registers.D[30]
write_data[30] => register_N:reg_list:7:registers.D[30]
write_data[30] => register_N:reg_list:8:registers.D[30]
write_data[30] => register_N:reg_list:9:registers.D[30]
write_data[30] => register_N:reg_list:10:registers.D[30]
write_data[30] => register_N:reg_list:11:registers.D[30]
write_data[30] => register_N:reg_list:12:registers.D[30]
write_data[30] => register_N:reg_list:13:registers.D[30]
write_data[30] => register_N:reg_list:14:registers.D[30]
write_data[30] => register_N:reg_list:15:registers.D[30]
write_data[30] => register_N:reg_list:16:registers.D[30]
write_data[30] => register_N:reg_list:17:registers.D[30]
write_data[30] => register_N:reg_list:18:registers.D[30]
write_data[30] => register_N:reg_list:19:registers.D[30]
write_data[30] => register_N:reg_list:20:registers.D[30]
write_data[30] => register_N:reg_list:21:registers.D[30]
write_data[30] => register_N:reg_list:22:registers.D[30]
write_data[30] => register_N:reg_list:23:registers.D[30]
write_data[30] => register_N:reg_list:24:registers.D[30]
write_data[30] => register_N:reg_list:25:registers.D[30]
write_data[30] => register_N:reg_list:26:registers.D[30]
write_data[30] => register_N:reg_list:27:registers.D[30]
write_data[30] => register_N:reg_list:28:registers.D[30]
write_data[30] => register_N:reg_list:29:registers.D[30]
write_data[30] => register_N:reg_list:30:registers.D[30]
write_data[30] => register_N:reg_list:31:registers.D[30]
write_data[31] => register_N:reg_list:0:registers.D[31]
write_data[31] => register_N:reg_list:1:registers.D[31]
write_data[31] => register_N:reg_list:2:registers.D[31]
write_data[31] => register_N:reg_list:3:registers.D[31]
write_data[31] => register_N:reg_list:4:registers.D[31]
write_data[31] => register_N:reg_list:5:registers.D[31]
write_data[31] => register_N:reg_list:6:registers.D[31]
write_data[31] => register_N:reg_list:7:registers.D[31]
write_data[31] => register_N:reg_list:8:registers.D[31]
write_data[31] => register_N:reg_list:9:registers.D[31]
write_data[31] => register_N:reg_list:10:registers.D[31]
write_data[31] => register_N:reg_list:11:registers.D[31]
write_data[31] => register_N:reg_list:12:registers.D[31]
write_data[31] => register_N:reg_list:13:registers.D[31]
write_data[31] => register_N:reg_list:14:registers.D[31]
write_data[31] => register_N:reg_list:15:registers.D[31]
write_data[31] => register_N:reg_list:16:registers.D[31]
write_data[31] => register_N:reg_list:17:registers.D[31]
write_data[31] => register_N:reg_list:18:registers.D[31]
write_data[31] => register_N:reg_list:19:registers.D[31]
write_data[31] => register_N:reg_list:20:registers.D[31]
write_data[31] => register_N:reg_list:21:registers.D[31]
write_data[31] => register_N:reg_list:22:registers.D[31]
write_data[31] => register_N:reg_list:23:registers.D[31]
write_data[31] => register_N:reg_list:24:registers.D[31]
write_data[31] => register_N:reg_list:25:registers.D[31]
write_data[31] => register_N:reg_list:26:registers.D[31]
write_data[31] => register_N:reg_list:27:registers.D[31]
write_data[31] => register_N:reg_list:28:registers.D[31]
write_data[31] => register_N:reg_list:29:registers.D[31]
write_data[31] => register_N:reg_list:30:registers.D[31]
write_data[31] => register_N:reg_list:31:registers.D[31]
reset => register_N:reg_list:0:registers.Resetn
reset => register_N:reg_list:1:registers.Resetn
reset => register_N:reg_list:2:registers.Resetn
reset => register_N:reg_list:3:registers.Resetn
reset => register_N:reg_list:4:registers.Resetn
reset => register_N:reg_list:5:registers.Resetn
reset => register_N:reg_list:6:registers.Resetn
reset => register_N:reg_list:7:registers.Resetn
reset => register_N:reg_list:8:registers.Resetn
reset => register_N:reg_list:9:registers.Resetn
reset => register_N:reg_list:10:registers.Resetn
reset => register_N:reg_list:11:registers.Resetn
reset => register_N:reg_list:12:registers.Resetn
reset => register_N:reg_list:13:registers.Resetn
reset => register_N:reg_list:14:registers.Resetn
reset => register_N:reg_list:15:registers.Resetn
reset => register_N:reg_list:16:registers.Resetn
reset => register_N:reg_list:17:registers.Resetn
reset => register_N:reg_list:18:registers.Resetn
reset => register_N:reg_list:19:registers.Resetn
reset => register_N:reg_list:20:registers.Resetn
reset => register_N:reg_list:21:registers.Resetn
reset => register_N:reg_list:22:registers.Resetn
reset => register_N:reg_list:23:registers.Resetn
reset => register_N:reg_list:24:registers.Resetn
reset => register_N:reg_list:25:registers.Resetn
reset => register_N:reg_list:26:registers.Resetn
reset => register_N:reg_list:27:registers.Resetn
reset => register_N:reg_list:28:registers.Resetn
reset => register_N:reg_list:29:registers.Resetn
reset => register_N:reg_list:30:registers.Resetn
reset => register_N:reg_list:31:registers.Resetn
reg_data[0][0] <= register_N:reg_list:0:registers.Q[0]
reg_data[0][1] <= register_N:reg_list:0:registers.Q[1]
reg_data[0][2] <= register_N:reg_list:0:registers.Q[2]
reg_data[0][3] <= register_N:reg_list:0:registers.Q[3]
reg_data[0][4] <= register_N:reg_list:0:registers.Q[4]
reg_data[0][5] <= register_N:reg_list:0:registers.Q[5]
reg_data[0][6] <= register_N:reg_list:0:registers.Q[6]
reg_data[0][7] <= register_N:reg_list:0:registers.Q[7]
reg_data[0][8] <= register_N:reg_list:0:registers.Q[8]
reg_data[0][9] <= register_N:reg_list:0:registers.Q[9]
reg_data[0][10] <= register_N:reg_list:0:registers.Q[10]
reg_data[0][11] <= register_N:reg_list:0:registers.Q[11]
reg_data[0][12] <= register_N:reg_list:0:registers.Q[12]
reg_data[0][13] <= register_N:reg_list:0:registers.Q[13]
reg_data[0][14] <= register_N:reg_list:0:registers.Q[14]
reg_data[0][15] <= register_N:reg_list:0:registers.Q[15]
reg_data[0][16] <= register_N:reg_list:0:registers.Q[16]
reg_data[0][17] <= register_N:reg_list:0:registers.Q[17]
reg_data[0][18] <= register_N:reg_list:0:registers.Q[18]
reg_data[0][19] <= register_N:reg_list:0:registers.Q[19]
reg_data[0][20] <= register_N:reg_list:0:registers.Q[20]
reg_data[0][21] <= register_N:reg_list:0:registers.Q[21]
reg_data[0][22] <= register_N:reg_list:0:registers.Q[22]
reg_data[0][23] <= register_N:reg_list:0:registers.Q[23]
reg_data[0][24] <= register_N:reg_list:0:registers.Q[24]
reg_data[0][25] <= register_N:reg_list:0:registers.Q[25]
reg_data[0][26] <= register_N:reg_list:0:registers.Q[26]
reg_data[0][27] <= register_N:reg_list:0:registers.Q[27]
reg_data[0][28] <= register_N:reg_list:0:registers.Q[28]
reg_data[0][29] <= register_N:reg_list:0:registers.Q[29]
reg_data[0][30] <= register_N:reg_list:0:registers.Q[30]
reg_data[0][31] <= register_N:reg_list:0:registers.Q[31]
reg_data[1][0] <= register_N:reg_list:1:registers.Q[0]
reg_data[1][1] <= register_N:reg_list:1:registers.Q[1]
reg_data[1][2] <= register_N:reg_list:1:registers.Q[2]
reg_data[1][3] <= register_N:reg_list:1:registers.Q[3]
reg_data[1][4] <= register_N:reg_list:1:registers.Q[4]
reg_data[1][5] <= register_N:reg_list:1:registers.Q[5]
reg_data[1][6] <= register_N:reg_list:1:registers.Q[6]
reg_data[1][7] <= register_N:reg_list:1:registers.Q[7]
reg_data[1][8] <= register_N:reg_list:1:registers.Q[8]
reg_data[1][9] <= register_N:reg_list:1:registers.Q[9]
reg_data[1][10] <= register_N:reg_list:1:registers.Q[10]
reg_data[1][11] <= register_N:reg_list:1:registers.Q[11]
reg_data[1][12] <= register_N:reg_list:1:registers.Q[12]
reg_data[1][13] <= register_N:reg_list:1:registers.Q[13]
reg_data[1][14] <= register_N:reg_list:1:registers.Q[14]
reg_data[1][15] <= register_N:reg_list:1:registers.Q[15]
reg_data[1][16] <= register_N:reg_list:1:registers.Q[16]
reg_data[1][17] <= register_N:reg_list:1:registers.Q[17]
reg_data[1][18] <= register_N:reg_list:1:registers.Q[18]
reg_data[1][19] <= register_N:reg_list:1:registers.Q[19]
reg_data[1][20] <= register_N:reg_list:1:registers.Q[20]
reg_data[1][21] <= register_N:reg_list:1:registers.Q[21]
reg_data[1][22] <= register_N:reg_list:1:registers.Q[22]
reg_data[1][23] <= register_N:reg_list:1:registers.Q[23]
reg_data[1][24] <= register_N:reg_list:1:registers.Q[24]
reg_data[1][25] <= register_N:reg_list:1:registers.Q[25]
reg_data[1][26] <= register_N:reg_list:1:registers.Q[26]
reg_data[1][27] <= register_N:reg_list:1:registers.Q[27]
reg_data[1][28] <= register_N:reg_list:1:registers.Q[28]
reg_data[1][29] <= register_N:reg_list:1:registers.Q[29]
reg_data[1][30] <= register_N:reg_list:1:registers.Q[30]
reg_data[1][31] <= register_N:reg_list:1:registers.Q[31]
reg_data[2][0] <= register_N:reg_list:2:registers.Q[0]
reg_data[2][1] <= register_N:reg_list:2:registers.Q[1]
reg_data[2][2] <= register_N:reg_list:2:registers.Q[2]
reg_data[2][3] <= register_N:reg_list:2:registers.Q[3]
reg_data[2][4] <= register_N:reg_list:2:registers.Q[4]
reg_data[2][5] <= register_N:reg_list:2:registers.Q[5]
reg_data[2][6] <= register_N:reg_list:2:registers.Q[6]
reg_data[2][7] <= register_N:reg_list:2:registers.Q[7]
reg_data[2][8] <= register_N:reg_list:2:registers.Q[8]
reg_data[2][9] <= register_N:reg_list:2:registers.Q[9]
reg_data[2][10] <= register_N:reg_list:2:registers.Q[10]
reg_data[2][11] <= register_N:reg_list:2:registers.Q[11]
reg_data[2][12] <= register_N:reg_list:2:registers.Q[12]
reg_data[2][13] <= register_N:reg_list:2:registers.Q[13]
reg_data[2][14] <= register_N:reg_list:2:registers.Q[14]
reg_data[2][15] <= register_N:reg_list:2:registers.Q[15]
reg_data[2][16] <= register_N:reg_list:2:registers.Q[16]
reg_data[2][17] <= register_N:reg_list:2:registers.Q[17]
reg_data[2][18] <= register_N:reg_list:2:registers.Q[18]
reg_data[2][19] <= register_N:reg_list:2:registers.Q[19]
reg_data[2][20] <= register_N:reg_list:2:registers.Q[20]
reg_data[2][21] <= register_N:reg_list:2:registers.Q[21]
reg_data[2][22] <= register_N:reg_list:2:registers.Q[22]
reg_data[2][23] <= register_N:reg_list:2:registers.Q[23]
reg_data[2][24] <= register_N:reg_list:2:registers.Q[24]
reg_data[2][25] <= register_N:reg_list:2:registers.Q[25]
reg_data[2][26] <= register_N:reg_list:2:registers.Q[26]
reg_data[2][27] <= register_N:reg_list:2:registers.Q[27]
reg_data[2][28] <= register_N:reg_list:2:registers.Q[28]
reg_data[2][29] <= register_N:reg_list:2:registers.Q[29]
reg_data[2][30] <= register_N:reg_list:2:registers.Q[30]
reg_data[2][31] <= register_N:reg_list:2:registers.Q[31]
reg_data[3][0] <= register_N:reg_list:3:registers.Q[0]
reg_data[3][1] <= register_N:reg_list:3:registers.Q[1]
reg_data[3][2] <= register_N:reg_list:3:registers.Q[2]
reg_data[3][3] <= register_N:reg_list:3:registers.Q[3]
reg_data[3][4] <= register_N:reg_list:3:registers.Q[4]
reg_data[3][5] <= register_N:reg_list:3:registers.Q[5]
reg_data[3][6] <= register_N:reg_list:3:registers.Q[6]
reg_data[3][7] <= register_N:reg_list:3:registers.Q[7]
reg_data[3][8] <= register_N:reg_list:3:registers.Q[8]
reg_data[3][9] <= register_N:reg_list:3:registers.Q[9]
reg_data[3][10] <= register_N:reg_list:3:registers.Q[10]
reg_data[3][11] <= register_N:reg_list:3:registers.Q[11]
reg_data[3][12] <= register_N:reg_list:3:registers.Q[12]
reg_data[3][13] <= register_N:reg_list:3:registers.Q[13]
reg_data[3][14] <= register_N:reg_list:3:registers.Q[14]
reg_data[3][15] <= register_N:reg_list:3:registers.Q[15]
reg_data[3][16] <= register_N:reg_list:3:registers.Q[16]
reg_data[3][17] <= register_N:reg_list:3:registers.Q[17]
reg_data[3][18] <= register_N:reg_list:3:registers.Q[18]
reg_data[3][19] <= register_N:reg_list:3:registers.Q[19]
reg_data[3][20] <= register_N:reg_list:3:registers.Q[20]
reg_data[3][21] <= register_N:reg_list:3:registers.Q[21]
reg_data[3][22] <= register_N:reg_list:3:registers.Q[22]
reg_data[3][23] <= register_N:reg_list:3:registers.Q[23]
reg_data[3][24] <= register_N:reg_list:3:registers.Q[24]
reg_data[3][25] <= register_N:reg_list:3:registers.Q[25]
reg_data[3][26] <= register_N:reg_list:3:registers.Q[26]
reg_data[3][27] <= register_N:reg_list:3:registers.Q[27]
reg_data[3][28] <= register_N:reg_list:3:registers.Q[28]
reg_data[3][29] <= register_N:reg_list:3:registers.Q[29]
reg_data[3][30] <= register_N:reg_list:3:registers.Q[30]
reg_data[3][31] <= register_N:reg_list:3:registers.Q[31]
reg_data[4][0] <= register_N:reg_list:4:registers.Q[0]
reg_data[4][1] <= register_N:reg_list:4:registers.Q[1]
reg_data[4][2] <= register_N:reg_list:4:registers.Q[2]
reg_data[4][3] <= register_N:reg_list:4:registers.Q[3]
reg_data[4][4] <= register_N:reg_list:4:registers.Q[4]
reg_data[4][5] <= register_N:reg_list:4:registers.Q[5]
reg_data[4][6] <= register_N:reg_list:4:registers.Q[6]
reg_data[4][7] <= register_N:reg_list:4:registers.Q[7]
reg_data[4][8] <= register_N:reg_list:4:registers.Q[8]
reg_data[4][9] <= register_N:reg_list:4:registers.Q[9]
reg_data[4][10] <= register_N:reg_list:4:registers.Q[10]
reg_data[4][11] <= register_N:reg_list:4:registers.Q[11]
reg_data[4][12] <= register_N:reg_list:4:registers.Q[12]
reg_data[4][13] <= register_N:reg_list:4:registers.Q[13]
reg_data[4][14] <= register_N:reg_list:4:registers.Q[14]
reg_data[4][15] <= register_N:reg_list:4:registers.Q[15]
reg_data[4][16] <= register_N:reg_list:4:registers.Q[16]
reg_data[4][17] <= register_N:reg_list:4:registers.Q[17]
reg_data[4][18] <= register_N:reg_list:4:registers.Q[18]
reg_data[4][19] <= register_N:reg_list:4:registers.Q[19]
reg_data[4][20] <= register_N:reg_list:4:registers.Q[20]
reg_data[4][21] <= register_N:reg_list:4:registers.Q[21]
reg_data[4][22] <= register_N:reg_list:4:registers.Q[22]
reg_data[4][23] <= register_N:reg_list:4:registers.Q[23]
reg_data[4][24] <= register_N:reg_list:4:registers.Q[24]
reg_data[4][25] <= register_N:reg_list:4:registers.Q[25]
reg_data[4][26] <= register_N:reg_list:4:registers.Q[26]
reg_data[4][27] <= register_N:reg_list:4:registers.Q[27]
reg_data[4][28] <= register_N:reg_list:4:registers.Q[28]
reg_data[4][29] <= register_N:reg_list:4:registers.Q[29]
reg_data[4][30] <= register_N:reg_list:4:registers.Q[30]
reg_data[4][31] <= register_N:reg_list:4:registers.Q[31]
reg_data[5][0] <= register_N:reg_list:5:registers.Q[0]
reg_data[5][1] <= register_N:reg_list:5:registers.Q[1]
reg_data[5][2] <= register_N:reg_list:5:registers.Q[2]
reg_data[5][3] <= register_N:reg_list:5:registers.Q[3]
reg_data[5][4] <= register_N:reg_list:5:registers.Q[4]
reg_data[5][5] <= register_N:reg_list:5:registers.Q[5]
reg_data[5][6] <= register_N:reg_list:5:registers.Q[6]
reg_data[5][7] <= register_N:reg_list:5:registers.Q[7]
reg_data[5][8] <= register_N:reg_list:5:registers.Q[8]
reg_data[5][9] <= register_N:reg_list:5:registers.Q[9]
reg_data[5][10] <= register_N:reg_list:5:registers.Q[10]
reg_data[5][11] <= register_N:reg_list:5:registers.Q[11]
reg_data[5][12] <= register_N:reg_list:5:registers.Q[12]
reg_data[5][13] <= register_N:reg_list:5:registers.Q[13]
reg_data[5][14] <= register_N:reg_list:5:registers.Q[14]
reg_data[5][15] <= register_N:reg_list:5:registers.Q[15]
reg_data[5][16] <= register_N:reg_list:5:registers.Q[16]
reg_data[5][17] <= register_N:reg_list:5:registers.Q[17]
reg_data[5][18] <= register_N:reg_list:5:registers.Q[18]
reg_data[5][19] <= register_N:reg_list:5:registers.Q[19]
reg_data[5][20] <= register_N:reg_list:5:registers.Q[20]
reg_data[5][21] <= register_N:reg_list:5:registers.Q[21]
reg_data[5][22] <= register_N:reg_list:5:registers.Q[22]
reg_data[5][23] <= register_N:reg_list:5:registers.Q[23]
reg_data[5][24] <= register_N:reg_list:5:registers.Q[24]
reg_data[5][25] <= register_N:reg_list:5:registers.Q[25]
reg_data[5][26] <= register_N:reg_list:5:registers.Q[26]
reg_data[5][27] <= register_N:reg_list:5:registers.Q[27]
reg_data[5][28] <= register_N:reg_list:5:registers.Q[28]
reg_data[5][29] <= register_N:reg_list:5:registers.Q[29]
reg_data[5][30] <= register_N:reg_list:5:registers.Q[30]
reg_data[5][31] <= register_N:reg_list:5:registers.Q[31]
reg_data[6][0] <= register_N:reg_list:6:registers.Q[0]
reg_data[6][1] <= register_N:reg_list:6:registers.Q[1]
reg_data[6][2] <= register_N:reg_list:6:registers.Q[2]
reg_data[6][3] <= register_N:reg_list:6:registers.Q[3]
reg_data[6][4] <= register_N:reg_list:6:registers.Q[4]
reg_data[6][5] <= register_N:reg_list:6:registers.Q[5]
reg_data[6][6] <= register_N:reg_list:6:registers.Q[6]
reg_data[6][7] <= register_N:reg_list:6:registers.Q[7]
reg_data[6][8] <= register_N:reg_list:6:registers.Q[8]
reg_data[6][9] <= register_N:reg_list:6:registers.Q[9]
reg_data[6][10] <= register_N:reg_list:6:registers.Q[10]
reg_data[6][11] <= register_N:reg_list:6:registers.Q[11]
reg_data[6][12] <= register_N:reg_list:6:registers.Q[12]
reg_data[6][13] <= register_N:reg_list:6:registers.Q[13]
reg_data[6][14] <= register_N:reg_list:6:registers.Q[14]
reg_data[6][15] <= register_N:reg_list:6:registers.Q[15]
reg_data[6][16] <= register_N:reg_list:6:registers.Q[16]
reg_data[6][17] <= register_N:reg_list:6:registers.Q[17]
reg_data[6][18] <= register_N:reg_list:6:registers.Q[18]
reg_data[6][19] <= register_N:reg_list:6:registers.Q[19]
reg_data[6][20] <= register_N:reg_list:6:registers.Q[20]
reg_data[6][21] <= register_N:reg_list:6:registers.Q[21]
reg_data[6][22] <= register_N:reg_list:6:registers.Q[22]
reg_data[6][23] <= register_N:reg_list:6:registers.Q[23]
reg_data[6][24] <= register_N:reg_list:6:registers.Q[24]
reg_data[6][25] <= register_N:reg_list:6:registers.Q[25]
reg_data[6][26] <= register_N:reg_list:6:registers.Q[26]
reg_data[6][27] <= register_N:reg_list:6:registers.Q[27]
reg_data[6][28] <= register_N:reg_list:6:registers.Q[28]
reg_data[6][29] <= register_N:reg_list:6:registers.Q[29]
reg_data[6][30] <= register_N:reg_list:6:registers.Q[30]
reg_data[6][31] <= register_N:reg_list:6:registers.Q[31]
reg_data[7][0] <= register_N:reg_list:7:registers.Q[0]
reg_data[7][1] <= register_N:reg_list:7:registers.Q[1]
reg_data[7][2] <= register_N:reg_list:7:registers.Q[2]
reg_data[7][3] <= register_N:reg_list:7:registers.Q[3]
reg_data[7][4] <= register_N:reg_list:7:registers.Q[4]
reg_data[7][5] <= register_N:reg_list:7:registers.Q[5]
reg_data[7][6] <= register_N:reg_list:7:registers.Q[6]
reg_data[7][7] <= register_N:reg_list:7:registers.Q[7]
reg_data[7][8] <= register_N:reg_list:7:registers.Q[8]
reg_data[7][9] <= register_N:reg_list:7:registers.Q[9]
reg_data[7][10] <= register_N:reg_list:7:registers.Q[10]
reg_data[7][11] <= register_N:reg_list:7:registers.Q[11]
reg_data[7][12] <= register_N:reg_list:7:registers.Q[12]
reg_data[7][13] <= register_N:reg_list:7:registers.Q[13]
reg_data[7][14] <= register_N:reg_list:7:registers.Q[14]
reg_data[7][15] <= register_N:reg_list:7:registers.Q[15]
reg_data[7][16] <= register_N:reg_list:7:registers.Q[16]
reg_data[7][17] <= register_N:reg_list:7:registers.Q[17]
reg_data[7][18] <= register_N:reg_list:7:registers.Q[18]
reg_data[7][19] <= register_N:reg_list:7:registers.Q[19]
reg_data[7][20] <= register_N:reg_list:7:registers.Q[20]
reg_data[7][21] <= register_N:reg_list:7:registers.Q[21]
reg_data[7][22] <= register_N:reg_list:7:registers.Q[22]
reg_data[7][23] <= register_N:reg_list:7:registers.Q[23]
reg_data[7][24] <= register_N:reg_list:7:registers.Q[24]
reg_data[7][25] <= register_N:reg_list:7:registers.Q[25]
reg_data[7][26] <= register_N:reg_list:7:registers.Q[26]
reg_data[7][27] <= register_N:reg_list:7:registers.Q[27]
reg_data[7][28] <= register_N:reg_list:7:registers.Q[28]
reg_data[7][29] <= register_N:reg_list:7:registers.Q[29]
reg_data[7][30] <= register_N:reg_list:7:registers.Q[30]
reg_data[7][31] <= register_N:reg_list:7:registers.Q[31]
reg_data[8][0] <= register_N:reg_list:8:registers.Q[0]
reg_data[8][1] <= register_N:reg_list:8:registers.Q[1]
reg_data[8][2] <= register_N:reg_list:8:registers.Q[2]
reg_data[8][3] <= register_N:reg_list:8:registers.Q[3]
reg_data[8][4] <= register_N:reg_list:8:registers.Q[4]
reg_data[8][5] <= register_N:reg_list:8:registers.Q[5]
reg_data[8][6] <= register_N:reg_list:8:registers.Q[6]
reg_data[8][7] <= register_N:reg_list:8:registers.Q[7]
reg_data[8][8] <= register_N:reg_list:8:registers.Q[8]
reg_data[8][9] <= register_N:reg_list:8:registers.Q[9]
reg_data[8][10] <= register_N:reg_list:8:registers.Q[10]
reg_data[8][11] <= register_N:reg_list:8:registers.Q[11]
reg_data[8][12] <= register_N:reg_list:8:registers.Q[12]
reg_data[8][13] <= register_N:reg_list:8:registers.Q[13]
reg_data[8][14] <= register_N:reg_list:8:registers.Q[14]
reg_data[8][15] <= register_N:reg_list:8:registers.Q[15]
reg_data[8][16] <= register_N:reg_list:8:registers.Q[16]
reg_data[8][17] <= register_N:reg_list:8:registers.Q[17]
reg_data[8][18] <= register_N:reg_list:8:registers.Q[18]
reg_data[8][19] <= register_N:reg_list:8:registers.Q[19]
reg_data[8][20] <= register_N:reg_list:8:registers.Q[20]
reg_data[8][21] <= register_N:reg_list:8:registers.Q[21]
reg_data[8][22] <= register_N:reg_list:8:registers.Q[22]
reg_data[8][23] <= register_N:reg_list:8:registers.Q[23]
reg_data[8][24] <= register_N:reg_list:8:registers.Q[24]
reg_data[8][25] <= register_N:reg_list:8:registers.Q[25]
reg_data[8][26] <= register_N:reg_list:8:registers.Q[26]
reg_data[8][27] <= register_N:reg_list:8:registers.Q[27]
reg_data[8][28] <= register_N:reg_list:8:registers.Q[28]
reg_data[8][29] <= register_N:reg_list:8:registers.Q[29]
reg_data[8][30] <= register_N:reg_list:8:registers.Q[30]
reg_data[8][31] <= register_N:reg_list:8:registers.Q[31]
reg_data[9][0] <= register_N:reg_list:9:registers.Q[0]
reg_data[9][1] <= register_N:reg_list:9:registers.Q[1]
reg_data[9][2] <= register_N:reg_list:9:registers.Q[2]
reg_data[9][3] <= register_N:reg_list:9:registers.Q[3]
reg_data[9][4] <= register_N:reg_list:9:registers.Q[4]
reg_data[9][5] <= register_N:reg_list:9:registers.Q[5]
reg_data[9][6] <= register_N:reg_list:9:registers.Q[6]
reg_data[9][7] <= register_N:reg_list:9:registers.Q[7]
reg_data[9][8] <= register_N:reg_list:9:registers.Q[8]
reg_data[9][9] <= register_N:reg_list:9:registers.Q[9]
reg_data[9][10] <= register_N:reg_list:9:registers.Q[10]
reg_data[9][11] <= register_N:reg_list:9:registers.Q[11]
reg_data[9][12] <= register_N:reg_list:9:registers.Q[12]
reg_data[9][13] <= register_N:reg_list:9:registers.Q[13]
reg_data[9][14] <= register_N:reg_list:9:registers.Q[14]
reg_data[9][15] <= register_N:reg_list:9:registers.Q[15]
reg_data[9][16] <= register_N:reg_list:9:registers.Q[16]
reg_data[9][17] <= register_N:reg_list:9:registers.Q[17]
reg_data[9][18] <= register_N:reg_list:9:registers.Q[18]
reg_data[9][19] <= register_N:reg_list:9:registers.Q[19]
reg_data[9][20] <= register_N:reg_list:9:registers.Q[20]
reg_data[9][21] <= register_N:reg_list:9:registers.Q[21]
reg_data[9][22] <= register_N:reg_list:9:registers.Q[22]
reg_data[9][23] <= register_N:reg_list:9:registers.Q[23]
reg_data[9][24] <= register_N:reg_list:9:registers.Q[24]
reg_data[9][25] <= register_N:reg_list:9:registers.Q[25]
reg_data[9][26] <= register_N:reg_list:9:registers.Q[26]
reg_data[9][27] <= register_N:reg_list:9:registers.Q[27]
reg_data[9][28] <= register_N:reg_list:9:registers.Q[28]
reg_data[9][29] <= register_N:reg_list:9:registers.Q[29]
reg_data[9][30] <= register_N:reg_list:9:registers.Q[30]
reg_data[9][31] <= register_N:reg_list:9:registers.Q[31]
reg_data[10][0] <= register_N:reg_list:10:registers.Q[0]
reg_data[10][1] <= register_N:reg_list:10:registers.Q[1]
reg_data[10][2] <= register_N:reg_list:10:registers.Q[2]
reg_data[10][3] <= register_N:reg_list:10:registers.Q[3]
reg_data[10][4] <= register_N:reg_list:10:registers.Q[4]
reg_data[10][5] <= register_N:reg_list:10:registers.Q[5]
reg_data[10][6] <= register_N:reg_list:10:registers.Q[6]
reg_data[10][7] <= register_N:reg_list:10:registers.Q[7]
reg_data[10][8] <= register_N:reg_list:10:registers.Q[8]
reg_data[10][9] <= register_N:reg_list:10:registers.Q[9]
reg_data[10][10] <= register_N:reg_list:10:registers.Q[10]
reg_data[10][11] <= register_N:reg_list:10:registers.Q[11]
reg_data[10][12] <= register_N:reg_list:10:registers.Q[12]
reg_data[10][13] <= register_N:reg_list:10:registers.Q[13]
reg_data[10][14] <= register_N:reg_list:10:registers.Q[14]
reg_data[10][15] <= register_N:reg_list:10:registers.Q[15]
reg_data[10][16] <= register_N:reg_list:10:registers.Q[16]
reg_data[10][17] <= register_N:reg_list:10:registers.Q[17]
reg_data[10][18] <= register_N:reg_list:10:registers.Q[18]
reg_data[10][19] <= register_N:reg_list:10:registers.Q[19]
reg_data[10][20] <= register_N:reg_list:10:registers.Q[20]
reg_data[10][21] <= register_N:reg_list:10:registers.Q[21]
reg_data[10][22] <= register_N:reg_list:10:registers.Q[22]
reg_data[10][23] <= register_N:reg_list:10:registers.Q[23]
reg_data[10][24] <= register_N:reg_list:10:registers.Q[24]
reg_data[10][25] <= register_N:reg_list:10:registers.Q[25]
reg_data[10][26] <= register_N:reg_list:10:registers.Q[26]
reg_data[10][27] <= register_N:reg_list:10:registers.Q[27]
reg_data[10][28] <= register_N:reg_list:10:registers.Q[28]
reg_data[10][29] <= register_N:reg_list:10:registers.Q[29]
reg_data[10][30] <= register_N:reg_list:10:registers.Q[30]
reg_data[10][31] <= register_N:reg_list:10:registers.Q[31]
reg_data[11][0] <= register_N:reg_list:11:registers.Q[0]
reg_data[11][1] <= register_N:reg_list:11:registers.Q[1]
reg_data[11][2] <= register_N:reg_list:11:registers.Q[2]
reg_data[11][3] <= register_N:reg_list:11:registers.Q[3]
reg_data[11][4] <= register_N:reg_list:11:registers.Q[4]
reg_data[11][5] <= register_N:reg_list:11:registers.Q[5]
reg_data[11][6] <= register_N:reg_list:11:registers.Q[6]
reg_data[11][7] <= register_N:reg_list:11:registers.Q[7]
reg_data[11][8] <= register_N:reg_list:11:registers.Q[8]
reg_data[11][9] <= register_N:reg_list:11:registers.Q[9]
reg_data[11][10] <= register_N:reg_list:11:registers.Q[10]
reg_data[11][11] <= register_N:reg_list:11:registers.Q[11]
reg_data[11][12] <= register_N:reg_list:11:registers.Q[12]
reg_data[11][13] <= register_N:reg_list:11:registers.Q[13]
reg_data[11][14] <= register_N:reg_list:11:registers.Q[14]
reg_data[11][15] <= register_N:reg_list:11:registers.Q[15]
reg_data[11][16] <= register_N:reg_list:11:registers.Q[16]
reg_data[11][17] <= register_N:reg_list:11:registers.Q[17]
reg_data[11][18] <= register_N:reg_list:11:registers.Q[18]
reg_data[11][19] <= register_N:reg_list:11:registers.Q[19]
reg_data[11][20] <= register_N:reg_list:11:registers.Q[20]
reg_data[11][21] <= register_N:reg_list:11:registers.Q[21]
reg_data[11][22] <= register_N:reg_list:11:registers.Q[22]
reg_data[11][23] <= register_N:reg_list:11:registers.Q[23]
reg_data[11][24] <= register_N:reg_list:11:registers.Q[24]
reg_data[11][25] <= register_N:reg_list:11:registers.Q[25]
reg_data[11][26] <= register_N:reg_list:11:registers.Q[26]
reg_data[11][27] <= register_N:reg_list:11:registers.Q[27]
reg_data[11][28] <= register_N:reg_list:11:registers.Q[28]
reg_data[11][29] <= register_N:reg_list:11:registers.Q[29]
reg_data[11][30] <= register_N:reg_list:11:registers.Q[30]
reg_data[11][31] <= register_N:reg_list:11:registers.Q[31]
reg_data[12][0] <= register_N:reg_list:12:registers.Q[0]
reg_data[12][1] <= register_N:reg_list:12:registers.Q[1]
reg_data[12][2] <= register_N:reg_list:12:registers.Q[2]
reg_data[12][3] <= register_N:reg_list:12:registers.Q[3]
reg_data[12][4] <= register_N:reg_list:12:registers.Q[4]
reg_data[12][5] <= register_N:reg_list:12:registers.Q[5]
reg_data[12][6] <= register_N:reg_list:12:registers.Q[6]
reg_data[12][7] <= register_N:reg_list:12:registers.Q[7]
reg_data[12][8] <= register_N:reg_list:12:registers.Q[8]
reg_data[12][9] <= register_N:reg_list:12:registers.Q[9]
reg_data[12][10] <= register_N:reg_list:12:registers.Q[10]
reg_data[12][11] <= register_N:reg_list:12:registers.Q[11]
reg_data[12][12] <= register_N:reg_list:12:registers.Q[12]
reg_data[12][13] <= register_N:reg_list:12:registers.Q[13]
reg_data[12][14] <= register_N:reg_list:12:registers.Q[14]
reg_data[12][15] <= register_N:reg_list:12:registers.Q[15]
reg_data[12][16] <= register_N:reg_list:12:registers.Q[16]
reg_data[12][17] <= register_N:reg_list:12:registers.Q[17]
reg_data[12][18] <= register_N:reg_list:12:registers.Q[18]
reg_data[12][19] <= register_N:reg_list:12:registers.Q[19]
reg_data[12][20] <= register_N:reg_list:12:registers.Q[20]
reg_data[12][21] <= register_N:reg_list:12:registers.Q[21]
reg_data[12][22] <= register_N:reg_list:12:registers.Q[22]
reg_data[12][23] <= register_N:reg_list:12:registers.Q[23]
reg_data[12][24] <= register_N:reg_list:12:registers.Q[24]
reg_data[12][25] <= register_N:reg_list:12:registers.Q[25]
reg_data[12][26] <= register_N:reg_list:12:registers.Q[26]
reg_data[12][27] <= register_N:reg_list:12:registers.Q[27]
reg_data[12][28] <= register_N:reg_list:12:registers.Q[28]
reg_data[12][29] <= register_N:reg_list:12:registers.Q[29]
reg_data[12][30] <= register_N:reg_list:12:registers.Q[30]
reg_data[12][31] <= register_N:reg_list:12:registers.Q[31]
reg_data[13][0] <= register_N:reg_list:13:registers.Q[0]
reg_data[13][1] <= register_N:reg_list:13:registers.Q[1]
reg_data[13][2] <= register_N:reg_list:13:registers.Q[2]
reg_data[13][3] <= register_N:reg_list:13:registers.Q[3]
reg_data[13][4] <= register_N:reg_list:13:registers.Q[4]
reg_data[13][5] <= register_N:reg_list:13:registers.Q[5]
reg_data[13][6] <= register_N:reg_list:13:registers.Q[6]
reg_data[13][7] <= register_N:reg_list:13:registers.Q[7]
reg_data[13][8] <= register_N:reg_list:13:registers.Q[8]
reg_data[13][9] <= register_N:reg_list:13:registers.Q[9]
reg_data[13][10] <= register_N:reg_list:13:registers.Q[10]
reg_data[13][11] <= register_N:reg_list:13:registers.Q[11]
reg_data[13][12] <= register_N:reg_list:13:registers.Q[12]
reg_data[13][13] <= register_N:reg_list:13:registers.Q[13]
reg_data[13][14] <= register_N:reg_list:13:registers.Q[14]
reg_data[13][15] <= register_N:reg_list:13:registers.Q[15]
reg_data[13][16] <= register_N:reg_list:13:registers.Q[16]
reg_data[13][17] <= register_N:reg_list:13:registers.Q[17]
reg_data[13][18] <= register_N:reg_list:13:registers.Q[18]
reg_data[13][19] <= register_N:reg_list:13:registers.Q[19]
reg_data[13][20] <= register_N:reg_list:13:registers.Q[20]
reg_data[13][21] <= register_N:reg_list:13:registers.Q[21]
reg_data[13][22] <= register_N:reg_list:13:registers.Q[22]
reg_data[13][23] <= register_N:reg_list:13:registers.Q[23]
reg_data[13][24] <= register_N:reg_list:13:registers.Q[24]
reg_data[13][25] <= register_N:reg_list:13:registers.Q[25]
reg_data[13][26] <= register_N:reg_list:13:registers.Q[26]
reg_data[13][27] <= register_N:reg_list:13:registers.Q[27]
reg_data[13][28] <= register_N:reg_list:13:registers.Q[28]
reg_data[13][29] <= register_N:reg_list:13:registers.Q[29]
reg_data[13][30] <= register_N:reg_list:13:registers.Q[30]
reg_data[13][31] <= register_N:reg_list:13:registers.Q[31]
reg_data[14][0] <= register_N:reg_list:14:registers.Q[0]
reg_data[14][1] <= register_N:reg_list:14:registers.Q[1]
reg_data[14][2] <= register_N:reg_list:14:registers.Q[2]
reg_data[14][3] <= register_N:reg_list:14:registers.Q[3]
reg_data[14][4] <= register_N:reg_list:14:registers.Q[4]
reg_data[14][5] <= register_N:reg_list:14:registers.Q[5]
reg_data[14][6] <= register_N:reg_list:14:registers.Q[6]
reg_data[14][7] <= register_N:reg_list:14:registers.Q[7]
reg_data[14][8] <= register_N:reg_list:14:registers.Q[8]
reg_data[14][9] <= register_N:reg_list:14:registers.Q[9]
reg_data[14][10] <= register_N:reg_list:14:registers.Q[10]
reg_data[14][11] <= register_N:reg_list:14:registers.Q[11]
reg_data[14][12] <= register_N:reg_list:14:registers.Q[12]
reg_data[14][13] <= register_N:reg_list:14:registers.Q[13]
reg_data[14][14] <= register_N:reg_list:14:registers.Q[14]
reg_data[14][15] <= register_N:reg_list:14:registers.Q[15]
reg_data[14][16] <= register_N:reg_list:14:registers.Q[16]
reg_data[14][17] <= register_N:reg_list:14:registers.Q[17]
reg_data[14][18] <= register_N:reg_list:14:registers.Q[18]
reg_data[14][19] <= register_N:reg_list:14:registers.Q[19]
reg_data[14][20] <= register_N:reg_list:14:registers.Q[20]
reg_data[14][21] <= register_N:reg_list:14:registers.Q[21]
reg_data[14][22] <= register_N:reg_list:14:registers.Q[22]
reg_data[14][23] <= register_N:reg_list:14:registers.Q[23]
reg_data[14][24] <= register_N:reg_list:14:registers.Q[24]
reg_data[14][25] <= register_N:reg_list:14:registers.Q[25]
reg_data[14][26] <= register_N:reg_list:14:registers.Q[26]
reg_data[14][27] <= register_N:reg_list:14:registers.Q[27]
reg_data[14][28] <= register_N:reg_list:14:registers.Q[28]
reg_data[14][29] <= register_N:reg_list:14:registers.Q[29]
reg_data[14][30] <= register_N:reg_list:14:registers.Q[30]
reg_data[14][31] <= register_N:reg_list:14:registers.Q[31]
reg_data[15][0] <= register_N:reg_list:15:registers.Q[0]
reg_data[15][1] <= register_N:reg_list:15:registers.Q[1]
reg_data[15][2] <= register_N:reg_list:15:registers.Q[2]
reg_data[15][3] <= register_N:reg_list:15:registers.Q[3]
reg_data[15][4] <= register_N:reg_list:15:registers.Q[4]
reg_data[15][5] <= register_N:reg_list:15:registers.Q[5]
reg_data[15][6] <= register_N:reg_list:15:registers.Q[6]
reg_data[15][7] <= register_N:reg_list:15:registers.Q[7]
reg_data[15][8] <= register_N:reg_list:15:registers.Q[8]
reg_data[15][9] <= register_N:reg_list:15:registers.Q[9]
reg_data[15][10] <= register_N:reg_list:15:registers.Q[10]
reg_data[15][11] <= register_N:reg_list:15:registers.Q[11]
reg_data[15][12] <= register_N:reg_list:15:registers.Q[12]
reg_data[15][13] <= register_N:reg_list:15:registers.Q[13]
reg_data[15][14] <= register_N:reg_list:15:registers.Q[14]
reg_data[15][15] <= register_N:reg_list:15:registers.Q[15]
reg_data[15][16] <= register_N:reg_list:15:registers.Q[16]
reg_data[15][17] <= register_N:reg_list:15:registers.Q[17]
reg_data[15][18] <= register_N:reg_list:15:registers.Q[18]
reg_data[15][19] <= register_N:reg_list:15:registers.Q[19]
reg_data[15][20] <= register_N:reg_list:15:registers.Q[20]
reg_data[15][21] <= register_N:reg_list:15:registers.Q[21]
reg_data[15][22] <= register_N:reg_list:15:registers.Q[22]
reg_data[15][23] <= register_N:reg_list:15:registers.Q[23]
reg_data[15][24] <= register_N:reg_list:15:registers.Q[24]
reg_data[15][25] <= register_N:reg_list:15:registers.Q[25]
reg_data[15][26] <= register_N:reg_list:15:registers.Q[26]
reg_data[15][27] <= register_N:reg_list:15:registers.Q[27]
reg_data[15][28] <= register_N:reg_list:15:registers.Q[28]
reg_data[15][29] <= register_N:reg_list:15:registers.Q[29]
reg_data[15][30] <= register_N:reg_list:15:registers.Q[30]
reg_data[15][31] <= register_N:reg_list:15:registers.Q[31]
reg_data[16][0] <= register_N:reg_list:16:registers.Q[0]
reg_data[16][1] <= register_N:reg_list:16:registers.Q[1]
reg_data[16][2] <= register_N:reg_list:16:registers.Q[2]
reg_data[16][3] <= register_N:reg_list:16:registers.Q[3]
reg_data[16][4] <= register_N:reg_list:16:registers.Q[4]
reg_data[16][5] <= register_N:reg_list:16:registers.Q[5]
reg_data[16][6] <= register_N:reg_list:16:registers.Q[6]
reg_data[16][7] <= register_N:reg_list:16:registers.Q[7]
reg_data[16][8] <= register_N:reg_list:16:registers.Q[8]
reg_data[16][9] <= register_N:reg_list:16:registers.Q[9]
reg_data[16][10] <= register_N:reg_list:16:registers.Q[10]
reg_data[16][11] <= register_N:reg_list:16:registers.Q[11]
reg_data[16][12] <= register_N:reg_list:16:registers.Q[12]
reg_data[16][13] <= register_N:reg_list:16:registers.Q[13]
reg_data[16][14] <= register_N:reg_list:16:registers.Q[14]
reg_data[16][15] <= register_N:reg_list:16:registers.Q[15]
reg_data[16][16] <= register_N:reg_list:16:registers.Q[16]
reg_data[16][17] <= register_N:reg_list:16:registers.Q[17]
reg_data[16][18] <= register_N:reg_list:16:registers.Q[18]
reg_data[16][19] <= register_N:reg_list:16:registers.Q[19]
reg_data[16][20] <= register_N:reg_list:16:registers.Q[20]
reg_data[16][21] <= register_N:reg_list:16:registers.Q[21]
reg_data[16][22] <= register_N:reg_list:16:registers.Q[22]
reg_data[16][23] <= register_N:reg_list:16:registers.Q[23]
reg_data[16][24] <= register_N:reg_list:16:registers.Q[24]
reg_data[16][25] <= register_N:reg_list:16:registers.Q[25]
reg_data[16][26] <= register_N:reg_list:16:registers.Q[26]
reg_data[16][27] <= register_N:reg_list:16:registers.Q[27]
reg_data[16][28] <= register_N:reg_list:16:registers.Q[28]
reg_data[16][29] <= register_N:reg_list:16:registers.Q[29]
reg_data[16][30] <= register_N:reg_list:16:registers.Q[30]
reg_data[16][31] <= register_N:reg_list:16:registers.Q[31]
reg_data[17][0] <= register_N:reg_list:17:registers.Q[0]
reg_data[17][1] <= register_N:reg_list:17:registers.Q[1]
reg_data[17][2] <= register_N:reg_list:17:registers.Q[2]
reg_data[17][3] <= register_N:reg_list:17:registers.Q[3]
reg_data[17][4] <= register_N:reg_list:17:registers.Q[4]
reg_data[17][5] <= register_N:reg_list:17:registers.Q[5]
reg_data[17][6] <= register_N:reg_list:17:registers.Q[6]
reg_data[17][7] <= register_N:reg_list:17:registers.Q[7]
reg_data[17][8] <= register_N:reg_list:17:registers.Q[8]
reg_data[17][9] <= register_N:reg_list:17:registers.Q[9]
reg_data[17][10] <= register_N:reg_list:17:registers.Q[10]
reg_data[17][11] <= register_N:reg_list:17:registers.Q[11]
reg_data[17][12] <= register_N:reg_list:17:registers.Q[12]
reg_data[17][13] <= register_N:reg_list:17:registers.Q[13]
reg_data[17][14] <= register_N:reg_list:17:registers.Q[14]
reg_data[17][15] <= register_N:reg_list:17:registers.Q[15]
reg_data[17][16] <= register_N:reg_list:17:registers.Q[16]
reg_data[17][17] <= register_N:reg_list:17:registers.Q[17]
reg_data[17][18] <= register_N:reg_list:17:registers.Q[18]
reg_data[17][19] <= register_N:reg_list:17:registers.Q[19]
reg_data[17][20] <= register_N:reg_list:17:registers.Q[20]
reg_data[17][21] <= register_N:reg_list:17:registers.Q[21]
reg_data[17][22] <= register_N:reg_list:17:registers.Q[22]
reg_data[17][23] <= register_N:reg_list:17:registers.Q[23]
reg_data[17][24] <= register_N:reg_list:17:registers.Q[24]
reg_data[17][25] <= register_N:reg_list:17:registers.Q[25]
reg_data[17][26] <= register_N:reg_list:17:registers.Q[26]
reg_data[17][27] <= register_N:reg_list:17:registers.Q[27]
reg_data[17][28] <= register_N:reg_list:17:registers.Q[28]
reg_data[17][29] <= register_N:reg_list:17:registers.Q[29]
reg_data[17][30] <= register_N:reg_list:17:registers.Q[30]
reg_data[17][31] <= register_N:reg_list:17:registers.Q[31]
reg_data[18][0] <= register_N:reg_list:18:registers.Q[0]
reg_data[18][1] <= register_N:reg_list:18:registers.Q[1]
reg_data[18][2] <= register_N:reg_list:18:registers.Q[2]
reg_data[18][3] <= register_N:reg_list:18:registers.Q[3]
reg_data[18][4] <= register_N:reg_list:18:registers.Q[4]
reg_data[18][5] <= register_N:reg_list:18:registers.Q[5]
reg_data[18][6] <= register_N:reg_list:18:registers.Q[6]
reg_data[18][7] <= register_N:reg_list:18:registers.Q[7]
reg_data[18][8] <= register_N:reg_list:18:registers.Q[8]
reg_data[18][9] <= register_N:reg_list:18:registers.Q[9]
reg_data[18][10] <= register_N:reg_list:18:registers.Q[10]
reg_data[18][11] <= register_N:reg_list:18:registers.Q[11]
reg_data[18][12] <= register_N:reg_list:18:registers.Q[12]
reg_data[18][13] <= register_N:reg_list:18:registers.Q[13]
reg_data[18][14] <= register_N:reg_list:18:registers.Q[14]
reg_data[18][15] <= register_N:reg_list:18:registers.Q[15]
reg_data[18][16] <= register_N:reg_list:18:registers.Q[16]
reg_data[18][17] <= register_N:reg_list:18:registers.Q[17]
reg_data[18][18] <= register_N:reg_list:18:registers.Q[18]
reg_data[18][19] <= register_N:reg_list:18:registers.Q[19]
reg_data[18][20] <= register_N:reg_list:18:registers.Q[20]
reg_data[18][21] <= register_N:reg_list:18:registers.Q[21]
reg_data[18][22] <= register_N:reg_list:18:registers.Q[22]
reg_data[18][23] <= register_N:reg_list:18:registers.Q[23]
reg_data[18][24] <= register_N:reg_list:18:registers.Q[24]
reg_data[18][25] <= register_N:reg_list:18:registers.Q[25]
reg_data[18][26] <= register_N:reg_list:18:registers.Q[26]
reg_data[18][27] <= register_N:reg_list:18:registers.Q[27]
reg_data[18][28] <= register_N:reg_list:18:registers.Q[28]
reg_data[18][29] <= register_N:reg_list:18:registers.Q[29]
reg_data[18][30] <= register_N:reg_list:18:registers.Q[30]
reg_data[18][31] <= register_N:reg_list:18:registers.Q[31]
reg_data[19][0] <= register_N:reg_list:19:registers.Q[0]
reg_data[19][1] <= register_N:reg_list:19:registers.Q[1]
reg_data[19][2] <= register_N:reg_list:19:registers.Q[2]
reg_data[19][3] <= register_N:reg_list:19:registers.Q[3]
reg_data[19][4] <= register_N:reg_list:19:registers.Q[4]
reg_data[19][5] <= register_N:reg_list:19:registers.Q[5]
reg_data[19][6] <= register_N:reg_list:19:registers.Q[6]
reg_data[19][7] <= register_N:reg_list:19:registers.Q[7]
reg_data[19][8] <= register_N:reg_list:19:registers.Q[8]
reg_data[19][9] <= register_N:reg_list:19:registers.Q[9]
reg_data[19][10] <= register_N:reg_list:19:registers.Q[10]
reg_data[19][11] <= register_N:reg_list:19:registers.Q[11]
reg_data[19][12] <= register_N:reg_list:19:registers.Q[12]
reg_data[19][13] <= register_N:reg_list:19:registers.Q[13]
reg_data[19][14] <= register_N:reg_list:19:registers.Q[14]
reg_data[19][15] <= register_N:reg_list:19:registers.Q[15]
reg_data[19][16] <= register_N:reg_list:19:registers.Q[16]
reg_data[19][17] <= register_N:reg_list:19:registers.Q[17]
reg_data[19][18] <= register_N:reg_list:19:registers.Q[18]
reg_data[19][19] <= register_N:reg_list:19:registers.Q[19]
reg_data[19][20] <= register_N:reg_list:19:registers.Q[20]
reg_data[19][21] <= register_N:reg_list:19:registers.Q[21]
reg_data[19][22] <= register_N:reg_list:19:registers.Q[22]
reg_data[19][23] <= register_N:reg_list:19:registers.Q[23]
reg_data[19][24] <= register_N:reg_list:19:registers.Q[24]
reg_data[19][25] <= register_N:reg_list:19:registers.Q[25]
reg_data[19][26] <= register_N:reg_list:19:registers.Q[26]
reg_data[19][27] <= register_N:reg_list:19:registers.Q[27]
reg_data[19][28] <= register_N:reg_list:19:registers.Q[28]
reg_data[19][29] <= register_N:reg_list:19:registers.Q[29]
reg_data[19][30] <= register_N:reg_list:19:registers.Q[30]
reg_data[19][31] <= register_N:reg_list:19:registers.Q[31]
reg_data[20][0] <= register_N:reg_list:20:registers.Q[0]
reg_data[20][1] <= register_N:reg_list:20:registers.Q[1]
reg_data[20][2] <= register_N:reg_list:20:registers.Q[2]
reg_data[20][3] <= register_N:reg_list:20:registers.Q[3]
reg_data[20][4] <= register_N:reg_list:20:registers.Q[4]
reg_data[20][5] <= register_N:reg_list:20:registers.Q[5]
reg_data[20][6] <= register_N:reg_list:20:registers.Q[6]
reg_data[20][7] <= register_N:reg_list:20:registers.Q[7]
reg_data[20][8] <= register_N:reg_list:20:registers.Q[8]
reg_data[20][9] <= register_N:reg_list:20:registers.Q[9]
reg_data[20][10] <= register_N:reg_list:20:registers.Q[10]
reg_data[20][11] <= register_N:reg_list:20:registers.Q[11]
reg_data[20][12] <= register_N:reg_list:20:registers.Q[12]
reg_data[20][13] <= register_N:reg_list:20:registers.Q[13]
reg_data[20][14] <= register_N:reg_list:20:registers.Q[14]
reg_data[20][15] <= register_N:reg_list:20:registers.Q[15]
reg_data[20][16] <= register_N:reg_list:20:registers.Q[16]
reg_data[20][17] <= register_N:reg_list:20:registers.Q[17]
reg_data[20][18] <= register_N:reg_list:20:registers.Q[18]
reg_data[20][19] <= register_N:reg_list:20:registers.Q[19]
reg_data[20][20] <= register_N:reg_list:20:registers.Q[20]
reg_data[20][21] <= register_N:reg_list:20:registers.Q[21]
reg_data[20][22] <= register_N:reg_list:20:registers.Q[22]
reg_data[20][23] <= register_N:reg_list:20:registers.Q[23]
reg_data[20][24] <= register_N:reg_list:20:registers.Q[24]
reg_data[20][25] <= register_N:reg_list:20:registers.Q[25]
reg_data[20][26] <= register_N:reg_list:20:registers.Q[26]
reg_data[20][27] <= register_N:reg_list:20:registers.Q[27]
reg_data[20][28] <= register_N:reg_list:20:registers.Q[28]
reg_data[20][29] <= register_N:reg_list:20:registers.Q[29]
reg_data[20][30] <= register_N:reg_list:20:registers.Q[30]
reg_data[20][31] <= register_N:reg_list:20:registers.Q[31]
reg_data[21][0] <= register_N:reg_list:21:registers.Q[0]
reg_data[21][1] <= register_N:reg_list:21:registers.Q[1]
reg_data[21][2] <= register_N:reg_list:21:registers.Q[2]
reg_data[21][3] <= register_N:reg_list:21:registers.Q[3]
reg_data[21][4] <= register_N:reg_list:21:registers.Q[4]
reg_data[21][5] <= register_N:reg_list:21:registers.Q[5]
reg_data[21][6] <= register_N:reg_list:21:registers.Q[6]
reg_data[21][7] <= register_N:reg_list:21:registers.Q[7]
reg_data[21][8] <= register_N:reg_list:21:registers.Q[8]
reg_data[21][9] <= register_N:reg_list:21:registers.Q[9]
reg_data[21][10] <= register_N:reg_list:21:registers.Q[10]
reg_data[21][11] <= register_N:reg_list:21:registers.Q[11]
reg_data[21][12] <= register_N:reg_list:21:registers.Q[12]
reg_data[21][13] <= register_N:reg_list:21:registers.Q[13]
reg_data[21][14] <= register_N:reg_list:21:registers.Q[14]
reg_data[21][15] <= register_N:reg_list:21:registers.Q[15]
reg_data[21][16] <= register_N:reg_list:21:registers.Q[16]
reg_data[21][17] <= register_N:reg_list:21:registers.Q[17]
reg_data[21][18] <= register_N:reg_list:21:registers.Q[18]
reg_data[21][19] <= register_N:reg_list:21:registers.Q[19]
reg_data[21][20] <= register_N:reg_list:21:registers.Q[20]
reg_data[21][21] <= register_N:reg_list:21:registers.Q[21]
reg_data[21][22] <= register_N:reg_list:21:registers.Q[22]
reg_data[21][23] <= register_N:reg_list:21:registers.Q[23]
reg_data[21][24] <= register_N:reg_list:21:registers.Q[24]
reg_data[21][25] <= register_N:reg_list:21:registers.Q[25]
reg_data[21][26] <= register_N:reg_list:21:registers.Q[26]
reg_data[21][27] <= register_N:reg_list:21:registers.Q[27]
reg_data[21][28] <= register_N:reg_list:21:registers.Q[28]
reg_data[21][29] <= register_N:reg_list:21:registers.Q[29]
reg_data[21][30] <= register_N:reg_list:21:registers.Q[30]
reg_data[21][31] <= register_N:reg_list:21:registers.Q[31]
reg_data[22][0] <= register_N:reg_list:22:registers.Q[0]
reg_data[22][1] <= register_N:reg_list:22:registers.Q[1]
reg_data[22][2] <= register_N:reg_list:22:registers.Q[2]
reg_data[22][3] <= register_N:reg_list:22:registers.Q[3]
reg_data[22][4] <= register_N:reg_list:22:registers.Q[4]
reg_data[22][5] <= register_N:reg_list:22:registers.Q[5]
reg_data[22][6] <= register_N:reg_list:22:registers.Q[6]
reg_data[22][7] <= register_N:reg_list:22:registers.Q[7]
reg_data[22][8] <= register_N:reg_list:22:registers.Q[8]
reg_data[22][9] <= register_N:reg_list:22:registers.Q[9]
reg_data[22][10] <= register_N:reg_list:22:registers.Q[10]
reg_data[22][11] <= register_N:reg_list:22:registers.Q[11]
reg_data[22][12] <= register_N:reg_list:22:registers.Q[12]
reg_data[22][13] <= register_N:reg_list:22:registers.Q[13]
reg_data[22][14] <= register_N:reg_list:22:registers.Q[14]
reg_data[22][15] <= register_N:reg_list:22:registers.Q[15]
reg_data[22][16] <= register_N:reg_list:22:registers.Q[16]
reg_data[22][17] <= register_N:reg_list:22:registers.Q[17]
reg_data[22][18] <= register_N:reg_list:22:registers.Q[18]
reg_data[22][19] <= register_N:reg_list:22:registers.Q[19]
reg_data[22][20] <= register_N:reg_list:22:registers.Q[20]
reg_data[22][21] <= register_N:reg_list:22:registers.Q[21]
reg_data[22][22] <= register_N:reg_list:22:registers.Q[22]
reg_data[22][23] <= register_N:reg_list:22:registers.Q[23]
reg_data[22][24] <= register_N:reg_list:22:registers.Q[24]
reg_data[22][25] <= register_N:reg_list:22:registers.Q[25]
reg_data[22][26] <= register_N:reg_list:22:registers.Q[26]
reg_data[22][27] <= register_N:reg_list:22:registers.Q[27]
reg_data[22][28] <= register_N:reg_list:22:registers.Q[28]
reg_data[22][29] <= register_N:reg_list:22:registers.Q[29]
reg_data[22][30] <= register_N:reg_list:22:registers.Q[30]
reg_data[22][31] <= register_N:reg_list:22:registers.Q[31]
reg_data[23][0] <= register_N:reg_list:23:registers.Q[0]
reg_data[23][1] <= register_N:reg_list:23:registers.Q[1]
reg_data[23][2] <= register_N:reg_list:23:registers.Q[2]
reg_data[23][3] <= register_N:reg_list:23:registers.Q[3]
reg_data[23][4] <= register_N:reg_list:23:registers.Q[4]
reg_data[23][5] <= register_N:reg_list:23:registers.Q[5]
reg_data[23][6] <= register_N:reg_list:23:registers.Q[6]
reg_data[23][7] <= register_N:reg_list:23:registers.Q[7]
reg_data[23][8] <= register_N:reg_list:23:registers.Q[8]
reg_data[23][9] <= register_N:reg_list:23:registers.Q[9]
reg_data[23][10] <= register_N:reg_list:23:registers.Q[10]
reg_data[23][11] <= register_N:reg_list:23:registers.Q[11]
reg_data[23][12] <= register_N:reg_list:23:registers.Q[12]
reg_data[23][13] <= register_N:reg_list:23:registers.Q[13]
reg_data[23][14] <= register_N:reg_list:23:registers.Q[14]
reg_data[23][15] <= register_N:reg_list:23:registers.Q[15]
reg_data[23][16] <= register_N:reg_list:23:registers.Q[16]
reg_data[23][17] <= register_N:reg_list:23:registers.Q[17]
reg_data[23][18] <= register_N:reg_list:23:registers.Q[18]
reg_data[23][19] <= register_N:reg_list:23:registers.Q[19]
reg_data[23][20] <= register_N:reg_list:23:registers.Q[20]
reg_data[23][21] <= register_N:reg_list:23:registers.Q[21]
reg_data[23][22] <= register_N:reg_list:23:registers.Q[22]
reg_data[23][23] <= register_N:reg_list:23:registers.Q[23]
reg_data[23][24] <= register_N:reg_list:23:registers.Q[24]
reg_data[23][25] <= register_N:reg_list:23:registers.Q[25]
reg_data[23][26] <= register_N:reg_list:23:registers.Q[26]
reg_data[23][27] <= register_N:reg_list:23:registers.Q[27]
reg_data[23][28] <= register_N:reg_list:23:registers.Q[28]
reg_data[23][29] <= register_N:reg_list:23:registers.Q[29]
reg_data[23][30] <= register_N:reg_list:23:registers.Q[30]
reg_data[23][31] <= register_N:reg_list:23:registers.Q[31]
reg_data[24][0] <= register_N:reg_list:24:registers.Q[0]
reg_data[24][1] <= register_N:reg_list:24:registers.Q[1]
reg_data[24][2] <= register_N:reg_list:24:registers.Q[2]
reg_data[24][3] <= register_N:reg_list:24:registers.Q[3]
reg_data[24][4] <= register_N:reg_list:24:registers.Q[4]
reg_data[24][5] <= register_N:reg_list:24:registers.Q[5]
reg_data[24][6] <= register_N:reg_list:24:registers.Q[6]
reg_data[24][7] <= register_N:reg_list:24:registers.Q[7]
reg_data[24][8] <= register_N:reg_list:24:registers.Q[8]
reg_data[24][9] <= register_N:reg_list:24:registers.Q[9]
reg_data[24][10] <= register_N:reg_list:24:registers.Q[10]
reg_data[24][11] <= register_N:reg_list:24:registers.Q[11]
reg_data[24][12] <= register_N:reg_list:24:registers.Q[12]
reg_data[24][13] <= register_N:reg_list:24:registers.Q[13]
reg_data[24][14] <= register_N:reg_list:24:registers.Q[14]
reg_data[24][15] <= register_N:reg_list:24:registers.Q[15]
reg_data[24][16] <= register_N:reg_list:24:registers.Q[16]
reg_data[24][17] <= register_N:reg_list:24:registers.Q[17]
reg_data[24][18] <= register_N:reg_list:24:registers.Q[18]
reg_data[24][19] <= register_N:reg_list:24:registers.Q[19]
reg_data[24][20] <= register_N:reg_list:24:registers.Q[20]
reg_data[24][21] <= register_N:reg_list:24:registers.Q[21]
reg_data[24][22] <= register_N:reg_list:24:registers.Q[22]
reg_data[24][23] <= register_N:reg_list:24:registers.Q[23]
reg_data[24][24] <= register_N:reg_list:24:registers.Q[24]
reg_data[24][25] <= register_N:reg_list:24:registers.Q[25]
reg_data[24][26] <= register_N:reg_list:24:registers.Q[26]
reg_data[24][27] <= register_N:reg_list:24:registers.Q[27]
reg_data[24][28] <= register_N:reg_list:24:registers.Q[28]
reg_data[24][29] <= register_N:reg_list:24:registers.Q[29]
reg_data[24][30] <= register_N:reg_list:24:registers.Q[30]
reg_data[24][31] <= register_N:reg_list:24:registers.Q[31]
reg_data[25][0] <= register_N:reg_list:25:registers.Q[0]
reg_data[25][1] <= register_N:reg_list:25:registers.Q[1]
reg_data[25][2] <= register_N:reg_list:25:registers.Q[2]
reg_data[25][3] <= register_N:reg_list:25:registers.Q[3]
reg_data[25][4] <= register_N:reg_list:25:registers.Q[4]
reg_data[25][5] <= register_N:reg_list:25:registers.Q[5]
reg_data[25][6] <= register_N:reg_list:25:registers.Q[6]
reg_data[25][7] <= register_N:reg_list:25:registers.Q[7]
reg_data[25][8] <= register_N:reg_list:25:registers.Q[8]
reg_data[25][9] <= register_N:reg_list:25:registers.Q[9]
reg_data[25][10] <= register_N:reg_list:25:registers.Q[10]
reg_data[25][11] <= register_N:reg_list:25:registers.Q[11]
reg_data[25][12] <= register_N:reg_list:25:registers.Q[12]
reg_data[25][13] <= register_N:reg_list:25:registers.Q[13]
reg_data[25][14] <= register_N:reg_list:25:registers.Q[14]
reg_data[25][15] <= register_N:reg_list:25:registers.Q[15]
reg_data[25][16] <= register_N:reg_list:25:registers.Q[16]
reg_data[25][17] <= register_N:reg_list:25:registers.Q[17]
reg_data[25][18] <= register_N:reg_list:25:registers.Q[18]
reg_data[25][19] <= register_N:reg_list:25:registers.Q[19]
reg_data[25][20] <= register_N:reg_list:25:registers.Q[20]
reg_data[25][21] <= register_N:reg_list:25:registers.Q[21]
reg_data[25][22] <= register_N:reg_list:25:registers.Q[22]
reg_data[25][23] <= register_N:reg_list:25:registers.Q[23]
reg_data[25][24] <= register_N:reg_list:25:registers.Q[24]
reg_data[25][25] <= register_N:reg_list:25:registers.Q[25]
reg_data[25][26] <= register_N:reg_list:25:registers.Q[26]
reg_data[25][27] <= register_N:reg_list:25:registers.Q[27]
reg_data[25][28] <= register_N:reg_list:25:registers.Q[28]
reg_data[25][29] <= register_N:reg_list:25:registers.Q[29]
reg_data[25][30] <= register_N:reg_list:25:registers.Q[30]
reg_data[25][31] <= register_N:reg_list:25:registers.Q[31]
reg_data[26][0] <= register_N:reg_list:26:registers.Q[0]
reg_data[26][1] <= register_N:reg_list:26:registers.Q[1]
reg_data[26][2] <= register_N:reg_list:26:registers.Q[2]
reg_data[26][3] <= register_N:reg_list:26:registers.Q[3]
reg_data[26][4] <= register_N:reg_list:26:registers.Q[4]
reg_data[26][5] <= register_N:reg_list:26:registers.Q[5]
reg_data[26][6] <= register_N:reg_list:26:registers.Q[6]
reg_data[26][7] <= register_N:reg_list:26:registers.Q[7]
reg_data[26][8] <= register_N:reg_list:26:registers.Q[8]
reg_data[26][9] <= register_N:reg_list:26:registers.Q[9]
reg_data[26][10] <= register_N:reg_list:26:registers.Q[10]
reg_data[26][11] <= register_N:reg_list:26:registers.Q[11]
reg_data[26][12] <= register_N:reg_list:26:registers.Q[12]
reg_data[26][13] <= register_N:reg_list:26:registers.Q[13]
reg_data[26][14] <= register_N:reg_list:26:registers.Q[14]
reg_data[26][15] <= register_N:reg_list:26:registers.Q[15]
reg_data[26][16] <= register_N:reg_list:26:registers.Q[16]
reg_data[26][17] <= register_N:reg_list:26:registers.Q[17]
reg_data[26][18] <= register_N:reg_list:26:registers.Q[18]
reg_data[26][19] <= register_N:reg_list:26:registers.Q[19]
reg_data[26][20] <= register_N:reg_list:26:registers.Q[20]
reg_data[26][21] <= register_N:reg_list:26:registers.Q[21]
reg_data[26][22] <= register_N:reg_list:26:registers.Q[22]
reg_data[26][23] <= register_N:reg_list:26:registers.Q[23]
reg_data[26][24] <= register_N:reg_list:26:registers.Q[24]
reg_data[26][25] <= register_N:reg_list:26:registers.Q[25]
reg_data[26][26] <= register_N:reg_list:26:registers.Q[26]
reg_data[26][27] <= register_N:reg_list:26:registers.Q[27]
reg_data[26][28] <= register_N:reg_list:26:registers.Q[28]
reg_data[26][29] <= register_N:reg_list:26:registers.Q[29]
reg_data[26][30] <= register_N:reg_list:26:registers.Q[30]
reg_data[26][31] <= register_N:reg_list:26:registers.Q[31]
reg_data[27][0] <= register_N:reg_list:27:registers.Q[0]
reg_data[27][1] <= register_N:reg_list:27:registers.Q[1]
reg_data[27][2] <= register_N:reg_list:27:registers.Q[2]
reg_data[27][3] <= register_N:reg_list:27:registers.Q[3]
reg_data[27][4] <= register_N:reg_list:27:registers.Q[4]
reg_data[27][5] <= register_N:reg_list:27:registers.Q[5]
reg_data[27][6] <= register_N:reg_list:27:registers.Q[6]
reg_data[27][7] <= register_N:reg_list:27:registers.Q[7]
reg_data[27][8] <= register_N:reg_list:27:registers.Q[8]
reg_data[27][9] <= register_N:reg_list:27:registers.Q[9]
reg_data[27][10] <= register_N:reg_list:27:registers.Q[10]
reg_data[27][11] <= register_N:reg_list:27:registers.Q[11]
reg_data[27][12] <= register_N:reg_list:27:registers.Q[12]
reg_data[27][13] <= register_N:reg_list:27:registers.Q[13]
reg_data[27][14] <= register_N:reg_list:27:registers.Q[14]
reg_data[27][15] <= register_N:reg_list:27:registers.Q[15]
reg_data[27][16] <= register_N:reg_list:27:registers.Q[16]
reg_data[27][17] <= register_N:reg_list:27:registers.Q[17]
reg_data[27][18] <= register_N:reg_list:27:registers.Q[18]
reg_data[27][19] <= register_N:reg_list:27:registers.Q[19]
reg_data[27][20] <= register_N:reg_list:27:registers.Q[20]
reg_data[27][21] <= register_N:reg_list:27:registers.Q[21]
reg_data[27][22] <= register_N:reg_list:27:registers.Q[22]
reg_data[27][23] <= register_N:reg_list:27:registers.Q[23]
reg_data[27][24] <= register_N:reg_list:27:registers.Q[24]
reg_data[27][25] <= register_N:reg_list:27:registers.Q[25]
reg_data[27][26] <= register_N:reg_list:27:registers.Q[26]
reg_data[27][27] <= register_N:reg_list:27:registers.Q[27]
reg_data[27][28] <= register_N:reg_list:27:registers.Q[28]
reg_data[27][29] <= register_N:reg_list:27:registers.Q[29]
reg_data[27][30] <= register_N:reg_list:27:registers.Q[30]
reg_data[27][31] <= register_N:reg_list:27:registers.Q[31]
reg_data[28][0] <= register_N:reg_list:28:registers.Q[0]
reg_data[28][1] <= register_N:reg_list:28:registers.Q[1]
reg_data[28][2] <= register_N:reg_list:28:registers.Q[2]
reg_data[28][3] <= register_N:reg_list:28:registers.Q[3]
reg_data[28][4] <= register_N:reg_list:28:registers.Q[4]
reg_data[28][5] <= register_N:reg_list:28:registers.Q[5]
reg_data[28][6] <= register_N:reg_list:28:registers.Q[6]
reg_data[28][7] <= register_N:reg_list:28:registers.Q[7]
reg_data[28][8] <= register_N:reg_list:28:registers.Q[8]
reg_data[28][9] <= register_N:reg_list:28:registers.Q[9]
reg_data[28][10] <= register_N:reg_list:28:registers.Q[10]
reg_data[28][11] <= register_N:reg_list:28:registers.Q[11]
reg_data[28][12] <= register_N:reg_list:28:registers.Q[12]
reg_data[28][13] <= register_N:reg_list:28:registers.Q[13]
reg_data[28][14] <= register_N:reg_list:28:registers.Q[14]
reg_data[28][15] <= register_N:reg_list:28:registers.Q[15]
reg_data[28][16] <= register_N:reg_list:28:registers.Q[16]
reg_data[28][17] <= register_N:reg_list:28:registers.Q[17]
reg_data[28][18] <= register_N:reg_list:28:registers.Q[18]
reg_data[28][19] <= register_N:reg_list:28:registers.Q[19]
reg_data[28][20] <= register_N:reg_list:28:registers.Q[20]
reg_data[28][21] <= register_N:reg_list:28:registers.Q[21]
reg_data[28][22] <= register_N:reg_list:28:registers.Q[22]
reg_data[28][23] <= register_N:reg_list:28:registers.Q[23]
reg_data[28][24] <= register_N:reg_list:28:registers.Q[24]
reg_data[28][25] <= register_N:reg_list:28:registers.Q[25]
reg_data[28][26] <= register_N:reg_list:28:registers.Q[26]
reg_data[28][27] <= register_N:reg_list:28:registers.Q[27]
reg_data[28][28] <= register_N:reg_list:28:registers.Q[28]
reg_data[28][29] <= register_N:reg_list:28:registers.Q[29]
reg_data[28][30] <= register_N:reg_list:28:registers.Q[30]
reg_data[28][31] <= register_N:reg_list:28:registers.Q[31]
reg_data[29][0] <= register_N:reg_list:29:registers.Q[0]
reg_data[29][1] <= register_N:reg_list:29:registers.Q[1]
reg_data[29][2] <= register_N:reg_list:29:registers.Q[2]
reg_data[29][3] <= register_N:reg_list:29:registers.Q[3]
reg_data[29][4] <= register_N:reg_list:29:registers.Q[4]
reg_data[29][5] <= register_N:reg_list:29:registers.Q[5]
reg_data[29][6] <= register_N:reg_list:29:registers.Q[6]
reg_data[29][7] <= register_N:reg_list:29:registers.Q[7]
reg_data[29][8] <= register_N:reg_list:29:registers.Q[8]
reg_data[29][9] <= register_N:reg_list:29:registers.Q[9]
reg_data[29][10] <= register_N:reg_list:29:registers.Q[10]
reg_data[29][11] <= register_N:reg_list:29:registers.Q[11]
reg_data[29][12] <= register_N:reg_list:29:registers.Q[12]
reg_data[29][13] <= register_N:reg_list:29:registers.Q[13]
reg_data[29][14] <= register_N:reg_list:29:registers.Q[14]
reg_data[29][15] <= register_N:reg_list:29:registers.Q[15]
reg_data[29][16] <= register_N:reg_list:29:registers.Q[16]
reg_data[29][17] <= register_N:reg_list:29:registers.Q[17]
reg_data[29][18] <= register_N:reg_list:29:registers.Q[18]
reg_data[29][19] <= register_N:reg_list:29:registers.Q[19]
reg_data[29][20] <= register_N:reg_list:29:registers.Q[20]
reg_data[29][21] <= register_N:reg_list:29:registers.Q[21]
reg_data[29][22] <= register_N:reg_list:29:registers.Q[22]
reg_data[29][23] <= register_N:reg_list:29:registers.Q[23]
reg_data[29][24] <= register_N:reg_list:29:registers.Q[24]
reg_data[29][25] <= register_N:reg_list:29:registers.Q[25]
reg_data[29][26] <= register_N:reg_list:29:registers.Q[26]
reg_data[29][27] <= register_N:reg_list:29:registers.Q[27]
reg_data[29][28] <= register_N:reg_list:29:registers.Q[28]
reg_data[29][29] <= register_N:reg_list:29:registers.Q[29]
reg_data[29][30] <= register_N:reg_list:29:registers.Q[30]
reg_data[29][31] <= register_N:reg_list:29:registers.Q[31]
reg_data[30][0] <= register_N:reg_list:30:registers.Q[0]
reg_data[30][1] <= register_N:reg_list:30:registers.Q[1]
reg_data[30][2] <= register_N:reg_list:30:registers.Q[2]
reg_data[30][3] <= register_N:reg_list:30:registers.Q[3]
reg_data[30][4] <= register_N:reg_list:30:registers.Q[4]
reg_data[30][5] <= register_N:reg_list:30:registers.Q[5]
reg_data[30][6] <= register_N:reg_list:30:registers.Q[6]
reg_data[30][7] <= register_N:reg_list:30:registers.Q[7]
reg_data[30][8] <= register_N:reg_list:30:registers.Q[8]
reg_data[30][9] <= register_N:reg_list:30:registers.Q[9]
reg_data[30][10] <= register_N:reg_list:30:registers.Q[10]
reg_data[30][11] <= register_N:reg_list:30:registers.Q[11]
reg_data[30][12] <= register_N:reg_list:30:registers.Q[12]
reg_data[30][13] <= register_N:reg_list:30:registers.Q[13]
reg_data[30][14] <= register_N:reg_list:30:registers.Q[14]
reg_data[30][15] <= register_N:reg_list:30:registers.Q[15]
reg_data[30][16] <= register_N:reg_list:30:registers.Q[16]
reg_data[30][17] <= register_N:reg_list:30:registers.Q[17]
reg_data[30][18] <= register_N:reg_list:30:registers.Q[18]
reg_data[30][19] <= register_N:reg_list:30:registers.Q[19]
reg_data[30][20] <= register_N:reg_list:30:registers.Q[20]
reg_data[30][21] <= register_N:reg_list:30:registers.Q[21]
reg_data[30][22] <= register_N:reg_list:30:registers.Q[22]
reg_data[30][23] <= register_N:reg_list:30:registers.Q[23]
reg_data[30][24] <= register_N:reg_list:30:registers.Q[24]
reg_data[30][25] <= register_N:reg_list:30:registers.Q[25]
reg_data[30][26] <= register_N:reg_list:30:registers.Q[26]
reg_data[30][27] <= register_N:reg_list:30:registers.Q[27]
reg_data[30][28] <= register_N:reg_list:30:registers.Q[28]
reg_data[30][29] <= register_N:reg_list:30:registers.Q[29]
reg_data[30][30] <= register_N:reg_list:30:registers.Q[30]
reg_data[30][31] <= register_N:reg_list:30:registers.Q[31]
reg_data[31][0] <= register_N:reg_list:31:registers.Q[0]
reg_data[31][1] <= register_N:reg_list:31:registers.Q[1]
reg_data[31][2] <= register_N:reg_list:31:registers.Q[2]
reg_data[31][3] <= register_N:reg_list:31:registers.Q[3]
reg_data[31][4] <= register_N:reg_list:31:registers.Q[4]
reg_data[31][5] <= register_N:reg_list:31:registers.Q[5]
reg_data[31][6] <= register_N:reg_list:31:registers.Q[6]
reg_data[31][7] <= register_N:reg_list:31:registers.Q[7]
reg_data[31][8] <= register_N:reg_list:31:registers.Q[8]
reg_data[31][9] <= register_N:reg_list:31:registers.Q[9]
reg_data[31][10] <= register_N:reg_list:31:registers.Q[10]
reg_data[31][11] <= register_N:reg_list:31:registers.Q[11]
reg_data[31][12] <= register_N:reg_list:31:registers.Q[12]
reg_data[31][13] <= register_N:reg_list:31:registers.Q[13]
reg_data[31][14] <= register_N:reg_list:31:registers.Q[14]
reg_data[31][15] <= register_N:reg_list:31:registers.Q[15]
reg_data[31][16] <= register_N:reg_list:31:registers.Q[16]
reg_data[31][17] <= register_N:reg_list:31:registers.Q[17]
reg_data[31][18] <= register_N:reg_list:31:registers.Q[18]
reg_data[31][19] <= register_N:reg_list:31:registers.Q[19]
reg_data[31][20] <= register_N:reg_list:31:registers.Q[20]
reg_data[31][21] <= register_N:reg_list:31:registers.Q[21]
reg_data[31][22] <= register_N:reg_list:31:registers.Q[22]
reg_data[31][23] <= register_N:reg_list:31:registers.Q[23]
reg_data[31][24] <= register_N:reg_list:31:registers.Q[24]
reg_data[31][25] <= register_N:reg_list:31:registers.Q[25]
reg_data[31][26] <= register_N:reg_list:31:registers.Q[26]
reg_data[31][27] <= register_N:reg_list:31:registers.Q[27]
reg_data[31][28] <= register_N:reg_list:31:registers.Q[28]
reg_data[31][29] <= register_N:reg_list:31:registers.Q[29]
reg_data[31][30] <= register_N:reg_list:31:registers.Q[30]
reg_data[31][31] <= register_N:reg_list:31:registers.Q[31]


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec
input[0] => Decoder0.IN4
input[1] => Decoder0.IN3
input[2] => Decoder0.IN2
input[3] => Decoder0.IN1
input[4] => Decoder0.IN0
output[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers
D[0] => reg_data[0].DATAIN
D[1] => reg_data[1].DATAIN
D[2] => reg_data[2].DATAIN
D[3] => reg_data[3].DATAIN
D[4] => reg_data[4].DATAIN
D[5] => reg_data[5].DATAIN
D[6] => reg_data[6].DATAIN
D[7] => reg_data[7].DATAIN
D[8] => reg_data[8].DATAIN
D[9] => reg_data[9].DATAIN
D[10] => reg_data[10].DATAIN
D[11] => reg_data[11].DATAIN
D[12] => reg_data[12].DATAIN
D[13] => reg_data[13].DATAIN
D[14] => reg_data[14].DATAIN
D[15] => reg_data[15].DATAIN
D[16] => reg_data[16].DATAIN
D[17] => reg_data[17].DATAIN
D[18] => reg_data[18].DATAIN
D[19] => reg_data[19].DATAIN
D[20] => reg_data[20].DATAIN
D[21] => reg_data[21].DATAIN
D[22] => reg_data[22].DATAIN
D[23] => reg_data[23].DATAIN
D[24] => reg_data[24].DATAIN
D[25] => reg_data[25].DATAIN
D[26] => reg_data[26].DATAIN
D[27] => reg_data[27].DATAIN
D[28] => reg_data[28].DATAIN
D[29] => reg_data[29].DATAIN
D[30] => reg_data[30].DATAIN
D[31] => reg_data[31].DATAIN
enable => reg_data[0].ENA
enable => reg_data[1].ENA
enable => reg_data[2].ENA
enable => reg_data[3].ENA
enable => reg_data[4].ENA
enable => reg_data[5].ENA
enable => reg_data[6].ENA
enable => reg_data[7].ENA
enable => reg_data[8].ENA
enable => reg_data[9].ENA
enable => reg_data[10].ENA
enable => reg_data[11].ENA
enable => reg_data[12].ENA
enable => reg_data[13].ENA
enable => reg_data[14].ENA
enable => reg_data[15].ENA
enable => reg_data[16].ENA
enable => reg_data[17].ENA
enable => reg_data[18].ENA
enable => reg_data[19].ENA
enable => reg_data[20].ENA
enable => reg_data[21].ENA
enable => reg_data[22].ENA
enable => reg_data[23].ENA
enable => reg_data[24].ENA
enable => reg_data[25].ENA
enable => reg_data[26].ENA
enable => reg_data[27].ENA
enable => reg_data[28].ENA
enable => reg_data[29].ENA
enable => reg_data[30].ENA
enable => reg_data[31].ENA
Resetn => reg_data[0].ACLR
Resetn => reg_data[1].ACLR
Resetn => reg_data[2].ACLR
Resetn => reg_data[3].ACLR
Resetn => reg_data[4].ACLR
Resetn => reg_data[5].ACLR
Resetn => reg_data[6].ACLR
Resetn => reg_data[7].ACLR
Resetn => reg_data[8].ACLR
Resetn => reg_data[9].ACLR
Resetn => reg_data[10].ACLR
Resetn => reg_data[11].ACLR
Resetn => reg_data[12].ACLR
Resetn => reg_data[13].ACLR
Resetn => reg_data[14].ACLR
Resetn => reg_data[15].ACLR
Resetn => reg_data[16].ACLR
Resetn => reg_data[17].ACLR
Resetn => reg_data[18].ACLR
Resetn => reg_data[19].ACLR
Resetn => reg_data[20].ACLR
Resetn => reg_data[21].ACLR
Resetn => reg_data[22].ACLR
Resetn => reg_data[23].ACLR
Resetn => reg_data[24].ACLR
Resetn => reg_data[25].ACLR
Resetn => reg_data[26].ACLR
Resetn => reg_data[27].ACLR
Resetn => reg_data[28].ACLR
Resetn => reg_data[29].ACLR
Resetn => reg_data[30].ACLR
Resetn => reg_data[31].ACLR
Clock => reg_data[0].CLK
Clock => reg_data[1].CLK
Clock => reg_data[2].CLK
Clock => reg_data[3].CLK
Clock => reg_data[4].CLK
Clock => reg_data[5].CLK
Clock => reg_data[6].CLK
Clock => reg_data[7].CLK
Clock => reg_data[8].CLK
Clock => reg_data[9].CLK
Clock => reg_data[10].CLK
Clock => reg_data[11].CLK
Clock => reg_data[12].CLK
Clock => reg_data[13].CLK
Clock => reg_data[14].CLK
Clock => reg_data[15].CLK
Clock => reg_data[16].CLK
Clock => reg_data[17].CLK
Clock => reg_data[18].CLK
Clock => reg_data[19].CLK
Clock => reg_data[20].CLK
Clock => reg_data[21].CLK
Clock => reg_data[22].CLK
Clock => reg_data[23].CLK
Clock => reg_data[24].CLK
Clock => reg_data[25].CLK
Clock => reg_data[26].CLK
Clock => reg_data[27].CLK
Clock => reg_data[28].CLK
Clock => reg_data[29].CLK
Clock => reg_data[30].CLK
Clock => reg_data[31].CLK
Q[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= reg_data[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= reg_data[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= reg_data[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= reg_data[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= reg_data[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= reg_data[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= reg_data[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= reg_data[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= reg_data[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= reg_data[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= reg_data[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= reg_data[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= reg_data[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= reg_data[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= reg_data[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= reg_data[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= reg_data[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= reg_data[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= reg_data[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= reg_data[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= reg_data[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= reg_data[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= reg_data[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= reg_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_read_unit:read_unit
read_reg_1[0] => Mux0.IN4
read_reg_1[0] => Mux1.IN4
read_reg_1[0] => Mux2.IN4
read_reg_1[0] => Mux3.IN4
read_reg_1[0] => Mux4.IN4
read_reg_1[0] => Mux5.IN4
read_reg_1[0] => Mux6.IN4
read_reg_1[0] => Mux7.IN4
read_reg_1[0] => Mux8.IN4
read_reg_1[0] => Mux9.IN4
read_reg_1[0] => Mux10.IN4
read_reg_1[0] => Mux11.IN4
read_reg_1[0] => Mux12.IN4
read_reg_1[0] => Mux13.IN4
read_reg_1[0] => Mux14.IN4
read_reg_1[0] => Mux15.IN4
read_reg_1[0] => Mux16.IN4
read_reg_1[0] => Mux17.IN4
read_reg_1[0] => Mux18.IN4
read_reg_1[0] => Mux19.IN4
read_reg_1[0] => Mux20.IN4
read_reg_1[0] => Mux21.IN4
read_reg_1[0] => Mux22.IN4
read_reg_1[0] => Mux23.IN4
read_reg_1[0] => Mux24.IN4
read_reg_1[0] => Mux25.IN4
read_reg_1[0] => Mux26.IN4
read_reg_1[0] => Mux27.IN4
read_reg_1[0] => Mux28.IN4
read_reg_1[0] => Mux29.IN4
read_reg_1[0] => Mux30.IN4
read_reg_1[0] => Mux31.IN4
read_reg_1[1] => Mux0.IN3
read_reg_1[1] => Mux1.IN3
read_reg_1[1] => Mux2.IN3
read_reg_1[1] => Mux3.IN3
read_reg_1[1] => Mux4.IN3
read_reg_1[1] => Mux5.IN3
read_reg_1[1] => Mux6.IN3
read_reg_1[1] => Mux7.IN3
read_reg_1[1] => Mux8.IN3
read_reg_1[1] => Mux9.IN3
read_reg_1[1] => Mux10.IN3
read_reg_1[1] => Mux11.IN3
read_reg_1[1] => Mux12.IN3
read_reg_1[1] => Mux13.IN3
read_reg_1[1] => Mux14.IN3
read_reg_1[1] => Mux15.IN3
read_reg_1[1] => Mux16.IN3
read_reg_1[1] => Mux17.IN3
read_reg_1[1] => Mux18.IN3
read_reg_1[1] => Mux19.IN3
read_reg_1[1] => Mux20.IN3
read_reg_1[1] => Mux21.IN3
read_reg_1[1] => Mux22.IN3
read_reg_1[1] => Mux23.IN3
read_reg_1[1] => Mux24.IN3
read_reg_1[1] => Mux25.IN3
read_reg_1[1] => Mux26.IN3
read_reg_1[1] => Mux27.IN3
read_reg_1[1] => Mux28.IN3
read_reg_1[1] => Mux29.IN3
read_reg_1[1] => Mux30.IN3
read_reg_1[1] => Mux31.IN3
read_reg_1[2] => Mux0.IN2
read_reg_1[2] => Mux1.IN2
read_reg_1[2] => Mux2.IN2
read_reg_1[2] => Mux3.IN2
read_reg_1[2] => Mux4.IN2
read_reg_1[2] => Mux5.IN2
read_reg_1[2] => Mux6.IN2
read_reg_1[2] => Mux7.IN2
read_reg_1[2] => Mux8.IN2
read_reg_1[2] => Mux9.IN2
read_reg_1[2] => Mux10.IN2
read_reg_1[2] => Mux11.IN2
read_reg_1[2] => Mux12.IN2
read_reg_1[2] => Mux13.IN2
read_reg_1[2] => Mux14.IN2
read_reg_1[2] => Mux15.IN2
read_reg_1[2] => Mux16.IN2
read_reg_1[2] => Mux17.IN2
read_reg_1[2] => Mux18.IN2
read_reg_1[2] => Mux19.IN2
read_reg_1[2] => Mux20.IN2
read_reg_1[2] => Mux21.IN2
read_reg_1[2] => Mux22.IN2
read_reg_1[2] => Mux23.IN2
read_reg_1[2] => Mux24.IN2
read_reg_1[2] => Mux25.IN2
read_reg_1[2] => Mux26.IN2
read_reg_1[2] => Mux27.IN2
read_reg_1[2] => Mux28.IN2
read_reg_1[2] => Mux29.IN2
read_reg_1[2] => Mux30.IN2
read_reg_1[2] => Mux31.IN2
read_reg_1[3] => Mux0.IN1
read_reg_1[3] => Mux1.IN1
read_reg_1[3] => Mux2.IN1
read_reg_1[3] => Mux3.IN1
read_reg_1[3] => Mux4.IN1
read_reg_1[3] => Mux5.IN1
read_reg_1[3] => Mux6.IN1
read_reg_1[3] => Mux7.IN1
read_reg_1[3] => Mux8.IN1
read_reg_1[3] => Mux9.IN1
read_reg_1[3] => Mux10.IN1
read_reg_1[3] => Mux11.IN1
read_reg_1[3] => Mux12.IN1
read_reg_1[3] => Mux13.IN1
read_reg_1[3] => Mux14.IN1
read_reg_1[3] => Mux15.IN1
read_reg_1[3] => Mux16.IN1
read_reg_1[3] => Mux17.IN1
read_reg_1[3] => Mux18.IN1
read_reg_1[3] => Mux19.IN1
read_reg_1[3] => Mux20.IN1
read_reg_1[3] => Mux21.IN1
read_reg_1[3] => Mux22.IN1
read_reg_1[3] => Mux23.IN1
read_reg_1[3] => Mux24.IN1
read_reg_1[3] => Mux25.IN1
read_reg_1[3] => Mux26.IN1
read_reg_1[3] => Mux27.IN1
read_reg_1[3] => Mux28.IN1
read_reg_1[3] => Mux29.IN1
read_reg_1[3] => Mux30.IN1
read_reg_1[3] => Mux31.IN1
read_reg_1[4] => Mux0.IN0
read_reg_1[4] => Mux1.IN0
read_reg_1[4] => Mux2.IN0
read_reg_1[4] => Mux3.IN0
read_reg_1[4] => Mux4.IN0
read_reg_1[4] => Mux5.IN0
read_reg_1[4] => Mux6.IN0
read_reg_1[4] => Mux7.IN0
read_reg_1[4] => Mux8.IN0
read_reg_1[4] => Mux9.IN0
read_reg_1[4] => Mux10.IN0
read_reg_1[4] => Mux11.IN0
read_reg_1[4] => Mux12.IN0
read_reg_1[4] => Mux13.IN0
read_reg_1[4] => Mux14.IN0
read_reg_1[4] => Mux15.IN0
read_reg_1[4] => Mux16.IN0
read_reg_1[4] => Mux17.IN0
read_reg_1[4] => Mux18.IN0
read_reg_1[4] => Mux19.IN0
read_reg_1[4] => Mux20.IN0
read_reg_1[4] => Mux21.IN0
read_reg_1[4] => Mux22.IN0
read_reg_1[4] => Mux23.IN0
read_reg_1[4] => Mux24.IN0
read_reg_1[4] => Mux25.IN0
read_reg_1[4] => Mux26.IN0
read_reg_1[4] => Mux27.IN0
read_reg_1[4] => Mux28.IN0
read_reg_1[4] => Mux29.IN0
read_reg_1[4] => Mux30.IN0
read_reg_1[4] => Mux31.IN0
read_reg_2[0] => Mux32.IN4
read_reg_2[0] => Mux33.IN4
read_reg_2[0] => Mux34.IN4
read_reg_2[0] => Mux35.IN4
read_reg_2[0] => Mux36.IN4
read_reg_2[0] => Mux37.IN4
read_reg_2[0] => Mux38.IN4
read_reg_2[0] => Mux39.IN4
read_reg_2[0] => Mux40.IN4
read_reg_2[0] => Mux41.IN4
read_reg_2[0] => Mux42.IN4
read_reg_2[0] => Mux43.IN4
read_reg_2[0] => Mux44.IN4
read_reg_2[0] => Mux45.IN4
read_reg_2[0] => Mux46.IN4
read_reg_2[0] => Mux47.IN4
read_reg_2[0] => Mux48.IN4
read_reg_2[0] => Mux49.IN4
read_reg_2[0] => Mux50.IN4
read_reg_2[0] => Mux51.IN4
read_reg_2[0] => Mux52.IN4
read_reg_2[0] => Mux53.IN4
read_reg_2[0] => Mux54.IN4
read_reg_2[0] => Mux55.IN4
read_reg_2[0] => Mux56.IN4
read_reg_2[0] => Mux57.IN4
read_reg_2[0] => Mux58.IN4
read_reg_2[0] => Mux59.IN4
read_reg_2[0] => Mux60.IN4
read_reg_2[0] => Mux61.IN4
read_reg_2[0] => Mux62.IN4
read_reg_2[0] => Mux63.IN4
read_reg_2[1] => Mux32.IN3
read_reg_2[1] => Mux33.IN3
read_reg_2[1] => Mux34.IN3
read_reg_2[1] => Mux35.IN3
read_reg_2[1] => Mux36.IN3
read_reg_2[1] => Mux37.IN3
read_reg_2[1] => Mux38.IN3
read_reg_2[1] => Mux39.IN3
read_reg_2[1] => Mux40.IN3
read_reg_2[1] => Mux41.IN3
read_reg_2[1] => Mux42.IN3
read_reg_2[1] => Mux43.IN3
read_reg_2[1] => Mux44.IN3
read_reg_2[1] => Mux45.IN3
read_reg_2[1] => Mux46.IN3
read_reg_2[1] => Mux47.IN3
read_reg_2[1] => Mux48.IN3
read_reg_2[1] => Mux49.IN3
read_reg_2[1] => Mux50.IN3
read_reg_2[1] => Mux51.IN3
read_reg_2[1] => Mux52.IN3
read_reg_2[1] => Mux53.IN3
read_reg_2[1] => Mux54.IN3
read_reg_2[1] => Mux55.IN3
read_reg_2[1] => Mux56.IN3
read_reg_2[1] => Mux57.IN3
read_reg_2[1] => Mux58.IN3
read_reg_2[1] => Mux59.IN3
read_reg_2[1] => Mux60.IN3
read_reg_2[1] => Mux61.IN3
read_reg_2[1] => Mux62.IN3
read_reg_2[1] => Mux63.IN3
read_reg_2[2] => Mux32.IN2
read_reg_2[2] => Mux33.IN2
read_reg_2[2] => Mux34.IN2
read_reg_2[2] => Mux35.IN2
read_reg_2[2] => Mux36.IN2
read_reg_2[2] => Mux37.IN2
read_reg_2[2] => Mux38.IN2
read_reg_2[2] => Mux39.IN2
read_reg_2[2] => Mux40.IN2
read_reg_2[2] => Mux41.IN2
read_reg_2[2] => Mux42.IN2
read_reg_2[2] => Mux43.IN2
read_reg_2[2] => Mux44.IN2
read_reg_2[2] => Mux45.IN2
read_reg_2[2] => Mux46.IN2
read_reg_2[2] => Mux47.IN2
read_reg_2[2] => Mux48.IN2
read_reg_2[2] => Mux49.IN2
read_reg_2[2] => Mux50.IN2
read_reg_2[2] => Mux51.IN2
read_reg_2[2] => Mux52.IN2
read_reg_2[2] => Mux53.IN2
read_reg_2[2] => Mux54.IN2
read_reg_2[2] => Mux55.IN2
read_reg_2[2] => Mux56.IN2
read_reg_2[2] => Mux57.IN2
read_reg_2[2] => Mux58.IN2
read_reg_2[2] => Mux59.IN2
read_reg_2[2] => Mux60.IN2
read_reg_2[2] => Mux61.IN2
read_reg_2[2] => Mux62.IN2
read_reg_2[2] => Mux63.IN2
read_reg_2[3] => Mux32.IN1
read_reg_2[3] => Mux33.IN1
read_reg_2[3] => Mux34.IN1
read_reg_2[3] => Mux35.IN1
read_reg_2[3] => Mux36.IN1
read_reg_2[3] => Mux37.IN1
read_reg_2[3] => Mux38.IN1
read_reg_2[3] => Mux39.IN1
read_reg_2[3] => Mux40.IN1
read_reg_2[3] => Mux41.IN1
read_reg_2[3] => Mux42.IN1
read_reg_2[3] => Mux43.IN1
read_reg_2[3] => Mux44.IN1
read_reg_2[3] => Mux45.IN1
read_reg_2[3] => Mux46.IN1
read_reg_2[3] => Mux47.IN1
read_reg_2[3] => Mux48.IN1
read_reg_2[3] => Mux49.IN1
read_reg_2[3] => Mux50.IN1
read_reg_2[3] => Mux51.IN1
read_reg_2[3] => Mux52.IN1
read_reg_2[3] => Mux53.IN1
read_reg_2[3] => Mux54.IN1
read_reg_2[3] => Mux55.IN1
read_reg_2[3] => Mux56.IN1
read_reg_2[3] => Mux57.IN1
read_reg_2[3] => Mux58.IN1
read_reg_2[3] => Mux59.IN1
read_reg_2[3] => Mux60.IN1
read_reg_2[3] => Mux61.IN1
read_reg_2[3] => Mux62.IN1
read_reg_2[3] => Mux63.IN1
read_reg_2[4] => Mux32.IN0
read_reg_2[4] => Mux33.IN0
read_reg_2[4] => Mux34.IN0
read_reg_2[4] => Mux35.IN0
read_reg_2[4] => Mux36.IN0
read_reg_2[4] => Mux37.IN0
read_reg_2[4] => Mux38.IN0
read_reg_2[4] => Mux39.IN0
read_reg_2[4] => Mux40.IN0
read_reg_2[4] => Mux41.IN0
read_reg_2[4] => Mux42.IN0
read_reg_2[4] => Mux43.IN0
read_reg_2[4] => Mux44.IN0
read_reg_2[4] => Mux45.IN0
read_reg_2[4] => Mux46.IN0
read_reg_2[4] => Mux47.IN0
read_reg_2[4] => Mux48.IN0
read_reg_2[4] => Mux49.IN0
read_reg_2[4] => Mux50.IN0
read_reg_2[4] => Mux51.IN0
read_reg_2[4] => Mux52.IN0
read_reg_2[4] => Mux53.IN0
read_reg_2[4] => Mux54.IN0
read_reg_2[4] => Mux55.IN0
read_reg_2[4] => Mux56.IN0
read_reg_2[4] => Mux57.IN0
read_reg_2[4] => Mux58.IN0
read_reg_2[4] => Mux59.IN0
read_reg_2[4] => Mux60.IN0
read_reg_2[4] => Mux61.IN0
read_reg_2[4] => Mux62.IN0
read_reg_2[4] => Mux63.IN0
reg_values[0][0] => Mux31.IN36
reg_values[0][0] => Mux63.IN36
reg_values[0][1] => Mux30.IN36
reg_values[0][1] => Mux62.IN36
reg_values[0][2] => Mux29.IN36
reg_values[0][2] => Mux61.IN36
reg_values[0][3] => Mux28.IN36
reg_values[0][3] => Mux60.IN36
reg_values[0][4] => Mux27.IN36
reg_values[0][4] => Mux59.IN36
reg_values[0][5] => Mux26.IN36
reg_values[0][5] => Mux58.IN36
reg_values[0][6] => Mux25.IN36
reg_values[0][6] => Mux57.IN36
reg_values[0][7] => Mux24.IN36
reg_values[0][7] => Mux56.IN36
reg_values[0][8] => Mux23.IN36
reg_values[0][8] => Mux55.IN36
reg_values[0][9] => Mux22.IN36
reg_values[0][9] => Mux54.IN36
reg_values[0][10] => Mux21.IN36
reg_values[0][10] => Mux53.IN36
reg_values[0][11] => Mux20.IN36
reg_values[0][11] => Mux52.IN36
reg_values[0][12] => Mux19.IN36
reg_values[0][12] => Mux51.IN36
reg_values[0][13] => Mux18.IN36
reg_values[0][13] => Mux50.IN36
reg_values[0][14] => Mux17.IN36
reg_values[0][14] => Mux49.IN36
reg_values[0][15] => Mux16.IN36
reg_values[0][15] => Mux48.IN36
reg_values[0][16] => Mux15.IN36
reg_values[0][16] => Mux47.IN36
reg_values[0][17] => Mux14.IN36
reg_values[0][17] => Mux46.IN36
reg_values[0][18] => Mux13.IN36
reg_values[0][18] => Mux45.IN36
reg_values[0][19] => Mux12.IN36
reg_values[0][19] => Mux44.IN36
reg_values[0][20] => Mux11.IN36
reg_values[0][20] => Mux43.IN36
reg_values[0][21] => Mux10.IN36
reg_values[0][21] => Mux42.IN36
reg_values[0][22] => Mux9.IN36
reg_values[0][22] => Mux41.IN36
reg_values[0][23] => Mux8.IN36
reg_values[0][23] => Mux40.IN36
reg_values[0][24] => Mux7.IN36
reg_values[0][24] => Mux39.IN36
reg_values[0][25] => Mux6.IN36
reg_values[0][25] => Mux38.IN36
reg_values[0][26] => Mux5.IN36
reg_values[0][26] => Mux37.IN36
reg_values[0][27] => Mux4.IN36
reg_values[0][27] => Mux36.IN36
reg_values[0][28] => Mux3.IN36
reg_values[0][28] => Mux35.IN36
reg_values[0][29] => Mux2.IN36
reg_values[0][29] => Mux34.IN36
reg_values[0][30] => Mux1.IN36
reg_values[0][30] => Mux33.IN36
reg_values[0][31] => Mux0.IN36
reg_values[0][31] => Mux32.IN36
reg_values[1][0] => Mux31.IN35
reg_values[1][0] => Mux63.IN35
reg_values[1][1] => Mux30.IN35
reg_values[1][1] => Mux62.IN35
reg_values[1][2] => Mux29.IN35
reg_values[1][2] => Mux61.IN35
reg_values[1][3] => Mux28.IN35
reg_values[1][3] => Mux60.IN35
reg_values[1][4] => Mux27.IN35
reg_values[1][4] => Mux59.IN35
reg_values[1][5] => Mux26.IN35
reg_values[1][5] => Mux58.IN35
reg_values[1][6] => Mux25.IN35
reg_values[1][6] => Mux57.IN35
reg_values[1][7] => Mux24.IN35
reg_values[1][7] => Mux56.IN35
reg_values[1][8] => Mux23.IN35
reg_values[1][8] => Mux55.IN35
reg_values[1][9] => Mux22.IN35
reg_values[1][9] => Mux54.IN35
reg_values[1][10] => Mux21.IN35
reg_values[1][10] => Mux53.IN35
reg_values[1][11] => Mux20.IN35
reg_values[1][11] => Mux52.IN35
reg_values[1][12] => Mux19.IN35
reg_values[1][12] => Mux51.IN35
reg_values[1][13] => Mux18.IN35
reg_values[1][13] => Mux50.IN35
reg_values[1][14] => Mux17.IN35
reg_values[1][14] => Mux49.IN35
reg_values[1][15] => Mux16.IN35
reg_values[1][15] => Mux48.IN35
reg_values[1][16] => Mux15.IN35
reg_values[1][16] => Mux47.IN35
reg_values[1][17] => Mux14.IN35
reg_values[1][17] => Mux46.IN35
reg_values[1][18] => Mux13.IN35
reg_values[1][18] => Mux45.IN35
reg_values[1][19] => Mux12.IN35
reg_values[1][19] => Mux44.IN35
reg_values[1][20] => Mux11.IN35
reg_values[1][20] => Mux43.IN35
reg_values[1][21] => Mux10.IN35
reg_values[1][21] => Mux42.IN35
reg_values[1][22] => Mux9.IN35
reg_values[1][22] => Mux41.IN35
reg_values[1][23] => Mux8.IN35
reg_values[1][23] => Mux40.IN35
reg_values[1][24] => Mux7.IN35
reg_values[1][24] => Mux39.IN35
reg_values[1][25] => Mux6.IN35
reg_values[1][25] => Mux38.IN35
reg_values[1][26] => Mux5.IN35
reg_values[1][26] => Mux37.IN35
reg_values[1][27] => Mux4.IN35
reg_values[1][27] => Mux36.IN35
reg_values[1][28] => Mux3.IN35
reg_values[1][28] => Mux35.IN35
reg_values[1][29] => Mux2.IN35
reg_values[1][29] => Mux34.IN35
reg_values[1][30] => Mux1.IN35
reg_values[1][30] => Mux33.IN35
reg_values[1][31] => Mux0.IN35
reg_values[1][31] => Mux32.IN35
reg_values[2][0] => Mux31.IN34
reg_values[2][0] => Mux63.IN34
reg_values[2][1] => Mux30.IN34
reg_values[2][1] => Mux62.IN34
reg_values[2][2] => Mux29.IN34
reg_values[2][2] => Mux61.IN34
reg_values[2][3] => Mux28.IN34
reg_values[2][3] => Mux60.IN34
reg_values[2][4] => Mux27.IN34
reg_values[2][4] => Mux59.IN34
reg_values[2][5] => Mux26.IN34
reg_values[2][5] => Mux58.IN34
reg_values[2][6] => Mux25.IN34
reg_values[2][6] => Mux57.IN34
reg_values[2][7] => Mux24.IN34
reg_values[2][7] => Mux56.IN34
reg_values[2][8] => Mux23.IN34
reg_values[2][8] => Mux55.IN34
reg_values[2][9] => Mux22.IN34
reg_values[2][9] => Mux54.IN34
reg_values[2][10] => Mux21.IN34
reg_values[2][10] => Mux53.IN34
reg_values[2][11] => Mux20.IN34
reg_values[2][11] => Mux52.IN34
reg_values[2][12] => Mux19.IN34
reg_values[2][12] => Mux51.IN34
reg_values[2][13] => Mux18.IN34
reg_values[2][13] => Mux50.IN34
reg_values[2][14] => Mux17.IN34
reg_values[2][14] => Mux49.IN34
reg_values[2][15] => Mux16.IN34
reg_values[2][15] => Mux48.IN34
reg_values[2][16] => Mux15.IN34
reg_values[2][16] => Mux47.IN34
reg_values[2][17] => Mux14.IN34
reg_values[2][17] => Mux46.IN34
reg_values[2][18] => Mux13.IN34
reg_values[2][18] => Mux45.IN34
reg_values[2][19] => Mux12.IN34
reg_values[2][19] => Mux44.IN34
reg_values[2][20] => Mux11.IN34
reg_values[2][20] => Mux43.IN34
reg_values[2][21] => Mux10.IN34
reg_values[2][21] => Mux42.IN34
reg_values[2][22] => Mux9.IN34
reg_values[2][22] => Mux41.IN34
reg_values[2][23] => Mux8.IN34
reg_values[2][23] => Mux40.IN34
reg_values[2][24] => Mux7.IN34
reg_values[2][24] => Mux39.IN34
reg_values[2][25] => Mux6.IN34
reg_values[2][25] => Mux38.IN34
reg_values[2][26] => Mux5.IN34
reg_values[2][26] => Mux37.IN34
reg_values[2][27] => Mux4.IN34
reg_values[2][27] => Mux36.IN34
reg_values[2][28] => Mux3.IN34
reg_values[2][28] => Mux35.IN34
reg_values[2][29] => Mux2.IN34
reg_values[2][29] => Mux34.IN34
reg_values[2][30] => Mux1.IN34
reg_values[2][30] => Mux33.IN34
reg_values[2][31] => Mux0.IN34
reg_values[2][31] => Mux32.IN34
reg_values[3][0] => Mux31.IN33
reg_values[3][0] => Mux63.IN33
reg_values[3][1] => Mux30.IN33
reg_values[3][1] => Mux62.IN33
reg_values[3][2] => Mux29.IN33
reg_values[3][2] => Mux61.IN33
reg_values[3][3] => Mux28.IN33
reg_values[3][3] => Mux60.IN33
reg_values[3][4] => Mux27.IN33
reg_values[3][4] => Mux59.IN33
reg_values[3][5] => Mux26.IN33
reg_values[3][5] => Mux58.IN33
reg_values[3][6] => Mux25.IN33
reg_values[3][6] => Mux57.IN33
reg_values[3][7] => Mux24.IN33
reg_values[3][7] => Mux56.IN33
reg_values[3][8] => Mux23.IN33
reg_values[3][8] => Mux55.IN33
reg_values[3][9] => Mux22.IN33
reg_values[3][9] => Mux54.IN33
reg_values[3][10] => Mux21.IN33
reg_values[3][10] => Mux53.IN33
reg_values[3][11] => Mux20.IN33
reg_values[3][11] => Mux52.IN33
reg_values[3][12] => Mux19.IN33
reg_values[3][12] => Mux51.IN33
reg_values[3][13] => Mux18.IN33
reg_values[3][13] => Mux50.IN33
reg_values[3][14] => Mux17.IN33
reg_values[3][14] => Mux49.IN33
reg_values[3][15] => Mux16.IN33
reg_values[3][15] => Mux48.IN33
reg_values[3][16] => Mux15.IN33
reg_values[3][16] => Mux47.IN33
reg_values[3][17] => Mux14.IN33
reg_values[3][17] => Mux46.IN33
reg_values[3][18] => Mux13.IN33
reg_values[3][18] => Mux45.IN33
reg_values[3][19] => Mux12.IN33
reg_values[3][19] => Mux44.IN33
reg_values[3][20] => Mux11.IN33
reg_values[3][20] => Mux43.IN33
reg_values[3][21] => Mux10.IN33
reg_values[3][21] => Mux42.IN33
reg_values[3][22] => Mux9.IN33
reg_values[3][22] => Mux41.IN33
reg_values[3][23] => Mux8.IN33
reg_values[3][23] => Mux40.IN33
reg_values[3][24] => Mux7.IN33
reg_values[3][24] => Mux39.IN33
reg_values[3][25] => Mux6.IN33
reg_values[3][25] => Mux38.IN33
reg_values[3][26] => Mux5.IN33
reg_values[3][26] => Mux37.IN33
reg_values[3][27] => Mux4.IN33
reg_values[3][27] => Mux36.IN33
reg_values[3][28] => Mux3.IN33
reg_values[3][28] => Mux35.IN33
reg_values[3][29] => Mux2.IN33
reg_values[3][29] => Mux34.IN33
reg_values[3][30] => Mux1.IN33
reg_values[3][30] => Mux33.IN33
reg_values[3][31] => Mux0.IN33
reg_values[3][31] => Mux32.IN33
reg_values[4][0] => Mux31.IN32
reg_values[4][0] => Mux63.IN32
reg_values[4][1] => Mux30.IN32
reg_values[4][1] => Mux62.IN32
reg_values[4][2] => Mux29.IN32
reg_values[4][2] => Mux61.IN32
reg_values[4][3] => Mux28.IN32
reg_values[4][3] => Mux60.IN32
reg_values[4][4] => Mux27.IN32
reg_values[4][4] => Mux59.IN32
reg_values[4][5] => Mux26.IN32
reg_values[4][5] => Mux58.IN32
reg_values[4][6] => Mux25.IN32
reg_values[4][6] => Mux57.IN32
reg_values[4][7] => Mux24.IN32
reg_values[4][7] => Mux56.IN32
reg_values[4][8] => Mux23.IN32
reg_values[4][8] => Mux55.IN32
reg_values[4][9] => Mux22.IN32
reg_values[4][9] => Mux54.IN32
reg_values[4][10] => Mux21.IN32
reg_values[4][10] => Mux53.IN32
reg_values[4][11] => Mux20.IN32
reg_values[4][11] => Mux52.IN32
reg_values[4][12] => Mux19.IN32
reg_values[4][12] => Mux51.IN32
reg_values[4][13] => Mux18.IN32
reg_values[4][13] => Mux50.IN32
reg_values[4][14] => Mux17.IN32
reg_values[4][14] => Mux49.IN32
reg_values[4][15] => Mux16.IN32
reg_values[4][15] => Mux48.IN32
reg_values[4][16] => Mux15.IN32
reg_values[4][16] => Mux47.IN32
reg_values[4][17] => Mux14.IN32
reg_values[4][17] => Mux46.IN32
reg_values[4][18] => Mux13.IN32
reg_values[4][18] => Mux45.IN32
reg_values[4][19] => Mux12.IN32
reg_values[4][19] => Mux44.IN32
reg_values[4][20] => Mux11.IN32
reg_values[4][20] => Mux43.IN32
reg_values[4][21] => Mux10.IN32
reg_values[4][21] => Mux42.IN32
reg_values[4][22] => Mux9.IN32
reg_values[4][22] => Mux41.IN32
reg_values[4][23] => Mux8.IN32
reg_values[4][23] => Mux40.IN32
reg_values[4][24] => Mux7.IN32
reg_values[4][24] => Mux39.IN32
reg_values[4][25] => Mux6.IN32
reg_values[4][25] => Mux38.IN32
reg_values[4][26] => Mux5.IN32
reg_values[4][26] => Mux37.IN32
reg_values[4][27] => Mux4.IN32
reg_values[4][27] => Mux36.IN32
reg_values[4][28] => Mux3.IN32
reg_values[4][28] => Mux35.IN32
reg_values[4][29] => Mux2.IN32
reg_values[4][29] => Mux34.IN32
reg_values[4][30] => Mux1.IN32
reg_values[4][30] => Mux33.IN32
reg_values[4][31] => Mux0.IN32
reg_values[4][31] => Mux32.IN32
reg_values[5][0] => Mux31.IN31
reg_values[5][0] => Mux63.IN31
reg_values[5][1] => Mux30.IN31
reg_values[5][1] => Mux62.IN31
reg_values[5][2] => Mux29.IN31
reg_values[5][2] => Mux61.IN31
reg_values[5][3] => Mux28.IN31
reg_values[5][3] => Mux60.IN31
reg_values[5][4] => Mux27.IN31
reg_values[5][4] => Mux59.IN31
reg_values[5][5] => Mux26.IN31
reg_values[5][5] => Mux58.IN31
reg_values[5][6] => Mux25.IN31
reg_values[5][6] => Mux57.IN31
reg_values[5][7] => Mux24.IN31
reg_values[5][7] => Mux56.IN31
reg_values[5][8] => Mux23.IN31
reg_values[5][8] => Mux55.IN31
reg_values[5][9] => Mux22.IN31
reg_values[5][9] => Mux54.IN31
reg_values[5][10] => Mux21.IN31
reg_values[5][10] => Mux53.IN31
reg_values[5][11] => Mux20.IN31
reg_values[5][11] => Mux52.IN31
reg_values[5][12] => Mux19.IN31
reg_values[5][12] => Mux51.IN31
reg_values[5][13] => Mux18.IN31
reg_values[5][13] => Mux50.IN31
reg_values[5][14] => Mux17.IN31
reg_values[5][14] => Mux49.IN31
reg_values[5][15] => Mux16.IN31
reg_values[5][15] => Mux48.IN31
reg_values[5][16] => Mux15.IN31
reg_values[5][16] => Mux47.IN31
reg_values[5][17] => Mux14.IN31
reg_values[5][17] => Mux46.IN31
reg_values[5][18] => Mux13.IN31
reg_values[5][18] => Mux45.IN31
reg_values[5][19] => Mux12.IN31
reg_values[5][19] => Mux44.IN31
reg_values[5][20] => Mux11.IN31
reg_values[5][20] => Mux43.IN31
reg_values[5][21] => Mux10.IN31
reg_values[5][21] => Mux42.IN31
reg_values[5][22] => Mux9.IN31
reg_values[5][22] => Mux41.IN31
reg_values[5][23] => Mux8.IN31
reg_values[5][23] => Mux40.IN31
reg_values[5][24] => Mux7.IN31
reg_values[5][24] => Mux39.IN31
reg_values[5][25] => Mux6.IN31
reg_values[5][25] => Mux38.IN31
reg_values[5][26] => Mux5.IN31
reg_values[5][26] => Mux37.IN31
reg_values[5][27] => Mux4.IN31
reg_values[5][27] => Mux36.IN31
reg_values[5][28] => Mux3.IN31
reg_values[5][28] => Mux35.IN31
reg_values[5][29] => Mux2.IN31
reg_values[5][29] => Mux34.IN31
reg_values[5][30] => Mux1.IN31
reg_values[5][30] => Mux33.IN31
reg_values[5][31] => Mux0.IN31
reg_values[5][31] => Mux32.IN31
reg_values[6][0] => Mux31.IN30
reg_values[6][0] => Mux63.IN30
reg_values[6][1] => Mux30.IN30
reg_values[6][1] => Mux62.IN30
reg_values[6][2] => Mux29.IN30
reg_values[6][2] => Mux61.IN30
reg_values[6][3] => Mux28.IN30
reg_values[6][3] => Mux60.IN30
reg_values[6][4] => Mux27.IN30
reg_values[6][4] => Mux59.IN30
reg_values[6][5] => Mux26.IN30
reg_values[6][5] => Mux58.IN30
reg_values[6][6] => Mux25.IN30
reg_values[6][6] => Mux57.IN30
reg_values[6][7] => Mux24.IN30
reg_values[6][7] => Mux56.IN30
reg_values[6][8] => Mux23.IN30
reg_values[6][8] => Mux55.IN30
reg_values[6][9] => Mux22.IN30
reg_values[6][9] => Mux54.IN30
reg_values[6][10] => Mux21.IN30
reg_values[6][10] => Mux53.IN30
reg_values[6][11] => Mux20.IN30
reg_values[6][11] => Mux52.IN30
reg_values[6][12] => Mux19.IN30
reg_values[6][12] => Mux51.IN30
reg_values[6][13] => Mux18.IN30
reg_values[6][13] => Mux50.IN30
reg_values[6][14] => Mux17.IN30
reg_values[6][14] => Mux49.IN30
reg_values[6][15] => Mux16.IN30
reg_values[6][15] => Mux48.IN30
reg_values[6][16] => Mux15.IN30
reg_values[6][16] => Mux47.IN30
reg_values[6][17] => Mux14.IN30
reg_values[6][17] => Mux46.IN30
reg_values[6][18] => Mux13.IN30
reg_values[6][18] => Mux45.IN30
reg_values[6][19] => Mux12.IN30
reg_values[6][19] => Mux44.IN30
reg_values[6][20] => Mux11.IN30
reg_values[6][20] => Mux43.IN30
reg_values[6][21] => Mux10.IN30
reg_values[6][21] => Mux42.IN30
reg_values[6][22] => Mux9.IN30
reg_values[6][22] => Mux41.IN30
reg_values[6][23] => Mux8.IN30
reg_values[6][23] => Mux40.IN30
reg_values[6][24] => Mux7.IN30
reg_values[6][24] => Mux39.IN30
reg_values[6][25] => Mux6.IN30
reg_values[6][25] => Mux38.IN30
reg_values[6][26] => Mux5.IN30
reg_values[6][26] => Mux37.IN30
reg_values[6][27] => Mux4.IN30
reg_values[6][27] => Mux36.IN30
reg_values[6][28] => Mux3.IN30
reg_values[6][28] => Mux35.IN30
reg_values[6][29] => Mux2.IN30
reg_values[6][29] => Mux34.IN30
reg_values[6][30] => Mux1.IN30
reg_values[6][30] => Mux33.IN30
reg_values[6][31] => Mux0.IN30
reg_values[6][31] => Mux32.IN30
reg_values[7][0] => Mux31.IN29
reg_values[7][0] => Mux63.IN29
reg_values[7][1] => Mux30.IN29
reg_values[7][1] => Mux62.IN29
reg_values[7][2] => Mux29.IN29
reg_values[7][2] => Mux61.IN29
reg_values[7][3] => Mux28.IN29
reg_values[7][3] => Mux60.IN29
reg_values[7][4] => Mux27.IN29
reg_values[7][4] => Mux59.IN29
reg_values[7][5] => Mux26.IN29
reg_values[7][5] => Mux58.IN29
reg_values[7][6] => Mux25.IN29
reg_values[7][6] => Mux57.IN29
reg_values[7][7] => Mux24.IN29
reg_values[7][7] => Mux56.IN29
reg_values[7][8] => Mux23.IN29
reg_values[7][8] => Mux55.IN29
reg_values[7][9] => Mux22.IN29
reg_values[7][9] => Mux54.IN29
reg_values[7][10] => Mux21.IN29
reg_values[7][10] => Mux53.IN29
reg_values[7][11] => Mux20.IN29
reg_values[7][11] => Mux52.IN29
reg_values[7][12] => Mux19.IN29
reg_values[7][12] => Mux51.IN29
reg_values[7][13] => Mux18.IN29
reg_values[7][13] => Mux50.IN29
reg_values[7][14] => Mux17.IN29
reg_values[7][14] => Mux49.IN29
reg_values[7][15] => Mux16.IN29
reg_values[7][15] => Mux48.IN29
reg_values[7][16] => Mux15.IN29
reg_values[7][16] => Mux47.IN29
reg_values[7][17] => Mux14.IN29
reg_values[7][17] => Mux46.IN29
reg_values[7][18] => Mux13.IN29
reg_values[7][18] => Mux45.IN29
reg_values[7][19] => Mux12.IN29
reg_values[7][19] => Mux44.IN29
reg_values[7][20] => Mux11.IN29
reg_values[7][20] => Mux43.IN29
reg_values[7][21] => Mux10.IN29
reg_values[7][21] => Mux42.IN29
reg_values[7][22] => Mux9.IN29
reg_values[7][22] => Mux41.IN29
reg_values[7][23] => Mux8.IN29
reg_values[7][23] => Mux40.IN29
reg_values[7][24] => Mux7.IN29
reg_values[7][24] => Mux39.IN29
reg_values[7][25] => Mux6.IN29
reg_values[7][25] => Mux38.IN29
reg_values[7][26] => Mux5.IN29
reg_values[7][26] => Mux37.IN29
reg_values[7][27] => Mux4.IN29
reg_values[7][27] => Mux36.IN29
reg_values[7][28] => Mux3.IN29
reg_values[7][28] => Mux35.IN29
reg_values[7][29] => Mux2.IN29
reg_values[7][29] => Mux34.IN29
reg_values[7][30] => Mux1.IN29
reg_values[7][30] => Mux33.IN29
reg_values[7][31] => Mux0.IN29
reg_values[7][31] => Mux32.IN29
reg_values[8][0] => Mux31.IN28
reg_values[8][0] => Mux63.IN28
reg_values[8][1] => Mux30.IN28
reg_values[8][1] => Mux62.IN28
reg_values[8][2] => Mux29.IN28
reg_values[8][2] => Mux61.IN28
reg_values[8][3] => Mux28.IN28
reg_values[8][3] => Mux60.IN28
reg_values[8][4] => Mux27.IN28
reg_values[8][4] => Mux59.IN28
reg_values[8][5] => Mux26.IN28
reg_values[8][5] => Mux58.IN28
reg_values[8][6] => Mux25.IN28
reg_values[8][6] => Mux57.IN28
reg_values[8][7] => Mux24.IN28
reg_values[8][7] => Mux56.IN28
reg_values[8][8] => Mux23.IN28
reg_values[8][8] => Mux55.IN28
reg_values[8][9] => Mux22.IN28
reg_values[8][9] => Mux54.IN28
reg_values[8][10] => Mux21.IN28
reg_values[8][10] => Mux53.IN28
reg_values[8][11] => Mux20.IN28
reg_values[8][11] => Mux52.IN28
reg_values[8][12] => Mux19.IN28
reg_values[8][12] => Mux51.IN28
reg_values[8][13] => Mux18.IN28
reg_values[8][13] => Mux50.IN28
reg_values[8][14] => Mux17.IN28
reg_values[8][14] => Mux49.IN28
reg_values[8][15] => Mux16.IN28
reg_values[8][15] => Mux48.IN28
reg_values[8][16] => Mux15.IN28
reg_values[8][16] => Mux47.IN28
reg_values[8][17] => Mux14.IN28
reg_values[8][17] => Mux46.IN28
reg_values[8][18] => Mux13.IN28
reg_values[8][18] => Mux45.IN28
reg_values[8][19] => Mux12.IN28
reg_values[8][19] => Mux44.IN28
reg_values[8][20] => Mux11.IN28
reg_values[8][20] => Mux43.IN28
reg_values[8][21] => Mux10.IN28
reg_values[8][21] => Mux42.IN28
reg_values[8][22] => Mux9.IN28
reg_values[8][22] => Mux41.IN28
reg_values[8][23] => Mux8.IN28
reg_values[8][23] => Mux40.IN28
reg_values[8][24] => Mux7.IN28
reg_values[8][24] => Mux39.IN28
reg_values[8][25] => Mux6.IN28
reg_values[8][25] => Mux38.IN28
reg_values[8][26] => Mux5.IN28
reg_values[8][26] => Mux37.IN28
reg_values[8][27] => Mux4.IN28
reg_values[8][27] => Mux36.IN28
reg_values[8][28] => Mux3.IN28
reg_values[8][28] => Mux35.IN28
reg_values[8][29] => Mux2.IN28
reg_values[8][29] => Mux34.IN28
reg_values[8][30] => Mux1.IN28
reg_values[8][30] => Mux33.IN28
reg_values[8][31] => Mux0.IN28
reg_values[8][31] => Mux32.IN28
reg_values[9][0] => Mux31.IN27
reg_values[9][0] => Mux63.IN27
reg_values[9][1] => Mux30.IN27
reg_values[9][1] => Mux62.IN27
reg_values[9][2] => Mux29.IN27
reg_values[9][2] => Mux61.IN27
reg_values[9][3] => Mux28.IN27
reg_values[9][3] => Mux60.IN27
reg_values[9][4] => Mux27.IN27
reg_values[9][4] => Mux59.IN27
reg_values[9][5] => Mux26.IN27
reg_values[9][5] => Mux58.IN27
reg_values[9][6] => Mux25.IN27
reg_values[9][6] => Mux57.IN27
reg_values[9][7] => Mux24.IN27
reg_values[9][7] => Mux56.IN27
reg_values[9][8] => Mux23.IN27
reg_values[9][8] => Mux55.IN27
reg_values[9][9] => Mux22.IN27
reg_values[9][9] => Mux54.IN27
reg_values[9][10] => Mux21.IN27
reg_values[9][10] => Mux53.IN27
reg_values[9][11] => Mux20.IN27
reg_values[9][11] => Mux52.IN27
reg_values[9][12] => Mux19.IN27
reg_values[9][12] => Mux51.IN27
reg_values[9][13] => Mux18.IN27
reg_values[9][13] => Mux50.IN27
reg_values[9][14] => Mux17.IN27
reg_values[9][14] => Mux49.IN27
reg_values[9][15] => Mux16.IN27
reg_values[9][15] => Mux48.IN27
reg_values[9][16] => Mux15.IN27
reg_values[9][16] => Mux47.IN27
reg_values[9][17] => Mux14.IN27
reg_values[9][17] => Mux46.IN27
reg_values[9][18] => Mux13.IN27
reg_values[9][18] => Mux45.IN27
reg_values[9][19] => Mux12.IN27
reg_values[9][19] => Mux44.IN27
reg_values[9][20] => Mux11.IN27
reg_values[9][20] => Mux43.IN27
reg_values[9][21] => Mux10.IN27
reg_values[9][21] => Mux42.IN27
reg_values[9][22] => Mux9.IN27
reg_values[9][22] => Mux41.IN27
reg_values[9][23] => Mux8.IN27
reg_values[9][23] => Mux40.IN27
reg_values[9][24] => Mux7.IN27
reg_values[9][24] => Mux39.IN27
reg_values[9][25] => Mux6.IN27
reg_values[9][25] => Mux38.IN27
reg_values[9][26] => Mux5.IN27
reg_values[9][26] => Mux37.IN27
reg_values[9][27] => Mux4.IN27
reg_values[9][27] => Mux36.IN27
reg_values[9][28] => Mux3.IN27
reg_values[9][28] => Mux35.IN27
reg_values[9][29] => Mux2.IN27
reg_values[9][29] => Mux34.IN27
reg_values[9][30] => Mux1.IN27
reg_values[9][30] => Mux33.IN27
reg_values[9][31] => Mux0.IN27
reg_values[9][31] => Mux32.IN27
reg_values[10][0] => Mux31.IN26
reg_values[10][0] => Mux63.IN26
reg_values[10][1] => Mux30.IN26
reg_values[10][1] => Mux62.IN26
reg_values[10][2] => Mux29.IN26
reg_values[10][2] => Mux61.IN26
reg_values[10][3] => Mux28.IN26
reg_values[10][3] => Mux60.IN26
reg_values[10][4] => Mux27.IN26
reg_values[10][4] => Mux59.IN26
reg_values[10][5] => Mux26.IN26
reg_values[10][5] => Mux58.IN26
reg_values[10][6] => Mux25.IN26
reg_values[10][6] => Mux57.IN26
reg_values[10][7] => Mux24.IN26
reg_values[10][7] => Mux56.IN26
reg_values[10][8] => Mux23.IN26
reg_values[10][8] => Mux55.IN26
reg_values[10][9] => Mux22.IN26
reg_values[10][9] => Mux54.IN26
reg_values[10][10] => Mux21.IN26
reg_values[10][10] => Mux53.IN26
reg_values[10][11] => Mux20.IN26
reg_values[10][11] => Mux52.IN26
reg_values[10][12] => Mux19.IN26
reg_values[10][12] => Mux51.IN26
reg_values[10][13] => Mux18.IN26
reg_values[10][13] => Mux50.IN26
reg_values[10][14] => Mux17.IN26
reg_values[10][14] => Mux49.IN26
reg_values[10][15] => Mux16.IN26
reg_values[10][15] => Mux48.IN26
reg_values[10][16] => Mux15.IN26
reg_values[10][16] => Mux47.IN26
reg_values[10][17] => Mux14.IN26
reg_values[10][17] => Mux46.IN26
reg_values[10][18] => Mux13.IN26
reg_values[10][18] => Mux45.IN26
reg_values[10][19] => Mux12.IN26
reg_values[10][19] => Mux44.IN26
reg_values[10][20] => Mux11.IN26
reg_values[10][20] => Mux43.IN26
reg_values[10][21] => Mux10.IN26
reg_values[10][21] => Mux42.IN26
reg_values[10][22] => Mux9.IN26
reg_values[10][22] => Mux41.IN26
reg_values[10][23] => Mux8.IN26
reg_values[10][23] => Mux40.IN26
reg_values[10][24] => Mux7.IN26
reg_values[10][24] => Mux39.IN26
reg_values[10][25] => Mux6.IN26
reg_values[10][25] => Mux38.IN26
reg_values[10][26] => Mux5.IN26
reg_values[10][26] => Mux37.IN26
reg_values[10][27] => Mux4.IN26
reg_values[10][27] => Mux36.IN26
reg_values[10][28] => Mux3.IN26
reg_values[10][28] => Mux35.IN26
reg_values[10][29] => Mux2.IN26
reg_values[10][29] => Mux34.IN26
reg_values[10][30] => Mux1.IN26
reg_values[10][30] => Mux33.IN26
reg_values[10][31] => Mux0.IN26
reg_values[10][31] => Mux32.IN26
reg_values[11][0] => Mux31.IN25
reg_values[11][0] => Mux63.IN25
reg_values[11][1] => Mux30.IN25
reg_values[11][1] => Mux62.IN25
reg_values[11][2] => Mux29.IN25
reg_values[11][2] => Mux61.IN25
reg_values[11][3] => Mux28.IN25
reg_values[11][3] => Mux60.IN25
reg_values[11][4] => Mux27.IN25
reg_values[11][4] => Mux59.IN25
reg_values[11][5] => Mux26.IN25
reg_values[11][5] => Mux58.IN25
reg_values[11][6] => Mux25.IN25
reg_values[11][6] => Mux57.IN25
reg_values[11][7] => Mux24.IN25
reg_values[11][7] => Mux56.IN25
reg_values[11][8] => Mux23.IN25
reg_values[11][8] => Mux55.IN25
reg_values[11][9] => Mux22.IN25
reg_values[11][9] => Mux54.IN25
reg_values[11][10] => Mux21.IN25
reg_values[11][10] => Mux53.IN25
reg_values[11][11] => Mux20.IN25
reg_values[11][11] => Mux52.IN25
reg_values[11][12] => Mux19.IN25
reg_values[11][12] => Mux51.IN25
reg_values[11][13] => Mux18.IN25
reg_values[11][13] => Mux50.IN25
reg_values[11][14] => Mux17.IN25
reg_values[11][14] => Mux49.IN25
reg_values[11][15] => Mux16.IN25
reg_values[11][15] => Mux48.IN25
reg_values[11][16] => Mux15.IN25
reg_values[11][16] => Mux47.IN25
reg_values[11][17] => Mux14.IN25
reg_values[11][17] => Mux46.IN25
reg_values[11][18] => Mux13.IN25
reg_values[11][18] => Mux45.IN25
reg_values[11][19] => Mux12.IN25
reg_values[11][19] => Mux44.IN25
reg_values[11][20] => Mux11.IN25
reg_values[11][20] => Mux43.IN25
reg_values[11][21] => Mux10.IN25
reg_values[11][21] => Mux42.IN25
reg_values[11][22] => Mux9.IN25
reg_values[11][22] => Mux41.IN25
reg_values[11][23] => Mux8.IN25
reg_values[11][23] => Mux40.IN25
reg_values[11][24] => Mux7.IN25
reg_values[11][24] => Mux39.IN25
reg_values[11][25] => Mux6.IN25
reg_values[11][25] => Mux38.IN25
reg_values[11][26] => Mux5.IN25
reg_values[11][26] => Mux37.IN25
reg_values[11][27] => Mux4.IN25
reg_values[11][27] => Mux36.IN25
reg_values[11][28] => Mux3.IN25
reg_values[11][28] => Mux35.IN25
reg_values[11][29] => Mux2.IN25
reg_values[11][29] => Mux34.IN25
reg_values[11][30] => Mux1.IN25
reg_values[11][30] => Mux33.IN25
reg_values[11][31] => Mux0.IN25
reg_values[11][31] => Mux32.IN25
reg_values[12][0] => Mux31.IN24
reg_values[12][0] => Mux63.IN24
reg_values[12][1] => Mux30.IN24
reg_values[12][1] => Mux62.IN24
reg_values[12][2] => Mux29.IN24
reg_values[12][2] => Mux61.IN24
reg_values[12][3] => Mux28.IN24
reg_values[12][3] => Mux60.IN24
reg_values[12][4] => Mux27.IN24
reg_values[12][4] => Mux59.IN24
reg_values[12][5] => Mux26.IN24
reg_values[12][5] => Mux58.IN24
reg_values[12][6] => Mux25.IN24
reg_values[12][6] => Mux57.IN24
reg_values[12][7] => Mux24.IN24
reg_values[12][7] => Mux56.IN24
reg_values[12][8] => Mux23.IN24
reg_values[12][8] => Mux55.IN24
reg_values[12][9] => Mux22.IN24
reg_values[12][9] => Mux54.IN24
reg_values[12][10] => Mux21.IN24
reg_values[12][10] => Mux53.IN24
reg_values[12][11] => Mux20.IN24
reg_values[12][11] => Mux52.IN24
reg_values[12][12] => Mux19.IN24
reg_values[12][12] => Mux51.IN24
reg_values[12][13] => Mux18.IN24
reg_values[12][13] => Mux50.IN24
reg_values[12][14] => Mux17.IN24
reg_values[12][14] => Mux49.IN24
reg_values[12][15] => Mux16.IN24
reg_values[12][15] => Mux48.IN24
reg_values[12][16] => Mux15.IN24
reg_values[12][16] => Mux47.IN24
reg_values[12][17] => Mux14.IN24
reg_values[12][17] => Mux46.IN24
reg_values[12][18] => Mux13.IN24
reg_values[12][18] => Mux45.IN24
reg_values[12][19] => Mux12.IN24
reg_values[12][19] => Mux44.IN24
reg_values[12][20] => Mux11.IN24
reg_values[12][20] => Mux43.IN24
reg_values[12][21] => Mux10.IN24
reg_values[12][21] => Mux42.IN24
reg_values[12][22] => Mux9.IN24
reg_values[12][22] => Mux41.IN24
reg_values[12][23] => Mux8.IN24
reg_values[12][23] => Mux40.IN24
reg_values[12][24] => Mux7.IN24
reg_values[12][24] => Mux39.IN24
reg_values[12][25] => Mux6.IN24
reg_values[12][25] => Mux38.IN24
reg_values[12][26] => Mux5.IN24
reg_values[12][26] => Mux37.IN24
reg_values[12][27] => Mux4.IN24
reg_values[12][27] => Mux36.IN24
reg_values[12][28] => Mux3.IN24
reg_values[12][28] => Mux35.IN24
reg_values[12][29] => Mux2.IN24
reg_values[12][29] => Mux34.IN24
reg_values[12][30] => Mux1.IN24
reg_values[12][30] => Mux33.IN24
reg_values[12][31] => Mux0.IN24
reg_values[12][31] => Mux32.IN24
reg_values[13][0] => Mux31.IN23
reg_values[13][0] => Mux63.IN23
reg_values[13][1] => Mux30.IN23
reg_values[13][1] => Mux62.IN23
reg_values[13][2] => Mux29.IN23
reg_values[13][2] => Mux61.IN23
reg_values[13][3] => Mux28.IN23
reg_values[13][3] => Mux60.IN23
reg_values[13][4] => Mux27.IN23
reg_values[13][4] => Mux59.IN23
reg_values[13][5] => Mux26.IN23
reg_values[13][5] => Mux58.IN23
reg_values[13][6] => Mux25.IN23
reg_values[13][6] => Mux57.IN23
reg_values[13][7] => Mux24.IN23
reg_values[13][7] => Mux56.IN23
reg_values[13][8] => Mux23.IN23
reg_values[13][8] => Mux55.IN23
reg_values[13][9] => Mux22.IN23
reg_values[13][9] => Mux54.IN23
reg_values[13][10] => Mux21.IN23
reg_values[13][10] => Mux53.IN23
reg_values[13][11] => Mux20.IN23
reg_values[13][11] => Mux52.IN23
reg_values[13][12] => Mux19.IN23
reg_values[13][12] => Mux51.IN23
reg_values[13][13] => Mux18.IN23
reg_values[13][13] => Mux50.IN23
reg_values[13][14] => Mux17.IN23
reg_values[13][14] => Mux49.IN23
reg_values[13][15] => Mux16.IN23
reg_values[13][15] => Mux48.IN23
reg_values[13][16] => Mux15.IN23
reg_values[13][16] => Mux47.IN23
reg_values[13][17] => Mux14.IN23
reg_values[13][17] => Mux46.IN23
reg_values[13][18] => Mux13.IN23
reg_values[13][18] => Mux45.IN23
reg_values[13][19] => Mux12.IN23
reg_values[13][19] => Mux44.IN23
reg_values[13][20] => Mux11.IN23
reg_values[13][20] => Mux43.IN23
reg_values[13][21] => Mux10.IN23
reg_values[13][21] => Mux42.IN23
reg_values[13][22] => Mux9.IN23
reg_values[13][22] => Mux41.IN23
reg_values[13][23] => Mux8.IN23
reg_values[13][23] => Mux40.IN23
reg_values[13][24] => Mux7.IN23
reg_values[13][24] => Mux39.IN23
reg_values[13][25] => Mux6.IN23
reg_values[13][25] => Mux38.IN23
reg_values[13][26] => Mux5.IN23
reg_values[13][26] => Mux37.IN23
reg_values[13][27] => Mux4.IN23
reg_values[13][27] => Mux36.IN23
reg_values[13][28] => Mux3.IN23
reg_values[13][28] => Mux35.IN23
reg_values[13][29] => Mux2.IN23
reg_values[13][29] => Mux34.IN23
reg_values[13][30] => Mux1.IN23
reg_values[13][30] => Mux33.IN23
reg_values[13][31] => Mux0.IN23
reg_values[13][31] => Mux32.IN23
reg_values[14][0] => Mux31.IN22
reg_values[14][0] => Mux63.IN22
reg_values[14][1] => Mux30.IN22
reg_values[14][1] => Mux62.IN22
reg_values[14][2] => Mux29.IN22
reg_values[14][2] => Mux61.IN22
reg_values[14][3] => Mux28.IN22
reg_values[14][3] => Mux60.IN22
reg_values[14][4] => Mux27.IN22
reg_values[14][4] => Mux59.IN22
reg_values[14][5] => Mux26.IN22
reg_values[14][5] => Mux58.IN22
reg_values[14][6] => Mux25.IN22
reg_values[14][6] => Mux57.IN22
reg_values[14][7] => Mux24.IN22
reg_values[14][7] => Mux56.IN22
reg_values[14][8] => Mux23.IN22
reg_values[14][8] => Mux55.IN22
reg_values[14][9] => Mux22.IN22
reg_values[14][9] => Mux54.IN22
reg_values[14][10] => Mux21.IN22
reg_values[14][10] => Mux53.IN22
reg_values[14][11] => Mux20.IN22
reg_values[14][11] => Mux52.IN22
reg_values[14][12] => Mux19.IN22
reg_values[14][12] => Mux51.IN22
reg_values[14][13] => Mux18.IN22
reg_values[14][13] => Mux50.IN22
reg_values[14][14] => Mux17.IN22
reg_values[14][14] => Mux49.IN22
reg_values[14][15] => Mux16.IN22
reg_values[14][15] => Mux48.IN22
reg_values[14][16] => Mux15.IN22
reg_values[14][16] => Mux47.IN22
reg_values[14][17] => Mux14.IN22
reg_values[14][17] => Mux46.IN22
reg_values[14][18] => Mux13.IN22
reg_values[14][18] => Mux45.IN22
reg_values[14][19] => Mux12.IN22
reg_values[14][19] => Mux44.IN22
reg_values[14][20] => Mux11.IN22
reg_values[14][20] => Mux43.IN22
reg_values[14][21] => Mux10.IN22
reg_values[14][21] => Mux42.IN22
reg_values[14][22] => Mux9.IN22
reg_values[14][22] => Mux41.IN22
reg_values[14][23] => Mux8.IN22
reg_values[14][23] => Mux40.IN22
reg_values[14][24] => Mux7.IN22
reg_values[14][24] => Mux39.IN22
reg_values[14][25] => Mux6.IN22
reg_values[14][25] => Mux38.IN22
reg_values[14][26] => Mux5.IN22
reg_values[14][26] => Mux37.IN22
reg_values[14][27] => Mux4.IN22
reg_values[14][27] => Mux36.IN22
reg_values[14][28] => Mux3.IN22
reg_values[14][28] => Mux35.IN22
reg_values[14][29] => Mux2.IN22
reg_values[14][29] => Mux34.IN22
reg_values[14][30] => Mux1.IN22
reg_values[14][30] => Mux33.IN22
reg_values[14][31] => Mux0.IN22
reg_values[14][31] => Mux32.IN22
reg_values[15][0] => Mux31.IN21
reg_values[15][0] => Mux63.IN21
reg_values[15][1] => Mux30.IN21
reg_values[15][1] => Mux62.IN21
reg_values[15][2] => Mux29.IN21
reg_values[15][2] => Mux61.IN21
reg_values[15][3] => Mux28.IN21
reg_values[15][3] => Mux60.IN21
reg_values[15][4] => Mux27.IN21
reg_values[15][4] => Mux59.IN21
reg_values[15][5] => Mux26.IN21
reg_values[15][5] => Mux58.IN21
reg_values[15][6] => Mux25.IN21
reg_values[15][6] => Mux57.IN21
reg_values[15][7] => Mux24.IN21
reg_values[15][7] => Mux56.IN21
reg_values[15][8] => Mux23.IN21
reg_values[15][8] => Mux55.IN21
reg_values[15][9] => Mux22.IN21
reg_values[15][9] => Mux54.IN21
reg_values[15][10] => Mux21.IN21
reg_values[15][10] => Mux53.IN21
reg_values[15][11] => Mux20.IN21
reg_values[15][11] => Mux52.IN21
reg_values[15][12] => Mux19.IN21
reg_values[15][12] => Mux51.IN21
reg_values[15][13] => Mux18.IN21
reg_values[15][13] => Mux50.IN21
reg_values[15][14] => Mux17.IN21
reg_values[15][14] => Mux49.IN21
reg_values[15][15] => Mux16.IN21
reg_values[15][15] => Mux48.IN21
reg_values[15][16] => Mux15.IN21
reg_values[15][16] => Mux47.IN21
reg_values[15][17] => Mux14.IN21
reg_values[15][17] => Mux46.IN21
reg_values[15][18] => Mux13.IN21
reg_values[15][18] => Mux45.IN21
reg_values[15][19] => Mux12.IN21
reg_values[15][19] => Mux44.IN21
reg_values[15][20] => Mux11.IN21
reg_values[15][20] => Mux43.IN21
reg_values[15][21] => Mux10.IN21
reg_values[15][21] => Mux42.IN21
reg_values[15][22] => Mux9.IN21
reg_values[15][22] => Mux41.IN21
reg_values[15][23] => Mux8.IN21
reg_values[15][23] => Mux40.IN21
reg_values[15][24] => Mux7.IN21
reg_values[15][24] => Mux39.IN21
reg_values[15][25] => Mux6.IN21
reg_values[15][25] => Mux38.IN21
reg_values[15][26] => Mux5.IN21
reg_values[15][26] => Mux37.IN21
reg_values[15][27] => Mux4.IN21
reg_values[15][27] => Mux36.IN21
reg_values[15][28] => Mux3.IN21
reg_values[15][28] => Mux35.IN21
reg_values[15][29] => Mux2.IN21
reg_values[15][29] => Mux34.IN21
reg_values[15][30] => Mux1.IN21
reg_values[15][30] => Mux33.IN21
reg_values[15][31] => Mux0.IN21
reg_values[15][31] => Mux32.IN21
reg_values[16][0] => Mux31.IN20
reg_values[16][0] => Mux63.IN20
reg_values[16][1] => Mux30.IN20
reg_values[16][1] => Mux62.IN20
reg_values[16][2] => Mux29.IN20
reg_values[16][2] => Mux61.IN20
reg_values[16][3] => Mux28.IN20
reg_values[16][3] => Mux60.IN20
reg_values[16][4] => Mux27.IN20
reg_values[16][4] => Mux59.IN20
reg_values[16][5] => Mux26.IN20
reg_values[16][5] => Mux58.IN20
reg_values[16][6] => Mux25.IN20
reg_values[16][6] => Mux57.IN20
reg_values[16][7] => Mux24.IN20
reg_values[16][7] => Mux56.IN20
reg_values[16][8] => Mux23.IN20
reg_values[16][8] => Mux55.IN20
reg_values[16][9] => Mux22.IN20
reg_values[16][9] => Mux54.IN20
reg_values[16][10] => Mux21.IN20
reg_values[16][10] => Mux53.IN20
reg_values[16][11] => Mux20.IN20
reg_values[16][11] => Mux52.IN20
reg_values[16][12] => Mux19.IN20
reg_values[16][12] => Mux51.IN20
reg_values[16][13] => Mux18.IN20
reg_values[16][13] => Mux50.IN20
reg_values[16][14] => Mux17.IN20
reg_values[16][14] => Mux49.IN20
reg_values[16][15] => Mux16.IN20
reg_values[16][15] => Mux48.IN20
reg_values[16][16] => Mux15.IN20
reg_values[16][16] => Mux47.IN20
reg_values[16][17] => Mux14.IN20
reg_values[16][17] => Mux46.IN20
reg_values[16][18] => Mux13.IN20
reg_values[16][18] => Mux45.IN20
reg_values[16][19] => Mux12.IN20
reg_values[16][19] => Mux44.IN20
reg_values[16][20] => Mux11.IN20
reg_values[16][20] => Mux43.IN20
reg_values[16][21] => Mux10.IN20
reg_values[16][21] => Mux42.IN20
reg_values[16][22] => Mux9.IN20
reg_values[16][22] => Mux41.IN20
reg_values[16][23] => Mux8.IN20
reg_values[16][23] => Mux40.IN20
reg_values[16][24] => Mux7.IN20
reg_values[16][24] => Mux39.IN20
reg_values[16][25] => Mux6.IN20
reg_values[16][25] => Mux38.IN20
reg_values[16][26] => Mux5.IN20
reg_values[16][26] => Mux37.IN20
reg_values[16][27] => Mux4.IN20
reg_values[16][27] => Mux36.IN20
reg_values[16][28] => Mux3.IN20
reg_values[16][28] => Mux35.IN20
reg_values[16][29] => Mux2.IN20
reg_values[16][29] => Mux34.IN20
reg_values[16][30] => Mux1.IN20
reg_values[16][30] => Mux33.IN20
reg_values[16][31] => Mux0.IN20
reg_values[16][31] => Mux32.IN20
reg_values[17][0] => Mux31.IN19
reg_values[17][0] => Mux63.IN19
reg_values[17][1] => Mux30.IN19
reg_values[17][1] => Mux62.IN19
reg_values[17][2] => Mux29.IN19
reg_values[17][2] => Mux61.IN19
reg_values[17][3] => Mux28.IN19
reg_values[17][3] => Mux60.IN19
reg_values[17][4] => Mux27.IN19
reg_values[17][4] => Mux59.IN19
reg_values[17][5] => Mux26.IN19
reg_values[17][5] => Mux58.IN19
reg_values[17][6] => Mux25.IN19
reg_values[17][6] => Mux57.IN19
reg_values[17][7] => Mux24.IN19
reg_values[17][7] => Mux56.IN19
reg_values[17][8] => Mux23.IN19
reg_values[17][8] => Mux55.IN19
reg_values[17][9] => Mux22.IN19
reg_values[17][9] => Mux54.IN19
reg_values[17][10] => Mux21.IN19
reg_values[17][10] => Mux53.IN19
reg_values[17][11] => Mux20.IN19
reg_values[17][11] => Mux52.IN19
reg_values[17][12] => Mux19.IN19
reg_values[17][12] => Mux51.IN19
reg_values[17][13] => Mux18.IN19
reg_values[17][13] => Mux50.IN19
reg_values[17][14] => Mux17.IN19
reg_values[17][14] => Mux49.IN19
reg_values[17][15] => Mux16.IN19
reg_values[17][15] => Mux48.IN19
reg_values[17][16] => Mux15.IN19
reg_values[17][16] => Mux47.IN19
reg_values[17][17] => Mux14.IN19
reg_values[17][17] => Mux46.IN19
reg_values[17][18] => Mux13.IN19
reg_values[17][18] => Mux45.IN19
reg_values[17][19] => Mux12.IN19
reg_values[17][19] => Mux44.IN19
reg_values[17][20] => Mux11.IN19
reg_values[17][20] => Mux43.IN19
reg_values[17][21] => Mux10.IN19
reg_values[17][21] => Mux42.IN19
reg_values[17][22] => Mux9.IN19
reg_values[17][22] => Mux41.IN19
reg_values[17][23] => Mux8.IN19
reg_values[17][23] => Mux40.IN19
reg_values[17][24] => Mux7.IN19
reg_values[17][24] => Mux39.IN19
reg_values[17][25] => Mux6.IN19
reg_values[17][25] => Mux38.IN19
reg_values[17][26] => Mux5.IN19
reg_values[17][26] => Mux37.IN19
reg_values[17][27] => Mux4.IN19
reg_values[17][27] => Mux36.IN19
reg_values[17][28] => Mux3.IN19
reg_values[17][28] => Mux35.IN19
reg_values[17][29] => Mux2.IN19
reg_values[17][29] => Mux34.IN19
reg_values[17][30] => Mux1.IN19
reg_values[17][30] => Mux33.IN19
reg_values[17][31] => Mux0.IN19
reg_values[17][31] => Mux32.IN19
reg_values[18][0] => Mux31.IN18
reg_values[18][0] => Mux63.IN18
reg_values[18][1] => Mux30.IN18
reg_values[18][1] => Mux62.IN18
reg_values[18][2] => Mux29.IN18
reg_values[18][2] => Mux61.IN18
reg_values[18][3] => Mux28.IN18
reg_values[18][3] => Mux60.IN18
reg_values[18][4] => Mux27.IN18
reg_values[18][4] => Mux59.IN18
reg_values[18][5] => Mux26.IN18
reg_values[18][5] => Mux58.IN18
reg_values[18][6] => Mux25.IN18
reg_values[18][6] => Mux57.IN18
reg_values[18][7] => Mux24.IN18
reg_values[18][7] => Mux56.IN18
reg_values[18][8] => Mux23.IN18
reg_values[18][8] => Mux55.IN18
reg_values[18][9] => Mux22.IN18
reg_values[18][9] => Mux54.IN18
reg_values[18][10] => Mux21.IN18
reg_values[18][10] => Mux53.IN18
reg_values[18][11] => Mux20.IN18
reg_values[18][11] => Mux52.IN18
reg_values[18][12] => Mux19.IN18
reg_values[18][12] => Mux51.IN18
reg_values[18][13] => Mux18.IN18
reg_values[18][13] => Mux50.IN18
reg_values[18][14] => Mux17.IN18
reg_values[18][14] => Mux49.IN18
reg_values[18][15] => Mux16.IN18
reg_values[18][15] => Mux48.IN18
reg_values[18][16] => Mux15.IN18
reg_values[18][16] => Mux47.IN18
reg_values[18][17] => Mux14.IN18
reg_values[18][17] => Mux46.IN18
reg_values[18][18] => Mux13.IN18
reg_values[18][18] => Mux45.IN18
reg_values[18][19] => Mux12.IN18
reg_values[18][19] => Mux44.IN18
reg_values[18][20] => Mux11.IN18
reg_values[18][20] => Mux43.IN18
reg_values[18][21] => Mux10.IN18
reg_values[18][21] => Mux42.IN18
reg_values[18][22] => Mux9.IN18
reg_values[18][22] => Mux41.IN18
reg_values[18][23] => Mux8.IN18
reg_values[18][23] => Mux40.IN18
reg_values[18][24] => Mux7.IN18
reg_values[18][24] => Mux39.IN18
reg_values[18][25] => Mux6.IN18
reg_values[18][25] => Mux38.IN18
reg_values[18][26] => Mux5.IN18
reg_values[18][26] => Mux37.IN18
reg_values[18][27] => Mux4.IN18
reg_values[18][27] => Mux36.IN18
reg_values[18][28] => Mux3.IN18
reg_values[18][28] => Mux35.IN18
reg_values[18][29] => Mux2.IN18
reg_values[18][29] => Mux34.IN18
reg_values[18][30] => Mux1.IN18
reg_values[18][30] => Mux33.IN18
reg_values[18][31] => Mux0.IN18
reg_values[18][31] => Mux32.IN18
reg_values[19][0] => Mux31.IN17
reg_values[19][0] => Mux63.IN17
reg_values[19][1] => Mux30.IN17
reg_values[19][1] => Mux62.IN17
reg_values[19][2] => Mux29.IN17
reg_values[19][2] => Mux61.IN17
reg_values[19][3] => Mux28.IN17
reg_values[19][3] => Mux60.IN17
reg_values[19][4] => Mux27.IN17
reg_values[19][4] => Mux59.IN17
reg_values[19][5] => Mux26.IN17
reg_values[19][5] => Mux58.IN17
reg_values[19][6] => Mux25.IN17
reg_values[19][6] => Mux57.IN17
reg_values[19][7] => Mux24.IN17
reg_values[19][7] => Mux56.IN17
reg_values[19][8] => Mux23.IN17
reg_values[19][8] => Mux55.IN17
reg_values[19][9] => Mux22.IN17
reg_values[19][9] => Mux54.IN17
reg_values[19][10] => Mux21.IN17
reg_values[19][10] => Mux53.IN17
reg_values[19][11] => Mux20.IN17
reg_values[19][11] => Mux52.IN17
reg_values[19][12] => Mux19.IN17
reg_values[19][12] => Mux51.IN17
reg_values[19][13] => Mux18.IN17
reg_values[19][13] => Mux50.IN17
reg_values[19][14] => Mux17.IN17
reg_values[19][14] => Mux49.IN17
reg_values[19][15] => Mux16.IN17
reg_values[19][15] => Mux48.IN17
reg_values[19][16] => Mux15.IN17
reg_values[19][16] => Mux47.IN17
reg_values[19][17] => Mux14.IN17
reg_values[19][17] => Mux46.IN17
reg_values[19][18] => Mux13.IN17
reg_values[19][18] => Mux45.IN17
reg_values[19][19] => Mux12.IN17
reg_values[19][19] => Mux44.IN17
reg_values[19][20] => Mux11.IN17
reg_values[19][20] => Mux43.IN17
reg_values[19][21] => Mux10.IN17
reg_values[19][21] => Mux42.IN17
reg_values[19][22] => Mux9.IN17
reg_values[19][22] => Mux41.IN17
reg_values[19][23] => Mux8.IN17
reg_values[19][23] => Mux40.IN17
reg_values[19][24] => Mux7.IN17
reg_values[19][24] => Mux39.IN17
reg_values[19][25] => Mux6.IN17
reg_values[19][25] => Mux38.IN17
reg_values[19][26] => Mux5.IN17
reg_values[19][26] => Mux37.IN17
reg_values[19][27] => Mux4.IN17
reg_values[19][27] => Mux36.IN17
reg_values[19][28] => Mux3.IN17
reg_values[19][28] => Mux35.IN17
reg_values[19][29] => Mux2.IN17
reg_values[19][29] => Mux34.IN17
reg_values[19][30] => Mux1.IN17
reg_values[19][30] => Mux33.IN17
reg_values[19][31] => Mux0.IN17
reg_values[19][31] => Mux32.IN17
reg_values[20][0] => Mux31.IN16
reg_values[20][0] => Mux63.IN16
reg_values[20][1] => Mux30.IN16
reg_values[20][1] => Mux62.IN16
reg_values[20][2] => Mux29.IN16
reg_values[20][2] => Mux61.IN16
reg_values[20][3] => Mux28.IN16
reg_values[20][3] => Mux60.IN16
reg_values[20][4] => Mux27.IN16
reg_values[20][4] => Mux59.IN16
reg_values[20][5] => Mux26.IN16
reg_values[20][5] => Mux58.IN16
reg_values[20][6] => Mux25.IN16
reg_values[20][6] => Mux57.IN16
reg_values[20][7] => Mux24.IN16
reg_values[20][7] => Mux56.IN16
reg_values[20][8] => Mux23.IN16
reg_values[20][8] => Mux55.IN16
reg_values[20][9] => Mux22.IN16
reg_values[20][9] => Mux54.IN16
reg_values[20][10] => Mux21.IN16
reg_values[20][10] => Mux53.IN16
reg_values[20][11] => Mux20.IN16
reg_values[20][11] => Mux52.IN16
reg_values[20][12] => Mux19.IN16
reg_values[20][12] => Mux51.IN16
reg_values[20][13] => Mux18.IN16
reg_values[20][13] => Mux50.IN16
reg_values[20][14] => Mux17.IN16
reg_values[20][14] => Mux49.IN16
reg_values[20][15] => Mux16.IN16
reg_values[20][15] => Mux48.IN16
reg_values[20][16] => Mux15.IN16
reg_values[20][16] => Mux47.IN16
reg_values[20][17] => Mux14.IN16
reg_values[20][17] => Mux46.IN16
reg_values[20][18] => Mux13.IN16
reg_values[20][18] => Mux45.IN16
reg_values[20][19] => Mux12.IN16
reg_values[20][19] => Mux44.IN16
reg_values[20][20] => Mux11.IN16
reg_values[20][20] => Mux43.IN16
reg_values[20][21] => Mux10.IN16
reg_values[20][21] => Mux42.IN16
reg_values[20][22] => Mux9.IN16
reg_values[20][22] => Mux41.IN16
reg_values[20][23] => Mux8.IN16
reg_values[20][23] => Mux40.IN16
reg_values[20][24] => Mux7.IN16
reg_values[20][24] => Mux39.IN16
reg_values[20][25] => Mux6.IN16
reg_values[20][25] => Mux38.IN16
reg_values[20][26] => Mux5.IN16
reg_values[20][26] => Mux37.IN16
reg_values[20][27] => Mux4.IN16
reg_values[20][27] => Mux36.IN16
reg_values[20][28] => Mux3.IN16
reg_values[20][28] => Mux35.IN16
reg_values[20][29] => Mux2.IN16
reg_values[20][29] => Mux34.IN16
reg_values[20][30] => Mux1.IN16
reg_values[20][30] => Mux33.IN16
reg_values[20][31] => Mux0.IN16
reg_values[20][31] => Mux32.IN16
reg_values[21][0] => Mux31.IN15
reg_values[21][0] => Mux63.IN15
reg_values[21][1] => Mux30.IN15
reg_values[21][1] => Mux62.IN15
reg_values[21][2] => Mux29.IN15
reg_values[21][2] => Mux61.IN15
reg_values[21][3] => Mux28.IN15
reg_values[21][3] => Mux60.IN15
reg_values[21][4] => Mux27.IN15
reg_values[21][4] => Mux59.IN15
reg_values[21][5] => Mux26.IN15
reg_values[21][5] => Mux58.IN15
reg_values[21][6] => Mux25.IN15
reg_values[21][6] => Mux57.IN15
reg_values[21][7] => Mux24.IN15
reg_values[21][7] => Mux56.IN15
reg_values[21][8] => Mux23.IN15
reg_values[21][8] => Mux55.IN15
reg_values[21][9] => Mux22.IN15
reg_values[21][9] => Mux54.IN15
reg_values[21][10] => Mux21.IN15
reg_values[21][10] => Mux53.IN15
reg_values[21][11] => Mux20.IN15
reg_values[21][11] => Mux52.IN15
reg_values[21][12] => Mux19.IN15
reg_values[21][12] => Mux51.IN15
reg_values[21][13] => Mux18.IN15
reg_values[21][13] => Mux50.IN15
reg_values[21][14] => Mux17.IN15
reg_values[21][14] => Mux49.IN15
reg_values[21][15] => Mux16.IN15
reg_values[21][15] => Mux48.IN15
reg_values[21][16] => Mux15.IN15
reg_values[21][16] => Mux47.IN15
reg_values[21][17] => Mux14.IN15
reg_values[21][17] => Mux46.IN15
reg_values[21][18] => Mux13.IN15
reg_values[21][18] => Mux45.IN15
reg_values[21][19] => Mux12.IN15
reg_values[21][19] => Mux44.IN15
reg_values[21][20] => Mux11.IN15
reg_values[21][20] => Mux43.IN15
reg_values[21][21] => Mux10.IN15
reg_values[21][21] => Mux42.IN15
reg_values[21][22] => Mux9.IN15
reg_values[21][22] => Mux41.IN15
reg_values[21][23] => Mux8.IN15
reg_values[21][23] => Mux40.IN15
reg_values[21][24] => Mux7.IN15
reg_values[21][24] => Mux39.IN15
reg_values[21][25] => Mux6.IN15
reg_values[21][25] => Mux38.IN15
reg_values[21][26] => Mux5.IN15
reg_values[21][26] => Mux37.IN15
reg_values[21][27] => Mux4.IN15
reg_values[21][27] => Mux36.IN15
reg_values[21][28] => Mux3.IN15
reg_values[21][28] => Mux35.IN15
reg_values[21][29] => Mux2.IN15
reg_values[21][29] => Mux34.IN15
reg_values[21][30] => Mux1.IN15
reg_values[21][30] => Mux33.IN15
reg_values[21][31] => Mux0.IN15
reg_values[21][31] => Mux32.IN15
reg_values[22][0] => Mux31.IN14
reg_values[22][0] => Mux63.IN14
reg_values[22][1] => Mux30.IN14
reg_values[22][1] => Mux62.IN14
reg_values[22][2] => Mux29.IN14
reg_values[22][2] => Mux61.IN14
reg_values[22][3] => Mux28.IN14
reg_values[22][3] => Mux60.IN14
reg_values[22][4] => Mux27.IN14
reg_values[22][4] => Mux59.IN14
reg_values[22][5] => Mux26.IN14
reg_values[22][5] => Mux58.IN14
reg_values[22][6] => Mux25.IN14
reg_values[22][6] => Mux57.IN14
reg_values[22][7] => Mux24.IN14
reg_values[22][7] => Mux56.IN14
reg_values[22][8] => Mux23.IN14
reg_values[22][8] => Mux55.IN14
reg_values[22][9] => Mux22.IN14
reg_values[22][9] => Mux54.IN14
reg_values[22][10] => Mux21.IN14
reg_values[22][10] => Mux53.IN14
reg_values[22][11] => Mux20.IN14
reg_values[22][11] => Mux52.IN14
reg_values[22][12] => Mux19.IN14
reg_values[22][12] => Mux51.IN14
reg_values[22][13] => Mux18.IN14
reg_values[22][13] => Mux50.IN14
reg_values[22][14] => Mux17.IN14
reg_values[22][14] => Mux49.IN14
reg_values[22][15] => Mux16.IN14
reg_values[22][15] => Mux48.IN14
reg_values[22][16] => Mux15.IN14
reg_values[22][16] => Mux47.IN14
reg_values[22][17] => Mux14.IN14
reg_values[22][17] => Mux46.IN14
reg_values[22][18] => Mux13.IN14
reg_values[22][18] => Mux45.IN14
reg_values[22][19] => Mux12.IN14
reg_values[22][19] => Mux44.IN14
reg_values[22][20] => Mux11.IN14
reg_values[22][20] => Mux43.IN14
reg_values[22][21] => Mux10.IN14
reg_values[22][21] => Mux42.IN14
reg_values[22][22] => Mux9.IN14
reg_values[22][22] => Mux41.IN14
reg_values[22][23] => Mux8.IN14
reg_values[22][23] => Mux40.IN14
reg_values[22][24] => Mux7.IN14
reg_values[22][24] => Mux39.IN14
reg_values[22][25] => Mux6.IN14
reg_values[22][25] => Mux38.IN14
reg_values[22][26] => Mux5.IN14
reg_values[22][26] => Mux37.IN14
reg_values[22][27] => Mux4.IN14
reg_values[22][27] => Mux36.IN14
reg_values[22][28] => Mux3.IN14
reg_values[22][28] => Mux35.IN14
reg_values[22][29] => Mux2.IN14
reg_values[22][29] => Mux34.IN14
reg_values[22][30] => Mux1.IN14
reg_values[22][30] => Mux33.IN14
reg_values[22][31] => Mux0.IN14
reg_values[22][31] => Mux32.IN14
reg_values[23][0] => Mux31.IN13
reg_values[23][0] => Mux63.IN13
reg_values[23][1] => Mux30.IN13
reg_values[23][1] => Mux62.IN13
reg_values[23][2] => Mux29.IN13
reg_values[23][2] => Mux61.IN13
reg_values[23][3] => Mux28.IN13
reg_values[23][3] => Mux60.IN13
reg_values[23][4] => Mux27.IN13
reg_values[23][4] => Mux59.IN13
reg_values[23][5] => Mux26.IN13
reg_values[23][5] => Mux58.IN13
reg_values[23][6] => Mux25.IN13
reg_values[23][6] => Mux57.IN13
reg_values[23][7] => Mux24.IN13
reg_values[23][7] => Mux56.IN13
reg_values[23][8] => Mux23.IN13
reg_values[23][8] => Mux55.IN13
reg_values[23][9] => Mux22.IN13
reg_values[23][9] => Mux54.IN13
reg_values[23][10] => Mux21.IN13
reg_values[23][10] => Mux53.IN13
reg_values[23][11] => Mux20.IN13
reg_values[23][11] => Mux52.IN13
reg_values[23][12] => Mux19.IN13
reg_values[23][12] => Mux51.IN13
reg_values[23][13] => Mux18.IN13
reg_values[23][13] => Mux50.IN13
reg_values[23][14] => Mux17.IN13
reg_values[23][14] => Mux49.IN13
reg_values[23][15] => Mux16.IN13
reg_values[23][15] => Mux48.IN13
reg_values[23][16] => Mux15.IN13
reg_values[23][16] => Mux47.IN13
reg_values[23][17] => Mux14.IN13
reg_values[23][17] => Mux46.IN13
reg_values[23][18] => Mux13.IN13
reg_values[23][18] => Mux45.IN13
reg_values[23][19] => Mux12.IN13
reg_values[23][19] => Mux44.IN13
reg_values[23][20] => Mux11.IN13
reg_values[23][20] => Mux43.IN13
reg_values[23][21] => Mux10.IN13
reg_values[23][21] => Mux42.IN13
reg_values[23][22] => Mux9.IN13
reg_values[23][22] => Mux41.IN13
reg_values[23][23] => Mux8.IN13
reg_values[23][23] => Mux40.IN13
reg_values[23][24] => Mux7.IN13
reg_values[23][24] => Mux39.IN13
reg_values[23][25] => Mux6.IN13
reg_values[23][25] => Mux38.IN13
reg_values[23][26] => Mux5.IN13
reg_values[23][26] => Mux37.IN13
reg_values[23][27] => Mux4.IN13
reg_values[23][27] => Mux36.IN13
reg_values[23][28] => Mux3.IN13
reg_values[23][28] => Mux35.IN13
reg_values[23][29] => Mux2.IN13
reg_values[23][29] => Mux34.IN13
reg_values[23][30] => Mux1.IN13
reg_values[23][30] => Mux33.IN13
reg_values[23][31] => Mux0.IN13
reg_values[23][31] => Mux32.IN13
reg_values[24][0] => Mux31.IN12
reg_values[24][0] => Mux63.IN12
reg_values[24][1] => Mux30.IN12
reg_values[24][1] => Mux62.IN12
reg_values[24][2] => Mux29.IN12
reg_values[24][2] => Mux61.IN12
reg_values[24][3] => Mux28.IN12
reg_values[24][3] => Mux60.IN12
reg_values[24][4] => Mux27.IN12
reg_values[24][4] => Mux59.IN12
reg_values[24][5] => Mux26.IN12
reg_values[24][5] => Mux58.IN12
reg_values[24][6] => Mux25.IN12
reg_values[24][6] => Mux57.IN12
reg_values[24][7] => Mux24.IN12
reg_values[24][7] => Mux56.IN12
reg_values[24][8] => Mux23.IN12
reg_values[24][8] => Mux55.IN12
reg_values[24][9] => Mux22.IN12
reg_values[24][9] => Mux54.IN12
reg_values[24][10] => Mux21.IN12
reg_values[24][10] => Mux53.IN12
reg_values[24][11] => Mux20.IN12
reg_values[24][11] => Mux52.IN12
reg_values[24][12] => Mux19.IN12
reg_values[24][12] => Mux51.IN12
reg_values[24][13] => Mux18.IN12
reg_values[24][13] => Mux50.IN12
reg_values[24][14] => Mux17.IN12
reg_values[24][14] => Mux49.IN12
reg_values[24][15] => Mux16.IN12
reg_values[24][15] => Mux48.IN12
reg_values[24][16] => Mux15.IN12
reg_values[24][16] => Mux47.IN12
reg_values[24][17] => Mux14.IN12
reg_values[24][17] => Mux46.IN12
reg_values[24][18] => Mux13.IN12
reg_values[24][18] => Mux45.IN12
reg_values[24][19] => Mux12.IN12
reg_values[24][19] => Mux44.IN12
reg_values[24][20] => Mux11.IN12
reg_values[24][20] => Mux43.IN12
reg_values[24][21] => Mux10.IN12
reg_values[24][21] => Mux42.IN12
reg_values[24][22] => Mux9.IN12
reg_values[24][22] => Mux41.IN12
reg_values[24][23] => Mux8.IN12
reg_values[24][23] => Mux40.IN12
reg_values[24][24] => Mux7.IN12
reg_values[24][24] => Mux39.IN12
reg_values[24][25] => Mux6.IN12
reg_values[24][25] => Mux38.IN12
reg_values[24][26] => Mux5.IN12
reg_values[24][26] => Mux37.IN12
reg_values[24][27] => Mux4.IN12
reg_values[24][27] => Mux36.IN12
reg_values[24][28] => Mux3.IN12
reg_values[24][28] => Mux35.IN12
reg_values[24][29] => Mux2.IN12
reg_values[24][29] => Mux34.IN12
reg_values[24][30] => Mux1.IN12
reg_values[24][30] => Mux33.IN12
reg_values[24][31] => Mux0.IN12
reg_values[24][31] => Mux32.IN12
reg_values[25][0] => Mux31.IN11
reg_values[25][0] => Mux63.IN11
reg_values[25][1] => Mux30.IN11
reg_values[25][1] => Mux62.IN11
reg_values[25][2] => Mux29.IN11
reg_values[25][2] => Mux61.IN11
reg_values[25][3] => Mux28.IN11
reg_values[25][3] => Mux60.IN11
reg_values[25][4] => Mux27.IN11
reg_values[25][4] => Mux59.IN11
reg_values[25][5] => Mux26.IN11
reg_values[25][5] => Mux58.IN11
reg_values[25][6] => Mux25.IN11
reg_values[25][6] => Mux57.IN11
reg_values[25][7] => Mux24.IN11
reg_values[25][7] => Mux56.IN11
reg_values[25][8] => Mux23.IN11
reg_values[25][8] => Mux55.IN11
reg_values[25][9] => Mux22.IN11
reg_values[25][9] => Mux54.IN11
reg_values[25][10] => Mux21.IN11
reg_values[25][10] => Mux53.IN11
reg_values[25][11] => Mux20.IN11
reg_values[25][11] => Mux52.IN11
reg_values[25][12] => Mux19.IN11
reg_values[25][12] => Mux51.IN11
reg_values[25][13] => Mux18.IN11
reg_values[25][13] => Mux50.IN11
reg_values[25][14] => Mux17.IN11
reg_values[25][14] => Mux49.IN11
reg_values[25][15] => Mux16.IN11
reg_values[25][15] => Mux48.IN11
reg_values[25][16] => Mux15.IN11
reg_values[25][16] => Mux47.IN11
reg_values[25][17] => Mux14.IN11
reg_values[25][17] => Mux46.IN11
reg_values[25][18] => Mux13.IN11
reg_values[25][18] => Mux45.IN11
reg_values[25][19] => Mux12.IN11
reg_values[25][19] => Mux44.IN11
reg_values[25][20] => Mux11.IN11
reg_values[25][20] => Mux43.IN11
reg_values[25][21] => Mux10.IN11
reg_values[25][21] => Mux42.IN11
reg_values[25][22] => Mux9.IN11
reg_values[25][22] => Mux41.IN11
reg_values[25][23] => Mux8.IN11
reg_values[25][23] => Mux40.IN11
reg_values[25][24] => Mux7.IN11
reg_values[25][24] => Mux39.IN11
reg_values[25][25] => Mux6.IN11
reg_values[25][25] => Mux38.IN11
reg_values[25][26] => Mux5.IN11
reg_values[25][26] => Mux37.IN11
reg_values[25][27] => Mux4.IN11
reg_values[25][27] => Mux36.IN11
reg_values[25][28] => Mux3.IN11
reg_values[25][28] => Mux35.IN11
reg_values[25][29] => Mux2.IN11
reg_values[25][29] => Mux34.IN11
reg_values[25][30] => Mux1.IN11
reg_values[25][30] => Mux33.IN11
reg_values[25][31] => Mux0.IN11
reg_values[25][31] => Mux32.IN11
reg_values[26][0] => Mux31.IN10
reg_values[26][0] => Mux63.IN10
reg_values[26][1] => Mux30.IN10
reg_values[26][1] => Mux62.IN10
reg_values[26][2] => Mux29.IN10
reg_values[26][2] => Mux61.IN10
reg_values[26][3] => Mux28.IN10
reg_values[26][3] => Mux60.IN10
reg_values[26][4] => Mux27.IN10
reg_values[26][4] => Mux59.IN10
reg_values[26][5] => Mux26.IN10
reg_values[26][5] => Mux58.IN10
reg_values[26][6] => Mux25.IN10
reg_values[26][6] => Mux57.IN10
reg_values[26][7] => Mux24.IN10
reg_values[26][7] => Mux56.IN10
reg_values[26][8] => Mux23.IN10
reg_values[26][8] => Mux55.IN10
reg_values[26][9] => Mux22.IN10
reg_values[26][9] => Mux54.IN10
reg_values[26][10] => Mux21.IN10
reg_values[26][10] => Mux53.IN10
reg_values[26][11] => Mux20.IN10
reg_values[26][11] => Mux52.IN10
reg_values[26][12] => Mux19.IN10
reg_values[26][12] => Mux51.IN10
reg_values[26][13] => Mux18.IN10
reg_values[26][13] => Mux50.IN10
reg_values[26][14] => Mux17.IN10
reg_values[26][14] => Mux49.IN10
reg_values[26][15] => Mux16.IN10
reg_values[26][15] => Mux48.IN10
reg_values[26][16] => Mux15.IN10
reg_values[26][16] => Mux47.IN10
reg_values[26][17] => Mux14.IN10
reg_values[26][17] => Mux46.IN10
reg_values[26][18] => Mux13.IN10
reg_values[26][18] => Mux45.IN10
reg_values[26][19] => Mux12.IN10
reg_values[26][19] => Mux44.IN10
reg_values[26][20] => Mux11.IN10
reg_values[26][20] => Mux43.IN10
reg_values[26][21] => Mux10.IN10
reg_values[26][21] => Mux42.IN10
reg_values[26][22] => Mux9.IN10
reg_values[26][22] => Mux41.IN10
reg_values[26][23] => Mux8.IN10
reg_values[26][23] => Mux40.IN10
reg_values[26][24] => Mux7.IN10
reg_values[26][24] => Mux39.IN10
reg_values[26][25] => Mux6.IN10
reg_values[26][25] => Mux38.IN10
reg_values[26][26] => Mux5.IN10
reg_values[26][26] => Mux37.IN10
reg_values[26][27] => Mux4.IN10
reg_values[26][27] => Mux36.IN10
reg_values[26][28] => Mux3.IN10
reg_values[26][28] => Mux35.IN10
reg_values[26][29] => Mux2.IN10
reg_values[26][29] => Mux34.IN10
reg_values[26][30] => Mux1.IN10
reg_values[26][30] => Mux33.IN10
reg_values[26][31] => Mux0.IN10
reg_values[26][31] => Mux32.IN10
reg_values[27][0] => Mux31.IN9
reg_values[27][0] => Mux63.IN9
reg_values[27][1] => Mux30.IN9
reg_values[27][1] => Mux62.IN9
reg_values[27][2] => Mux29.IN9
reg_values[27][2] => Mux61.IN9
reg_values[27][3] => Mux28.IN9
reg_values[27][3] => Mux60.IN9
reg_values[27][4] => Mux27.IN9
reg_values[27][4] => Mux59.IN9
reg_values[27][5] => Mux26.IN9
reg_values[27][5] => Mux58.IN9
reg_values[27][6] => Mux25.IN9
reg_values[27][6] => Mux57.IN9
reg_values[27][7] => Mux24.IN9
reg_values[27][7] => Mux56.IN9
reg_values[27][8] => Mux23.IN9
reg_values[27][8] => Mux55.IN9
reg_values[27][9] => Mux22.IN9
reg_values[27][9] => Mux54.IN9
reg_values[27][10] => Mux21.IN9
reg_values[27][10] => Mux53.IN9
reg_values[27][11] => Mux20.IN9
reg_values[27][11] => Mux52.IN9
reg_values[27][12] => Mux19.IN9
reg_values[27][12] => Mux51.IN9
reg_values[27][13] => Mux18.IN9
reg_values[27][13] => Mux50.IN9
reg_values[27][14] => Mux17.IN9
reg_values[27][14] => Mux49.IN9
reg_values[27][15] => Mux16.IN9
reg_values[27][15] => Mux48.IN9
reg_values[27][16] => Mux15.IN9
reg_values[27][16] => Mux47.IN9
reg_values[27][17] => Mux14.IN9
reg_values[27][17] => Mux46.IN9
reg_values[27][18] => Mux13.IN9
reg_values[27][18] => Mux45.IN9
reg_values[27][19] => Mux12.IN9
reg_values[27][19] => Mux44.IN9
reg_values[27][20] => Mux11.IN9
reg_values[27][20] => Mux43.IN9
reg_values[27][21] => Mux10.IN9
reg_values[27][21] => Mux42.IN9
reg_values[27][22] => Mux9.IN9
reg_values[27][22] => Mux41.IN9
reg_values[27][23] => Mux8.IN9
reg_values[27][23] => Mux40.IN9
reg_values[27][24] => Mux7.IN9
reg_values[27][24] => Mux39.IN9
reg_values[27][25] => Mux6.IN9
reg_values[27][25] => Mux38.IN9
reg_values[27][26] => Mux5.IN9
reg_values[27][26] => Mux37.IN9
reg_values[27][27] => Mux4.IN9
reg_values[27][27] => Mux36.IN9
reg_values[27][28] => Mux3.IN9
reg_values[27][28] => Mux35.IN9
reg_values[27][29] => Mux2.IN9
reg_values[27][29] => Mux34.IN9
reg_values[27][30] => Mux1.IN9
reg_values[27][30] => Mux33.IN9
reg_values[27][31] => Mux0.IN9
reg_values[27][31] => Mux32.IN9
reg_values[28][0] => Mux31.IN8
reg_values[28][0] => Mux63.IN8
reg_values[28][1] => Mux30.IN8
reg_values[28][1] => Mux62.IN8
reg_values[28][2] => Mux29.IN8
reg_values[28][2] => Mux61.IN8
reg_values[28][3] => Mux28.IN8
reg_values[28][3] => Mux60.IN8
reg_values[28][4] => Mux27.IN8
reg_values[28][4] => Mux59.IN8
reg_values[28][5] => Mux26.IN8
reg_values[28][5] => Mux58.IN8
reg_values[28][6] => Mux25.IN8
reg_values[28][6] => Mux57.IN8
reg_values[28][7] => Mux24.IN8
reg_values[28][7] => Mux56.IN8
reg_values[28][8] => Mux23.IN8
reg_values[28][8] => Mux55.IN8
reg_values[28][9] => Mux22.IN8
reg_values[28][9] => Mux54.IN8
reg_values[28][10] => Mux21.IN8
reg_values[28][10] => Mux53.IN8
reg_values[28][11] => Mux20.IN8
reg_values[28][11] => Mux52.IN8
reg_values[28][12] => Mux19.IN8
reg_values[28][12] => Mux51.IN8
reg_values[28][13] => Mux18.IN8
reg_values[28][13] => Mux50.IN8
reg_values[28][14] => Mux17.IN8
reg_values[28][14] => Mux49.IN8
reg_values[28][15] => Mux16.IN8
reg_values[28][15] => Mux48.IN8
reg_values[28][16] => Mux15.IN8
reg_values[28][16] => Mux47.IN8
reg_values[28][17] => Mux14.IN8
reg_values[28][17] => Mux46.IN8
reg_values[28][18] => Mux13.IN8
reg_values[28][18] => Mux45.IN8
reg_values[28][19] => Mux12.IN8
reg_values[28][19] => Mux44.IN8
reg_values[28][20] => Mux11.IN8
reg_values[28][20] => Mux43.IN8
reg_values[28][21] => Mux10.IN8
reg_values[28][21] => Mux42.IN8
reg_values[28][22] => Mux9.IN8
reg_values[28][22] => Mux41.IN8
reg_values[28][23] => Mux8.IN8
reg_values[28][23] => Mux40.IN8
reg_values[28][24] => Mux7.IN8
reg_values[28][24] => Mux39.IN8
reg_values[28][25] => Mux6.IN8
reg_values[28][25] => Mux38.IN8
reg_values[28][26] => Mux5.IN8
reg_values[28][26] => Mux37.IN8
reg_values[28][27] => Mux4.IN8
reg_values[28][27] => Mux36.IN8
reg_values[28][28] => Mux3.IN8
reg_values[28][28] => Mux35.IN8
reg_values[28][29] => Mux2.IN8
reg_values[28][29] => Mux34.IN8
reg_values[28][30] => Mux1.IN8
reg_values[28][30] => Mux33.IN8
reg_values[28][31] => Mux0.IN8
reg_values[28][31] => Mux32.IN8
reg_values[29][0] => Mux31.IN7
reg_values[29][0] => Mux63.IN7
reg_values[29][1] => Mux30.IN7
reg_values[29][1] => Mux62.IN7
reg_values[29][2] => Mux29.IN7
reg_values[29][2] => Mux61.IN7
reg_values[29][3] => Mux28.IN7
reg_values[29][3] => Mux60.IN7
reg_values[29][4] => Mux27.IN7
reg_values[29][4] => Mux59.IN7
reg_values[29][5] => Mux26.IN7
reg_values[29][5] => Mux58.IN7
reg_values[29][6] => Mux25.IN7
reg_values[29][6] => Mux57.IN7
reg_values[29][7] => Mux24.IN7
reg_values[29][7] => Mux56.IN7
reg_values[29][8] => Mux23.IN7
reg_values[29][8] => Mux55.IN7
reg_values[29][9] => Mux22.IN7
reg_values[29][9] => Mux54.IN7
reg_values[29][10] => Mux21.IN7
reg_values[29][10] => Mux53.IN7
reg_values[29][11] => Mux20.IN7
reg_values[29][11] => Mux52.IN7
reg_values[29][12] => Mux19.IN7
reg_values[29][12] => Mux51.IN7
reg_values[29][13] => Mux18.IN7
reg_values[29][13] => Mux50.IN7
reg_values[29][14] => Mux17.IN7
reg_values[29][14] => Mux49.IN7
reg_values[29][15] => Mux16.IN7
reg_values[29][15] => Mux48.IN7
reg_values[29][16] => Mux15.IN7
reg_values[29][16] => Mux47.IN7
reg_values[29][17] => Mux14.IN7
reg_values[29][17] => Mux46.IN7
reg_values[29][18] => Mux13.IN7
reg_values[29][18] => Mux45.IN7
reg_values[29][19] => Mux12.IN7
reg_values[29][19] => Mux44.IN7
reg_values[29][20] => Mux11.IN7
reg_values[29][20] => Mux43.IN7
reg_values[29][21] => Mux10.IN7
reg_values[29][21] => Mux42.IN7
reg_values[29][22] => Mux9.IN7
reg_values[29][22] => Mux41.IN7
reg_values[29][23] => Mux8.IN7
reg_values[29][23] => Mux40.IN7
reg_values[29][24] => Mux7.IN7
reg_values[29][24] => Mux39.IN7
reg_values[29][25] => Mux6.IN7
reg_values[29][25] => Mux38.IN7
reg_values[29][26] => Mux5.IN7
reg_values[29][26] => Mux37.IN7
reg_values[29][27] => Mux4.IN7
reg_values[29][27] => Mux36.IN7
reg_values[29][28] => Mux3.IN7
reg_values[29][28] => Mux35.IN7
reg_values[29][29] => Mux2.IN7
reg_values[29][29] => Mux34.IN7
reg_values[29][30] => Mux1.IN7
reg_values[29][30] => Mux33.IN7
reg_values[29][31] => Mux0.IN7
reg_values[29][31] => Mux32.IN7
reg_values[30][0] => Mux31.IN6
reg_values[30][0] => Mux63.IN6
reg_values[30][1] => Mux30.IN6
reg_values[30][1] => Mux62.IN6
reg_values[30][2] => Mux29.IN6
reg_values[30][2] => Mux61.IN6
reg_values[30][3] => Mux28.IN6
reg_values[30][3] => Mux60.IN6
reg_values[30][4] => Mux27.IN6
reg_values[30][4] => Mux59.IN6
reg_values[30][5] => Mux26.IN6
reg_values[30][5] => Mux58.IN6
reg_values[30][6] => Mux25.IN6
reg_values[30][6] => Mux57.IN6
reg_values[30][7] => Mux24.IN6
reg_values[30][7] => Mux56.IN6
reg_values[30][8] => Mux23.IN6
reg_values[30][8] => Mux55.IN6
reg_values[30][9] => Mux22.IN6
reg_values[30][9] => Mux54.IN6
reg_values[30][10] => Mux21.IN6
reg_values[30][10] => Mux53.IN6
reg_values[30][11] => Mux20.IN6
reg_values[30][11] => Mux52.IN6
reg_values[30][12] => Mux19.IN6
reg_values[30][12] => Mux51.IN6
reg_values[30][13] => Mux18.IN6
reg_values[30][13] => Mux50.IN6
reg_values[30][14] => Mux17.IN6
reg_values[30][14] => Mux49.IN6
reg_values[30][15] => Mux16.IN6
reg_values[30][15] => Mux48.IN6
reg_values[30][16] => Mux15.IN6
reg_values[30][16] => Mux47.IN6
reg_values[30][17] => Mux14.IN6
reg_values[30][17] => Mux46.IN6
reg_values[30][18] => Mux13.IN6
reg_values[30][18] => Mux45.IN6
reg_values[30][19] => Mux12.IN6
reg_values[30][19] => Mux44.IN6
reg_values[30][20] => Mux11.IN6
reg_values[30][20] => Mux43.IN6
reg_values[30][21] => Mux10.IN6
reg_values[30][21] => Mux42.IN6
reg_values[30][22] => Mux9.IN6
reg_values[30][22] => Mux41.IN6
reg_values[30][23] => Mux8.IN6
reg_values[30][23] => Mux40.IN6
reg_values[30][24] => Mux7.IN6
reg_values[30][24] => Mux39.IN6
reg_values[30][25] => Mux6.IN6
reg_values[30][25] => Mux38.IN6
reg_values[30][26] => Mux5.IN6
reg_values[30][26] => Mux37.IN6
reg_values[30][27] => Mux4.IN6
reg_values[30][27] => Mux36.IN6
reg_values[30][28] => Mux3.IN6
reg_values[30][28] => Mux35.IN6
reg_values[30][29] => Mux2.IN6
reg_values[30][29] => Mux34.IN6
reg_values[30][30] => Mux1.IN6
reg_values[30][30] => Mux33.IN6
reg_values[30][31] => Mux0.IN6
reg_values[30][31] => Mux32.IN6
reg_values[31][0] => Mux31.IN5
reg_values[31][0] => Mux63.IN5
reg_values[31][1] => Mux30.IN5
reg_values[31][1] => Mux62.IN5
reg_values[31][2] => Mux29.IN5
reg_values[31][2] => Mux61.IN5
reg_values[31][3] => Mux28.IN5
reg_values[31][3] => Mux60.IN5
reg_values[31][4] => Mux27.IN5
reg_values[31][4] => Mux59.IN5
reg_values[31][5] => Mux26.IN5
reg_values[31][5] => Mux58.IN5
reg_values[31][6] => Mux25.IN5
reg_values[31][6] => Mux57.IN5
reg_values[31][7] => Mux24.IN5
reg_values[31][7] => Mux56.IN5
reg_values[31][8] => Mux23.IN5
reg_values[31][8] => Mux55.IN5
reg_values[31][9] => Mux22.IN5
reg_values[31][9] => Mux54.IN5
reg_values[31][10] => Mux21.IN5
reg_values[31][10] => Mux53.IN5
reg_values[31][11] => Mux20.IN5
reg_values[31][11] => Mux52.IN5
reg_values[31][12] => Mux19.IN5
reg_values[31][12] => Mux51.IN5
reg_values[31][13] => Mux18.IN5
reg_values[31][13] => Mux50.IN5
reg_values[31][14] => Mux17.IN5
reg_values[31][14] => Mux49.IN5
reg_values[31][15] => Mux16.IN5
reg_values[31][15] => Mux48.IN5
reg_values[31][16] => Mux15.IN5
reg_values[31][16] => Mux47.IN5
reg_values[31][17] => Mux14.IN5
reg_values[31][17] => Mux46.IN5
reg_values[31][18] => Mux13.IN5
reg_values[31][18] => Mux45.IN5
reg_values[31][19] => Mux12.IN5
reg_values[31][19] => Mux44.IN5
reg_values[31][20] => Mux11.IN5
reg_values[31][20] => Mux43.IN5
reg_values[31][21] => Mux10.IN5
reg_values[31][21] => Mux42.IN5
reg_values[31][22] => Mux9.IN5
reg_values[31][22] => Mux41.IN5
reg_values[31][23] => Mux8.IN5
reg_values[31][23] => Mux40.IN5
reg_values[31][24] => Mux7.IN5
reg_values[31][24] => Mux39.IN5
reg_values[31][25] => Mux6.IN5
reg_values[31][25] => Mux38.IN5
reg_values[31][26] => Mux5.IN5
reg_values[31][26] => Mux37.IN5
reg_values[31][27] => Mux4.IN5
reg_values[31][27] => Mux36.IN5
reg_values[31][28] => Mux3.IN5
reg_values[31][28] => Mux35.IN5
reg_values[31][29] => Mux2.IN5
reg_values[31][29] => Mux34.IN5
reg_values[31][30] => Mux1.IN5
reg_values[31][30] => Mux33.IN5
reg_values[31][31] => Mux0.IN5
reg_values[31][31] => Mux32.IN5
read_data_1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|SignExtend:sign_ext_inst
Input[0] => Output[0].DATAIN
Input[1] => Output[1].DATAIN
Input[2] => Output[2].DATAIN
Input[3] => Output[3].DATAIN
Input[4] => Output[4].DATAIN
Input[5] => Output[5].DATAIN
Input[6] => Output[6].DATAIN
Input[7] => Output[7].DATAIN
Input[8] => Output[8].DATAIN
Input[9] => Output[9].DATAIN
Input[10] => Output[10].DATAIN
Input[11] => Output[11].DATAIN
Input[12] => Output[12].DATAIN
Input[13] => Output[13].DATAIN
Input[14] => Output[14].DATAIN
Input[15] => Output[15].DATAIN
Input[15] => Output[31].DATAIN
Input[15] => Output[30].DATAIN
Input[15] => Output[29].DATAIN
Input[15] => Output[28].DATAIN
Input[15] => Output[27].DATAIN
Input[15] => Output[26].DATAIN
Input[15] => Output[25].DATAIN
Input[15] => Output[24].DATAIN
Input[15] => Output[23].DATAIN
Input[15] => Output[22].DATAIN
Input[15] => Output[21].DATAIN
Input[15] => Output[20].DATAIN
Input[15] => Output[19].DATAIN
Input[15] => Output[18].DATAIN
Input[15] => Output[17].DATAIN
Input[15] => Output[16].DATAIN
Output[0] <= Input[0].DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Input[1].DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Input[2].DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Input[3].DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Input[4].DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Input[5].DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Input[6].DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Input[7].DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Input[8].DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Input[9].DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Input[10].DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Input[11].DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= Input[12].DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= Input[13].DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= Input[14].DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE
Output[16] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE
Output[17] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE
Output[18] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE
Output[19] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE
Output[20] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE
Output[21] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE
Output[22] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE
Output[23] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE
Output[24] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE
Output[25] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE
Output[26] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE
Output[27] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE
Output[28] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE
Output[29] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE
Output[30] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE
Output[31] <= Input[15].DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|ALU_Mux:alu_mux_inst
Input0[0] => Output.DATAB
Input0[1] => Output.DATAB
Input0[2] => Output.DATAB
Input0[3] => Output.DATAB
Input0[4] => Output.DATAB
Input0[5] => Output.DATAB
Input0[6] => Output.DATAB
Input0[7] => Output.DATAB
Input0[8] => Output.DATAB
Input0[9] => Output.DATAB
Input0[10] => Output.DATAB
Input0[11] => Output.DATAB
Input0[12] => Output.DATAB
Input0[13] => Output.DATAB
Input0[14] => Output.DATAB
Input0[15] => Output.DATAB
Input0[16] => Output.DATAB
Input0[17] => Output.DATAB
Input0[18] => Output.DATAB
Input0[19] => Output.DATAB
Input0[20] => Output.DATAB
Input0[21] => Output.DATAB
Input0[22] => Output.DATAB
Input0[23] => Output.DATAB
Input0[24] => Output.DATAB
Input0[25] => Output.DATAB
Input0[26] => Output.DATAB
Input0[27] => Output.DATAB
Input0[28] => Output.DATAB
Input0[29] => Output.DATAB
Input0[30] => Output.DATAB
Input0[31] => Output.DATAB
Input1[0] => Output.DATAA
Input1[1] => Output.DATAA
Input1[2] => Output.DATAA
Input1[3] => Output.DATAA
Input1[4] => Output.DATAA
Input1[5] => Output.DATAA
Input1[6] => Output.DATAA
Input1[7] => Output.DATAA
Input1[8] => Output.DATAA
Input1[9] => Output.DATAA
Input1[10] => Output.DATAA
Input1[11] => Output.DATAA
Input1[12] => Output.DATAA
Input1[13] => Output.DATAA
Input1[14] => Output.DATAA
Input1[15] => Output.DATAA
Input1[16] => Output.DATAA
Input1[17] => Output.DATAA
Input1[18] => Output.DATAA
Input1[19] => Output.DATAA
Input1[20] => Output.DATAA
Input1[21] => Output.DATAA
Input1[22] => Output.DATAA
Input1[23] => Output.DATAA
Input1[24] => Output.DATAA
Input1[25] => Output.DATAA
Input1[26] => Output.DATAA
Input1[27] => Output.DATAA
Input1[28] => Output.DATAA
Input1[29] => Output.DATAA
Input1[30] => Output.DATAA
Input1[31] => Output.DATAA
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Sel => Output.OUTPUTSELECT
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[16] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[17] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[18] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[19] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[20] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[21] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[22] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[23] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[24] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[25] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[26] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[27] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[28] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[29] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[30] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[31] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite_top|Phase_2:dut|ALU:alu_inst
A[0] => Result_var.IN0
A[0] => Result_var.IN0
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => Result_var.IN0
A[0] => Result_var.IN0
A[1] => Result_var.IN0
A[1] => Result_var.IN0
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => Result_var.IN0
A[1] => Result_var.IN0
A[2] => Result_var.IN0
A[2] => Result_var.IN0
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => Result_var.IN0
A[2] => Result_var.IN0
A[3] => Result_var.IN0
A[3] => Result_var.IN0
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => Result_var.IN0
A[3] => Result_var.IN0
A[4] => Result_var.IN0
A[4] => Result_var.IN0
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => Result_var.IN0
A[4] => Result_var.IN0
A[5] => Result_var.IN0
A[5] => Result_var.IN0
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => Result_var.IN0
A[5] => Result_var.IN0
A[6] => Result_var.IN0
A[6] => Result_var.IN0
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => Result_var.IN0
A[6] => Result_var.IN0
A[7] => Result_var.IN0
A[7] => Result_var.IN0
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => Result_var.IN0
A[7] => Result_var.IN0
A[8] => Result_var.IN0
A[8] => Result_var.IN0
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => Result_var.IN0
A[8] => Result_var.IN0
A[9] => Result_var.IN0
A[9] => Result_var.IN0
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => Result_var.IN0
A[9] => Result_var.IN0
A[10] => Result_var.IN0
A[10] => Result_var.IN0
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => Result_var.IN0
A[10] => Result_var.IN0
A[11] => Result_var.IN0
A[11] => Result_var.IN0
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => Result_var.IN0
A[11] => Result_var.IN0
A[12] => Result_var.IN0
A[12] => Result_var.IN0
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => Result_var.IN0
A[12] => Result_var.IN0
A[13] => Result_var.IN0
A[13] => Result_var.IN0
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => Result_var.IN0
A[13] => Result_var.IN0
A[14] => Result_var.IN0
A[14] => Result_var.IN0
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => Result_var.IN0
A[14] => Result_var.IN0
A[15] => Result_var.IN0
A[15] => Result_var.IN0
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => Result_var.IN0
A[15] => Result_var.IN0
A[16] => Result_var.IN0
A[16] => Result_var.IN0
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => Result_var.IN0
A[16] => Result_var.IN0
A[17] => Result_var.IN0
A[17] => Result_var.IN0
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => Result_var.IN0
A[17] => Result_var.IN0
A[18] => Result_var.IN0
A[18] => Result_var.IN0
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => Result_var.IN0
A[18] => Result_var.IN0
A[19] => Result_var.IN0
A[19] => Result_var.IN0
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => Result_var.IN0
A[19] => Result_var.IN0
A[20] => Result_var.IN0
A[20] => Result_var.IN0
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => Result_var.IN0
A[20] => Result_var.IN0
A[21] => Result_var.IN0
A[21] => Result_var.IN0
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => Result_var.IN0
A[21] => Result_var.IN0
A[22] => Result_var.IN0
A[22] => Result_var.IN0
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => Result_var.IN0
A[22] => Result_var.IN0
A[23] => Result_var.IN0
A[23] => Result_var.IN0
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => Result_var.IN0
A[23] => Result_var.IN0
A[24] => Result_var.IN0
A[24] => Result_var.IN0
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => Result_var.IN0
A[24] => Result_var.IN0
A[25] => Result_var.IN0
A[25] => Result_var.IN0
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => Result_var.IN0
A[25] => Result_var.IN0
A[26] => Result_var.IN0
A[26] => Result_var.IN0
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => Result_var.IN0
A[26] => Result_var.IN0
A[27] => Result_var.IN0
A[27] => Result_var.IN0
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => Result_var.IN0
A[27] => Result_var.IN0
A[28] => Result_var.IN0
A[28] => Result_var.IN0
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => Result_var.IN0
A[28] => Result_var.IN0
A[29] => Result_var.IN0
A[29] => Result_var.IN0
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => Result_var.IN0
A[29] => Result_var.IN0
A[30] => Result_var.IN0
A[30] => Result_var.IN0
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => Result_var.IN0
A[30] => Result_var.IN0
A[31] => Result_var.IN0
A[31] => Result_var.IN0
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => Result_var.IN0
A[31] => Result_var.IN0
B[0] => Result_var.IN1
B[0] => Result_var.IN1
B[0] => Add0.IN64
B[0] => Result_var.IN1
B[0] => Result_var.IN1
B[0] => Add1.IN32
B[1] => Result_var.IN1
B[1] => Result_var.IN1
B[1] => Add0.IN63
B[1] => Result_var.IN1
B[1] => Result_var.IN1
B[1] => Add1.IN31
B[2] => Result_var.IN1
B[2] => Result_var.IN1
B[2] => Add0.IN62
B[2] => Result_var.IN1
B[2] => Result_var.IN1
B[2] => Add1.IN30
B[3] => Result_var.IN1
B[3] => Result_var.IN1
B[3] => Add0.IN61
B[3] => Result_var.IN1
B[3] => Result_var.IN1
B[3] => Add1.IN29
B[4] => Result_var.IN1
B[4] => Result_var.IN1
B[4] => Add0.IN60
B[4] => Result_var.IN1
B[4] => Result_var.IN1
B[4] => Add1.IN28
B[5] => Result_var.IN1
B[5] => Result_var.IN1
B[5] => Add0.IN59
B[5] => Result_var.IN1
B[5] => Result_var.IN1
B[5] => Add1.IN27
B[6] => Result_var.IN1
B[6] => Result_var.IN1
B[6] => Add0.IN58
B[6] => Result_var.IN1
B[6] => Result_var.IN1
B[6] => Add1.IN26
B[7] => Result_var.IN1
B[7] => Result_var.IN1
B[7] => Add0.IN57
B[7] => Result_var.IN1
B[7] => Result_var.IN1
B[7] => Add1.IN25
B[8] => Result_var.IN1
B[8] => Result_var.IN1
B[8] => Add0.IN56
B[8] => Result_var.IN1
B[8] => Result_var.IN1
B[8] => Add1.IN24
B[9] => Result_var.IN1
B[9] => Result_var.IN1
B[9] => Add0.IN55
B[9] => Result_var.IN1
B[9] => Result_var.IN1
B[9] => Add1.IN23
B[10] => Result_var.IN1
B[10] => Result_var.IN1
B[10] => Add0.IN54
B[10] => Result_var.IN1
B[10] => Result_var.IN1
B[10] => Add1.IN22
B[11] => Result_var.IN1
B[11] => Result_var.IN1
B[11] => Add0.IN53
B[11] => Result_var.IN1
B[11] => Result_var.IN1
B[11] => Add1.IN21
B[12] => Result_var.IN1
B[12] => Result_var.IN1
B[12] => Add0.IN52
B[12] => Result_var.IN1
B[12] => Result_var.IN1
B[12] => Add1.IN20
B[13] => Result_var.IN1
B[13] => Result_var.IN1
B[13] => Add0.IN51
B[13] => Result_var.IN1
B[13] => Result_var.IN1
B[13] => Add1.IN19
B[14] => Result_var.IN1
B[14] => Result_var.IN1
B[14] => Add0.IN50
B[14] => Result_var.IN1
B[14] => Result_var.IN1
B[14] => Add1.IN18
B[15] => Result_var.IN1
B[15] => Result_var.IN1
B[15] => Add0.IN49
B[15] => Result_var.IN1
B[15] => Result_var.IN1
B[15] => Add1.IN17
B[16] => Result_var.IN1
B[16] => Result_var.IN1
B[16] => Add0.IN48
B[16] => Result_var.IN1
B[16] => Result_var.IN1
B[16] => Add1.IN16
B[17] => Result_var.IN1
B[17] => Result_var.IN1
B[17] => Add0.IN47
B[17] => Result_var.IN1
B[17] => Result_var.IN1
B[17] => Add1.IN15
B[18] => Result_var.IN1
B[18] => Result_var.IN1
B[18] => Add0.IN46
B[18] => Result_var.IN1
B[18] => Result_var.IN1
B[18] => Add1.IN14
B[19] => Result_var.IN1
B[19] => Result_var.IN1
B[19] => Add0.IN45
B[19] => Result_var.IN1
B[19] => Result_var.IN1
B[19] => Add1.IN13
B[20] => Result_var.IN1
B[20] => Result_var.IN1
B[20] => Add0.IN44
B[20] => Result_var.IN1
B[20] => Result_var.IN1
B[20] => Add1.IN12
B[21] => Result_var.IN1
B[21] => Result_var.IN1
B[21] => Add0.IN43
B[21] => Result_var.IN1
B[21] => Result_var.IN1
B[21] => Add1.IN11
B[22] => Result_var.IN1
B[22] => Result_var.IN1
B[22] => Add0.IN42
B[22] => Result_var.IN1
B[22] => Result_var.IN1
B[22] => Add1.IN10
B[23] => Result_var.IN1
B[23] => Result_var.IN1
B[23] => Add0.IN41
B[23] => Result_var.IN1
B[23] => Result_var.IN1
B[23] => Add1.IN9
B[24] => Result_var.IN1
B[24] => Result_var.IN1
B[24] => Add0.IN40
B[24] => Result_var.IN1
B[24] => Result_var.IN1
B[24] => Add1.IN8
B[25] => Result_var.IN1
B[25] => Result_var.IN1
B[25] => Add0.IN39
B[25] => Result_var.IN1
B[25] => Result_var.IN1
B[25] => Add1.IN7
B[26] => Result_var.IN1
B[26] => Result_var.IN1
B[26] => Add0.IN38
B[26] => Result_var.IN1
B[26] => Result_var.IN1
B[26] => Add1.IN6
B[27] => Result_var.IN1
B[27] => Result_var.IN1
B[27] => Add0.IN37
B[27] => Result_var.IN1
B[27] => Result_var.IN1
B[27] => Add1.IN5
B[28] => Result_var.IN1
B[28] => Result_var.IN1
B[28] => Add0.IN36
B[28] => Result_var.IN1
B[28] => Result_var.IN1
B[28] => Add1.IN4
B[29] => Result_var.IN1
B[29] => Result_var.IN1
B[29] => Add0.IN35
B[29] => Result_var.IN1
B[29] => Result_var.IN1
B[29] => Add1.IN3
B[30] => Result_var.IN1
B[30] => Result_var.IN1
B[30] => Add0.IN34
B[30] => Result_var.IN1
B[30] => Result_var.IN1
B[30] => Add1.IN2
B[31] => Result_var.IN1
B[31] => Result_var.IN1
B[31] => Add0.IN33
B[31] => Result_var.IN1
B[31] => Result_var.IN1
B[31] => Add1.IN1
Control[0] => Mux0.IN19
Control[0] => Mux1.IN19
Control[0] => Mux2.IN19
Control[0] => Mux3.IN19
Control[0] => Mux4.IN19
Control[0] => Mux5.IN19
Control[0] => Mux6.IN19
Control[0] => Mux7.IN19
Control[0] => Mux8.IN19
Control[0] => Mux9.IN19
Control[0] => Mux10.IN19
Control[0] => Mux11.IN19
Control[0] => Mux12.IN19
Control[0] => Mux13.IN19
Control[0] => Mux14.IN19
Control[0] => Mux15.IN19
Control[0] => Mux16.IN19
Control[0] => Mux17.IN19
Control[0] => Mux18.IN19
Control[0] => Mux19.IN19
Control[0] => Mux20.IN19
Control[0] => Mux21.IN19
Control[0] => Mux22.IN19
Control[0] => Mux23.IN19
Control[0] => Mux24.IN19
Control[0] => Mux25.IN19
Control[0] => Mux26.IN19
Control[0] => Mux27.IN19
Control[0] => Mux28.IN19
Control[0] => Mux29.IN19
Control[0] => Mux30.IN19
Control[0] => Mux31.IN19
Control[1] => Mux0.IN18
Control[1] => Mux1.IN18
Control[1] => Mux2.IN18
Control[1] => Mux3.IN18
Control[1] => Mux4.IN18
Control[1] => Mux5.IN18
Control[1] => Mux6.IN18
Control[1] => Mux7.IN18
Control[1] => Mux8.IN18
Control[1] => Mux9.IN18
Control[1] => Mux10.IN18
Control[1] => Mux11.IN18
Control[1] => Mux12.IN18
Control[1] => Mux13.IN18
Control[1] => Mux14.IN18
Control[1] => Mux15.IN18
Control[1] => Mux16.IN18
Control[1] => Mux17.IN18
Control[1] => Mux18.IN18
Control[1] => Mux19.IN18
Control[1] => Mux20.IN18
Control[1] => Mux21.IN18
Control[1] => Mux22.IN18
Control[1] => Mux23.IN18
Control[1] => Mux24.IN18
Control[1] => Mux25.IN18
Control[1] => Mux26.IN18
Control[1] => Mux27.IN18
Control[1] => Mux28.IN18
Control[1] => Mux29.IN18
Control[1] => Mux30.IN18
Control[1] => Mux31.IN18
Control[2] => Mux0.IN17
Control[2] => Mux1.IN17
Control[2] => Mux2.IN17
Control[2] => Mux3.IN17
Control[2] => Mux4.IN17
Control[2] => Mux5.IN17
Control[2] => Mux6.IN17
Control[2] => Mux7.IN17
Control[2] => Mux8.IN17
Control[2] => Mux9.IN17
Control[2] => Mux10.IN17
Control[2] => Mux11.IN17
Control[2] => Mux12.IN17
Control[2] => Mux13.IN17
Control[2] => Mux14.IN17
Control[2] => Mux15.IN17
Control[2] => Mux16.IN17
Control[2] => Mux17.IN17
Control[2] => Mux18.IN17
Control[2] => Mux19.IN17
Control[2] => Mux20.IN17
Control[2] => Mux21.IN17
Control[2] => Mux22.IN17
Control[2] => Mux23.IN17
Control[2] => Mux24.IN17
Control[2] => Mux25.IN17
Control[2] => Mux26.IN17
Control[2] => Mux27.IN17
Control[2] => Mux28.IN17
Control[2] => Mux29.IN17
Control[2] => Mux30.IN17
Control[2] => Mux31.IN17
Control[3] => Mux0.IN16
Control[3] => Mux1.IN16
Control[3] => Mux2.IN16
Control[3] => Mux3.IN16
Control[3] => Mux4.IN16
Control[3] => Mux5.IN16
Control[3] => Mux6.IN16
Control[3] => Mux7.IN16
Control[3] => Mux8.IN16
Control[3] => Mux9.IN16
Control[3] => Mux10.IN16
Control[3] => Mux11.IN16
Control[3] => Mux12.IN16
Control[3] => Mux13.IN16
Control[3] => Mux14.IN16
Control[3] => Mux15.IN16
Control[3] => Mux16.IN16
Control[3] => Mux17.IN16
Control[3] => Mux18.IN16
Control[3] => Mux19.IN16
Control[3] => Mux20.IN16
Control[3] => Mux21.IN16
Control[3] => Mux22.IN16
Control[3] => Mux23.IN16
Control[3] => Mux24.IN16
Control[3] => Mux25.IN16
Control[3] => Mux26.IN16
Control[3] => Mux27.IN16
Control[3] => Mux28.IN16
Control[3] => Mux29.IN16
Control[3] => Mux30.IN16
Control[3] => Mux31.IN16
Result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE

================
File: db/Phase_2.lpc.html
================
<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >dut|alu_inst</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|alu_mux_inst</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|sign_ext_inst</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|read_unit</TD>
<TD >1034</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:31:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:30:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:29:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:28:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:27:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:26:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:25:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:24:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:23:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:22:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:21:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:20:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:19:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:18:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:17:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:16:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:15:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:14:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:13:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:12:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:11:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:10:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:9:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:8:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:7:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:6:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:5:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:4:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:3:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:2:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:1:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|\reg_list:0:registers</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit|dec</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst|write_unit</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1024</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|registers_inst</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|pc_adder_inst</TD>
<TD >64</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|mem_inst|altsyncram_component|auto_generated</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|mem_inst</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut|pc_inst</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >dut</TD>
<TD >41</TD>
<TD >153</TD>
<TD >0</TD>
<TD >153</TD>
<TD >144</TD>
<TD >153</TD>
<TD >153</TD>
<TD >153</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>

================
File: db/Phase_2.lpc.txt
================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Legal Partition Candidates                                                                                                                                                                                                                                ;
+------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; Hierarchy                                            ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ;
+------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; dut|alu_inst                                         ; 68    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|alu_mux_inst                                     ; 65    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|sign_ext_inst                                    ; 16    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|read_unit                         ; 1034  ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:31:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:30:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:29:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:28:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:27:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:26:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:25:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:24:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:23:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:22:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:21:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:20:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:19:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:18:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:17:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:16:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:15:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:14:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:13:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:12:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:11:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:10:registers ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:9:registers  ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:8:registers  ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:7:registers  ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:6:registers  ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:5:registers  ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:4:registers  ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:3:registers  ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:2:registers  ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:1:registers  ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|\reg_list:0:registers  ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit|dec                    ; 5     ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst|write_unit                        ; 40    ; 0              ; 0            ; 0              ; 1024   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|registers_inst                                   ; 50    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|pc_adder_inst                                    ; 64    ; 32             ; 0            ; 32             ; 32     ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|mem_inst|altsyncram_component|auto_generated     ; 42    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|mem_inst                                         ; 42    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut|pc_inst                                          ; 34    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; dut                                                  ; 41    ; 153            ; 0            ; 153            ; 144    ; 153             ; 153           ; 153             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
+------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+

================
File: db/Phase_2.map_bb.logdb
================
v1

================
File: db/Phase_2.map.logdb
================
v1

================
File: db/Phase_2.map.qmsg
================
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744662819917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744662819918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 15:33:39 2025 " "Processing started: Mon Apr 14 15:33:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744662819918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662819918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase_2 -c Phase_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase_2 -c Phase_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662819918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744662820296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744662820296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_1-SYN " "Found design unit 1: memory_1-SYN" {  } { { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828962 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_1 " "Found entity 1: memory_1" {  } { { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662828962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "SignExtend.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/SignExtend.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828965 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/SignExtend.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662828965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Mux-Behavioral " "Found design unit 1: ALU_Mux-Behavioral" {  } { { "ALU_Mux.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU_Mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828967 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Mux " "Found entity 1: ALU_Mux" {  } { { "ALU_Mux.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU_Mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662828967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828969 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662828969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_write_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_write_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_write_unit-behavior " "Found design unit 1: reg_write_unit-behavior" {  } { { "reg_write_unit.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828972 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_write_unit " "Found entity 1: reg_write_unit" {  } { { "reg_write_unit.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662828972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_read_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_read_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_read_unit-behavior " "Found design unit 1: reg_read_unit-behavior" {  } { { "reg_read_unit.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_read_unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828975 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_read_unit " "Found entity 1: reg_read_unit" {  } { { "reg_read_unit.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_read_unit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662828975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_adder-behavioral " "Found design unit 1: pc_adder-behavioral" {  } { { "pc_adder.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/pc_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828976 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_adder " "Found entity 1: pc_adder" {  } { { "pc_adder.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/pc_adder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662828976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_N-behavioral " "Found design unit 1: register_N-behavioral" {  } { { "register_N.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828979 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_N " "Found entity 1: register_N" {  } { { "register_N.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662828979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Phase_2-structural " "Found design unit 1: Phase_2-structural" {  } { { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828984 ""} { "Info" "ISGN_ENTITY_NAME" "1 Phase_2 " "Found entity 1: Phase_2" {  } { { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662828984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "PC.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828987 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/PC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662828987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavior " "Found design unit 1: register_file-behavior" {  } { { "register_file.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828991 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662828991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "type_def.vhd 1 0 " "Found 1 design units, including 0 entities, in source file type_def.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 type_def " "Found design unit 1: type_def" {  } { { "type_def.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/type_def.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662828994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_2_tb-testbench " "Found design unit 1: phase_2_tb-testbench" {  } { { "phase_2_tb.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828998 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_2_tb " "Found entity 1: phase_2_tb" {  } { { "phase_2_tb.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662828998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662828998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behavior " "Found design unit 1: decoder-behavior" {  } { { "decoder.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662829001 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662829001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662829001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_lite_top-Behavioral " "Found design unit 1: de10_lite_top-Behavioral" {  } { { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662829006 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_lite_top " "Found entity 1: de10_lite_top" {  } { { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662829006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662829006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite_top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_lite_top_tb-testbench " "Found design unit 1: de10_lite_top_tb-testbench" {  } { { "de10_lite_top_tb.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662829011 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_lite_top_tb " "Found entity 1: de10_lite_top_tb" {  } { { "de10_lite_top_tb.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662829011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662829011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10_lite_top " "Elaborating entity \"de10_lite_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744662829283 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag de10_lite_top.vhd(51) " "Verilog HDL or VHDL warning at de10_lite_top.vhd(51): object \"zero_flag\" assigned a value but never read" {  } { { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744662829286 "|de10_lite_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Phase_2 Phase_2:dut " "Elaborating entity \"Phase_2\" for hierarchy \"Phase_2:dut\"" {  } { { "de10_lite_top.vhd" "dut" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744662829289 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_code Phase_2.vhd(105) " "Verilog HDL or VHDL warning at Phase_2.vhd(105): object \"op_code\" assigned a value but never read" {  } { { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744662829292 "|de10_lite_top|Phase_2:dut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift_amount Phase_2.vhd(109) " "Verilog HDL or VHDL warning at Phase_2.vhd(109): object \"shift_amount\" assigned a value but never read" {  } { { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744662829293 "|de10_lite_top|Phase_2:dut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct Phase_2.vhd(110) " "Verilog HDL or VHDL warning at Phase_2.vhd(110): object \"funct\" assigned a value but never read" {  } { { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744662829293 "|de10_lite_top|Phase_2:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Phase_2:dut\|PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"Phase_2:dut\|PC:pc_inst\"" {  } { { "Phase_2.vhd" "pc_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744662829294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_1 Phase_2:dut\|memory_1:mem_inst " "Elaborating entity \"memory_1\" for hierarchy \"Phase_2:dut\|memory_1:mem_inst\"" {  } { { "Phase_2.vhd" "mem_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744662829297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "memory_1.vhd" "altsyncram_component" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744662829494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744662829520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744662829521 ""}  } { { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744662829521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eko3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eko3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eko3 " "Found entity 1: altsyncram_eko3" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744662829579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662829579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eko3 Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated " "Elaborating entity \"altsyncram_eko3\" for hierarchy \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744662829580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_adder Phase_2:dut\|pc_adder:pc_adder_inst " "Elaborating entity \"pc_adder\" for hierarchy \"Phase_2:dut\|pc_adder:pc_adder_inst\"" {  } { { "Phase_2.vhd" "pc_adder_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744662829584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file Phase_2:dut\|register_file:registers_inst " "Elaborating entity \"register_file\" for hierarchy \"Phase_2:dut\|register_file:registers_inst\"" {  } { { "Phase_2.vhd" "registers_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744662829587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_write_unit Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit " "Elaborating entity \"reg_write_unit\" for hierarchy \"Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit\"" {  } { { "register_file.vhd" "write_unit" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744662829591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit\|decoder:dec\"" {  } { { "reg_write_unit.vhd" "dec" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744662829594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_N Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit\|register_N:\\reg_list:0:registers " "Elaborating entity \"register_N\" for hierarchy \"Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit\|register_N:\\reg_list:0:registers\"" {  } { { "reg_write_unit.vhd" "\\reg_list:0:registers" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744662829596 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable register_N.vhd(29) " "VHDL Process Statement warning at register_N.vhd(29): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_N.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744662829598 "|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_read_unit Phase_2:dut\|register_file:registers_inst\|reg_read_unit:read_unit " "Elaborating entity \"reg_read_unit\" for hierarchy \"Phase_2:dut\|register_file:registers_inst\|reg_read_unit:read_unit\"" {  } { { "register_file.vhd" "read_unit" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744662829606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend Phase_2:dut\|SignExtend:sign_ext_inst " "Elaborating entity \"SignExtend\" for hierarchy \"Phase_2:dut\|SignExtend:sign_ext_inst\"" {  } { { "Phase_2.vhd" "sign_ext_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744662829610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Mux Phase_2:dut\|ALU_Mux:alu_mux_inst " "Elaborating entity \"ALU_Mux\" for hierarchy \"Phase_2:dut\|ALU_Mux:alu_mux_inst\"" {  } { { "Phase_2.vhd" "alu_mux_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744662829612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Phase_2:dut\|ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"Phase_2:dut\|ALU:alu_inst\"" {  } { { "Phase_2.vhd" "alu_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744662829613 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[26\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744662829818 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[27\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744662829818 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[28\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744662829818 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[29\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744662829818 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[30\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744662829818 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[31\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744662829818 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1744662829818 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1744662829818 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[8\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744662830486 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[9\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744662830486 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[10\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744662830486 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1744662830486 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1744662830486 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744662831085 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "792 " "792 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744662832708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744662833063 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744662833063 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744662833313 "|de10_lite_top|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744662833313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "853 " "Implemented 853 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744662833313 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744662833313 ""} { "Info" "ICUT_CUT_TM_LCELLS" "765 " "Implemented 765 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744662833313 ""} { "Info" "ICUT_CUT_TM_RAMS" "23 " "Implemented 23 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1744662833313 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744662833313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744662833355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 15:33:53 2025 " "Processing ended: Mon Apr 14 15:33:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744662833355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744662833355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744662833355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744662833355 ""}

================
File: db/Phase_2.npp.qmsg
================
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744574563350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744574563362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 15:02:43 2025 " "Processing started: Sun Apr 13 15:02:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744574563362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1744574563362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Phase_2 -c Phase_2 --netlist_type=atom_map " "Command: quartus_npp Phase_2 -c Phase_2 --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1744574563362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1744574563529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744574563570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 13 15:02:43 2025 " "Processing ended: Sun Apr 13 15:02:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744574563570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744574563570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744574563570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1744574563570 ""}

================
File: db/Phase_2.smart_action.txt
================
DONE

================
File: db/Phase_2.sta.qmsg
================
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744662853461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744662853463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 15:34:13 2025 " "Processing started: Mon Apr 14 15:34:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744662853463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1744662853463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Phase_2 -c Phase_2 " "Command: quartus_sta Phase_2 -c Phase_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1744662853464 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1744662853558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1744662853693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1744662853693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744662853727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744662853727 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Phase_2.sdc " "Synopsys Design Constraints File file not found: 'Phase_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1744662853989 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1744662853989 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1744662853991 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744662853991 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1744662853995 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744662853995 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1744662853996 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1744662854009 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1744662854019 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744662854022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.670 " "Worst-case setup slack is -9.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.670           -2386.578 CLOCK_50  " "   -9.670           -2386.578 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744662854026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 CLOCK_50  " "    0.297               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744662854031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744662854036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744662854041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -435.980 CLOCK_50  " "   -3.000            -435.980 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744662854045 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744662854060 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1744662854080 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1744662854690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744662854778 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744662854786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.880 " "Worst-case setup slack is -8.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.880           -2177.548 CLOCK_50  " "   -8.880           -2177.548 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744662854789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 CLOCK_50  " "    0.297               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744662854794 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744662854798 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744662854801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -433.577 CLOCK_50  " "   -3.000            -433.577 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744662854804 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744662854818 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744662854976 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744662854979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.664 " "Worst-case setup slack is -3.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.664            -873.013 CLOCK_50  " "   -3.664            -873.013 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744662854983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.116 " "Worst-case hold slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 CLOCK_50  " "    0.116               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662854988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744662854988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744662854992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744662854997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662855000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662855000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -302.675 CLOCK_50  " "   -3.000            -302.675 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744662855000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744662855000 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744662855843 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744662855861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744662855934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 15:34:15 2025 " "Processing ended: Mon Apr 14 15:34:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744662855934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744662855934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744662855934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1744662855934 ""}

================
File: db/Phase_2.tmw_info
================
start_full_compilation:s:00:00:38
start_analysis_synthesis:s:00:00:16-start_full_compilation
start_analysis_elaboration:s-start_full_compilation
start_fitter:s:00:00:14-start_full_compilation
start_assembler:s:00:00:04-start_full_compilation
start_timing_analyzer:s:00:00:04-start_full_compilation

================
File: db/prev_cmp_Phase_2.qmsg
================
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744591750569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744591750570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 19:49:10 2025 " "Processing started: Sun Apr 13 19:49:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744591750570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591750570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase_2 -c Phase_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase_2 -c Phase_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591750570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744591750922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744591750922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_1-SYN " "Found design unit 1: memory_1-SYN" {  } { { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759499 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_1 " "Found entity 1: memory_1" {  } { { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "SignExtend.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/SignExtend.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759501 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/SignExtend.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Mux-Behavioral " "Found design unit 1: ALU_Mux-Behavioral" {  } { { "ALU_Mux.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU_Mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759502 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Mux " "Found entity 1: ALU_Mux" {  } { { "ALU_Mux.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU_Mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759515 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_write_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_write_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_write_unit-behavior " "Found design unit 1: reg_write_unit-behavior" {  } { { "reg_write_unit.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759516 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_write_unit " "Found entity 1: reg_write_unit" {  } { { "reg_write_unit.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_read_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_read_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_read_unit-behavior " "Found design unit 1: reg_read_unit-behavior" {  } { { "reg_read_unit.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_read_unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759517 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_read_unit " "Found entity 1: reg_read_unit" {  } { { "reg_read_unit.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_read_unit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_adder-behavioral " "Found design unit 1: pc_adder-behavioral" {  } { { "pc_adder.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/pc_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759518 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_adder " "Found entity 1: pc_adder" {  } { { "pc_adder.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/pc_adder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_N-behavioral " "Found design unit 1: register_N-behavioral" {  } { { "register_N.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759520 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_N " "Found entity 1: register_N" {  } { { "register_N.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Phase_2-structural " "Found design unit 1: Phase_2-structural" {  } { { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Phase_2 " "Found entity 1: Phase_2" {  } { { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "PC.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759522 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/PC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavior " "Found design unit 1: register_file-behavior" {  } { { "register_file.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759524 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "type_def.vhd 1 0 " "Found 1 design units, including 0 entities, in source file type_def.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 type_def " "Found design unit 1: type_def" {  } { { "type_def.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/type_def.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_2_tb-testbench " "Found design unit 1: phase_2_tb-testbench" {  } { { "phase_2_tb.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759527 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_2_tb " "Found entity 1: phase_2_tb" {  } { { "phase_2_tb.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behavior " "Found design unit 1: decoder-behavior" {  } { { "decoder.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759528 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_lite_top-Behavioral " "Found design unit 1: de10_lite_top-Behavioral" {  } { { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759529 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_lite_top " "Found entity 1: de10_lite_top" {  } { { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite_top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_lite_top_tb-testbench " "Found design unit 1: de10_lite_top_tb-testbench" {  } { { "de10_lite_top_tb.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759531 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_lite_top_tb " "Found entity 1: de10_lite_top_tb" {  } { { "de10_lite_top_tb.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10_lite_top " "Elaborating entity \"de10_lite_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744591759654 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instr de10_lite_top.vhd(45) " "Verilog HDL or VHDL warning at de10_lite_top.vhd(45): object \"instr\" assigned a value but never read" {  } { { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744591759655 "|de10_lite_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag de10_lite_top.vhd(52) " "Verilog HDL or VHDL warning at de10_lite_top.vhd(52): object \"zero_flag\" assigned a value but never read" {  } { { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744591759655 "|de10_lite_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Phase_2 Phase_2:dut " "Elaborating entity \"Phase_2\" for hierarchy \"Phase_2:dut\"" {  } { { "de10_lite_top.vhd" "dut" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744591759677 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_code Phase_2.vhd(105) " "Verilog HDL or VHDL warning at Phase_2.vhd(105): object \"op_code\" assigned a value but never read" {  } { { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744591759678 "|de10_lite_top|Phase_2:dut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift_amount Phase_2.vhd(109) " "Verilog HDL or VHDL warning at Phase_2.vhd(109): object \"shift_amount\" assigned a value but never read" {  } { { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744591759678 "|de10_lite_top|Phase_2:dut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct Phase_2.vhd(110) " "Verilog HDL or VHDL warning at Phase_2.vhd(110): object \"funct\" assigned a value but never read" {  } { { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744591759679 "|de10_lite_top|Phase_2:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Phase_2:dut\|PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"Phase_2:dut\|PC:pc_inst\"" {  } { { "Phase_2.vhd" "pc_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744591759679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_1 Phase_2:dut\|memory_1:mem_inst " "Elaborating entity \"memory_1\" for hierarchy \"Phase_2:dut\|memory_1:mem_inst\"" {  } { { "Phase_2.vhd" "mem_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744591759681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "memory_1.vhd" "altsyncram_component" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744591759738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744591759769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744591759769 ""}  } { { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744591759769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eko3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eko3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eko3 " "Found entity 1: altsyncram_eko3" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744591759815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591759815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eko3 Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated " "Elaborating entity \"altsyncram_eko3\" for hierarchy \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744591759816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_adder Phase_2:dut\|pc_adder:pc_adder_inst " "Elaborating entity \"pc_adder\" for hierarchy \"Phase_2:dut\|pc_adder:pc_adder_inst\"" {  } { { "Phase_2.vhd" "pc_adder_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744591759820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file Phase_2:dut\|register_file:registers_inst " "Elaborating entity \"register_file\" for hierarchy \"Phase_2:dut\|register_file:registers_inst\"" {  } { { "Phase_2.vhd" "registers_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744591759821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_write_unit Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit " "Elaborating entity \"reg_write_unit\" for hierarchy \"Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit\"" {  } { { "register_file.vhd" "write_unit" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744591759823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit\|decoder:dec\"" {  } { { "reg_write_unit.vhd" "dec" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744591759829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_N Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit\|register_N:\\reg_list:0:registers " "Elaborating entity \"register_N\" for hierarchy \"Phase_2:dut\|register_file:registers_inst\|reg_write_unit:write_unit\|register_N:\\reg_list:0:registers\"" {  } { { "reg_write_unit.vhd" "\\reg_list:0:registers" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744591759835 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable register_N.vhd(29) " "VHDL Process Statement warning at register_N.vhd(29): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_N.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744591759836 "|de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:eg_list:0:registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_read_unit Phase_2:dut\|register_file:registers_inst\|reg_read_unit:read_unit " "Elaborating entity \"reg_read_unit\" for hierarchy \"Phase_2:dut\|register_file:registers_inst\|reg_read_unit:read_unit\"" {  } { { "register_file.vhd" "read_unit" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744591759844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend Phase_2:dut\|SignExtend:sign_ext_inst " "Elaborating entity \"SignExtend\" for hierarchy \"Phase_2:dut\|SignExtend:sign_ext_inst\"" {  } { { "Phase_2.vhd" "sign_ext_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744591759848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Mux Phase_2:dut\|ALU_Mux:alu_mux_inst " "Elaborating entity \"ALU_Mux\" for hierarchy \"Phase_2:dut\|ALU_Mux:alu_mux_inst\"" {  } { { "Phase_2.vhd" "alu_mux_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744591759849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Phase_2:dut\|ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"Phase_2:dut\|ALU:alu_inst\"" {  } { { "Phase_2.vhd" "alu_inst" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744591759850 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[26\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744591760160 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[27\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744591760160 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[28\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744591760160 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[29\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744591760160 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[30\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744591760160 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[31\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744591760160 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1744591760160 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1744591760160 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[8\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744591760748 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[9\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744591760748 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[10\] " "Synthesized away node \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_eko3.tdf" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory_1.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd" 62 0 0 } } { "Phase_2.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd" 132 0 0 } } { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 110 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744591760748 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1744591760748 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1744591760748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744591761407 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "792 " "792 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744591762307 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744591762566 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744591762566 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744591762696 "|de10_lite_top|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744591762696 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "844 " "Implemented 844 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744591762696 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744591762696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "756 " "Implemented 756 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744591762696 ""} { "Info" "ICUT_CUT_TM_RAMS" "23 " "Implemented 23 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1744591762696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744591762696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744591762768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 13 19:49:22 2025 " "Processing ended: Sun Apr 13 19:49:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744591762768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744591762768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744591762768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744591762768 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1744591764174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744591764175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 19:49:23 2025 " "Processing started: Sun Apr 13 19:49:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744591764175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1744591764175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Phase_2 -c Phase_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Phase_2 -c Phase_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1744591764175 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1744591764292 ""}
{ "Info" "0" "" "Project  = Phase_2" {  } {  } 0 0 "Project  = Phase_2" 0 0 "Fitter" 0 0 1744591764293 ""}
{ "Info" "0" "" "Revision = Phase_2" {  } {  } 0 0 "Revision = Phase_2" 0 0 "Fitter" 0 0 1744591764293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1744591764389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1744591764390 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Phase_2 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Phase_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1744591764401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744591764440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744591764441 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|ram_block1a23 " "Atom \"Phase_2:dut\|memory_1:mem_inst\|altsyncram:altsyncram_component\|altsyncram_eko3:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1744591764487 "|de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a23"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1744591764487 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1744591764627 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1744591764631 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744591764737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744591764737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744591764737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744591764737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744591764737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744591764737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744591764737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744591764737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744591764737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744591764737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744591764737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744591764737 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744591764737 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1744591764737 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744591764740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744591764740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744591764740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744591764740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744591764740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744591764740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744591764740 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744591764740 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1744591764740 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744591764741 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744591764741 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744591764741 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744591764741 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1744591764742 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1744591764796 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Phase_2.sdc " "Synopsys Design Constraints File file not found: 'Phase_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1744591765577 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1744591765577 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1744591765584 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1744591765584 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1744591765584 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744591765641 ""}  } { { "de10_lite_top.vhd" "" { Text "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 0 { 0 ""} 0 1526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744591765641 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1744591766159 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744591766160 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744591766160 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744591766162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744591766165 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1744591766166 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1744591766166 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1744591766167 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1744591766167 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1744591766168 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1744591766168 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_ADC_10 " "Node \"CLOCK_ADC_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_ADC_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT\[1\] " "Node \"G_SENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT\[2\] " "Node \"G_SENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SCLK " "Node \"G_SENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SDI " "Node \"G_SENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SDO " "Node \"G_SENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744591766348 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1744591766348 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744591766357 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1744591766365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1744591767716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744591767879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1744591767906 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1744591769874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744591769874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1744591770512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X33_Y33 X44_Y43 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43"} { { 12 { 0 ""} 33 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1744591772311 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1744591772311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1744591776021 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1744591776021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744591776026 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.54 " "Total time spent on timing analysis during the Fitter is 0.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1744591776524 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744591776553 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744591777502 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744591777503 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744591778754 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744591780059 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1744591780697 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.fit.smsg " "Generated suppressed messages file F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1744591780931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 127 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6092 " "Peak virtual memory: 6092 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744591782268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 13 19:49:42 2025 " "Processing ended: Sun Apr 13 19:49:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744591782268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744591782268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744591782268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1744591782268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1744591783442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744591783443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 19:49:43 2025 " "Processing started: Sun Apr 13 19:49:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744591783443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1744591783443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Phase_2 -c Phase_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Phase_2 -c Phase_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1744591783443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1744591783749 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1744591785070 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1744591785176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744591786705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 13 19:49:46 2025 " "Processing ended: Sun Apr 13 19:49:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744591786705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744591786705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744591786705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1744591786705 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1744591787406 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1744591787986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744591787987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 19:49:47 2025 " "Processing started: Sun Apr 13 19:49:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744591787987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1744591787987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Phase_2 -c Phase_2 " "Command: quartus_sta Phase_2 -c Phase_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1744591787987 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1744591788078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1744591788222 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1744591788222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744591788258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744591788258 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Phase_2.sdc " "Synopsys Design Constraints File file not found: 'Phase_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1744591788530 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1744591788531 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1744591788532 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744591788532 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1744591788535 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744591788536 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1744591788537 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1744591788553 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1744591788564 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744591788566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.214 " "Worst-case setup slack is -9.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591788572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591788572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.214           -2263.951 CLOCK_50  " "   -9.214           -2263.951 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591788572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744591788572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591788580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591788580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 CLOCK_50  " "    0.356               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591788580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744591788580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744591788587 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744591788595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591788601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -435.980 CLOCK_50  " "   -3.000            -435.980 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591788601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744591788601 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744591788639 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1744591788669 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1744591789285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744591789431 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744591789444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.454 " "Worst-case setup slack is -8.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.454           -2072.106 CLOCK_50  " "   -8.454           -2072.106 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744591789451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 CLOCK_50  " "    0.322               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744591789460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744591789467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744591789474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -433.577 CLOCK_50  " "   -3.000            -433.577 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744591789482 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744591789502 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744591789802 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744591789805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.448 " "Worst-case setup slack is -3.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.448            -829.896 CLOCK_50  " "   -3.448            -829.896 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744591789812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 CLOCK_50  " "    0.151               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744591789830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744591789840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744591789852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -302.727 CLOCK_50  " "   -3.000            -302.727 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744591789862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744591789862 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744591790998 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744591791017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744591791145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 13 19:49:51 2025 " "Processing ended: Sun Apr 13 19:49:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744591791145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744591791145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744591791145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1744591791145 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 155 s " "Quartus Prime Full Compilation was successful. 0 errors, 155 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1744591791864 ""}

================
File: de10_lite_top_tb.vhd
================
-- Design Phase 2
-- Date: 4/11/2025
-- Authors: Matthew Collins & Lewis Bates
-- Emails: mcollins42@tntech.edu & lfbates42@tntech.edu

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY de10_lite_top_tb IS
END ENTITY;

ARCHITECTURE testbench OF de10_lite_top_tb IS
    -- Component Declaration
    COMPONENT de10_lite_top IS
        PORT (
            CLOCK_50 : IN  STD_LOGIC;
            KEY      : IN  STD_LOGIC_VECTOR(1 DOWNTO 0);
            SW       : IN  STD_LOGIC_VECTOR(9 DOWNTO 0);
            HEX0, HEX1, HEX2, HEX3, HEX4, HEX5 : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
            LEDR     : OUT STD_LOGIC_VECTOR(9 DOWNTO 0)
        );
    END COMPONENT;

    -- Signals
    SIGNAL CLOCK_50 : STD_LOGIC := '0';
    SIGNAL KEY      : STD_LOGIC_VECTOR(1 DOWNTO 0) := "11";
    SIGNAL SW       : STD_LOGIC_VECTOR(9 DOWNTO 0) := (OTHERS => '0');
    SIGNAL HEX0, HEX1, HEX2, HEX3, HEX4, HEX5 : STD_LOGIC_VECTOR(6 DOWNTO 0);
    SIGNAL LEDR     : STD_LOGIC_VECTOR(9 DOWNTO 0);

    -- Clock period (50 MHz)
    CONSTANT CLK_PERIOD : TIME := 20 ns;

BEGIN
    -- Instantiate de10_lite_top
    DUT : de10_lite_top
        PORT MAP (
            CLOCK_50 => CLOCK_50,
            KEY      => KEY,
            SW       => SW,
            HEX0     => HEX0,
            HEX1     => HEX1,
            HEX2     => HEX2,
            HEX3     => HEX3,
            HEX4     => HEX4,
            HEX5     => HEX5,
            LEDR     => LEDR
        );

    -- Clock generation
    clk_process : PROCESS
    BEGIN
        WHILE TRUE LOOP
            CLOCK_50 <= '0';
            WAIT FOR CLK_PERIOD / 2;
            CLOCK_50 <= '1';
            WAIT FOR CLK_PERIOD / 2;
        END LOOP;
    END PROCESS;

    -- Test sequence
    test_bench : PROCESS
    BEGIN
        -- Reset
        KEY(0) <= '0'; -- Active-low reset
        WAIT FOR 100 ns;
        KEY(0) <= '1';
        WAIT FOR 100 ns;

        -- Test instructions via switches
        -- ADD $t3, $t0, $t1
        SW(4 DOWNTO 0) <= "00001"; -- Instruction code for ADD
        SW(9 DOWNTO 5) <= "01011"; -- $t3 = register 11
        WAIT FOR 100 ns;

        -- SUB $t4, $s0, $s1
        SW(4 DOWNTO 0) <= "00010"; -- SUB
        SW(9 DOWNTO 5) <= "01100"; -- $t4 = register 12
        WAIT FOR 100 ns;

        -- AND $t5, $t3, $t4
        SW(4 DOWNTO 0) <= "00011"; -- AND
        SW(9 DOWNTO 5) <= "01101"; -- $t5 = register 13
        WAIT FOR 100 ns;

        -- XOR $t0, $s3, $s4
        SW(4 DOWNTO 0) <= "00100"; -- XOR
        SW(9 DOWNTO 5) <= "01000"; -- $t0 = register 8
        WAIT FOR 100 ns;

        -- NOR $t2, $zero, $t5
        SW(4 DOWNTO 0) <= "00101"; -- NOR
        SW(9 DOWNTO 5) <= "01010"; -- $t2 = register 10
        WAIT FOR 100 ns;

        -- ADDi $s3, $s3, 4
        SW(4 DOWNTO 0) <= "00110"; -- ADDi
        SW(9 DOWNTO 5) <= "10011"; -- $s3 = register 19
        WAIT FOR 100 ns;

        WAIT;
    END PROCESS;
END ARCHITECTURE;

================
File: de10_lite_top.vhd
================
-- de10_lite_top.vhd
-- Top-level entity for DE10-Lite board integration
-- Date: 4/11/2025
-- Authors: Matthew Collins & Lewis Bates
-- Emails: mcollins42@tntech.edu & lfbates42@tntech.edu

library IEEE;
use IEEE.std_logic_1164.all;

entity de10_lite_top is
    port (
        CLOCK_50 : in  std_logic;
        KEY      : in  std_logic_vector(1 downto 0);
        SW       : in  std_logic_vector(9 downto 0);
        HEX0, HEX1, HEX2, HEX3, HEX4, HEX5 : out std_logic_vector(6 downto 0);
        LEDR     : out std_logic_vector(9 downto 0)
    );
end de10_lite_top;

architecture Behavioral of de10_lite_top is
    -- Corrected Component Declaration for Phase_2
    component Phase_2 is
        port (
            clock          : in  std_logic;
            reset          : in  std_logic;
            instr_wren     : in  std_logic;
            instr_input    : in  std_logic_vector(31 downto 0);
            regwrite       : in  std_logic;
            alu_src        : in  std_logic;
            alu_op         : in  std_logic_vector(3 downto 0);
            reg_data_1     : out std_logic_vector(31 downto 0);
            reg_data_2     : out std_logic_vector(31 downto 0);
            read_reg_1     : out std_logic_vector(4 downto 0);
            read_reg_2     : out std_logic_vector(4 downto 0);
            write_reg      : out std_logic_vector(4 downto 0);
            alu_out        : out std_logic_vector(31 downto 0);
            alu_zero       : out std_logic;
            instr_mem_out  : out std_logic_vector(31 downto 0)
        );
    end component;

    -- Signals
    signal clk          : std_logic;
    signal reset_n      : std_logic;
    signal regwrite     : std_logic;
    signal alu_src      : std_logic;
    signal alu_op       : std_logic_vector(3 downto 0);
    signal reg_data_1   : std_logic_vector(31 downto 0);
    signal reg_data_2   : std_logic_vector(31 downto 0);
    signal alu_result   : std_logic_vector(31 downto 0);
    signal zero_flag    : std_logic;

    -- 7-Segment Decoder Function
    function hex_to_7seg (hex : std_logic_vector(3 downto 0)) return std_logic_vector is
    begin
        case hex is
            when "0000" => return "1000000"; -- 0
            when "0001" => return "1111001"; -- 1
            when "0010" => return "0100100"; -- 2
            when "0011" => return "0110000"; -- 3
            when "0100" => return "0011001"; -- 4
            when "0101" => return "0010010"; -- 5
            when "0110" => return "0000010"; -- 6
            when "0111" => return "1111000"; -- 7
            when "1000" => return "0000000"; -- 8
            when "1001" => return "0010000"; -- 9
            when "1010" => return "0001000"; -- A
            when "1011" => return "0000011"; -- b
            when "1100" => return "1000110"; -- C
            when "1101" => return "0100001"; -- d
            when "1110" => return "0000110"; -- E
            when "1111" => return "0001110"; -- F
            when others => return "1111111"; -- Default (all off)
        end case;
    end function;

begin
    -- Clock and Reset
    clk <= CLOCK_50;
    reset_n <= KEY(0); -- Active low reset

    -- Control Signals from Switches
    regwrite <= SW(9);          -- SW(9) enables register write
    alu_src  <= SW(8);          -- SW(8) selects ALU source
    alu_op   <= SW(7 downto 4); -- SW(7 downto 4) selects ALU operation

    -- Instantiate Phase_2
    dut: Phase_2
        port map (
            clock          => clk,
            reset          => reset_n,
            instr_wren     => '0',
            instr_input    => (others => '0'),
            regwrite       => regwrite,
            alu_src        => alu_src,
            alu_op         => alu_op,
            reg_data_1     => reg_data_1,
            reg_data_2     => reg_data_2,
            read_reg_1     => open,
            read_reg_2     => open,
            write_reg      => open,
            alu_out        => alu_result,
            alu_zero       => zero_flag,
            instr_mem_out  => open
        );

    -- 7-Segment Display Mapping
    HEX0 <= hex_to_7seg(reg_data_1(3 downto 0));
    HEX1 <= hex_to_7seg(reg_data_1(7 downto 4));
    HEX2 <= hex_to_7seg(reg_data_2(3 downto 0));
    HEX3 <= hex_to_7seg(reg_data_2(7 downto 4));
    HEX4 <= hex_to_7seg(alu_result(3 downto 0));
    HEX5 <= hex_to_7seg(alu_result(7 downto 4));

    -- LEDs for Debugging
    LEDR <= SW; -- Mirror switches to LEDs

end Behavioral;

================
File: decoder.vhd
================
-- Design Phase 2
-- Date: 4/11/2025
-- Authors: Matthew Collins & Lewis Bates
-- Emails: mcollins42@tntech.edu & lfbates42@tntech.edu

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
USE IEEE.numeric_std.all;

LIBRARY WORK;
USE WORK.type_def.all;

-- 5-to-32 bit decoder
ENTITY decoder IS
	GENERIC(n: INTEGER := 5);
	PORT(
			input		: IN  STD_LOGIC_VECTOR(n-1 DOWNTO 0);
			output	: OUT STD_LOGIC_ARRAY(31 DOWNTO 0) := (OTHERS => '0'));
END ENTITY;

ARCHITECTURE behavior OF decoder IS
BEGIN
	
	dec: PROCESS(input)
		
		VARIABLE input_val	: INTEGER := 0;
		VARIABLE output_val 	: STD_LOGIC_ARRAY(31 DOWNTO 0) := (OTHERS => '0');
		
		BEGIN
		
			-- Convert input vectr to integer
			input_val := to_integer(unsigned(input));
			
			-- Turn out output bit corresponding to input selection
			output_val := (OTHERS => '0');
			output_val(input_val) := '1';
			output <= output_val;
			
	END PROCESS;
END ARCHITECTURE;

================
File: greybox_tmp/cbx_args.txt
================
CLOCK_ENABLE_INPUT_A=BYPASS
CLOCK_ENABLE_OUTPUT_A=BYPASS
INTENDED_DEVICE_FAMILY="MAX 10"
NUMWORDS_A=256
OPERATION_MODE=SINGLE_PORT
OUTDATA_ACLR_A=NONE
OUTDATA_REG_A=CLOCK0
POWER_UP_UNINITIALIZED=FALSE
READ_DURING_WRITE_MODE_PORT_A=NEW_DATA_NO_NBE_READ
WIDTHAD_A=8
WIDTH_A=32
WIDTH_BYTEENA_A=1
DEVICE_FAMILY="MAX 10"
address_a
clock0
q_a

================
File: incremental_db/compiled_partitions/Phase_2.db_info
================
Quartus_Version = Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
Version_Index = 537088512
Creation_Time = Sun Apr 13 12:38:28 2025

================
File: incremental_db/compiled_partitions/Phase_2.root_partition.cmp.logdb
================
v1

================
File: incremental_db/compiled_partitions/Phase_2.root_partition.map.hbdb.sig
================
fa8634a97a99232bb4bb1c2e0a376209

================
File: incremental_db/README
================
This folder contains data for incremental compilation.

The compiled_partitions sub-folder contains previous compilation results for each partition.
As long as this folder is preserved, incremental compilation results from earlier compiles
can be re-used.  To perform a clean compilation from source files for all partitions, both
the db and incremental_db folder should be removed.

The imported_partitions sub-folder contains the last imported QXP for each imported partition.
As long as this folder is preserved, imported partitions will be automatically re-imported
when the db or incremental_db/compiled_partitions folders are removed.

================
File: memory_1_inst.vhd
================
memory_1_inst : memory_1 PORT MAP (
		address	 => address_sig,
		clock	 => clock_sig,
		data	 => data_sig,
		wren	 => wren_sig,
		q	 => q_sig
	);

================
File: memory_1.cmp
================
--Copyright (C) 2024  Intel Corporation. All rights reserved.
--Your use of Intel Corporation's design tools, logic functions 
--and other software and tools, and any partner logic 
--functions, and any output files from any of the foregoing 
--(including device programming or simulation files), and any 
--associated documentation or information are expressly subject 
--to the terms and conditions of the Intel Program License 
--Subscription Agreement, the Intel Quartus Prime License Agreement,
--the Intel FPGA IP License Agreement, or other applicable license
--agreement, including, without limitation, that your use is for
--the sole purpose of programming logic devices manufactured by
--Intel and sold by Intel or its authorized distributors.  Please
--refer to the applicable agreement for further details, at
--https://fpgasoftware.intel.com/eula.


component memory_1
	PORT
	(
		address		: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
		clock		: IN STD_LOGIC  := '1';
		data		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
		wren		: IN STD_LOGIC ;
		q		: OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
	);
end component;

================
File: memory_1.qip
================
set_global_assignment -name IP_TOOL_NAME "RAM: 1-PORT"
set_global_assignment -name IP_TOOL_VERSION "23.1"
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{MAX 10}"
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "memory_1.vhd"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "memory_1_inst.vhd"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "memory_1.cmp"]

================
File: memory_1.vhd
================
-- megafunction wizard: %RAM: 1-PORT%
-- GENERATION: STANDARD
-- VERSION: WM1.0
-- MODULE: altsyncram 

-- ============================================================
-- File Name: memory_1.vhd
-- Megafunction Name(s):
-- 			altsyncram
--
-- Simulation Library Files(s):
-- 			altera_mf
-- ============================================================
-- ************************************************************
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
--
-- 23.1std.1 Build 993 05/14/2024 SC Lite Edition
-- ************************************************************


--Copyright (C) 2024  Intel Corporation. All rights reserved.
--Your use of Intel Corporation's design tools, logic functions 
--and other software and tools, and any partner logic 
--functions, and any output files from any of the foregoing 
--(including device programming or simulation files), and any 
--associated documentation or information are expressly subject 
--to the terms and conditions of the Intel Program License 
--Subscription Agreement, the Intel Quartus Prime License Agreement,
--the Intel FPGA IP License Agreement, or other applicable license
--agreement, including, without limitation, that your use is for
--the sole purpose of programming logic devices manufactured by
--Intel and sold by Intel or its authorized distributors.  Please
--refer to the applicable agreement for further details, at
--https://fpgasoftware.intel.com/eula.


LIBRARY ieee;
USE ieee.std_logic_1164.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;

ENTITY memory_1 IS
	PORT
	(
		address		: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
		clock		: IN STD_LOGIC  := '1';
		data		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
		wren		: IN STD_LOGIC ;
		q		: OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
	);
END memory_1;


ARCHITECTURE SYN OF memory_1 IS

	SIGNAL sub_wire0	: STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
	q    <= sub_wire0(31 DOWNTO 0);

	altsyncram_component : altsyncram
	GENERIC MAP (
		clock_enable_input_a => "BYPASS",
		clock_enable_output_a => "BYPASS",
		intended_device_family => "MAX 10",
		lpm_hint => "ENABLE_RUNTIME_MOD=NO",
		lpm_type => "altsyncram",
		numwords_a => 256,
		operation_mode => "SINGLE_PORT",
		outdata_aclr_a => "NONE",
		outdata_reg_a => "CLOCK0",
		power_up_uninitialized => "FALSE",
		read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ",
		widthad_a => 8,
		width_a => 32,
		width_byteena_a => 1
	)
	PORT MAP (
		address_a => address,
		clock0 => clock,
		data_a => data,
		wren_a => wren,
		q_a => sub_wire0
	);



END SYN;

-- ============================================================
-- CNX file retrieval info
-- ============================================================
-- Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
-- Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
-- Retrieval info: PRIVATE: AclrByte NUMERIC "0"
-- Retrieval info: PRIVATE: AclrData NUMERIC "0"
-- Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
-- Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
-- Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
-- Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
-- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
-- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
-- Retrieval info: PRIVATE: Clken NUMERIC "0"
-- Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
-- Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
-- Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
-- Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "MAX 10"
-- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
-- Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
-- Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
-- Retrieval info: PRIVATE: MIFfilename STRING "Phase_1_mem.mif"
-- Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "256"
-- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
-- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
-- Retrieval info: PRIVATE: RegAddr NUMERIC "1"
-- Retrieval info: PRIVATE: RegData NUMERIC "1"
-- Retrieval info: PRIVATE: RegOutput NUMERIC "1"
-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
-- Retrieval info: PRIVATE: SingleClock NUMERIC "1"
-- Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
-- Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0"
-- Retrieval info: PRIVATE: WidthAddr NUMERIC "8"
-- Retrieval info: PRIVATE: WidthData NUMERIC "32"
-- Retrieval info: PRIVATE: rden NUMERIC "0"
-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
-- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
-- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "MAX 10"
-- Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
-- Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
-- Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "256"
-- Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
-- Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
-- Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
-- Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
-- Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "NEW_DATA_NO_NBE_READ"
-- Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "8"
-- Retrieval info: CONSTANT: WIDTH_A NUMERIC "32"
-- Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
-- Retrieval info: USED_PORT: address 0 0 8 0 INPUT NODEFVAL "address[7..0]"
-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
-- Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL "data[31..0]"
-- Retrieval info: USED_PORT: q 0 0 32 0 OUTPUT NODEFVAL "q[31..0]"
-- Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
-- Retrieval info: CONNECT: @address_a 0 0 8 0 address 0 0 8 0
-- Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
-- Retrieval info: CONNECT: @data_a 0 0 32 0 data 0 0 32 0
-- Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
-- Retrieval info: CONNECT: q 0 0 32 0 @q_a 0 0 32 0
-- Retrieval info: GEN_FILE: TYPE_NORMAL memory_1.vhd TRUE
-- Retrieval info: GEN_FILE: TYPE_NORMAL memory_1.inc FALSE
-- Retrieval info: GEN_FILE: TYPE_NORMAL memory_1.cmp TRUE
-- Retrieval info: GEN_FILE: TYPE_NORMAL memory_1.bsf FALSE
-- Retrieval info: GEN_FILE: TYPE_NORMAL memory_1_inst.vhd TRUE
-- Retrieval info: LIB_FILE: altera_mf

================
File: ModelSim/Phase_2.cr.mti
================
C:/Users/mattj/Documents/VHDL_projects/Phase_2/decoder.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/mattj/Documents/VHDL_projects/Phase_2/decoder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package type_def
-- Compiling entity decoder
-- Compiling architecture behavior of decoder

} {} {}} C:/Users/mattj/Documents/VHDL_projects/Phase_2/type_def.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/mattj/Documents/VHDL_projects/Phase_2/type_def.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package type_def

} {} {}} C:/Users/mattj/Documents/VHDL_projects/Phase_2/reg_read_unit.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/mattj/Documents/VHDL_projects/Phase_2/reg_read_unit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package type_def
-- Compiling entity reg_read_unit
-- Compiling architecture behavior of reg_read_unit

} {} {}} C:/Users/mattj/Documents/VHDL_projects/Phase_2/SignExtend.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/mattj/Documents/VHDL_projects/Phase_2/SignExtend.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SignExtend
-- Compiling architecture Behavioral of SignExtend

} {} {}} C:/Users/mattj/Documents/VHDL_projects/Phase_2/memory_1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/mattj/Documents/VHDL_projects/Phase_2/memory_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity memory_1
-- Compiling architecture SYN of memory_1

} {} {}} C:/Users/mattj/Documents/VHDL_projects/Phase_2/register_N.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/mattj/Documents/VHDL_projects/Phase_2/register_N.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity register_N
-- Compiling architecture behavioral of register_N

} {} {}} C:/Users/mattj/Documents/VHDL_projects/Phase_2/Phase_2.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/mattj/Documents/VHDL_projects/Phase_2/Phase_2.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Phase_2
-- Compiling architecture structural of Phase_2

} {} {}} C:/Users/mattj/Documents/VHDL_projects/Phase_2/pc_adder.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/mattj/Documents/VHDL_projects/Phase_2/pc_adder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pc_adder
-- Compiling architecture behavioral of pc_adder

} {} {}} C:/Users/mattj/Documents/VHDL_projects/Phase_2/ALU.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/mattj/Documents/VHDL_projects/Phase_2/ALU.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ALU
-- Compiling architecture Behavioral of ALU

} {} {}} C:/Users/mattj/Documents/VHDL_projects/Phase_2/PC.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/mattj/Documents/VHDL_projects/Phase_2/PC.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity PC
-- Compiling architecture behavioral of PC

} {} {}} C:/Users/mattj/Documents/VHDL_projects/Phase_2/register_file.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/mattj/Documents/VHDL_projects/Phase_2/register_file.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package type_def
-- Compiling entity register_file
-- Compiling architecture behavior of register_file

} {} {}} C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd {2 {vcom -work work -2002 -explicit -stats=none C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity phase_2_tb
-- Compiling architecture testbench of phase_2_tb
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(83): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(87): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(89): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(98): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(100): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(105): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(107): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(113): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(115): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(122): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(124): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(131): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(133): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(140): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(142): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(148): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(150): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(157): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(159): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(164): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(166): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(171): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(173): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(178): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(180): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(185): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(187): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(192): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(194): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(197): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(199): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(211): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(213): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(217): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(219): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(222): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(224): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(232): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(234): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(239): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(241): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(247): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(249): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(256): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(258): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(265): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(267): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(274): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(276): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(282): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(284): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(291): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(293): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(298): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(300): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(305): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(307): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(312): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(314): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(319): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(321): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(327): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd(329): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} C:/Users/mattj/Documents/VHDL_projects/Phase_2/reg_write_unit.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/mattj/Documents/VHDL_projects/Phase_2/reg_write_unit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package type_def
-- Compiling entity reg_write_unit
-- Compiling architecture behavior of reg_write_unit

} {} {}} C:/Users/mattj/Documents/VHDL_projects/Phase_2/ALU_Mux.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/mattj/Documents/VHDL_projects/Phase_2/ALU_Mux.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ALU_Mux
-- Compiling architecture Behavioral of ALU_Mux

} {} {}}

================
File: ModelSim/Phase_2.mpf
================
; Copyright 1991-2009 Mentor Graphics Corporation
;
; All Rights Reserved.
;
; THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF 
; MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
;   

[Library]
std = $MODEL_TECH/../std
ieee = $MODEL_TECH/../ieee
verilog = $MODEL_TECH/../verilog
vital2000 = $MODEL_TECH/../vital2000
std_developerskit = $MODEL_TECH/../std_developerskit
synopsys = $MODEL_TECH/../synopsys
modelsim_lib = $MODEL_TECH/../modelsim_lib
sv_std = $MODEL_TECH/../sv_std

; Altera Primitive libraries
;
; VHDL Section
;
altera_mf = $MODEL_TECH/../altera/vhdl/altera_mf
altera = $MODEL_TECH/../altera/vhdl/altera
altera_lnsim = $MODEL_TECH/../altera/vhdl/altera_lnsim
lpm = $MODEL_TECH/../altera/vhdl/220model
220model = $MODEL_TECH/../altera/vhdl/220model
maxii = $MODEL_TECH/../altera/vhdl/maxii
maxv = $MODEL_TECH/../altera/vhdl/maxv
fiftyfivenm = $MODEL_TECH/../altera/vhdl/fiftyfivenm
sgate = $MODEL_TECH/../altera/vhdl/sgate
arriaii = $MODEL_TECH/../altera/vhdl/arriaii
arriaii_hssi = $MODEL_TECH/../altera/vhdl/arriaii_hssi
arriaii_pcie_hip = $MODEL_TECH/../altera/vhdl/arriaii_pcie_hip
arriaiigz = $MODEL_TECH/../altera/vhdl/arriaiigz
arriaiigz_hssi = $MODEL_TECH/../altera/vhdl/arriaiigz_hssi
arriaiigz_pcie_hip = $MODEL_TECH/../altera/vhdl/arriaiigz_pcie_hip
stratixiv = $MODEL_TECH/../altera/vhdl/stratixiv
stratixiv_hssi = $MODEL_TECH/../altera/vhdl/stratixiv_hssi
stratixiv_pcie_hip = $MODEL_TECH/../altera/vhdl/stratixiv_pcie_hip
cycloneiv = $MODEL_TECH/../altera/vhdl/cycloneiv
cycloneiv_hssi = $MODEL_TECH/../altera/vhdl/cycloneiv_hssi
cycloneiv_pcie_hip = $MODEL_TECH/../altera/vhdl/cycloneiv_pcie_hip
cycloneive = $MODEL_TECH/../altera/vhdl/cycloneive
stratixv = $MODEL_TECH/../altera/vhdl/stratixv
stratixv_hssi = $MODEL_TECH/../altera/vhdl/stratixv_hssi
stratixv_pcie_hip = $MODEL_TECH/../altera/vhdl/stratixv_pcie_hip
arriavgz = $MODEL_TECH/../altera/vhdl/arriavgz
arriavgz_hssi = $MODEL_TECH/../altera/vhdl/arriavgz_hssi
arriavgz_pcie_hip = $MODEL_TECH/../altera/vhdl/arriavgz_pcie_hip
arriav = $MODEL_TECH/../altera/vhdl/arriav
cyclonev = $MODEL_TECH/../altera/vhdl/cyclonev
twentynm = $MODEL_TECH/../altera/vhdl/twentynm
twentynm_hssi = $MODEL_TECH/../altera/vhdl/twentynm_hssi
twentynm_hip = $MODEL_TECH/../altera/vhdl/twentynm_hip
cyclone10lp = $MODEL_TECH/../altera/vhdl/cyclone10lp
;
; Verilog Section
;
altera_mf_ver = $MODEL_TECH/../altera/verilog/altera_mf
altera_ver = $MODEL_TECH/../altera/verilog/altera
altera_lnsim_ver = $MODEL_TECH/../altera/verilog/altera_lnsim
lpm_ver = $MODEL_TECH/../altera/verilog/220model
220model_ver = $MODEL_TECH/../altera/verilog/220model
maxii_ver = $MODEL_TECH/../altera/verilog/maxii
maxv_ver = $MODEL_TECH/../altera/verilog/maxv
fiftyfivenm_ver = $MODEL_TECH/../altera/verilog/fiftyfivenm
sgate_ver = $MODEL_TECH/../altera/verilog/sgate
arriaii_ver = $MODEL_TECH/../altera/verilog/arriaii
arriaii_hssi_ver = $MODEL_TECH/../altera/verilog/arriaii_hssi
arriaii_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriaii_pcie_hip
arriaiigz_ver = $MODEL_TECH/../altera/verilog/arriaiigz
arriaiigz_hssi_ver = $MODEL_TECH/../altera/verilog/arriaiigz_hssi
arriaiigz_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriaiigz_pcie_hip
stratixiv_ver = $MODEL_TECH/../altera/verilog/stratixiv
stratixiv_hssi_ver = $MODEL_TECH/../altera/verilog/stratixiv_hssi
stratixiv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/stratixiv_pcie_hip
stratixv_ver = $MODEL_TECH/../altera/verilog/stratixv
stratixv_hssi_ver = $MODEL_TECH/../altera/verilog/stratixv_hssi
stratixv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/stratixv_pcie_hip
arriavgz_ver = $MODEL_TECH/../altera/verilog/arriavgz
arriavgz_hssi_ver = $MODEL_TECH/../altera/verilog/arriavgz_hssi
arriavgz_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriavgz_pcie_hip
arriav_ver = $MODEL_TECH/../altera/verilog/arriav
arriav_hssi_ver = $MODEL_TECH/../altera/verilog/arriav_hssi
arriav_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriav_pcie_hip
cyclonev_ver = $MODEL_TECH/../altera/verilog/cyclonev
cyclonev_hssi_ver = $MODEL_TECH/../altera/verilog/cyclonev_hssi
cyclonev_pcie_hip_ver = $MODEL_TECH/../altera/verilog/cyclonev_pcie_hip
cycloneiv_ver = $MODEL_TECH/../altera/verilog/cycloneiv
cycloneiv_hssi_ver = $MODEL_TECH/../altera/verilog/cycloneiv_hssi
cycloneiv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/cycloneiv_pcie_hip
cycloneive_ver = $MODEL_TECH/../altera/verilog/cycloneive
twentynm_ver = $MODEL_TECH/../altera/verilog/twentynm
twentynm_hssi_ver = $MODEL_TECH/../altera/verilog/twentynm_hssi
twentynm_hip_ver = $MODEL_TECH/../altera/verilog/twentynm_hip
cyclone10lp_ver = $MODEL_TECH/../altera/verilog/cyclone10lp

work = work
[vcom]
; VHDL93 variable selects language version as the default. 
; Default is VHDL-2002.
; Value of 0 or 1987 for VHDL-1987.
; Value of 1 or 1993 for VHDL-1993.
; Default or value of 2 or 2002 for VHDL-2002.
; Default or value of 3 or 2008 for VHDL-2008.
VHDL93 = 2002

; Show source line containing error. Default is off.
; Show_source = 1

; Turn off unbound-component warnings. Default is on.
; Show_Warning1 = 0

; Turn off process-without-a-wait-statement warnings. Default is on.
; Show_Warning2 = 0

; Turn off null-range warnings. Default is on.
; Show_Warning3 = 0

; Turn off no-space-in-time-literal warnings. Default is on.
; Show_Warning4 = 0

; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on.
; Show_Warning5 = 0

; Turn off optimization for IEEE std_logic_1164 package. Default is on.
; Optimize_1164 = 0

; Turn on resolving of ambiguous function overloading in favor of the
; "explicit" function declaration (not the one automatically created by
; the compiler for each type declaration). Default is off.
; The .ini file has Explicit enabled so that std_logic_signed/unsigned
; will match the behavior of synthesis tools.
Explicit = 1

; Turn off acceleration of the VITAL packages. Default is to accelerate.
; NoVital = 1

; Turn off VITAL compliance checking. Default is checking on.
; NoVitalCheck = 1

; Ignore VITAL compliance checking errors. Default is to not ignore.
; IgnoreVitalErrors = 1

; Turn off VITAL compliance checking warnings. Default is to show warnings.
; Show_VitalChecksWarnings = 0

; Keep silent about case statement static warnings.
; Default is to give a warning.
; NoCaseStaticError = 1

; Keep silent about warnings caused by aggregates that are not locally static.
; Default is to give a warning.
; NoOthersStaticError = 1

; Turn off inclusion of debugging info within design units.
; Default is to include debugging info.
; NoDebug = 1

; Turn off "Loading..." messages. Default is messages on.
; Quiet = 1

; Turn on some limited synthesis rule compliance checking. Checks only:
;    -- signals used (read) by a process must be in the sensitivity list
; CheckSynthesis = 1

; Activate optimizations on expressions that do not involve signals,
; waits, or function/procedure/task invocations. Default is off.
; ScalarOpts = 1

; Require the user to specify a configuration for all bindings,
; and do not generate a compile time default binding for the
; component. This will result in an elaboration error of
; 'component not bound' if the user fails to do so. Avoids the rare
; issue of a false dependency upon the unused default binding.
; RequireConfigForAllDefaultBinding = 1

; Inhibit range checking on subscripts of arrays. Range checking on
; scalars defined with subtypes is inhibited by default.
; NoIndexCheck = 1

; Inhibit range checks on all (implicit and explicit) assignments to
; scalar objects defined with subtypes.
; NoRangeCheck = 1

[vlog]

; Turn off inclusion of debugging info within design units.
; Default is to include debugging info.
; NoDebug = 1

; Turn off "loading..." messages. Default is messages on.
; Quiet = 1

; Turn on Verilog hazard checking (order-dependent accessing of global vars).
; Default is off.
; Hazard = 1

; Turn on converting regular Verilog identifiers to uppercase. Allows case
; insensitivity for module names. Default is no conversion.
; UpCase = 1

; Turn on incremental compilation of modules. Default is off.
; Incremental = 1

; Turns on lint-style checking.
; Show_Lint = 1

[vsim]
; Simulator resolution
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
Resolution = ps

; User time unit for run commands
; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the
; unit specified for Resolution. For example, if Resolution is 100ps,
; then UserTimeUnit defaults to ps.
; Should generally be set to default.
UserTimeUnit = default

; Default run length
RunLength = 750 ns

; Maximum iterations that can be run without advancing simulation time
IterationLimit = 5000

; Directive to license manager:
; vhdl          Immediately reserve a VHDL license
; vlog          Immediately reserve a Verilog license
; plus          Immediately reserve a VHDL and Verilog license
; nomgc         Do not look for Mentor Graphics Licenses
; nomti         Do not look for Model Technology Licenses
; noqueue       Do not wait in the license queue when a license isn't available
; viewsim	Try for viewer license but accept simulator license(s) instead
;		of queuing for viewer license
; License = plus

; Stop the simulator after a VHDL/Verilog assertion message
; 0 = Note  1 = Warning  2 = Error  3 = Failure  4 = Fatal
BreakOnAssertion = 3

; Assertion Message Format
; %S - Severity Level 
; %R - Report Message
; %T - Time of assertion
; %D - Delta
; %I - Instance or Region pathname (if available)
; %% - print '%' character
; AssertionFormat = "** %S: %R\n   Time: %T  Iteration: %D%I\n"

; Assertion File - alternate file for storing VHDL/Verilog assertion messages
; AssertFile = assert.log

; Default radix for all windows and commands...
; Set to symbolic, ascii, binary, octal, decimal, hex, unsigned
DefaultRadix = symbolic

; VSIM Startup command
; Startup = do startup.do

; File for saving command transcript
TranscriptFile = transcript

; File for saving command history
; CommandHistory = cmdhist.log

; Specify whether paths in simulator commands should be described
; in VHDL or Verilog format.
; For VHDL, PathSeparator = /
; For Verilog, PathSeparator = .
; Must not be the same character as DatasetSeparator.
PathSeparator = /

; Specify the dataset separator for fully rooted contexts.
; The default is ':'. For example, sim:/top
; Must not be the same character as PathSeparator.
DatasetSeparator = :

; Disable VHDL assertion messages
; IgnoreNote = 1
; IgnoreWarning = 1
; IgnoreError = 1
; IgnoreFailure = 1

; Default force kind. May be freeze, drive, deposit, or default
; or in other terms, fixed, wired, or charged.
; A value of "default" will use the signal kind to determine the
; force kind, drive for resolved signals, freeze for unresolved signals
; DefaultForceKind = freeze

; If zero, open files when elaborated; otherwise, open files on
; first read or write.  Default is 0.
; DelayFileOpen = 1

; Control VHDL files opened for write.
;   0 = Buffered, 1 = Unbuffered
UnbufferedOutput = 0

; Control the number of VHDL files open concurrently.
; This number should always be less than the current ulimit
; setting for max file descriptors.
;   0 = unlimited
ConcurrentFileLimit = 40

; Control the number of hierarchical regions displayed as
; part of a signal name shown in the Wave window.
; A value of zero tells VSIM to display the full name.
; The default is 0.
; WaveSignalNameWidth = 0

; Turn off warnings from the std_logic_arith, std_logic_unsigned
; and std_logic_signed packages.
; StdArithNoWarnings = 1

; Turn off warnings from the IEEE numeric_std and numeric_bit packages.
; NumericStdNoWarnings = 1

; Control the format of the (VHDL) FOR generate statement label
; for each iteration.  Do not quote it.
; The format string here must contain the conversion codes %s and %d,
; in that order, and no other conversion codes.  The %s represents
; the generate_label; the %d represents the generate parameter value
; at a particular generate iteration (this is the position number if
; the generate parameter is of an enumeration type).  Embedded whitespace
; is allowed (but discouraged); leading and trailing whitespace is ignored.
; Application of the format must result in a unique scope name over all
; such names in the design so that name lookup can function properly.
; GenerateFormat = %s__%d

; Specify whether checkpoint files should be compressed.
; The default is 1 (compressed).
; CheckpointCompressMode = 0

; List of dynamically loaded objects for Verilog PLI applications
; Veriuser = veriuser.sl

; Specify default options for the restart command. Options can be one
; or more of: -force -nobreakpoint -nolist -nolog -nowave
; DefaultRestartOptions = -force

; HP-UX 10.20 ONLY - Enable memory locking to speed up large designs
; (> 500 megabyte memory footprint). Default is disabled.
; Specify number of megabytes to lock.
; LockedMemory = 1000

; Turn on (1) or off (0) WLF file compression.
; The default is 1 (compress WLF file).
; WLFCompress = 0

; Specify whether to save all design hierarchy (1) in the WLF file
; or only regions containing logged signals (0).
; The default is 0 (save only regions with logged signals).
; WLFSaveAllRegions = 1

; WLF file time limit.  Limit WLF file by time, as closely as possible,
; to the specified amount of simulation time.  When the limit is exceeded
; the earliest times get truncated from the file.
; If both time and size limits are specified the most restrictive is used.
; UserTimeUnits are used if time units are not specified.
; The default is 0 (no limit).  Example: WLFTimeLimit = {100 ms}
; WLFTimeLimit = 0

; WLF file size limit.  Limit WLF file size, as closely as possible,
; to the specified number of megabytes.  If both time and size limits
; are specified then the most restrictive is used.
; The default is 0 (no limit).
; WLFSizeLimit = 1000

; Specify whether or not a WLF file should be deleted when the
; simulation ends.  A value of 1 will cause the WLF file to be deleted.
; The default is 0 (do not delete WLF file when simulation ends).
; WLFDeleteOnQuit = 1

; Automatic SDF compilation
; Disables automatic compilation of SDF files in flows that support it.
; Default is on, uncomment to turn off.
; NoAutoSDFCompile = 1

[lmc]

[msg_system]
; Change a message severity or suppress a message.
; The format is: <msg directive> = <msg number>[,<msg number>...]
; Examples:
;   note = 3009
;   warning = 3033
;   error = 3010,3016
;   fatal = 3016,3033
;   suppress = 3009,3016,3043
; The command verror <msg number> can be used to get the complete
; description of a message.

; Control transcripting of elaboration/runtime messages.
; The default is to have messages appear in the transcript and 
; recorded in the wlf file (messages that are recorded in the
; wlf file can be viewed in the MsgViewer).  The other settings
; are to send messages only to the transcript or only to the 
; wlf file.  The valid values are
;    both  {default}
;    tran  {transcript only}
;    wlf   {wlf file only}
; msgmode = both
[Project]
** Warning: ; Warning -- Do not edit the project properties directly.
;            Property names are dynamic in nature and property
;            values have special syntax.  Changing property data directly
;            can result in a corrupt MPF file.  All project properties
;            can be modified through project window dialogs.
Project_Version = 6
Project_DefaultLib = work
Project_SortMethod = unused
Project_Files_Count = 14
Project_File_0 = C:/Users/mattj/Documents/VHDL_projects/Phase_2/decoder.vhd
Project_File_P_0 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424900 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 2 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_1 = C:/Users/mattj/Documents/VHDL_projects/Phase_2/type_def.vhd
Project_File_P_1 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424941 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 13 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_2 = C:/Users/mattj/Documents/VHDL_projects/Phase_2/reg_read_unit.vhd
Project_File_P_2 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424968 vhdl_disableopt 0 vhdl_vital 0 cover_excludedefault 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn3 1 cover_covercells 0 vhdl_0InOptions {} vhdl_warn4 1 voptflow 1 cover_optlevel 3 vhdl_options {} vhdl_warn5 1 toggle - ood 0 cover_noshort 0 compile_to work compile_order 8 cover_nosub 0 dont_compile 0 vhdl_use93 2002
Project_File_3 = C:/Users/mattj/Documents/VHDL_projects/Phase_2/SignExtend.vhd
Project_File_P_3 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424946 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 12 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_4 = C:/Users/mattj/Documents/VHDL_projects/Phase_2/memory_1.vhd
Project_File_P_4 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1743884129 vhdl_disableopt 0 vhdl_vital 0 cover_excludedefault 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn3 1 cover_covercells 0 vhdl_0InOptions {} vhdl_warn4 1 voptflow 1 cover_optlevel 3 vhdl_options {} vhdl_warn5 1 toggle - ood 0 cover_noshort 0 compile_to work compile_order 3 cover_nosub 0 dont_compile 0 vhdl_use93 2002
Project_File_5 = C:/Users/mattj/Documents/VHDL_projects/Phase_2/register_N.vhd
Project_File_P_5 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424951 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 11 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_6 = C:/Users/mattj/Documents/VHDL_projects/Phase_2/ALU.vhd
Project_File_P_6 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424910 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 0 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_7 = C:/Users/mattj/Documents/VHDL_projects/Phase_2/pc_adder.vhd
Project_File_P_7 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424986 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 5 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_8 = C:/Users/mattj/Documents/VHDL_projects/Phase_2/Phase_2.vhd
Project_File_P_8 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424981 vhdl_disableopt 0 vhdl_vital 0 cover_excludedefault 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn3 1 cover_covercells 0 vhdl_0InOptions {} vhdl_warn4 1 voptflow 1 cover_optlevel 3 vhdl_options {} vhdl_warn5 1 toggle - ood 0 cover_noshort 0 compile_to work compile_order 6 cover_nosub 0 dont_compile 0 vhdl_use93 2002
Project_File_9 = C:/Users/mattj/Documents/VHDL_projects/Phase_2/PC.vhd
Project_File_P_9 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424891 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 4 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_10 = C:/Users/mattj/Documents/VHDL_projects/Phase_2/register_file.vhd
Project_File_P_10 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424957 vhdl_disableopt 0 vhdl_vital 0 cover_excludedefault 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn3 1 cover_covercells 0 vhdl_0InOptions {} vhdl_warn4 1 voptflow 1 cover_optlevel 3 vhdl_options {} vhdl_warn5 1 toggle - ood 0 cover_noshort 0 compile_to work compile_order 10 cover_nosub 0 dont_compile 0 vhdl_use93 2002
Project_File_11 = C:/Users/mattj/Documents/VHDL_projects/Phase_2/reg_write_unit.vhd
Project_File_P_11 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424961 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 9 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_12 = C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd
Project_File_P_12 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744425481 vhdl_disableopt 0 vhdl_vital 0 cover_excludedefault 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn3 1 cover_covercells 0 vhdl_0InOptions {} vhdl_warn4 1 voptflow 1 cover_optlevel 3 vhdl_options {} vhdl_warn5 1 toggle - ood 0 cover_noshort 0 compile_to work compile_order 7 cover_nosub 0 dont_compile 0 vhdl_use93 2002
Project_File_13 = C:/Users/mattj/Documents/VHDL_projects/Phase_2/ALU_Mux.vhd
Project_File_P_13 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424905 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 1 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_Sim_Count = 0
Project_Folder_Count = 0
Echo_Compile_Output = 0
Save_Compile_Report = 1
Project_Opt_Count = 0
ForceSoftPaths = 0
ProjectStatusDelay = 5000
VERILOG_DoubleClick = Edit
VERILOG_CustomDoubleClick = 
SYSTEMVERILOG_DoubleClick = Edit
SYSTEMVERILOG_CustomDoubleClick = 
VHDL_DoubleClick = Edit
VHDL_CustomDoubleClick = 
PSL_DoubleClick = Edit
PSL_CustomDoubleClick = 
TEXT_DoubleClick = Edit
TEXT_CustomDoubleClick = 
SYSTEMC_DoubleClick = Edit
SYSTEMC_CustomDoubleClick = 
TCL_DoubleClick = Edit
TCL_CustomDoubleClick = 
MACRO_DoubleClick = Edit
MACRO_CustomDoubleClick = 
VCD_DoubleClick = Edit
VCD_CustomDoubleClick = 
SDF_DoubleClick = Edit
SDF_CustomDoubleClick = 
XML_DoubleClick = Edit
XML_CustomDoubleClick = 
LOGFILE_DoubleClick = Edit
LOGFILE_CustomDoubleClick = 
UCDB_DoubleClick = Edit
UCDB_CustomDoubleClick = 
TDB_DoubleClick = Edit
TDB_CustomDoubleClick = 
UPF_DoubleClick = Edit
UPF_CustomDoubleClick = 
PCF_DoubleClick = Edit
PCF_CustomDoubleClick = 
PROJECT_DoubleClick = Edit
PROJECT_CustomDoubleClick = 
VRM_DoubleClick = Edit
VRM_CustomDoubleClick = 
DEBUGDATABASE_DoubleClick = Edit
DEBUGDATABASE_CustomDoubleClick = 
DEBUGARCHIVE_DoubleClick = Edit
DEBUGARCHIVE_CustomDoubleClick = 
Project_Major_Version = 2020
Project_Minor_Version = 1

================
File: ModelSim/transcript
================
# Compile of ALU.vhd was successful.
# Compile of ALU_Mux.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of memory_1.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of pc_adder.vhd was successful.
# Compile of Phase_2.vhd was successful.
# Compile of phase_2_tb.vhd was successful with warnings.
# Compile of reg_read_unit.vhd was successful.
# Compile of reg_write_unit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of register_N.vhd was successful.
# Compile of SignExtend.vhd was successful.
# Compile of type_def.vhd was successful.
# 14 compiles, 1 failed with no errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_Mux.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of memory_1.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of pc_adder.vhd was successful.
# Compile of Phase_2.vhd was successful.
# Compile of phase_2_tb.vhd was successful with warnings.
# Compile of reg_read_unit.vhd was successful.
# Compile of reg_write_unit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of register_N.vhd was successful.
# Compile of SignExtend.vhd was successful.
# Compile of type_def.vhd was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.phase_2_tb
# vsim -gui work.phase_2_tb 
# Start time: 21:31:33 on Apr 11,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.phase_2_tb(testbench)
# Loading work.phase_2(structural)
# Loading work.pc(behavioral)
# Loading altera_mf.altera_mf_components
# Loading work.memory_1(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.pc_adder(behavioral)
# Loading work.type_def
# Loading work.register_file(behavior)
# Loading work.reg_write_unit(behavior)
# Loading ieee.numeric_std(body)
# Loading work.decoder(behavior)
# Loading work.register_n(behavioral)
# Loading work.reg_read_unit(behavior)
# Loading work.signextend(behavioral)
# Loading work.alu_mux(behavioral)
# Loading work.alu(behavioral)
add wave -position end  sim:/phase_2_tb/clock
add wave -position end  sim:/phase_2_tb/reset
add wave -position end  sim:/phase_2_tb/instr_wren
add wave -position end  sim:/phase_2_tb/instr_input
add wave -position end  sim:/phase_2_tb/regwrite
add wave -position end  sim:/phase_2_tb/alu_src
add wave -position end  sim:/phase_2_tb/alu_op
add wave -position end  sim:/phase_2_tb/read_data_1
add wave -position end  sim:/phase_2_tb/read_data_2
add wave -position end  sim:/phase_2_tb/read_reg_1
add wave -position end  sim:/phase_2_tb/read_reg_2
add wave -position end  sim:/phase_2_tb/write_reg
add wave -position end  sim:/phase_2_tb/alu_out
add wave -position end  sim:/phase_2_tb/alu_zero
add wave -position end  sim:/phase_2_tb/instr_mem_out
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /phase_2_tb/DUT/registers_inst/read_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /phase_2_tb/DUT/registers_inst/read_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /phase_2_tb/DUT/registers_inst/write_unit/dec
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /phase_2_tb/DUT/pc_adder_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /phase_2_tb/DUT/pc_adder_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /phase_2_tb/DUT/registers_inst/read_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /phase_2_tb/DUT/registers_inst/read_unit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Compile of ALU.vhd was successful.
# Compile of ALU_Mux.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of memory_1.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of pc_adder.vhd was successful.
# Compile of Phase_2.vhd was successful.
# Compile of phase_2_tb.vhd was successful with warnings.
# Compile of reg_read_unit.vhd was successful.
# Compile of reg_write_unit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of register_N.vhd was successful.
# Compile of SignExtend.vhd was successful.
# Compile of type_def.vhd was successful.
# 14 compiles, 0 failed with no errors.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /phase_2_tb/DUT/registers_inst/read_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /phase_2_tb/DUT/registers_inst/read_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /phase_2_tb/DUT/registers_inst/write_unit/dec
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /phase_2_tb/DUT/pc_adder_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /phase_2_tb/DUT/pc_adder_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /phase_2_tb/DUT/registers_inst/read_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /phase_2_tb/DUT/registers_inst/read_unit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.phase_2_tb(testbench)
# Loading work.phase_2(structural)
# Loading work.pc(behavioral)
# Loading work.memory_1(syn)
# Loading work.pc_adder(behavioral)
# Loading work.type_def
# Loading work.register_file(behavior)
# Loading work.reg_write_unit(behavior)
# Loading work.decoder(behavior)
# Loading work.register_n(behavioral)
# Loading work.reg_read_unit(behavior)
# Loading work.signextend(behavioral)
# Loading work.alu_mux(behavioral)
# Loading work.alu(behavioral)
# Compile of ALU.vhd was successful.
# Compile of ALU_Mux.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of memory_1.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of pc_adder.vhd was successful.
# Compile of Phase_2.vhd was successful.
# Compile of phase_2_tb.vhd was successful with warnings.
# Compile of reg_read_unit.vhd was successful.
# Compile of reg_write_unit.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of register_N.vhd was successful.
# Compile of SignExtend.vhd was successful.
# Compile of type_def.vhd was successful.
# 14 compiles, 0 failed with no errors.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /phase_2_tb/DUT/registers_inst/read_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /phase_2_tb/DUT/registers_inst/read_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /phase_2_tb/DUT/registers_inst/write_unit/dec
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /phase_2_tb/DUT/pc_adder_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /phase_2_tb/DUT/pc_adder_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /phase_2_tb/DUT/registers_inst/read_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /phase_2_tb/DUT/registers_inst/read_unit
# End time: 22:11:00 on Apr 11,2025, Elapsed time: 0:39:27
# Errors: 0, Warnings: 9

================
File: ModelSim/work/_info
================
m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
Ealu
Z0 w1744424910
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 352
Z4 dC:/Users/mattj/Documents/VHDL_projects/Phase_2/ModelSim
Z5 8C:/Users/mattj/Documents/VHDL_projects/Phase_2/ALU.vhd
Z6 FC:/Users/mattj/Documents/VHDL_projects/Phase_2/ALU.vhd
l0
Z7 L10 1
Vfnl^O3k?FM`<Ti1ejb4il3
!s100 zc_O;EA5SGDMMPd@U>>BR3
Z8 OV;C;2020.1;71
32
Z9 !s110 1744425617
!i10b 1
Z10 !s108 1744425617.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mattj/Documents/VHDL_projects/Phase_2/ALU.vhd|
Z12 !s107 C:/Users/mattj/Documents/VHDL_projects/Phase_2/ALU.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Abehavioral
R1
R2
R3
DEx4 work 3 alu 0 22 fnl^O3k?FM`<Ti1ejb4il3
!i122 352
l20
L19 34
Vng3Pa]Th?zVX4@:Q?8m?O2
!s100 UgH1olUmg]ifAMZPdZadj3
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ealu_mux
Z15 w1744424905
R2
R3
!i122 353
R4
Z16 8C:/Users/mattj/Documents/VHDL_projects/Phase_2/ALU_Mux.vhd
Z17 FC:/Users/mattj/Documents/VHDL_projects/Phase_2/ALU_Mux.vhd
l0
R7
V78k?FL=l]jz`_UBg@>DQO3
!s100 RG`agV_nY<]m0JW;Efn9:2
R8
32
R9
!i10b 1
R10
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mattj/Documents/VHDL_projects/Phase_2/ALU_Mux.vhd|
Z19 !s107 C:/Users/mattj/Documents/VHDL_projects/Phase_2/ALU_Mux.vhd|
!i113 1
R13
R14
Abehavioral
R2
R3
DEx4 work 7 alu_mux 0 22 78k?FL=l]jz`_UBg@>DQO3
!i122 353
l19
L18 5
VB517dX9<zd6@UJoT:gV940
!s100 9S3XR[VPGmTWP7Xl10kiH2
R8
32
R9
!i10b 1
R10
R18
R19
!i113 1
R13
R14
Edecoder
Z20 w1744424900
Z21 DPx4 work 8 type_def 0 22 5QMboEn:S;A5Oj1biLdCP0
R1
R2
R3
!i122 354
R4
Z22 8C:/Users/mattj/Documents/VHDL_projects/Phase_2/decoder.vhd
Z23 FC:/Users/mattj/Documents/VHDL_projects/Phase_2/decoder.vhd
l0
Z24 L14 1
VL0CT:_6IUO`<43ihd;9DN3
!s100 hhjMIHS8TjjD1OaAZb45o1
R8
32
R9
!i10b 1
R10
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mattj/Documents/VHDL_projects/Phase_2/decoder.vhd|
Z26 !s107 C:/Users/mattj/Documents/VHDL_projects/Phase_2/decoder.vhd|
!i113 1
R13
R14
Abehavior
R21
R1
R2
R3
DEx4 work 7 decoder 0 22 L0CT:_6IUO`<43ihd;9DN3
!i122 354
l22
L21 20
VcZL:^@FJA6@V7Ugcl?;SY1
!s100 WeZAZY0Z>gbP:g0nF?zB03
R8
32
R9
!i10b 1
R10
R25
R26
!i113 1
R13
R14
Edecoder_tb
Z27 w1744322091
Z28 DPx4 work 8 type_def 0 22 D:90BT;NF99C6Vgee2D9A3
R2
R3
!i122 298
R4
Z29 8C:/Users/mattj/Documents/VHDL_projects/Phase_2/decoder_tb.vhd
Z30 FC:/Users/mattj/Documents/VHDL_projects/Phase_2/decoder_tb.vhd
l0
L7 1
Vg0NLa=5Z9n5n<`0]nfRkD2
!s100 YUF@[`JoXohn_nO7`dkZQ2
R8
32
Z31 !s110 1744400987
!i10b 1
Z32 !s108 1744400987.000000
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mattj/Documents/VHDL_projects/Phase_2/decoder_tb.vhd|
Z34 !s107 C:/Users/mattj/Documents/VHDL_projects/Phase_2/decoder_tb.vhd|
!i113 1
R13
R14
Atestbench
R28
R2
R3
DEx4 work 10 decoder_tb 0 22 g0NLa=5Z9n5n<`0]nfRkD2
!i122 298
l22
L10 40
Vl9I0o`;N4FMhANaeDWUXa3
!s100 4Fc@0=^[jno_K>Ph<cf>d2
R8
32
R31
!i10b 1
R32
R33
R34
!i113 1
R13
R14
Ememory_1
Z35 w1743884129
Z36 DPx9 altera_mf 20 altera_mf_components 0 22 BN6nPmY:UEbXa[^5b@FTW1
R2
R3
!i122 355
R4
Z37 8C:/Users/mattj/Documents/VHDL_projects/Phase_2/memory_1.vhd
Z38 FC:/Users/mattj/Documents/VHDL_projects/Phase_2/memory_1.vhd
l0
L43 1
V6JjH2V:Wc8<7M?J5R[gLT3
!s100 adhg52DSUBbo0`J]J6YXJ2
R8
32
R9
!i10b 1
R10
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mattj/Documents/VHDL_projects/Phase_2/memory_1.vhd|
Z40 !s107 C:/Users/mattj/Documents/VHDL_projects/Phase_2/memory_1.vhd|
!i113 1
R13
R14
Asyn
R36
R2
R3
DEx4 work 8 memory_1 0 22 6JjH2V:Wc8<7M?J5R[gLT3
!i122 355
l59
L55 35
V@WkU5Dhd43Xjf@dTeYVNb0
!s100 DPReDmiAA@5eEj^P?[R1i1
R8
32
R9
!i10b 1
R10
R39
R40
!i113 1
R13
R14
Epc
Z41 w1744424891
R2
R3
!i122 356
R4
Z42 8C:/Users/mattj/Documents/VHDL_projects/Phase_2/PC.vhd
Z43 FC:/Users/mattj/Documents/VHDL_projects/Phase_2/PC.vhd
l0
R7
V:X0R9>k;zK6d@ckbLA3?80
!s100 ;MS56f=jW53kT3C`UN8TW0
R8
32
R9
!i10b 1
R10
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mattj/Documents/VHDL_projects/Phase_2/PC.vhd|
Z45 !s107 C:/Users/mattj/Documents/VHDL_projects/Phase_2/PC.vhd|
!i113 1
R13
R14
Abehavioral
R2
R3
DEx4 work 2 pc 0 22 :X0R9>k;zK6d@ckbLA3?80
!i122 356
l21
L19 14
VaHI;nO_m=@l@6aQNjGDNI3
!s100 @i]0O^z?4MObLT9z96DXn3
R8
32
R9
!i10b 1
R10
R44
R45
!i113 1
R13
R14
Epc_adder
Z46 w1744424986
Z47 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z48 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R2
R3
!i122 357
R4
Z49 8C:/Users/mattj/Documents/VHDL_projects/Phase_2/pc_adder.vhd
Z50 FC:/Users/mattj/Documents/VHDL_projects/Phase_2/pc_adder.vhd
l0
R7
V][BI[MH6d_j;RJ?]nD5FF2
!s100 kX;=M@`lY6b<LWado:f6c1
R8
32
R9
!i10b 1
R10
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mattj/Documents/VHDL_projects/Phase_2/pc_adder.vhd|
Z52 !s107 C:/Users/mattj/Documents/VHDL_projects/Phase_2/pc_adder.vhd|
!i113 1
R13
R14
Abehavioral
R47
R48
R2
R3
DEx4 work 8 pc_adder 0 22 ][BI[MH6d_j;RJ?]nD5FF2
!i122 357
l19
L18 4
V18b?=3hW;2?cSUW2BP4@o0
!s100 PWKA>VD]9?dQg]El@Fjo53
R8
32
R9
!i10b 1
R10
R51
R52
!i113 1
R13
R14
Ephase_2
Z53 w1744424981
R2
R3
!i122 358
R4
Z54 8C:/Users/mattj/Documents/VHDL_projects/Phase_2/Phase_2.vhd
Z55 FC:/Users/mattj/Documents/VHDL_projects/Phase_2/Phase_2.vhd
l0
R7
VW5mmYbm8E@88dZezL2PLo0
!s100 fTFIYHdKWJ=:nH?CT>O2i1
R8
32
R9
!i10b 1
R10
Z56 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mattj/Documents/VHDL_projects/Phase_2/Phase_2.vhd|
Z57 !s107 C:/Users/mattj/Documents/VHDL_projects/Phase_2/Phase_2.vhd|
!i113 1
R13
R14
Astructural
R2
R3
DEx4 work 7 phase_2 0 22 W5mmYbm8E@88dZezL2PLo0
!i122 358
l119
L30 175
V0YDLOBZT>^`k2eCnDSRiI0
!s100 c@816YfgTSU8Z[85B>A^D2
R8
32
R9
!i10b 1
R10
R56
R57
!i113 1
R13
R14
Ephase_2_tb
Z58 w1744425481
R2
R3
!i122 359
R4
Z59 8C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd
Z60 FC:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd
l0
L9 1
Vl70G`2_bUD_FEg]oM<GMb2
!s100 le3d[>emOLOikcNi1zYo`1
R8
32
Z61 !s110 1744425618
!i10b 1
R10
Z62 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd|
Z63 !s107 C:/Users/mattj/Documents/VHDL_projects/Phase_2/phase_2_tb.vhd|
!i113 1
R13
R14
Atestbench
R2
R3
DEx4 work 10 phase_2_tb 0 22 l70G`2_bUD_FEg]oM<GMb2
!i122 359
l52
L12 324
V6MoQDV`oSS5iHSOh7^Z;n0
!s100 JGTZY:CDUY`B?4GKkQjKn0
R8
32
R61
!i10b 1
R10
R62
R63
!i113 1
R13
R14
Ereg_read_unit
Z64 w1744424968
R21
R1
R2
R3
!i122 360
R4
Z65 8C:/Users/mattj/Documents/VHDL_projects/Phase_2/reg_read_unit.vhd
Z66 FC:/Users/mattj/Documents/VHDL_projects/Phase_2/reg_read_unit.vhd
l0
R24
VEE=9D3?XaBgigRanhnY880
!s100 h`^^nd>8`Xm=LEN>fV@Nc0
R8
32
R61
!i10b 1
Z67 !s108 1744425618.000000
Z68 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mattj/Documents/VHDL_projects/Phase_2/reg_read_unit.vhd|
Z69 !s107 C:/Users/mattj/Documents/VHDL_projects/Phase_2/reg_read_unit.vhd|
!i113 1
R13
R14
Abehavior
R21
R1
R2
R3
DEx4 work 13 reg_read_unit 0 22 EE=9D3?XaBgigRanhnY880
!i122 360
l27
L25 21
Vh:zGo_9L_BO_>]Roaf<6^2
!s100 4j2MR:JYSSV`cV5[ccU_70
R8
32
R61
!i10b 1
R67
R68
R69
!i113 1
R13
R14
Ereg_write_unit
Z70 w1744424961
R21
R2
R3
!i122 361
R4
Z71 8C:/Users/mattj/Documents/VHDL_projects/Phase_2/reg_write_unit.vhd
Z72 FC:/Users/mattj/Documents/VHDL_projects/Phase_2/reg_write_unit.vhd
l0
L13 1
Vbfndz7>0NBD_[]ZiDP8j41
!s100 `dBemhJLZ>@A]EGi;;ULK2
R8
32
R61
!i10b 1
R67
Z73 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mattj/Documents/VHDL_projects/Phase_2/reg_write_unit.vhd|
Z74 !s107 C:/Users/mattj/Documents/VHDL_projects/Phase_2/reg_write_unit.vhd|
!i113 1
R13
R14
Abehavior
R21
R2
R3
DEx4 work 14 reg_write_unit 0 22 bfndz7>0NBD_[]ZiDP8j41
!i122 361
l51
L25 50
VB]O22Xle57SQ6F3cF6I7n2
!s100 `V0n34`H0C6_;Ha4gJIJg3
R8
32
R61
!i10b 1
R67
R73
R74
!i113 1
R13
R14
Eregister_file
Z75 w1744424957
R21
R2
R3
!i122 362
R4
Z76 8C:/Users/mattj/Documents/VHDL_projects/Phase_2/register_file.vhd
Z77 FC:/Users/mattj/Documents/VHDL_projects/Phase_2/register_file.vhd
l0
L12 1
V1DICYB[J[VeKEn`L3H6zR2
!s100 =n;M`9GKoG95377`=@lVD0
R8
32
R61
!i10b 1
R67
Z78 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mattj/Documents/VHDL_projects/Phase_2/register_file.vhd|
Z79 !s107 C:/Users/mattj/Documents/VHDL_projects/Phase_2/register_file.vhd|
!i113 1
R13
R14
Abehavior
R21
R2
R3
DEx4 work 13 register_file 0 22 1DICYB[J[VeKEn`L3H6zR2
!i122 362
l57
L27 52
VY0WK261k5YI5G?_8cZNCH1
!s100 JW:AG_<CSYE?`BBX4e:5K1
R8
32
R61
!i10b 1
R67
R78
R79
!i113 1
R13
R14
Eregister_n
Z80 w1744424951
R2
R3
!i122 363
R4
Z81 8C:/Users/mattj/Documents/VHDL_projects/Phase_2/register_N.vhd
Z82 FC:/Users/mattj/Documents/VHDL_projects/Phase_2/register_N.vhd
l0
R7
VH2NEL2jOVbB>i`:VZlEl23
!s100 HW;z<MCZEA?mgIgBh@lhf0
R8
32
R61
!i10b 1
R67
Z83 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mattj/Documents/VHDL_projects/Phase_2/register_N.vhd|
Z84 !s107 C:/Users/mattj/Documents/VHDL_projects/Phase_2/register_N.vhd|
!i113 1
R13
R14
Abehavioral
R2
R3
DEx4 work 10 register_n 0 22 H2NEL2jOVbB>i`:VZlEl23
!i122 363
l24
L21 16
V7V72F<[T@VO9UUam`cHaO0
!s100 =Ud5V;]3;88SUoEg@7RCa3
R8
32
R61
!i10b 1
R67
R83
R84
!i113 1
R13
R14
Esignextend
Z85 w1744424946
R2
R3
!i122 364
R4
Z86 8C:/Users/mattj/Documents/VHDL_projects/Phase_2/SignExtend.vhd
Z87 FC:/Users/mattj/Documents/VHDL_projects/Phase_2/SignExtend.vhd
l0
R7
VJgSG]>bNV[ND:4[362N]30
!s100 R`bH009j1@ESkZ:b7E:o20
R8
32
R61
!i10b 1
R67
Z88 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mattj/Documents/VHDL_projects/Phase_2/SignExtend.vhd|
Z89 !s107 C:/Users/mattj/Documents/VHDL_projects/Phase_2/SignExtend.vhd|
!i113 1
R13
R14
Abehavioral
R2
R3
DEx4 work 10 signextend 0 22 JgSG]>bNV[ND:4[362N]30
!i122 364
l18
L17 5
V4mZILUBd?zXj_g]ZXGccc1
!s100 =2FAOFnF0J>_8SW2R5JPP2
R8
32
R61
!i10b 1
R67
R88
R89
!i113 1
R13
R14
Ptype_def
R2
R3
!i122 365
w1744424941
R4
8C:/Users/mattj/Documents/VHDL_projects/Phase_2/type_def.vhd
FC:/Users/mattj/Documents/VHDL_projects/Phase_2/type_def.vhd
l0
L9 1
V5QMboEn:S;A5Oj1biLdCP0
!s100 5@dXE=X?jC3D[ZE;zT_YU1
R8
32
R61
!i10b 1
R67
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mattj/Documents/VHDL_projects/Phase_2/type_def.vhd|
!s107 C:/Users/mattj/Documents/VHDL_projects/Phase_2/type_def.vhd|
!i113 1
R13
R14

================
File: ModelSim/work/_vmake
================
m255
K4
z0
cModel Technology

================
File: pc_adder.vhd
================
-- Design Phase 2 
-- Date: 4/5/2025
-- Authors: Matthew Collins & Lewis Bates
-- Emails: mcollins42@tntech.edu & lfbates42@tntech.edu

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;  -- For addition

ENTITY pc_adder IS
    PORT (
        A : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);  -- 32-bit input from PC
        B : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);  -- 32-bit constant input (4)
        F : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)   -- 32-bit output (A + B)
    );
END pc_adder;

ARCHITECTURE behavioral OF pc_adder IS
BEGIN
    F <= A + B;  -- Add input A and input B
END behavioral;

================
File: PC.vhd
================
-- Design Phase 1 
-- Date: 3/14/2025
-- Authors: Matthew Collins & Lewis Bates
-- Emails: mcollins42@tntech.edu & lfbates42@tntech.edu


LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY PC IS
    PORT (
        Clock   : IN  STD_LOGIC;
        Resetn  : IN  STD_LOGIC;
        D       : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);  -- 32-bit input
        Q       : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)   -- 32-bit output
    );
END PC;

ARCHITECTURE behavioral OF PC IS
    SIGNAL reg_data : STD_LOGIC_VECTOR(31 DOWNTO 0) := (OTHERS => '0');
BEGIN
    PROCESS (Clock, Resetn)
    BEGIN
        IF Resetn = '0' THEN
            reg_data <= (OTHERS => '0');  -- Reset to 0
        ELSIF rising_edge(Clock) THEN
            reg_data <= D;  -- Update on rising edge
        END IF;
    END PROCESS;

    Q <= reg_data;
END behavioral;

================
File: Phase_2_nativelink_simulation.rpt
================
Info: Start Nativelink Simulation process
Error: You haven't chosen a simulation tool to use. You can specify a simulation tool in the Simulation page of Settings dialog box.

================
File: phase_2_tb.vhd
================
-- Design Phase 2
-- Date: 4/11/2025
-- Authors: Matthew Collins & Lewis Bates
-- Emails: mcollins42@tntech.edu & lfbates42@tntech.edu

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;

ENTITY phase_2_tb IS
END ENTITY;

ARCHITECTURE testbench OF phase_2_tb IS

	-- Component Declarations
	COMPONENT phase_2 IS
		PORT (
        clock         		: IN  STD_LOGIC;
        reset         		: IN  STD_LOGIC;
        instr_wren         : IN  STD_LOGIC;								-- Instruction Write enable
        instr_input        : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);	-- Instruction input
		  regwrite				: IN 	STD_LOGIC;								-- Enable bit for the register file
		  alu_src				: IN  STD_LOGIC;								-- Control bit for the input of the ALU
		  alu_op					: IN  STD_LOGIC_VECTOR(3 DOWNTO 0);		-- Control for the ALU Operation
		  reg_data_1			: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);  	-- Read Data 1
		  reg_data_2			: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);  	-- Read Data 2
		  read_reg_1			: OUT STD_LOGIC_VECTOR(4 DOWNTO 0);  	-- Read Register 1
		  read_reg_2			: OUT STD_LOGIC_VECTOR(4 DOWNTO 0);  	-- Read Register 2
		  write_reg				: OUT STD_LOGIC_VECTOR(4 DOWNTO 0);  	-- Write Register
		  alu_out				: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);  	-- Output of the ALU
		  alu_zero				: OUT STD_LOGIC;							  	-- Zero output of ALU
        instr_mem_out 		: OUT STD_LOGIC_VECTOR(31 DOWNTO 0)    -- Instruction Memory output
		);
	END COMPONENT;

	-- Signals to test entity
	SIGNAL clock 				: STD_LOGIC;
	SIGNAL reset 				: STD_LOGIC;
	SIGNAL instr_wren 		: STD_LOGIC;
	SIGNAL instr_input 		: STD_LOGIC_VECTOR(31 DOWNTO 0);
	SIGNAL regwrite 			: STD_LOGIC;
	SIGNAL alu_src 			: STD_LOGIC;
	SIGNAL alu_op 				: STD_LOGIC_VECTOR(3 DOWNTO 0);
	SIGNAL read_data_1 		: STD_LOGIC_VECTOR(31 DOWNTO 0);
	SIGNAL read_data_2 		: STD_LOGIC_VECTOR(31 DOWNTO 0);
	SIGNAL read_reg_1 		: STD_LOGIC_VECTOR(4 DOWNTO 0);
	SIGNAL read_reg_2 		: STD_LOGIC_VECTOR(4 DOWNTO 0);
	SIGNAL write_reg  		: STD_LOGIC_VECTOR(4 DOWNTO 0);
	SIGNAL alu_out				: STD_LOGIC_VECTOR(31 DOWNTO 0);
	SIGNAL alu_zero 			: STD_LOGIC;
	SIGNAL instr_mem_out 	: STD_LOGIC_VECTOR(31 DOWNTO 0);

BEGIN

	DUT: phase_2 PORT MAP (
						  clock				=> clock,
						  reset				=> reset,
						  instr_wren		=> instr_wren,
						  instr_input		=> instr_input,
						  regwrite			=> regwrite,
						  alu_src			=> alu_src,
						  alu_op				=> alu_op,
						  reg_data_1		=> read_data_1,
						  reg_data_2		=> read_data_2,
						  read_reg_1		=> read_reg_1,
						  read_reg_2		=> read_reg_2,
						  write_reg			=> write_reg,
						  alu_out			=> alu_out,
						  alu_zero			=> alu_zero,
						  instr_mem_out	=> instr_mem_out
						  );
	
	test_bench: PROCESS
	BEGIN
		
		  -- Initialize input signals
		  clock 			<= '0';
        reset 			<= '1';
        instr_wren 	<= '1';
        instr_input 	<= "00000000000000000000000000000000";
		  regwrite 		<= '0';
		  alu_src 		<= '0';
		  alu_op 		<= "0011";
		  WAIT FOR 5ns;
		  
		  -- Toggle reset to prep the registers.
		  reset <= '0';
		  WAIT FOR 5ns;
		  reset <= '1';
		  WAIT FOR 5ns;
		  
		  -- First, Load the instructions into the memory
		  
		  -- Initialize the Register values
		  
		  -- 1. NOR $t0, $zero, $zero
		  instr_input <= "00000000000000000100000000100111";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  -- 2. SUB $t0, $zero, $t0
		  instr_input <= "00000000000010000100000000100010";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  -- (3-5). ADD $t3, $t3, $t0
		  FOR i IN 1 TO 3 LOOP
			  instr_input <= "00000001011010000101100000100000";
			  clock <= '0';
			  WAIT FOR 5ns;
			  clock <= '1';
			  WAIT FOR 5ns;
		  END LOOP;
		  
		  -- (6-8). ADD $t4, $t4, $t0
		  FOR i IN 1 TO 3 LOOP
			  instr_input <= "00000001100010000110000000100000";
			  clock <= '0';
			  WAIT FOR 5ns;
			  clock <= '1';
			  WAIT FOR 5ns;
		  END LOOP;
		  
		  -- (9-13). ADD $s1, $s1, $t0
		  FOR i IN 1 TO 5 LOOP
			  instr_input <= "00000010001010001000100000100000";
			  clock <= '0';
			  WAIT FOR 5ns;
			  clock <= '1';
			  WAIT FOR 5ns;
		  END LOOP;
		  
		  -- (14-18). ADD $s2, $s2, $t0
		  FOR i IN 1 TO 5 LOOP
			  instr_input <= "00000010010010001001000000100000";
			  clock <= '0';
			  WAIT FOR 5ns;
			  clock <= '1';
			  WAIT FOR 5ns;
		  END LOOP;
		  
		  -- 19. ADD $t0, $zero, $zero
		  instr_input <= "00000000000000000100000000100000";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  -- Testing Instructions
		  
		  -- 20. ADD $t3, $t0, $t1
		  instr_input <= "00000001000010010101100000100000";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  -- 21. SUB $t4, $s0, $s1
		  instr_input <= "00000010000100010110000000100010";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  -- 22. AND $t5, $t3, $t4
		  instr_input <= "00000001011011000110100000100100";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  -- 23. XOR $t0, $s3, $s4
		  instr_input <= "00000010011101000100000000100110";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  -- 24. NOR $t2, $zero, $t5
		  instr_input <= "00000000000011010101000000100111";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  -- 25. ADDi $s3, $s3, 4
		  instr_input <= "00100010011100110000000000000100";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  ------------------------------------------
		  -- Run the instructions through the ALU --
		  ------------------------------------------
		  
		  instr_wren 	<= '0';
		  instr_input 	<= (OTHERS => '0');
		  regwrite 		<= '1';
		  
		  -- Reset the PC Register
		  reset <= '0';
		  WAIT FOR 5ns;
		  reset <= '1';
		  WAIT FOR 5ns;
		  
		  -- Load in First Instruction
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  
		  -- Initialize the Register values
		  
		  -- 1. NOR $t0, $zero, $zero
		  alu_op <= "1100";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  -- 2. SUB $t0, $zero, $t0
		  alu_op <= "0110";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  -- (3-5). ADD $t3, $t3, $t0
		  FOR i IN 1 TO 3 LOOP
			  alu_op <= "0010";
			  clock <= '0';
			  WAIT FOR 5ns;
			  clock <= '1';
			  WAIT FOR 5ns;
		  END LOOP;
		  
		  -- (6-8). ADD $t4, $t4, $t0
		  FOR i IN 1 TO 3 LOOP
			  alu_op <= "0010";
			  clock <= '0';
			  WAIT FOR 5ns;
			  clock <= '1';
			  WAIT FOR 5ns;
		  END LOOP;
		  
		  -- (9-13). ADD $s1, $s1, $t0
		  FOR i IN 1 TO 5 LOOP
			  alu_op <= "0010";
			  clock <= '0';
			  WAIT FOR 5ns;
			  clock <= '1';
			  WAIT FOR 5ns;
		  END LOOP;
		  
		  -- (14-18). ADD $s2, $s2, $t0
		  FOR i IN 1 TO 5 LOOP
			  alu_op <= "0010";
			  clock <= '0';
			  WAIT FOR 5ns;
			  clock <= '1';
			  WAIT FOR 5ns;
		  END LOOP;
		  
		  -- 19. ADD $t0, $zero, $zero
		  alu_op <= "0010";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  -- Testing Instructions
		  
		  -- 20. ADD $t3, $t0, $t1
		  alu_op <= "0010";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  -- 21. SUB $t4, $s0, $s1
		  alu_op <= "0110";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  -- 22. AND $t5, $t3, $t4
		  alu_op <= "0000";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  -- 23. XOR $t0, $s3, $s4
		  alu_op <= "0111";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  -- 24. NOR $t2, $zero, $t5
		  alu_op <= "1100";
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  -- 25. ADDi $s3, $s3, 4
		  alu_op <= "0010";
		  alu_src <= '1';	-- Select the 16-bit address value
		  clock <= '0';
		  WAIT FOR 5ns;
		  clock <= '1';
		  WAIT FOR 5ns;
		  
		  
		  WAIT;
		
	END PROCESS;
END ARCHITECTURE;

================
File: Phase_2.asm.rpt
================
Assembler report for Phase_2
Mon Apr 14 15:34:12 2025
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.sof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Mon Apr 14 15:34:12 2025 ;
; Revision Name         ; Phase_2                               ;
; Top-level Entity Name ; de10_lite_top                         ;
; Family                ; MAX 10                                ;
; Device                ; 10M50DAF484C7G                        ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+
; F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.sof ;
+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.sof ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                                          ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x002E515B                                                                                                                                       ;
; Checksum       ; 0x002E515B                                                                                                                                       ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Mon Apr 14 15:34:09 2025
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Phase_2 -c Phase_2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4739 megabytes
    Info: Processing ended: Mon Apr 14 15:34:12 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01

================
File: Phase_2.cdf
================
/* Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(10M50DAF484) Path("F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/") File("Phase_2.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;

================
File: Phase_2.done
================
Mon Apr 14 15:34:16 2025

================
File: Phase_2.fit.rpt
================
Fitter report for Phase_2
Mon Apr 14 15:34:07 2025
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Apr 14 15:34:07 2025       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; Phase_2                                     ;
; Top-level Entity Name              ; de10_lite_top                               ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 585 / 49,760 ( 1 % )                        ;
;     Total combinational functions  ; 509 / 49,760 ( 1 % )                        ;
;     Dedicated logic registers      ; 262 / 49,760 ( < 1 % )                      ;
; Total registers                    ; 262                                         ;
; Total pins                         ; 65 / 360 ( 18 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 5,888 / 1,677,312 ( < 1 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C7G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.4%      ;
;     Processor 3            ;   4.4%      ;
;     Processor 4            ;   4.4%      ;
;     Processor 5            ;   4.4%      ;
;     Processor 6            ;   4.4%      ;
;     Processor 7            ;   4.4%      ;
;     Processor 8            ;   4.4%      ;
;     Processors 9-10        ;   4.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                         ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Location ;                ;              ; ARDUINO_IO[0]   ; PIN_AB5       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[10]  ; PIN_AB19      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[11]  ; PIN_AA19      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[12]  ; PIN_Y19       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[13]  ; PIN_AB20      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[14]  ; PIN_AB21      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[15]  ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[1]   ; PIN_AB6       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[2]   ; PIN_AB7       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[3]   ; PIN_AB8       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[4]   ; PIN_AB9       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[5]   ; PIN_Y10       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[6]   ; PIN_AA11      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[7]   ; PIN_AA12      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[8]   ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[9]   ; PIN_AA17      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_RESET_N ; PIN_F16       ; QSF Assignment ;
; Location ;                ;              ; CLOCK2_50       ; PIN_N14       ; QSF Assignment ;
; Location ;                ;              ; CLOCK_ADC_10    ; PIN_N5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]    ; PIN_U17       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10]   ; PIN_T20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11]   ; PIN_P20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[12]   ; PIN_R20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]    ; PIN_W19       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]    ; PIN_V18       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]    ; PIN_U18       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]    ; PIN_U19       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]    ; PIN_T18       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]    ; PIN_T19       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]    ; PIN_R18       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]    ; PIN_P18       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]    ; PIN_P19       ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[0]      ; PIN_T21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[1]      ; PIN_T22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N      ; PIN_U21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE        ; PIN_N22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK        ; PIN_L14       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N       ; PIN_U20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]      ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]     ; PIN_H21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]     ; PIN_H22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]     ; PIN_G22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]     ; PIN_G20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]     ; PIN_G19       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]     ; PIN_F22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]      ; PIN_Y20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]      ; PIN_AA22      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]      ; PIN_AA21      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]      ; PIN_Y22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]      ; PIN_W22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]      ; PIN_W20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]      ; PIN_V21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]      ; PIN_P21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]      ; PIN_J22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM       ; PIN_V22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N      ; PIN_U22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM       ; PIN_J21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N       ; PIN_V20       ; QSF Assignment ;
; Location ;                ;              ; GPIO[0]         ; PIN_V10       ; QSF Assignment ;
; Location ;                ;              ; GPIO[10]        ; PIN_W5        ; QSF Assignment ;
; Location ;                ;              ; GPIO[11]        ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; GPIO[12]        ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; GPIO[13]        ; PIN_W13       ; QSF Assignment ;
; Location ;                ;              ; GPIO[14]        ; PIN_W12       ; QSF Assignment ;
; Location ;                ;              ; GPIO[15]        ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; GPIO[16]        ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; GPIO[17]        ; PIN_Y11       ; QSF Assignment ;
; Location ;                ;              ; GPIO[18]        ; PIN_AB11      ; QSF Assignment ;
; Location ;                ;              ; GPIO[19]        ; PIN_W11       ; QSF Assignment ;
; Location ;                ;              ; GPIO[1]         ; PIN_W10       ; QSF Assignment ;
; Location ;                ;              ; GPIO[20]        ; PIN_AB10      ; QSF Assignment ;
; Location ;                ;              ; GPIO[21]        ; PIN_AA10      ; QSF Assignment ;
; Location ;                ;              ; GPIO[22]        ; PIN_AA9       ; QSF Assignment ;
; Location ;                ;              ; GPIO[23]        ; PIN_Y8        ; QSF Assignment ;
; Location ;                ;              ; GPIO[24]        ; PIN_AA8       ; QSF Assignment ;
; Location ;                ;              ; GPIO[25]        ; PIN_Y7        ; QSF Assignment ;
; Location ;                ;              ; GPIO[26]        ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; GPIO[27]        ; PIN_Y6        ; QSF Assignment ;
; Location ;                ;              ; GPIO[28]        ; PIN_AA6       ; QSF Assignment ;
; Location ;                ;              ; GPIO[29]        ; PIN_Y5        ; QSF Assignment ;
; Location ;                ;              ; GPIO[2]         ; PIN_V9        ; QSF Assignment ;
; Location ;                ;              ; GPIO[30]        ; PIN_AA5       ; QSF Assignment ;
; Location ;                ;              ; GPIO[31]        ; PIN_Y4        ; QSF Assignment ;
; Location ;                ;              ; GPIO[32]        ; PIN_AB3       ; QSF Assignment ;
; Location ;                ;              ; GPIO[33]        ; PIN_Y3        ; QSF Assignment ;
; Location ;                ;              ; GPIO[34]        ; PIN_AB2       ; QSF Assignment ;
; Location ;                ;              ; GPIO[35]        ; PIN_AA2       ; QSF Assignment ;
; Location ;                ;              ; GPIO[3]         ; PIN_W9        ; QSF Assignment ;
; Location ;                ;              ; GPIO[4]         ; PIN_V8        ; QSF Assignment ;
; Location ;                ;              ; GPIO[5]         ; PIN_W8        ; QSF Assignment ;
; Location ;                ;              ; GPIO[6]         ; PIN_V7        ; QSF Assignment ;
; Location ;                ;              ; GPIO[7]         ; PIN_W7        ; QSF Assignment ;
; Location ;                ;              ; GPIO[8]         ; PIN_W6        ; QSF Assignment ;
; Location ;                ;              ; GPIO[9]         ; PIN_V5        ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_CS_N   ; PIN_AB16      ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_INT[1] ; PIN_Y14       ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_INT[2] ; PIN_Y13       ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_SCLK   ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_SDI    ; PIN_V11       ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_SDO    ; PIN_V12       ; QSF Assignment ;
; Location ;                ;              ; HEX0[7]         ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; HEX1[7]         ; PIN_A16       ; QSF Assignment ;
; Location ;                ;              ; HEX2[7]         ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; HEX3[7]         ; PIN_D22       ; QSF Assignment ;
; Location ;                ;              ; HEX4[7]         ; PIN_F17       ; QSF Assignment ;
; Location ;                ;              ; HEX5[7]         ; PIN_L19       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]        ; PIN_P1        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]        ; PIN_T1        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]        ; PIN_P4        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]        ; PIN_N2        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]        ; PIN_W1        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]        ; PIN_T2        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]        ; PIN_R2        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]        ; PIN_R1        ; QSF Assignment ;
; Location ;                ;              ; VGA_HS          ; PIN_N3        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]        ; PIN_AA1       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]        ; PIN_V1        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]        ; PIN_Y2        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]        ; PIN_Y1        ; QSF Assignment ;
; Location ;                ;              ; VGA_VS          ; PIN_N1        ; QSF Assignment ;
+----------+----------------+--------------+-----------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 944 ) ; 0.00 % ( 0 / 944 )         ; 0.00 % ( 0 / 944 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 944 ) ; 0.00 % ( 0 / 944 )         ; 0.00 % ( 0 / 944 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 928 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 585 / 49,760 ( 1 % )        ;
;     -- Combinational with no register       ; 323                         ;
;     -- Register only                        ; 76                          ;
;     -- Combinational with a register        ; 186                         ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 419                         ;
;     -- 3 input functions                    ; 82                          ;
;     -- <=2 input functions                  ; 8                           ;
;     -- Register only                        ; 76                          ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 497                         ;
;     -- arithmetic mode                      ; 12                          ;
;                                             ;                             ;
; Total registers*                            ; 262 / 51,509 ( < 1 % )      ;
;     -- Dedicated logic registers            ; 262 / 49,760 ( < 1 % )      ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )           ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 50 / 3,110 ( 2 % )          ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 65 / 360 ( 18 % )           ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )              ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )             ;
;                                             ;                             ;
; M9Ks                                        ; 1 / 182 ( < 1 % )           ;
; UFM blocks                                  ; 0 / 1 ( 0 % )               ;
; ADC blocks                                  ; 0 / 2 ( 0 % )               ;
; Total block memory bits                     ; 5,888 / 1,677,312 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 1,677,312 ( < 1 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )             ;
; PLLs                                        ; 0 / 4 ( 0 % )               ;
; Global signals                              ; 1                           ;
;     -- Global clocks                        ; 1 / 20 ( 5 % )              ;
; JTAGs                                       ; 0 / 1 ( 0 % )               ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; Remote update blocks                        ; 0 / 1 ( 0 % )               ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 0.7% / 0.8% / 0.7%          ;
; Peak interconnect usage (total/H/V)         ; 14.7% / 15.3% / 13.9%       ;
; Maximum fan-out                             ; 368                         ;
; Highest non-global fan-out                  ; 262                         ;
; Total fan-out                               ; 2989                        ;
; Average fan-out                             ; 2.99                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 585 / 49760 ( 1 % )   ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 323                   ; 0                              ;
;     -- Register only                        ; 76                    ; 0                              ;
;     -- Combinational with a register        ; 186                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 419                   ; 0                              ;
;     -- 3 input functions                    ; 82                    ; 0                              ;
;     -- <=2 input functions                  ; 8                     ; 0                              ;
;     -- Register only                        ; 76                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 497                   ; 0                              ;
;     -- arithmetic mode                      ; 12                    ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 262                   ; 0                              ;
;     -- Dedicated logic registers            ; 262 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 50 / 3110 ( 2 % )     ; 0 / 3110 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 65                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 5888                  ; 0                              ;
; Total RAM block bits                        ; 9216                  ; 0                              ;
; M9K                                         ; 1 / 182 ( < 1 % )     ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 1 / 24 ( 4 % )        ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )       ; 0 / 2 ( 0 % )                  ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 3228                  ; 8                              ;
;     -- Registered Connections               ; 1147                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 13                    ; 0                              ;
;     -- Output Ports                         ; 52                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; P11   ; 3        ; 34           ; 0            ; 28           ; 264                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; KEY[0]   ; B8    ; 7        ; 46           ; 54           ; 28           ; 262                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; KEY[1]   ; A7    ; 7        ; 49           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[0]    ; C10   ; 7        ; 51           ; 54           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[1]    ; C11   ; 7        ; 51           ; 54           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[2]    ; D12   ; 7        ; 51           ; 54           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[3]    ; C12   ; 7        ; 54           ; 54           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[4]    ; A12   ; 7        ; 54           ; 54           ; 21           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[5]    ; B12   ; 7        ; 49           ; 54           ; 0            ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[6]    ; A13   ; 7        ; 54           ; 54           ; 14           ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[7]    ; A14   ; 7        ; 58           ; 54           ; 28           ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[8]    ; B14   ; 7        ; 56           ; 54           ; 0            ; 33                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[9]    ; F15   ; 7        ; 69           ; 54           ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; HEX0[0] ; C14   ; 7        ; 58           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[1] ; E15   ; 7        ; 74           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[2] ; C15   ; 7        ; 60           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[3] ; C16   ; 7        ; 62           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[4] ; E16   ; 7        ; 74           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[5] ; D17   ; 7        ; 74           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[6] ; C17   ; 7        ; 74           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[0] ; C18   ; 7        ; 69           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[1] ; D18   ; 6        ; 78           ; 49           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[2] ; E18   ; 6        ; 78           ; 49           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[3] ; B16   ; 7        ; 60           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[4] ; A17   ; 7        ; 64           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[5] ; A18   ; 7        ; 66           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[6] ; B17   ; 7        ; 69           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[0] ; B20   ; 6        ; 78           ; 44           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[1] ; A20   ; 7        ; 66           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[2] ; B19   ; 7        ; 69           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[3] ; A21   ; 6        ; 78           ; 44           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[4] ; B21   ; 6        ; 78           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[5] ; C22   ; 6        ; 78           ; 35           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[6] ; B22   ; 6        ; 78           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[0] ; F21   ; 6        ; 78           ; 35           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[1] ; E22   ; 6        ; 78           ; 33           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[2] ; E21   ; 6        ; 78           ; 33           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[3] ; C19   ; 7        ; 69           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[4] ; C20   ; 6        ; 78           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[5] ; D19   ; 6        ; 78           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[6] ; E17   ; 6        ; 78           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[0] ; F18   ; 6        ; 78           ; 40           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[1] ; E20   ; 6        ; 78           ; 40           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[2] ; E19   ; 6        ; 78           ; 40           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[3] ; J18   ; 6        ; 78           ; 42           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[4] ; H19   ; 6        ; 78           ; 45           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[5] ; F19   ; 6        ; 78           ; 40           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[6] ; F20   ; 6        ; 78           ; 35           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[0] ; J20   ; 6        ; 78           ; 45           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[1] ; K20   ; 6        ; 78           ; 42           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[2] ; L18   ; 6        ; 78           ; 37           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[3] ; N18   ; 6        ; 78           ; 34           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[4] ; M20   ; 6        ; 78           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[5] ; N19   ; 6        ; 78           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[6] ; N20   ; 6        ; 78           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0] ; A8    ; 7        ; 46           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1] ; A9    ; 7        ; 46           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2] ; A10   ; 7        ; 51           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3] ; B10   ; 7        ; 46           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4] ; D13   ; 7        ; 56           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5] ; C13   ; 7        ; 58           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6] ; E14   ; 7        ; 66           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7] ; D14   ; 7        ; 56           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8] ; A11   ; 7        ; 51           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9] ; B11   ; 7        ; 49           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 2        ; 0 / 36 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 1 / 48 ( 2 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 40 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 27 / 60 ( 45 % ) ; 2.5V          ; --           ;
; 7        ; 37 / 52 ( 71 % ) ; 2.5V          ; --           ;
; 8        ; 4 / 36 ( 11 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                      ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; KEY[1]                                         ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 447        ; 7        ; LEDR[0]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 449        ; 7        ; LEDR[1]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 439        ; 7        ; LEDR[2]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 437        ; 7        ; LEDR[8]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 435        ; 7        ; SW[4]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 433        ; 7        ; SW[6]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 425        ; 7        ; SW[7]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; HEX1[4]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 405        ; 7        ; HEX1[5]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; HEX2[1]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ; 371        ; 6        ; HEX2[3]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; A22      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; KEY[0]                                         ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; LEDR[3]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 443        ; 7        ; LEDR[9]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 441        ; 7        ; SW[5]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; SW[8]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; HEX1[3]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 402        ; 7        ; HEX1[6]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; HEX2[2]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 369        ; 6        ; HEX2[0]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B21      ; 367        ; 6        ; HEX2[4]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B22      ; 365        ; 6        ; HEX2[6]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; SW[0]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 440        ; 7        ; SW[1]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 436        ; 7        ; SW[3]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 426        ; 7        ; LEDR[5]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 424        ; 7        ; HEX0[0]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 418        ; 7        ; HEX0[2]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C16      ; 416        ; 7        ; HEX0[3]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C17      ; 391        ; 7        ; HEX0[6]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ; 400        ; 7        ; HEX1[0]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C19      ; 397        ; 7        ; HEX3[3]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 357        ; 6        ; HEX3[4]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; HEX2[5]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; SW[2]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 431        ; 7        ; LEDR[4]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 428        ; 7        ; LEDR[7]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; HEX0[5]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ; 385        ; 6        ; HEX1[1]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D19      ; 359        ; 6        ; HEX3[5]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D20      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; LEDR[6]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 390        ; 7        ; HEX0[1]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 388        ; 7        ; HEX0[4]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E17      ; 366        ; 6        ; HEX3[6]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E18      ; 387        ; 6        ; HEX1[2]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E19      ; 352        ; 6        ; HEX4[2]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E20      ; 355        ; 6        ; HEX4[1]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E21      ; 335        ; 6        ; HEX3[2]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E22      ; 333        ; 6        ; HEX3[1]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; SW[9]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; HEX4[0]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F19      ; 353        ; 6        ; HEX4[5]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F20      ; 342        ; 6        ; HEX4[6]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F21      ; 340        ; 6        ; HEX3[0]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                                       ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                                       ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; HEX4[4]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 321        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; HEX4[3]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; HEX5[0]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J21      ; 327        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 325        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; HEX5[1]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                            ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; L5       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; HEX5[2]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; HEX5[4]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; HEX5[3]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N19      ; 338        ; 6        ; HEX5[5]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N20      ; 339        ; 6        ; HEX5[6]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; CLOCK_50                                       ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; KEY[1]   ; Incomplete set of assignments ;
; HEX0[0]  ; Incomplete set of assignments ;
; HEX0[1]  ; Incomplete set of assignments ;
; HEX0[2]  ; Incomplete set of assignments ;
; HEX0[3]  ; Incomplete set of assignments ;
; HEX0[4]  ; Incomplete set of assignments ;
; HEX0[5]  ; Incomplete set of assignments ;
; HEX0[6]  ; Incomplete set of assignments ;
; HEX1[0]  ; Incomplete set of assignments ;
; HEX1[1]  ; Incomplete set of assignments ;
; HEX1[2]  ; Incomplete set of assignments ;
; HEX1[3]  ; Incomplete set of assignments ;
; HEX1[4]  ; Incomplete set of assignments ;
; HEX1[5]  ; Incomplete set of assignments ;
; HEX1[6]  ; Incomplete set of assignments ;
; HEX2[0]  ; Incomplete set of assignments ;
; HEX2[1]  ; Incomplete set of assignments ;
; HEX2[2]  ; Incomplete set of assignments ;
; HEX2[3]  ; Incomplete set of assignments ;
; HEX2[4]  ; Incomplete set of assignments ;
; HEX2[5]  ; Incomplete set of assignments ;
; HEX2[6]  ; Incomplete set of assignments ;
; HEX3[0]  ; Incomplete set of assignments ;
; HEX3[1]  ; Incomplete set of assignments ;
; HEX3[2]  ; Incomplete set of assignments ;
; HEX3[3]  ; Incomplete set of assignments ;
; HEX3[4]  ; Incomplete set of assignments ;
; HEX3[5]  ; Incomplete set of assignments ;
; HEX3[6]  ; Incomplete set of assignments ;
; HEX4[0]  ; Incomplete set of assignments ;
; HEX4[1]  ; Incomplete set of assignments ;
; HEX4[2]  ; Incomplete set of assignments ;
; HEX4[3]  ; Incomplete set of assignments ;
; HEX4[4]  ; Incomplete set of assignments ;
; HEX4[5]  ; Incomplete set of assignments ;
; HEX4[6]  ; Incomplete set of assignments ;
; HEX5[0]  ; Incomplete set of assignments ;
; HEX5[1]  ; Incomplete set of assignments ;
; HEX5[2]  ; Incomplete set of assignments ;
; HEX5[3]  ; Incomplete set of assignments ;
; HEX5[4]  ; Incomplete set of assignments ;
; HEX5[5]  ; Incomplete set of assignments ;
; HEX5[6]  ; Incomplete set of assignments ;
; LEDR[0]  ; Incomplete set of assignments ;
; LEDR[1]  ; Incomplete set of assignments ;
; LEDR[2]  ; Incomplete set of assignments ;
; LEDR[3]  ; Incomplete set of assignments ;
; LEDR[4]  ; Incomplete set of assignments ;
; LEDR[5]  ; Incomplete set of assignments ;
; LEDR[6]  ; Incomplete set of assignments ;
; LEDR[7]  ; Incomplete set of assignments ;
; LEDR[8]  ; Incomplete set of assignments ;
; LEDR[9]  ; Incomplete set of assignments ;
; SW[8]    ; Incomplete set of assignments ;
; SW[7]    ; Incomplete set of assignments ;
; SW[6]    ; Incomplete set of assignments ;
; SW[5]    ; Incomplete set of assignments ;
; SW[4]    ; Incomplete set of assignments ;
; SW[0]    ; Incomplete set of assignments ;
; SW[1]    ; Incomplete set of assignments ;
; SW[2]    ; Incomplete set of assignments ;
; SW[3]    ; Incomplete set of assignments ;
; SW[9]    ; Incomplete set of assignments ;
; CLOCK_50 ; Incomplete set of assignments ;
; KEY[0]   ; Incomplete set of assignments ;
+----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                 ; Entity Name     ; Library Name ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |de10_lite_top                                  ; 585 (41)    ; 262 (0)                   ; 0 (0)         ; 5888        ; 1    ; 1          ; 0            ; 0       ; 0         ; 65   ; 0            ; 323 (41)     ; 76 (0)            ; 186 (2)          ; 0          ; |de10_lite_top                                                                                                      ; de10_lite_top   ; work         ;
;    |Phase_2:dut|                                ; 544 (0)     ; 262 (0)                   ; 0 (0)         ; 5888        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 282 (0)      ; 76 (0)            ; 186 (0)          ; 0          ; |de10_lite_top|Phase_2:dut                                                                                          ; Phase_2         ; work         ;
;       |ALU:alu_inst|                            ; 76 (76)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 12 (12)          ; 0          ; |de10_lite_top|Phase_2:dut|ALU:alu_inst                                                                             ; ALU             ; work         ;
;       |ALU_Mux:alu_mux_inst|                    ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; 0          ; |de10_lite_top|Phase_2:dut|ALU_Mux:alu_mux_inst                                                                     ; ALU_Mux         ; work         ;
;       |PC:pc_inst|                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |de10_lite_top|Phase_2:dut|PC:pc_inst                                                                               ; PC              ; work         ;
;       |memory_1:mem_inst|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5888        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |de10_lite_top|Phase_2:dut|memory_1:mem_inst                                                                        ; memory_1        ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5888        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component                                        ; altsyncram      ; work         ;
;             |altsyncram_eko3:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5888        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated         ; altsyncram_eko3 ; work         ;
;       |register_file:registers_inst|            ; 467 (0)     ; 256 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 211 (0)      ; 76 (0)            ; 180 (0)          ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst                                                             ; register_file   ; work         ;
;          |reg_read_unit:read_unit|              ; 336 (336)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 176 (176)    ; 0 (0)             ; 160 (160)        ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_read_unit:read_unit                                     ; reg_read_unit   ; work         ;
;          |reg_write_unit:write_unit|            ; 291 (0)     ; 256 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 76 (0)            ; 180 (0)          ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit                                   ; reg_write_unit  ; work         ;
;             |decoder:dec|                       ; 40 (40)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 5 (5)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec                       ; decoder         ; work         ;
;             |register_N:\reg_list:0:registers|  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:10:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers ; register_N      ; work         ;
;             |register_N:\reg_list:11:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers ; register_N      ; work         ;
;             |register_N:\reg_list:12:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers ; register_N      ; work         ;
;             |register_N:\reg_list:13:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers ; register_N      ; work         ;
;             |register_N:\reg_list:14:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers ; register_N      ; work         ;
;             |register_N:\reg_list:15:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers ; register_N      ; work         ;
;             |register_N:\reg_list:16:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers ; register_N      ; work         ;
;             |register_N:\reg_list:17:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers ; register_N      ; work         ;
;             |register_N:\reg_list:18:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers ; register_N      ; work         ;
;             |register_N:\reg_list:19:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers ; register_N      ; work         ;
;             |register_N:\reg_list:1:registers|  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:20:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers ; register_N      ; work         ;
;             |register_N:\reg_list:21:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers ; register_N      ; work         ;
;             |register_N:\reg_list:22:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers ; register_N      ; work         ;
;             |register_N:\reg_list:23:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers ; register_N      ; work         ;
;             |register_N:\reg_list:24:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers ; register_N      ; work         ;
;             |register_N:\reg_list:25:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 3 (3)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers ; register_N      ; work         ;
;             |register_N:\reg_list:26:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers ; register_N      ; work         ;
;             |register_N:\reg_list:27:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers ; register_N      ; work         ;
;             |register_N:\reg_list:28:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers ; register_N      ; work         ;
;             |register_N:\reg_list:29:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 3 (3)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers ; register_N      ; work         ;
;             |register_N:\reg_list:2:registers|  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:30:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers ; register_N      ; work         ;
;             |register_N:\reg_list:31:registers| ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers ; register_N      ; work         ;
;             |register_N:\reg_list:3:registers|  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:4:registers|  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:5:registers|  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 3 (3)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:6:registers|  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:7:registers|  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:8:registers|  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:9:registers|  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers  ; register_N      ; work         ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; KEY[1]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[8]    ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; SW[7]    ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; SW[6]    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; SW[5]    ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; SW[4]    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; SW[0]    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; SW[1]    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; SW[2]    ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; SW[3]    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; SW[9]    ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; CLOCK_50 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; KEY[0]   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                     ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[1]                                                                                                                  ;                   ;         ;
; SW[8]                                                                                                                   ;                   ;         ;
;      - Phase_2:dut|ALU:alu_inst|Mux31~0                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Result_var~0                                                                            ; 0                 ; 6       ;
;      - Phase_2:dut|ALU_Mux:alu_mux_inst|Output[0]~0                                                                     ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Add0~0                                                                                  ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux30~0                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Result_var~1                                                                            ; 0                 ; 6       ;
;      - Phase_2:dut|ALU_Mux:alu_mux_inst|Output[1]~1                                                                     ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Add0~5                                                                                  ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux29~0                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Result_var~2                                                                            ; 0                 ; 6       ;
;      - Phase_2:dut|ALU_Mux:alu_mux_inst|Output[2]~2                                                                     ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Add0~8                                                                                  ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux28~2                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Result_var~3                                                                            ; 0                 ; 6       ;
;      - Phase_2:dut|ALU_Mux:alu_mux_inst|Output[3]~3                                                                     ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Add0~11                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux27~0                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Result_var~4                                                                            ; 0                 ; 6       ;
;      - Phase_2:dut|ALU_Mux:alu_mux_inst|Output[4]~4                                                                     ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Add0~14                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux26~0                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Result_var~5                                                                            ; 0                 ; 6       ;
;      - Phase_2:dut|ALU_Mux:alu_mux_inst|Output[5]~5                                                                     ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Add0~17                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux25~0                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Result_var~6                                                                            ; 0                 ; 6       ;
;      - Phase_2:dut|ALU_Mux:alu_mux_inst|Output[6]~6                                                                     ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Add0~20                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux24~0                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Result_var~7                                                                            ; 0                 ; 6       ;
;      - Phase_2:dut|ALU_Mux:alu_mux_inst|Output[7]~7                                                                     ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Add0~23                                                                                 ; 0                 ; 6       ;
;      - LEDR[8]~output                                                                                                   ; 0                 ; 6       ;
; SW[7]                                                                                                                   ;                   ;         ;
;      - Phase_2:dut|ALU:alu_inst|Mux31~1                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux31~6                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux30~5                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux29~5                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux28~7                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux27~5                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux26~5                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux25~5                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux24~5                                                                                 ; 0                 ; 6       ;
;      - LEDR[7]~output                                                                                                   ; 0                 ; 6       ;
; SW[6]                                                                                                                   ;                   ;         ;
;      - Phase_2:dut|ALU:alu_inst|Add0~2                                                                                  ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux31~1                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux28~0                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Add0~0                                                                                  ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux31~3                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux28~1                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Add0~5                                                                                  ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux30~2                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Add0~8                                                                                  ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux29~2                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Add0~11                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux28~4                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Add0~14                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux27~2                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Add0~17                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux26~2                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Add0~20                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux25~2                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Add0~23                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux24~2                                                                                 ; 1                 ; 6       ;
;      - LEDR[6]~output                                                                                                   ; 1                 ; 6       ;
; SW[5]                                                                                                                   ;                   ;         ;
;      - Phase_2:dut|ALU:alu_inst|Mux31~1                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux31~2                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux28~0                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux28~1                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux30~1                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux29~1                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux28~3                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux27~1                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux26~1                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux25~1                                                                                 ; 0                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux24~1                                                                                 ; 0                 ; 6       ;
;      - LEDR[5]~output                                                                                                   ; 0                 ; 6       ;
; SW[4]                                                                                                                   ;                   ;         ;
;      - Phase_2:dut|ALU:alu_inst|Mux31~1                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux28~0                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux28~1                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux31~4                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux30~3                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux29~3                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux28~5                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux27~3                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux26~3                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux25~3                                                                                 ; 1                 ; 6       ;
;      - Phase_2:dut|ALU:alu_inst|Mux24~3                                                                                 ; 1                 ; 6       ;
;      - LEDR[4]~output                                                                                                   ; 1                 ; 6       ;
; SW[0]                                                                                                                   ;                   ;         ;
;      - LEDR[0]~output                                                                                                   ; 1                 ; 6       ;
; SW[1]                                                                                                                   ;                   ;         ;
;      - LEDR[1]~output                                                                                                   ; 1                 ; 6       ;
; SW[2]                                                                                                                   ;                   ;         ;
;      - LEDR[2]~output                                                                                                   ; 0                 ; 6       ;
; SW[3]                                                                                                                   ;                   ;         ;
;      - LEDR[3]~output                                                                                                   ; 1                 ; 6       ;
; SW[9]                                                                                                                   ;                   ;         ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~0                        ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~2                        ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~6                        ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~8                        ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~12                       ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~14                       ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~18                       ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~20                       ; 0                 ; 6       ;
;      - LEDR[9]~output                                                                                                   ; 0                 ; 6       ;
; CLOCK_50                                                                                                                ;                   ;         ;
; KEY[0]                                                                                                                  ;                   ;         ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[0]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[1]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[2]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[3]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[4]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[5]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[6]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[7]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[0]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[1]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[2]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[3]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[4]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[5]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[6]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[7]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[0]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[1]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[2]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[3]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[4]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[5]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[6]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[7]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[0]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[1]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[2]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[3]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[4]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[5]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[6]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[7]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[0]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[1]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[2]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[3]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[4]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[5]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[6]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[7]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[0]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[1]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[2]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[3]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[4]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[5]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[6]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[7]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[0]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[1]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[2]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[3]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[4]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[5]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[6]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[7]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[0]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[1]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[2]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[3]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[4]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[5]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[6]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[7]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[0]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[1]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[2]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[3]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[4]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[5]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[6]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[7]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[0]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[1]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[2]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[3]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[4]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[5]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[6]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[7]  ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[0] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[1] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[2] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[3] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[4] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[5] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[6] ; 0                 ; 6       ;
;      - Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[7] ; 0                 ; 6       ;
;      - Phase_2:dut|PC:pc_inst|reg_data[3]                                                                               ; 0                 ; 6       ;
;      - Phase_2:dut|PC:pc_inst|reg_data[4]                                                                               ; 0                 ; 6       ;
;      - Phase_2:dut|PC:pc_inst|reg_data[5]                                                                               ; 0                 ; 6       ;
;      - Phase_2:dut|PC:pc_inst|reg_data[6]                                                                               ; 0                 ; 6       ;
;      - Phase_2:dut|PC:pc_inst|reg_data[7]                                                                               ; 0                 ; 6       ;
;      - Phase_2:dut|PC:pc_inst|reg_data[2]                                                                               ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                       ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                   ; PIN_P11            ; 264     ; Clock        ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; KEY[0]                                                                                     ; PIN_B8             ; 262     ; Async. clear ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~1  ; LCCOMB_X43_Y36_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~10 ; LCCOMB_X37_Y36_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~11 ; LCCOMB_X37_Y36_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~13 ; LCCOMB_X41_Y36_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~15 ; LCCOMB_X37_Y36_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~16 ; LCCOMB_X37_Y36_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~17 ; LCCOMB_X37_Y36_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~19 ; LCCOMB_X40_Y33_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~21 ; LCCOMB_X40_Y33_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~22 ; LCCOMB_X40_Y33_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~23 ; LCCOMB_X40_Y33_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~24 ; LCCOMB_X41_Y36_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~25 ; LCCOMB_X43_Y36_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~26 ; LCCOMB_X41_Y36_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~27 ; LCCOMB_X40_Y33_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~28 ; LCCOMB_X37_Y36_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~29 ; LCCOMB_X37_Y36_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~3  ; LCCOMB_X37_Y36_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~30 ; LCCOMB_X41_Y36_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~31 ; LCCOMB_X40_Y33_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~32 ; LCCOMB_X37_Y36_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~33 ; LCCOMB_X36_Y36_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~34 ; LCCOMB_X41_Y36_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~35 ; LCCOMB_X41_Y36_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~36 ; LCCOMB_X37_Y36_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~37 ; LCCOMB_X43_Y36_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~38 ; LCCOMB_X37_Y36_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~39 ; LCCOMB_X40_Y33_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~4  ; LCCOMB_X37_Y36_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~5  ; LCCOMB_X41_Y36_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~7  ; LCCOMB_X37_Y36_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec|Decoder0~9  ; LCCOMB_X37_Y36_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                ;
+----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name     ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50 ; PIN_P11  ; 264     ; 3                                    ; Global Clock         ; GCLK19           ; --                        ;
+----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                    ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192 ; 256                         ; 23                          ; --                          ; --                          ; 5888                ; 1    ; None ; M9K_X33_Y37_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 1,178 / 148,641 ( < 1 % ) ;
; C16 interconnects     ; 36 / 5,382 ( < 1 % )      ;
; C4 interconnects      ; 667 / 106,704 ( < 1 % )   ;
; Direct links          ; 125 / 148,641 ( < 1 % )   ;
; Global clocks         ; 1 / 20 ( 5 % )            ;
; Local interconnects   ; 315 / 49,760 ( < 1 % )    ;
; NSLEEPs               ; 0 / 500 ( 0 % )           ;
; R24 interconnects     ; 62 / 5,406 ( 1 % )        ;
; R4 interconnects      ; 981 / 147,764 ( < 1 % )   ;
+-----------------------+---------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.70) ; Number of LABs  (Total = 50) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 2                            ;
; 2                                           ; 1                            ;
; 3                                           ; 2                            ;
; 4                                           ; 4                            ;
; 5                                           ; 4                            ;
; 6                                           ; 2                            ;
; 7                                           ; 1                            ;
; 8                                           ; 0                            ;
; 9                                           ; 1                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 1                            ;
; 14                                          ; 2                            ;
; 15                                          ; 0                            ;
; 16                                          ; 28                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.52) ; Number of LABs  (Total = 50) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 43                           ;
; 1 Clock                            ; 43                           ;
; 1 Clock enable                     ; 3                            ;
; 2 Clock enables                    ; 37                           ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 16.92) ; Number of LABs  (Total = 50) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 0                            ;
; 3                                            ; 2                            ;
; 4                                            ; 2                            ;
; 5                                            ; 2                            ;
; 6                                            ; 3                            ;
; 7                                            ; 3                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 3                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 2                            ;
; 18                                           ; 5                            ;
; 19                                           ; 2                            ;
; 20                                           ; 6                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 3                            ;
; 26                                           ; 4                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 4                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+--------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 10.74) ; Number of LABs  (Total = 50) ;
+--------------------------------------------------+------------------------------+
; 0                                                ; 0                            ;
; 1                                                ; 2                            ;
; 2                                                ; 1                            ;
; 3                                                ; 4                            ;
; 4                                                ; 4                            ;
; 5                                                ; 3                            ;
; 6                                                ; 2                            ;
; 7                                                ; 4                            ;
; 8                                                ; 2                            ;
; 9                                                ; 2                            ;
; 10                                               ; 3                            ;
; 11                                               ; 3                            ;
; 12                                               ; 0                            ;
; 13                                               ; 1                            ;
; 14                                               ; 2                            ;
; 15                                               ; 5                            ;
; 16                                               ; 1                            ;
; 17                                               ; 2                            ;
; 18                                               ; 3                            ;
; 19                                               ; 0                            ;
; 20                                               ; 0                            ;
; 21                                               ; 1                            ;
; 22                                               ; 3                            ;
; 23                                               ; 2                            ;
+--------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 21.66) ; Number of LABs  (Total = 50) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 1                            ;
; 4                                            ; 4                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 3                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 3                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 0                            ;
; 21                                           ; 2                            ;
; 22                                           ; 3                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 1                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 2                            ;
; 32                                           ; 1                            ;
; 33                                           ; 3                            ;
; 34                                           ; 6                            ;
; 35                                           ; 2                            ;
; 36                                           ; 2                            ;
; 37                                           ; 3                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 65        ; 0            ; 65        ; 0            ; 0            ; 65        ; 65        ; 0            ; 65        ; 65        ; 0            ; 52           ; 0            ; 0            ; 13           ; 0            ; 52           ; 13           ; 0            ; 0            ; 0            ; 52           ; 0            ; 0            ; 0            ; 0            ; 0            ; 65        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 65           ; 0         ; 65           ; 65           ; 0         ; 0         ; 65           ; 0         ; 0         ; 65           ; 13           ; 65           ; 65           ; 52           ; 65           ; 13           ; 52           ; 65           ; 65           ; 65           ; 13           ; 65           ; 65           ; 65           ; 65           ; 65           ; 0         ; 65           ; 65           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                          ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                    ; Destination Register                                                                                                          ; Delay Added in ns ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Phase_2:dut|PC:pc_inst|reg_data[2] ; Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a18~porta_address_reg0 ; 0.109             ;
; Phase_2:dut|PC:pc_inst|reg_data[6] ; Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a18~porta_address_reg0 ; 0.102             ;
; Phase_2:dut|PC:pc_inst|reg_data[7] ; Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a18~porta_address_reg0 ; 0.102             ;
; Phase_2:dut|PC:pc_inst|reg_data[3] ; Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a18~porta_address_reg0 ; 0.092             ;
; Phase_2:dut|PC:pc_inst|reg_data[5] ; Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a18~porta_address_reg0 ; 0.055             ;
; Phase_2:dut|PC:pc_inst|reg_data[4] ; Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a18~porta_address_reg0 ; 0.024             ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 6 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "Phase_2"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484I7G is compatible
    Info (176445): Device 10M08DAF484I7P is compatible
    Info (176445): Device 10M16DAF484A7G is compatible
    Info (176445): Device 10M16DAF484C7G is compatible
    Info (176445): Device 10M16DAF484I7G is compatible
    Info (176445): Device 10M16DAF484I7P is compatible
    Info (176445): Device 10M25DAF484A7G is compatible
    Info (176445): Device 10M25DAF484C7G is compatible
    Info (176445): Device 10M25DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7P is compatible
    Info (176445): Device 10M40DAF484C7G is compatible
    Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Phase_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd Line: 12
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ARDUINO_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_ADC_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 0.46 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 127 warnings
    Info: Peak virtual memory: 6088 megabytes
    Info: Processing ended: Mon Apr 14 15:34:07 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:10


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.fit.smsg.

================
File: Phase_2.fit.smsg
================
Extra Info (176273): Performing register packing on registers with non-logic cell location assignments
Extra Info (176274): Completed register packing on registers with non-logic cell location assignments
Extra Info (176236): Started Fast Input/Output/OE register processing
Extra Info (176237): Finished Fast Input/Output/OE register processing
Extra Info (176238): Start inferring scan chains for DSP blocks
Extra Info (176239): Inferring scan chains for DSP blocks is complete
Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks

================
File: Phase_2.fit.summary
================
Fitter Status : Successful - Mon Apr 14 15:34:07 2025
Quartus Prime Version : 21.1.1 Build 850 06/23/2022 SJ Lite Edition
Revision Name : Phase_2
Top-level Entity Name : de10_lite_top
Family : MAX 10
Device : 10M50DAF484C7G
Timing Models : Final
Total logic elements : 585 / 49,760 ( 1 % )
    Total combinational functions : 509 / 49,760 ( 1 % )
    Dedicated logic registers : 262 / 49,760 ( < 1 % )
Total registers : 262
Total pins : 65 / 360 ( 18 % )
Total virtual pins : 0
Total memory bits : 5,888 / 1,677,312 ( < 1 % )
Embedded Multiplier 9-bit elements : 0 / 288 ( 0 % )
Total PLLs : 0 / 4 ( 0 % )
UFM blocks : 0 / 1 ( 0 % )
ADC blocks : 0 / 2 ( 0 % )

================
File: Phase_2.flow.rpt
================
Flow report for Phase_2
Mon Apr 14 15:34:15 2025
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Mon Apr 14 15:34:12 2025       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; Phase_2                                     ;
; Top-level Entity Name              ; de10_lite_top                               ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 585 / 49,760 ( 1 % )                        ;
;     Total combinational functions  ; 509 / 49,760 ( 1 % )                        ;
;     Dedicated logic registers      ; 262 / 49,760 ( < 1 % )                      ;
; Total registers                    ; 262                                         ;
; Total pins                         ; 65 / 360 ( 18 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 5,888 / 1,677,312 ( < 1 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/14/2025 15:33:40 ;
; Main task         ; Compilation         ;
; Revision Name     ; Phase_2             ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                              ;
+-------------------------------------+----------------------------------------+---------------+---------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name   ; Section Id     ;
+-------------------------------------+----------------------------------------+---------------+---------------+----------------+
; COMPILER_SIGNATURE_ID               ; 1096792605330.174466282032468          ; --            ; --            ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; None                                   ; --            ; --            ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --            ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --            ; --             ;
; MISC_FILE                           ; memory_1_inst.vhd                      ; --            ; --            ; --             ;
; MISC_FILE                           ; memory_1.cmp                           ; --            ; --            ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; de10_lite_top ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; de10_lite_top ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; de10_lite_top ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --            ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --            ; --             ;
; TOP_LEVEL_ENTITY                    ; de10_lite_top                          ; Phase_2       ; --            ; --             ;
+-------------------------------------+----------------------------------------+---------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:13     ; 1.0                     ; 4876 MB             ; 00:00:08                           ;
; Fitter               ; 00:00:13     ; 1.4                     ; 6088 MB             ; 00:00:10                           ;
; Assembler            ; 00:00:03     ; 1.0                     ; 4738 MB             ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:02     ; 1.7                     ; 4924 MB             ; 00:00:02                           ;
; Total                ; 00:00:31     ; --                      ; --                  ; 00:00:21                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; Bates_s_I7_HP    ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; Bates_s_I7_HP    ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; Bates_s_I7_HP    ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; Bates_s_I7_HP    ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Phase_2 -c Phase_2
quartus_fit --read_settings_files=off --write_settings_files=off Phase_2 -c Phase_2
quartus_asm --read_settings_files=off --write_settings_files=off Phase_2 -c Phase_2
quartus_sta Phase_2 -c Phase_2

================
File: Phase_2.jdi
================
<sld_project_info>
  <project>
    <hash md5_digest_80b="f23ca3f9cae48ac55324"/>
  </project>
  <file_info>
    <file device="10M50DAF484C7G" path="Phase_2.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>

================
File: Phase_2.map.rpt
================
Analysis & Synthesis report for Phase_2
Mon Apr 14 15:33:53 2025
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated
 14. Parameter Settings for User Entity Instance: Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst
 16. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit
 17. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec
 18. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers
 19. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers
 20. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers
 21. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers
 22. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers
 23. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers
 24. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers
 25. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers
 26. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers
 27. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers
 28. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers
 29. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers
 30. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers
 31. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers
 32. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers
 33. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers
 34. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers
 35. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers
 36. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers
 37. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers
 38. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers
 39. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers
 40. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers
 41. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers
 42. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers
 43. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers
 44. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers
 45. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers
 46. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers
 47. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers
 48. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers
 49. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers
 50. Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_read_unit:read_unit
 51. altsyncram Parameter Settings by Entity Instance
 52. Port Connectivity Checks: "Phase_2:dut|pc_adder:pc_adder_inst"
 53. Port Connectivity Checks: "Phase_2:dut"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 14 15:33:53 2025       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; Phase_2                                     ;
; Top-level Entity Name              ; de10_lite_top                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 757                                         ;
;     Total combinational functions  ; 509                                         ;
;     Dedicated logic registers      ; 262                                         ;
; Total registers                    ; 262                                         ;
; Total pins                         ; 65                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 5,888                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; de10_lite_top      ; Phase_2            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-10        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; memory_1.vhd                     ; yes             ; User Wizard-Generated File   ; F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd           ;         ;
; SignExtend.vhd                   ; yes             ; User VHDL File               ; F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/SignExtend.vhd         ;         ;
; ALU_Mux.vhd                      ; yes             ; User VHDL File               ; F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU_Mux.vhd            ;         ;
; ALU.vhd                          ; yes             ; User VHDL File               ; F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU.vhd                ;         ;
; reg_write_unit.vhd               ; yes             ; User VHDL File               ; F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd     ;         ;
; reg_read_unit.vhd                ; yes             ; User VHDL File               ; F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_read_unit.vhd      ;         ;
; pc_adder.vhd                     ; yes             ; User VHDL File               ; F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/pc_adder.vhd           ;         ;
; register_N.vhd                   ; yes             ; User VHDL File               ; F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd         ;         ;
; Phase_2.vhd                      ; yes             ; User VHDL File               ; F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd            ;         ;
; PC.vhd                           ; yes             ; User VHDL File               ; F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/PC.vhd                 ;         ;
; register_file.vhd                ; yes             ; User VHDL File               ; F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd      ;         ;
; type_def.vhd                     ; yes             ; User VHDL File               ; F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/type_def.vhd           ;         ;
; decoder.vhd                      ; yes             ; User VHDL File               ; F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/decoder.vhd            ;         ;
; de10_lite_top.vhd                ; yes             ; User VHDL File               ; F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                       ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                 ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                              ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                               ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                                                  ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                                                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                                ;         ;
; db/altsyncram_eko3.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 757            ;
;                                             ;                ;
; Total combinational functions               ; 509            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 419            ;
;     -- 3 input functions                    ; 82             ;
;     -- <=2 input functions                  ; 8              ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 497            ;
;     -- arithmetic mode                      ; 12             ;
;                                             ;                ;
; Total registers                             ; 262            ;
;     -- Dedicated logic registers            ; 262            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 65             ;
; Total memory bits                           ; 5888           ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 285            ;
; Total fan-out                               ; 3277           ;
; Average fan-out                             ; 3.55           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                 ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |de10_lite_top                                  ; 509 (43)            ; 262 (0)                   ; 5888        ; 0          ; 0            ; 0       ; 0         ; 65   ; 0            ; 0          ; |de10_lite_top                                                                                                      ; de10_lite_top   ; work         ;
;    |Phase_2:dut|                                ; 466 (0)             ; 262 (0)                   ; 5888        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut                                                                                          ; Phase_2         ; work         ;
;       |ALU:alu_inst|                            ; 76 (76)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|ALU:alu_inst                                                                             ; ALU             ; work         ;
;       |ALU_Mux:alu_mux_inst|                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|ALU_Mux:alu_mux_inst                                                                     ; ALU_Mux         ; work         ;
;       |PC:pc_inst|                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|PC:pc_inst                                                                               ; PC              ; work         ;
;       |memory_1:mem_inst|                       ; 0 (0)               ; 0 (0)                     ; 5888        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|memory_1:mem_inst                                                                        ; memory_1        ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 5888        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component                                        ; altsyncram      ; work         ;
;             |altsyncram_eko3:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 5888        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated         ; altsyncram_eko3 ; work         ;
;       |register_file:registers_inst|            ; 376 (0)             ; 256 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst                                                             ; register_file   ; work         ;
;          |reg_read_unit:read_unit|              ; 336 (336)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_read_unit:read_unit                                     ; reg_read_unit   ; work         ;
;          |reg_write_unit:write_unit|            ; 40 (0)              ; 256 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit                                   ; reg_write_unit  ; work         ;
;             |decoder:dec|                       ; 40 (40)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec                       ; decoder         ; work         ;
;             |register_N:\reg_list:0:registers|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:10:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers ; register_N      ; work         ;
;             |register_N:\reg_list:11:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers ; register_N      ; work         ;
;             |register_N:\reg_list:12:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers ; register_N      ; work         ;
;             |register_N:\reg_list:13:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers ; register_N      ; work         ;
;             |register_N:\reg_list:14:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers ; register_N      ; work         ;
;             |register_N:\reg_list:15:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers ; register_N      ; work         ;
;             |register_N:\reg_list:16:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers ; register_N      ; work         ;
;             |register_N:\reg_list:17:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers ; register_N      ; work         ;
;             |register_N:\reg_list:18:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers ; register_N      ; work         ;
;             |register_N:\reg_list:19:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers ; register_N      ; work         ;
;             |register_N:\reg_list:1:registers|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:20:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers ; register_N      ; work         ;
;             |register_N:\reg_list:21:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers ; register_N      ; work         ;
;             |register_N:\reg_list:22:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers ; register_N      ; work         ;
;             |register_N:\reg_list:23:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers ; register_N      ; work         ;
;             |register_N:\reg_list:24:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers ; register_N      ; work         ;
;             |register_N:\reg_list:25:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers ; register_N      ; work         ;
;             |register_N:\reg_list:26:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers ; register_N      ; work         ;
;             |register_N:\reg_list:27:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers ; register_N      ; work         ;
;             |register_N:\reg_list:28:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers ; register_N      ; work         ;
;             |register_N:\reg_list:29:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers ; register_N      ; work         ;
;             |register_N:\reg_list:2:registers|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:30:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers ; register_N      ; work         ;
;             |register_N:\reg_list:31:registers| ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers ; register_N      ; work         ;
;             |register_N:\reg_list:3:registers|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:4:registers|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:5:registers|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:6:registers|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:7:registers|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:8:registers|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers  ; register_N      ; work         ;
;             |register_N:\reg_list:9:registers|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers  ; register_N      ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal                             ;
+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Phase_2:dut|PC:pc_inst|reg_data[0]                                                                                ; Merged with Phase_2:dut|PC:pc_inst|reg_data[1] ;
; Phase_2:dut|PC:pc_inst|reg_data[1]                                                                                ; Stuck at GND due to stuck port data_in         ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[8]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[8]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[8]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[8]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[8]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[8]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[8]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[8]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[8]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[8]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[8]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[9]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[9]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[9]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[9]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[9]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[9]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[9]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[9]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[9]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[9]   ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[9]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[10]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[10]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[10]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[10]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[10]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[10]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[10]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[10]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[10]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[10]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[10] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[11]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[11]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[11]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[11]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[11]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[11]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[11]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[11]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[11]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[11]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[11] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[12]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[12]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[12]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[12]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[12]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[12]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[12]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[12]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[12]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[12]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[12] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[13]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[13]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[13]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[13]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[13]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[13]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[13]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[13]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[13]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[13]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[13] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[14]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[14]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[14]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[14]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[14]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[14]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[14]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[14]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[14]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[14]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[14] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[15]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[15]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[15]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[15]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[15]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[15]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[15]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[15]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[15]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[15]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[15] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[16]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[16]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[16]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[16]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[16]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[16]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[16]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[16]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[16]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[16]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[16] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[17]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[17]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[17]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[17]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[17]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[17]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[17]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[17]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[17]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[17]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[17] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[18]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[18]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[18]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[18]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[18]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[18]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[18]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[18]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[18]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[18]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[18] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[19]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[19]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[19]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[19]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[19]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[19]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[19]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[19]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[19]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[19]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[19] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[20]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[20]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[20]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[20]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[20]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[20]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[20]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[20]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[20]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[20]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[20] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[21]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[21]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[21]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[21]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[21]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[21]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[21]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[21]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[21]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[21]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[21] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[22]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[22]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[22]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[22]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[22]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[22]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[22]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[22]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[22]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[22]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[22] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[23]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[23]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[23]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[23]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[23]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[23]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[23]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[23]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[23]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[23]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[23] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[24]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[24]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[24]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[24]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[24]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[24]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[24]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[24]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[24]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[24]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[24] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[25]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[25]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[25]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[25]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[25]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[25]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[25]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[25]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[25]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[25]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[25] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[26]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[26]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[26]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[26]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[26]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[26]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[26]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[26]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[26]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[26]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[26] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[27]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[27]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[27]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[27]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[27]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[27]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[27]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[27]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[27]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[27]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[27] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[28]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[28]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[28]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[28]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[28]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[28]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[28]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[28]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[28]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[28]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[28] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[29]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[29]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[29]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[29]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[29]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[29]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[29]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[29]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[29]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[29]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[29] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[30]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[30]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[30]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[30]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[30]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[30]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[30]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[30]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[30]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[30]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[30] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[31]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers|reg_data[31]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers|reg_data[31]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers|reg_data[31]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers|reg_data[31]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers|reg_data[31]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[31]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers|reg_data[31]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers|reg_data[31]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers|reg_data[31]  ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers|reg_data[31] ; Lost fanout                                    ;
; Phase_2:dut|PC:pc_inst|reg_data[8..31]                                                                            ; Lost fanout                                    ;
; Total Number of Removed Registers = 794                                                                           ;                                                ;
+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                    ; Reason for Removal ; Registers Removed due to This Register                                                                             ;
+------------------------------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------+
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[8]  ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[8],  ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[8]   ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[9]  ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[9],   ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[9]   ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[10] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[10], ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[10]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[11] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[11],  ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[11]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[12] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[12], ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[12]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[13] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[13],  ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[13]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[14] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[14], ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[14]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[15] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[15],  ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[15]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[16] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[16], ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[16]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[17] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[17],  ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[17]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[18] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[18], ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[18]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[19] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[19],  ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[19]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[20] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[20], ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[20]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[21] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[21],  ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[21]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[22] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[22], ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[22]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[23] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[23],  ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[23]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[24] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[24], ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[24]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[25] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[25],  ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[25]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[26] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[26], ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[26]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[27] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[27],  ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[27]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[28] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[28], ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[28]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[29] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[29],  ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[29]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[30] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers|reg_data[30], ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers|reg_data[30]  ;
; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers|reg_data[31] ; Lost Fanouts       ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers|reg_data[31],  ;
;                                                                                                                  ;                    ; Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers|reg_data[31]  ;
+------------------------------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 262   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 262   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 256   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 16:1               ; 32 bits   ; 320 LEs       ; 160 LEs              ; 160 LEs                ; No         ; |de10_lite_top|Phase_2:dut|ALU:alu_inst|Mux28                                         ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_read_unit:read_unit|Mux26 ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |de10_lite_top|Phase_2:dut|register_file:registers_inst|reg_read_unit:read_unit|Mux59 ;
; 33:1               ; 24 bits   ; 528 LEs       ; 528 LEs              ; 0 LEs                  ; No         ; |de10_lite_top|Phase_2:dut|ALU_Mux:alu_mux_inst|Output[8]                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_eko3      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; len            ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; len            ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:1:registers ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:2:registers ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:3:registers ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:4:registers ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:5:registers ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:6:registers ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:7:registers ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:8:registers ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:9:registers ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:10:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:11:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:12:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:13:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:14:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:15:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:16:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:17:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:18:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:19:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:20:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:21:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:22:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:23:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:24:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:25:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:26:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:27:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:28:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:29:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:30:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:31:registers ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Phase_2:dut|register_file:registers_inst|reg_read_unit:read_unit ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; len            ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 1                                                             ;
; Entity Instance                           ; Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                   ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 256                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 0                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Phase_2:dut|pc_adder:pc_adder_inst" ;
+----------+-------+----------+----------------------------------+
; Port     ; Type  ; Severity ; Details                          ;
+----------+-------+----------+----------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                     ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                     ;
; b[2]     ; Input ; Info     ; Stuck at VCC                     ;
+----------+-------+----------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Phase_2:dut"                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; instr_wren        ; Input  ; Info     ; Stuck at GND                                                                        ;
; instr_input       ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_1[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_data_2[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_reg_1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_reg_2        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; write_reg         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_out[31..8]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_zero          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instr_mem_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 65                          ;
; cycloneiii_ff         ; 262                         ;
;     CLR               ; 6                           ;
;     ENA CLR           ; 256                         ;
; cycloneiii_lcell_comb ; 515                         ;
;     arith             ; 12                          ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 8                           ;
;     normal            ; 503                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 74                          ;
;         4 data inputs ; 419                         ;
; cycloneiii_ram_block  ; 23                          ;
;                       ;                             ;
; Max LUT depth         ; 12.70                       ;
; Average LUT depth     ; 10.33                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Mon Apr 14 15:33:39 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Phase_2 -c Phase_2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file memory_1.vhd
    Info (12022): Found design unit 1: memory_1-SYN File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd Line: 55
    Info (12023): Found entity 1: memory_1 File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file signextend.vhd
    Info (12022): Found design unit 1: SignExtend-Behavioral File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/SignExtend.vhd Line: 17
    Info (12023): Found entity 1: SignExtend File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/SignExtend.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file alu_mux.vhd
    Info (12022): Found design unit 1: ALU_Mux-Behavioral File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU_Mux.vhd Line: 18
    Info (12023): Found entity 1: ALU_Mux File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU_Mux.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-Behavioral File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU.vhd Line: 19
    Info (12023): Found entity 1: ALU File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file reg_write_unit.vhd
    Info (12022): Found design unit 1: reg_write_unit-behavior File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd Line: 25
    Info (12023): Found entity 1: reg_write_unit File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file reg_read_unit.vhd
    Info (12022): Found design unit 1: reg_read_unit-behavior File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_read_unit.vhd Line: 25
    Info (12023): Found entity 1: reg_read_unit File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_read_unit.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file pc_adder.vhd
    Info (12022): Found design unit 1: pc_adder-behavioral File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/pc_adder.vhd Line: 18
    Info (12023): Found entity 1: pc_adder File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/pc_adder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file register_n.vhd
    Info (12022): Found design unit 1: register_N-behavioral File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd Line: 21
    Info (12023): Found entity 1: register_N File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file phase_2.vhd
    Info (12022): Found design unit 1: Phase_2-structural File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd Line: 30
    Info (12023): Found entity 1: Phase_2 File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-behavioral File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/PC.vhd Line: 19
    Info (12023): Found entity 1: PC File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/PC.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-behavior File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd Line: 27
    Info (12023): Found entity 1: register_file File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd Line: 12
Info (12021): Found 1 design units, including 0 entities, in source file type_def.vhd
    Info (12022): Found design unit 1: type_def File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/type_def.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file phase_2_tb.vhd
    Info (12022): Found design unit 1: phase_2_tb-testbench File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd Line: 12
    Info (12023): Found entity 1: phase_2_tb File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder-behavior File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/decoder.vhd Line: 21
    Info (12023): Found entity 1: decoder File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/decoder.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file de10_lite_top.vhd
    Info (12022): Found design unit 1: de10_lite_top-Behavioral File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd Line: 20
    Info (12023): Found entity 1: de10_lite_top File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file de10_lite_top_tb.vhd
    Info (12022): Found design unit 1: de10_lite_top_tb-testbench File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top_tb.vhd Line: 12
    Info (12023): Found entity 1: de10_lite_top_tb File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top_tb.vhd Line: 9
Info (12127): Elaborating entity "de10_lite_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de10_lite_top.vhd(51): object "zero_flag" assigned a value but never read File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd Line: 51
Info (12128): Elaborating entity "Phase_2" for hierarchy "Phase_2:dut" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd Line: 88
Warning (10036): Verilog HDL or VHDL warning at Phase_2.vhd(105): object "op_code" assigned a value but never read File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd Line: 105
Warning (10036): Verilog HDL or VHDL warning at Phase_2.vhd(109): object "shift_amount" assigned a value but never read File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd Line: 109
Warning (10036): Verilog HDL or VHDL warning at Phase_2.vhd(110): object "funct" assigned a value but never read File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd Line: 110
Info (12128): Elaborating entity "PC" for hierarchy "Phase_2:dut|PC:pc_inst" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd Line: 124
Info (12128): Elaborating entity "memory_1" for hierarchy "Phase_2:dut|memory_1:mem_inst" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd Line: 132
Info (12128): Elaborating entity "altsyncram" for hierarchy "Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd Line: 62
Info (12133): Instantiated megafunction "Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component" with the following parameter: File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eko3.tdf
    Info (12023): Found entity 1: altsyncram_eko3 File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_eko3" for hierarchy "Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pc_adder" for hierarchy "Phase_2:dut|pc_adder:pc_adder_inst" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd Line: 149
Info (12128): Elaborating entity "register_file" for hierarchy "Phase_2:dut|register_file:registers_inst" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd Line: 156
Info (12128): Elaborating entity "reg_write_unit" for hierarchy "Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd Line: 59
Info (12128): Elaborating entity "decoder" for hierarchy "Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|decoder:dec" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd Line: 54
Info (12128): Elaborating entity "register_N" for hierarchy "Phase_2:dut|register_file:registers_inst|reg_write_unit:write_unit|register_N:\reg_list:0:registers" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd Line: 65
Warning (10492): VHDL Process Statement warning at register_N.vhd(29): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd Line: 29
Info (12128): Elaborating entity "reg_read_unit" for hierarchy "Phase_2:dut|register_file:registers_inst|reg_read_unit:read_unit" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd Line: 69
Info (12128): Elaborating entity "SignExtend" for hierarchy "Phase_2:dut|SignExtend:sign_ext_inst" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd Line: 170
Info (12128): Elaborating entity "ALU_Mux" for hierarchy "Phase_2:dut|ALU_Mux:alu_mux_inst" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd Line: 176
Info (12128): Elaborating entity "ALU" for hierarchy "Phase_2:dut|ALU:alu_inst" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd Line: 184
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|q_a[26]" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf Line: 635
        Warning (14320): Synthesized away node "Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|q_a[27]" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf Line: 658
        Warning (14320): Synthesized away node "Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|q_a[28]" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf Line: 681
        Warning (14320): Synthesized away node "Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|q_a[29]" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf Line: 704
        Warning (14320): Synthesized away node "Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|q_a[30]" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf Line: 727
        Warning (14320): Synthesized away node "Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|q_a[31]" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf Line: 750
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|q_a[8]" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf Line: 221
        Warning (14320): Synthesized away node "Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|q_a[9]" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf Line: 244
        Warning (14320): Synthesized away node "Phase_2:dut|memory_1:mem_inst|altsyncram:altsyncram_component|altsyncram_eko3:auto_generated|q_a[10]" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/db/altsyncram_eko3.tdf Line: 267
Info (286030): Timing-Driven Synthesis is running
Info (17049): 792 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd Line: 13
Info (21057): Implemented 853 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 765 logic cells
    Info (21064): Implemented 23 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4876 megabytes
    Info: Processing ended: Mon Apr 14 15:33:53 2025
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:08

================
File: Phase_2.map.summary
================
Analysis & Synthesis Status : Successful - Mon Apr 14 15:33:53 2025
Quartus Prime Version : 21.1.1 Build 850 06/23/2022 SJ Lite Edition
Revision Name : Phase_2
Top-level Entity Name : de10_lite_top
Family : MAX 10
Total logic elements : 757
    Total combinational functions : 509
    Dedicated logic registers : 262
Total registers : 262
Total pins : 65
Total virtual pins : 0
Total memory bits : 5,888
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
UFM blocks : 0
ADC blocks : 0

================
File: Phase_2.pin
================
-- Copyright (C) 2022  Intel Corporation. All rights reserved.
 -- Your use of Intel Corporation's design tools, logic functions 
 -- and other software and tools, and any partner logic 
 -- functions, and any output files from any of the foregoing 
 -- (including device programming or simulation files), and any 
 -- associated documentation or information are expressly subject 
 -- to the terms and conditions of the Intel Program License 
 -- Subscription Agreement, the Intel Quartus Prime License Agreement,
 -- the Intel FPGA IP License Agreement, or other applicable license
 -- agreement, including, without limitation, that your use is for
 -- the sole purpose of programming logic devices manufactured by
 -- Intel and sold by Intel or its authorized distributors.  Please
 -- refer to the applicable agreement for further details, at
 -- https://fpgasoftware.intel.com/eula.
 -- 
 -- This is a Quartus Prime output file. It is for reporting purposes only, and is
 -- not intended for use as a Quartus Prime input file. This file cannot be used
 -- to make Quartus Prime pin assignments - for instructions on how to make pin
 -- assignments, please see Quartus Prime help.
 ---------------------------------------------------------------------------------



 ---------------------------------------------------------------------------------
 -- NC            : No Connect. This pin has no internal connection to the device.
 -- DNU           : Do Not Use. This pin MUST NOT be connected.
 -- VCCINT        : Dedicated power pin, which MUST be connected to VCC  (1.2V).
 -- VCCIO         : Dedicated power pin, which MUST be connected to VCC
 --                 of its bank.
 --                  Bank 1A:       2.5V
 --                  Bank 1B:       2.5V
 --                  Bank 2:       2.5V
 --                  Bank 3:       2.5V
 --                  Bank 4:       2.5V
 --                  Bank 5:       2.5V
 --                  Bank 6:       2.5V
 --                  Bank 7:       2.5V
 --                  Bank 8:       2.5V
 -- GND           : Dedicated ground pin. Dedicated GND pins MUST be connected to GND.
 --                  It can also be used to report unused dedicated pins. The connection
 --                  on the board for unused dedicated pins depends on whether this will
 --                  be used in a future design. One example is device migration. When
 --                  using device migration, refer to the device pin-tables. If it is a
 --                  GND pin in the pin table or if it will not be used in a future design
 --                  for another purpose the it MUST be connected to GND. If it is an unused
 --                  dedicated pin, then it can be connected to a valid signal on the board
 --                  (low, high, or toggling) if that signal is required for a different
 --                  revision of the design.
 -- GND+          : Unused input pin. It can also be used to report unused dual-purpose pins.
 --                  This pin should be connected to GND. It may also be connected  to a
 --                  valid signal  on the board  (low, high, or toggling)  if that signal
 --                  is required for a different revision of the design.
 -- GND*          : Unused  I/O  pin. Connect each pin marked GND* directly to GND
 --                  or leave it unconnected.
 -- RESERVED      : Unused I/O pin, which MUST be left unconnected.
 -- RESERVED_INPUT    : Pin is tri-stated and should be connected to the board.
 -- RESERVED_INPUT_WITH_WEAK_PULLUP    : Pin is tri-stated with internal weak pull-up resistor.
 -- RESERVED_INPUT_WITH_BUS_HOLD       : Pin is tri-stated with bus-hold circuitry.
 -- RESERVED_OUTPUT_DRIVEN_HIGH        : Pin is output driven high.
 ---------------------------------------------------------------------------------



 ---------------------------------------------------------------------------------
 -- Pin directions (input, output or bidir) are based on device operating in user mode.
 ---------------------------------------------------------------------------------

Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
CHIP  "Phase_2"  ASSIGNED TO AN: 10M50DAF484C7G

Pin Name/Usage               : Location  : Dir.   : I/O Standard      : Voltage : I/O Bank  : User Assignment
-------------------------------------------------------------------------------------------------------------
GND                          : A1        : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : A2        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : A3        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : A4        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : A5        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : A6        :        :                   :         : 8         :                
KEY[1]                       : A7        : input  : 2.5 V             :         : 7         : Y              
LEDR[0]                      : A8        : output : 2.5 V             :         : 7         : Y              
LEDR[1]                      : A9        : output : 2.5 V             :         : 7         : Y              
LEDR[2]                      : A10       : output : 2.5 V             :         : 7         : Y              
LEDR[8]                      : A11       : output : 2.5 V             :         : 7         : Y              
SW[4]                        : A12       : input  : 2.5 V             :         : 7         : Y              
SW[6]                        : A13       : input  : 2.5 V             :         : 7         : Y              
SW[7]                        : A14       : input  : 2.5 V             :         : 7         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : A15       :        :                   :         : 7         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : A16       :        :                   :         : 7         :                
HEX1[4]                      : A17       : output : 2.5 V             :         : 7         : Y              
HEX1[5]                      : A18       : output : 2.5 V             :         : 7         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : A19       :        :                   :         : 7         :                
HEX2[1]                      : A20       : output : 2.5 V             :         : 7         : Y              
HEX2[3]                      : A21       : output : 2.5 V             :         : 6         : Y              
GND                          : A22       : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA1       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA2       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA3       :        :                   :         : 3         :                
GND                          : AA4       : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA5       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA6       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA7       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA8       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA9       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA10      :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA11      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA12      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA13      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA14      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA15      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA16      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA17      :        :                   :         : 4         :                
GND                          : AA18      : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA19      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA20      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA21      :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AA22      :        :                   :         : 5         :                
GND                          : AB1       : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB2       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB3       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB4       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB5       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB6       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB7       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB8       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB9       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB10      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB11      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB12      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB13      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB14      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB15      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB16      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB17      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB18      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB19      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB20      :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : AB21      :        :                   :         : 4         :                
GND                          : AB22      : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : B1        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : B2        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : B3        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : B4        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : B5        :        :                   :         : 8         :                
GND                          : B6        : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : B7        :        :                   :         : 8         :                
KEY[0]                       : B8        : input  : 2.5 V             :         : 7         : Y              
GND                          : B9        : gnd    :                   :         :           :                
LEDR[3]                      : B10       : output : 2.5 V             :         : 7         : Y              
LEDR[9]                      : B11       : output : 2.5 V             :         : 7         : Y              
SW[5]                        : B12       : input  : 2.5 V             :         : 7         : Y              
GND                          : B13       : gnd    :                   :         :           :                
SW[8]                        : B14       : input  : 2.5 V             :         : 7         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : B15       :        :                   :         : 7         :                
HEX1[3]                      : B16       : output : 2.5 V             :         : 7         : Y              
HEX1[6]                      : B17       : output : 2.5 V             :         : 7         : Y              
GND                          : B18       : gnd    :                   :         :           :                
HEX2[2]                      : B19       : output : 2.5 V             :         : 7         : Y              
HEX2[0]                      : B20       : output : 2.5 V             :         : 6         : Y              
HEX2[4]                      : B21       : output : 2.5 V             :         : 6         : Y              
HEX2[6]                      : B22       : output : 2.5 V             :         : 6         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : C1        :        :                   :         : 1B        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : C2        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : C3        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : C4        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : C5        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : C6        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : C7        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : C8        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : C9        :        :                   :         : 7         :                
SW[0]                        : C10       : input  : 2.5 V             :         : 7         : Y              
SW[1]                        : C11       : input  : 2.5 V             :         : 7         : Y              
SW[3]                        : C12       : input  : 2.5 V             :         : 7         : Y              
LEDR[5]                      : C13       : output : 2.5 V             :         : 7         : Y              
HEX0[0]                      : C14       : output : 2.5 V             :         : 7         : Y              
HEX0[2]                      : C15       : output : 2.5 V             :         : 7         : Y              
HEX0[3]                      : C16       : output : 2.5 V             :         : 7         : Y              
HEX0[6]                      : C17       : output : 2.5 V             :         : 7         : Y              
HEX1[0]                      : C18       : output : 2.5 V             :         : 7         : Y              
HEX3[3]                      : C19       : output : 2.5 V             :         : 7         : Y              
HEX3[4]                      : C20       : output : 2.5 V             :         : 6         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : C21       :        :                   :         : 6         :                
HEX2[5]                      : C22       : output : 2.5 V             :         : 6         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : D1        :        :                   :         : 1B        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : D2        :        :                   :         : 1B        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : D3        :        :                   :         : 1B        :                
GND                          : D4        : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : D5        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : D6        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : D7        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : D8        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : D9        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : D10       :        :                   :         : 8         :                
GND                          : D11       : gnd    :                   :         :           :                
SW[2]                        : D12       : input  : 2.5 V             :         : 7         : Y              
LEDR[4]                      : D13       : output : 2.5 V             :         : 7         : Y              
LEDR[7]                      : D14       : output : 2.5 V             :         : 7         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : D15       :        :                   :         : 7         :                
GND                          : D16       : gnd    :                   :         :           :                
HEX0[5]                      : D17       : output : 2.5 V             :         : 7         : Y              
HEX1[1]                      : D18       : output : 2.5 V             :         : 6         : Y              
HEX3[5]                      : D19       : output : 2.5 V             :         : 6         : Y              
GND                          : D20       : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : D21       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : D22       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : E1        :        :                   :         : 1B        :                
GND                          : E2        : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : E3        :        :                   :         : 1A        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : E4        :        :                   :         : 1A        :                
NC                           : E5        :        :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : E6        :        :                   :         : 8         :                
GND                          : E7        : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : E8        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : E9        :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : E10       :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : E11       :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : E12       :        :                   :         : 7         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : E13       :        :                   :         : 7         :                
LEDR[6]                      : E14       : output : 2.5 V             :         : 7         : Y              
HEX0[1]                      : E15       : output : 2.5 V             :         : 7         : Y              
HEX0[4]                      : E16       : output : 2.5 V             :         : 7         : Y              
HEX3[6]                      : E17       : output : 2.5 V             :         : 6         : Y              
HEX1[2]                      : E18       : output : 2.5 V             :         : 6         : Y              
HEX4[2]                      : E19       : output : 2.5 V             :         : 6         : Y              
HEX4[1]                      : E20       : output : 2.5 V             :         : 6         : Y              
HEX3[2]                      : E21       : output : 2.5 V             :         : 6         : Y              
HEX3[1]                      : E22       : output : 2.5 V             :         : 6         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : F1        :        :                   :         : 1B        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : F2        :        :                   :         : 1B        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : F3        :        :                   :         : 1A        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : F4        :        :                   :         : 1A        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : F5        :        :                   :         : 1A        :                
NC                           : F6        :        :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : F7        :        :                   :         : 8         :                
~ALTERA_CONF_DONE~ / RESERVED_INPUT : F8        : input  : 2.5 V Schmitt Trigger :         : 8         : N              
VCCIO8                       : F9        : power  :                   : 2.5V    : 8         :                
GND                          : F10       : gnd    :                   :         :           :                
VCCIO8                       : F11       : power  :                   : 2.5V    : 8         :                
VCCIO7                       : F12       : power  :                   : 2.5V    : 7         :                
GND                          : F13       : gnd    :                   :         :           :                
VCCIO7                       : F14       : power  :                   : 2.5V    : 7         :                
SW[9]                        : F15       : input  : 2.5 V             :         : 7         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : F16       :        :                   :         : 7         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : F17       :        :                   :         : 6         :                
HEX4[0]                      : F18       : output : 2.5 V             :         : 6         : Y              
HEX4[5]                      : F19       : output : 2.5 V             :         : 6         : Y              
HEX4[6]                      : F20       : output : 2.5 V             :         : 6         : Y              
HEX3[0]                      : F21       : output : 2.5 V             :         : 6         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : F22       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : G1        :        :                   :         : 1B        :                
~ALTERA_TCK~ / RESERVED_INPUT : G2        : input  : 2.5 V Schmitt Trigger :         : 1B        : N              
RESERVED_INPUT_WITH_WEAK_PULLUP : G3        :        :                   :         : 1A        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : G4        :        :                   :         : 1A        :                
ANAIN1                       : G5        :        :                   :         :           :                
GND                          : G6        : gnd    :                   :         :           :                
VCCD_PLL3                    : G7        : power  :                   : 1.2V    :           :                
GND                          : G8        : gnd    :                   :         :           :                
~ALTERA_nSTATUS~ / RESERVED_INPUT : G9        : input  : 2.5 V Schmitt Trigger :         : 8         : N              
VCCIO8                       : G10       : power  :                   : 2.5V    : 8         :                
VCCIO8                       : G11       : power  :                   : 2.5V    : 8         :                
VCCIO7                       : G12       : power  :                   : 2.5V    : 7         :                
VCCIO7                       : G13       : power  :                   : 2.5V    : 7         :                
VCCIO7                       : G14       : power  :                   : 2.5V    : 7         :                
GND                          : G15       : gnd    :                   :         :           :                
VCCD_PLL2                    : G16       : power  :                   : 1.2V    :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : G17       :        :                   :         : 6         :                
GND                          : G18       : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : G19       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : G20       :        :                   :         : 6         :                
GND                          : G21       : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : G22       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : H1        :        :                   :         : 1B        :                
~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP : H2        : input  : 2.5 V Schmitt Trigger :         : 1B        : N              
RESERVED_INPUT_WITH_WEAK_PULLUP : H3        :        :                   :         : 1A        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : H4        :        :                   :         : 1A        :                
REFGND                       : H5        :        :                   :         :           :                
ADC_VREF                     : H6        :        :                   :         :           :                
VCCA_ADC                     : H7        : power  :                   : 2.5V    :           :                
VCCA3                        : H8        : power  :                   : 2.5V    :           :                
~ALTERA_nCONFIG~ / RESERVED_INPUT : H9        : input  : 2.5 V Schmitt Trigger :         : 8         : N              
~ALTERA_CONFIG_SEL~ / RESERVED_INPUT : H10       : input  : 2.5 V             :         : 8         : N              
RESERVED_INPUT_WITH_WEAK_PULLUP : H11       :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : H12       :        :                   :         : 7         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : H13       :        :                   :         : 7         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : H14       :        :                   :         : 7         :                
VCCA2                        : H15       : power  :                   : 2.5V    :           :                
VCCIO6                       : H16       : power  :                   : 2.5V    : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : H17       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : H18       :        :                   :         : 6         :                
HEX4[4]                      : H19       : output : 2.5 V             :         : 6         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : H20       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : H21       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : H22       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : J1        :        :                   :         : 1B        :                
GND                          : J2        : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : J3        :        :                   :         : 1A        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : J4        :        :                   :         : 1A        :                
ANAIN2                       : J5        :        :                   :         :           :                
GND                          : J6        : gnd    :                   :         :           :                
VCCINT                       : J7        : power  :                   : 1.2V    :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : J8        :        :                   :         : 1A        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : J9        :        :                   :         : 1A        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : J10       :        :                   :         : 8         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : J11       :        :                   :         : 7         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : J12       :        :                   :         : 7         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : J13       :        :                   :         : 7         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : J14       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : J15       :        :                   :         : 6         :                
GND                          : J16       : gnd    :                   :         :           :                
VCCIO6                       : J17       : power  :                   : 2.5V    : 6         :                
HEX4[3]                      : J18       : output : 2.5 V             :         : 6         : Y              
GND                          : J19       : gnd    :                   :         :           :                
HEX5[0]                      : J20       : output : 2.5 V             :         : 6         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : J21       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : J22       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : K1        :        :                   :         : 1B        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : K2        :        :                   :         : 1B        :                
GND                          : K3        : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : K4        :        :                   :         : 1A        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : K5        :        :                   :         : 1A        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : K6        :        :                   :         : 1A        :                
VCCIO1A                      : K7        : power  :                   : 2.5V    : 1A        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : K8        :        :                   :         : 1B        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : K9        :        :                   :         : 1B        :                
GND                          : K10       : gnd    :                   :         :           :                
VCC                          : K11       : power  :                   : 1.2V    :           :                
GND                          : K12       : gnd    :                   :         :           :                
VCC                          : K13       : power  :                   : 1.2V    :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : K14       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : K15       :        :                   :         : 6         :                
VCCIO6                       : K16       : power  :                   : 2.5V    : 6         :                
VCCIO6                       : K17       : power  :                   : 2.5V    : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : K18       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : K19       :        :                   :         : 6         :                
HEX5[1]                      : K20       : output : 2.5 V             :         : 6         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : K21       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : K22       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : L1        :        :                   :         : 1B        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : L2        :        :                   :         : 1B        :                
DNU                          : L3        :        :                   :         :           :                
~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP : L4        : input  : 2.5 V Schmitt Trigger :         : 1B        : N              
GND                          : L5        : gnd    :                   :         :           :                
VCCIO1A                      : L6        : power  :                   : 2.5V    : 1A        :                
VCCIO1B                      : L7        : power  :                   : 2.5V    : 1B        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : L8        :        :                   :         : 1B        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : L9        :        :                   :         : 1B        :                
VCC                          : L10       : power  :                   : 1.2V    :           :                
VCC                          : L11       : power  :                   : 1.2V    :           :                
VCC                          : L12       : power  :                   : 1.2V    :           :                
GND                          : L13       : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : L14       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : L15       :        :                   :         : 6         :                
VCCIO6                       : L16       : power  :                   : 2.5V    : 6         :                
GND                          : L17       : gnd    :                   :         :           :                
HEX5[2]                      : L18       : output : 2.5 V             :         : 6         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : L19       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : L20       :        :                   :         : 6         :                
GND                          : L21       : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : L22       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : M1        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : M2        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : M3        :        :                   :         : 1B        :                
RESERVED_INPUT_WITH_WEAK_PULLUP : M4        :        :                   :         : 1B        :                
~ALTERA_TDO~                 : M5        : output : 2.5 V             :         : 1B        : N              
VCCIO1B                      : M6        : power  :                   : 2.5V    : 1B        :                
GND                          : M7        : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : M8        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : M9        :        :                   :         : 2         :                
GND                          : M10       : gnd    :                   :         :           :                
VCC                          : M11       : power  :                   : 1.2V    :           :                
VCC                          : M12       : power  :                   : 1.2V    :           :                
VCC                          : M13       : power  :                   : 1.2V    :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : M14       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : M15       :        :                   :         : 6         :                
GND                          : M16       : gnd    :                   :         :           :                
VCCIO6                       : M17       : power  :                   : 2.5V    : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : M18       :        :                   :         : 6         :                
GND                          : M19       : gnd    :                   :         :           :                
HEX5[4]                      : M20       : output : 2.5 V             :         : 6         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : M21       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : M22       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : N1        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : N2        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : N3        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : N4        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : N5        :        :                   :         : 2         :                
VCCIO2                       : N6        : power  :                   : 2.5V    : 2         :                
VCCIO2                       : N7        : power  :                   : 2.5V    : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : N8        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : N9        :        :                   :         : 2         :                
VCC                          : N10       : power  :                   : 1.2V    :           :                
GND                          : N11       : gnd    :                   :         :           :                
VCC                          : N12       : power  :                   : 1.2V    :           :                
GND                          : N13       : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : N14       :        :                   :         : 6         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : N15       :        :                   :         : 6         :                
VCCIO5                       : N16       : power  :                   : 2.5V    : 5         :                
VCCIO6                       : N17       : power  :                   : 2.5V    : 6         :                
HEX5[3]                      : N18       : output : 2.5 V             :         : 6         : Y              
HEX5[5]                      : N19       : output : 2.5 V             :         : 6         : Y              
HEX5[6]                      : N20       : output : 2.5 V             :         : 6         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : N21       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : N22       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : P1        :        :                   :         : 2         :                
GND                          : P2        : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : P3        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : P4        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : P5        :        :                   :         : 2         :                
GND                          : P6        : gnd    :                   :         :           :                
VCCIO2                       : P7        : power  :                   : 2.5V    : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : P8        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : P9        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : P10       :        :                   :         : 3         :                
CLOCK_50                     : P11       : input  : 2.5 V             :         : 3         : Y              
RESERVED_INPUT_WITH_WEAK_PULLUP : P12       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : P13       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : P14       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : P15       :        :                   :         : 5         :                
VCCIO5                       : P16       : power  :                   : 2.5V    : 5         :                
GND                          : P17       : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : P18       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : P19       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : P20       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : P21       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : P22       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : R1        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : R2        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : R3        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : R4        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : R5        :        :                   :         : 2         :                
VCCIO2                       : R6        : power  :                   : 2.5V    : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : R7        :        :                   :         : 2         :                
VCCA1                        : R8        : power  :                   : 2.5V    :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : R9        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : R10       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : R11       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : R12       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : R13       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : R14       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : R15       :        :                   :         : 5         :                
VCCIO5                       : R16       : power  :                   : 2.5V    : 5         :                
VCCIO5                       : R17       : power  :                   : 2.5V    : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : R18       :        :                   :         : 5         :                
GND                          : R19       : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : R20       :        :                   :         : 5         :                
GND                          : R21       : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : R22       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : T1        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : T2        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : T3        :        :                   :         : 2         :                
GND                          : T4        : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : T5        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : T6        :        :                   :         : 2         :                
VCCD_PLL1                    : T7        : power  :                   : 1.2V    :           :                
GND                          : T8        : gnd    :                   :         :           :                
VCCIO3                       : T9        : power  :                   : 2.5V    : 3         :                
VCCIO3                       : T10       : power  :                   : 2.5V    : 3         :                
VCCIO3                       : T11       : power  :                   : 2.5V    : 3         :                
VCCIO4                       : T12       : power  :                   : 2.5V    : 4         :                
VCCIO4                       : T13       : power  :                   : 2.5V    : 4         :                
GND                          : T14       : gnd    :                   :         :           :                
VCCA4                        : T15       : power  :                   : 2.5V    :           :                
GND                          : T16       : gnd    :                   :         :           :                
VCCIO5                       : T17       : power  :                   : 2.5V    : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : T18       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : T19       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : T20       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : T21       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : T22       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : U1        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : U2        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : U3        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : U4        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : U5        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : U6        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : U7        :        :                   :         : 3         :                
VCCIO3                       : U8        : power  :                   : 2.5V    : 3         :                
VCCIO3                       : U9        : power  :                   : 2.5V    : 3         :                
GND                          : U10       : gnd    :                   :         :           :                
VCCIO4                       : U11       : power  :                   : 2.5V    : 4         :                
VCCIO4                       : U12       : power  :                   : 2.5V    : 4         :                
GND                          : U13       : gnd    :                   :         :           :                
VCCIO4                       : U14       : power  :                   : 2.5V    : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : U15       :        :                   :         : 4         :                
VCCD_PLL4                    : U16       : power  :                   : 1.2V    :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : U17       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : U18       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : U19       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : U20       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : U21       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : U22       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V1        :        :                   :         : 2         :                
GND                          : V2        : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V3        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V4        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V5        :        :                   :         : 3         :                
GND                          : V6        : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V7        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V8        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V9        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V10       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V11       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V12       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V13       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V14       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V15       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V16       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V17       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V18       :        :                   :         : 5         :                
GND                          : V19       : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V20       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V21       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : V22       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W1        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W2        :        :                   :         : 2         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W3        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W4        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W5        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W6        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W7        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W8        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W9        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W10       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W11       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W12       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W13       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W14       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W15       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W16       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W17       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W18       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W19       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W20       :        :                   :         : 5         :                
GND                          : W21       : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : W22       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y1        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y2        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y3        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y4        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y5        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y6        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y7        :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y8        :        :                   :         : 3         :                
GND                          : Y9        : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y10       :        :                   :         : 3         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y11       :        :                   :         : 4         :                
GND                          : Y12       : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y13       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y14       :        :                   :         : 4         :                
GND                          : Y15       : gnd    :                   :         :           :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y16       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y17       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y18       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y19       :        :                   :         : 4         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y20       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y21       :        :                   :         : 5         :                
RESERVED_INPUT_WITH_WEAK_PULLUP : Y22       :        :                   :         : 5         :

================
File: Phase_2.qpf
================
# -------------------------------------------------------------------------- #
#
# Copyright (C) 2024  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
# Date created = 15:19:26  April 05, 2025
#
# -------------------------------------------------------------------------- #

QUARTUS_VERSION = "23.1"
DATE = "15:19:26  April 05, 2025"

# Revisions

PROJECT_REVISION = "Phase_2"
PROJECT_REVISION = "Phase_1"

================
File: Phase_2.qsf
================
# -------------------------------------------------------------------------- #
#
# Copyright (C) 2024  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
# Date created = 15:19:26  April 05, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Phase_2_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C7G
set_global_assignment -name TOP_LEVEL_ENTITY de10_lite_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 23.1STD.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:19:26  APRIL 05, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.1 Lite Edition"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT NONE -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_P11 -to CLOCK_50
set_location_assignment PIN_N14 -to CLOCK2_50
set_location_assignment PIN_N5 -to CLOCK_ADC_10
set_location_assignment PIN_AB5 -to ARDUINO_IO[0]
set_location_assignment PIN_AB6 -to ARDUINO_IO[1]
set_location_assignment PIN_AB7 -to ARDUINO_IO[2]
set_location_assignment PIN_AB8 -to ARDUINO_IO[3]
set_location_assignment PIN_AB9 -to ARDUINO_IO[4]
set_location_assignment PIN_Y10 -to ARDUINO_IO[5]
set_location_assignment PIN_AA11 -to ARDUINO_IO[6]
set_location_assignment PIN_AA12 -to ARDUINO_IO[7]
set_location_assignment PIN_AB17 -to ARDUINO_IO[8]
set_location_assignment PIN_AA17 -to ARDUINO_IO[9]
set_location_assignment PIN_AB19 -to ARDUINO_IO[10]
set_location_assignment PIN_AA19 -to ARDUINO_IO[11]
set_location_assignment PIN_Y19 -to ARDUINO_IO[12]
set_location_assignment PIN_AB20 -to ARDUINO_IO[13]
set_location_assignment PIN_AB21 -to ARDUINO_IO[14]
set_location_assignment PIN_AA20 -to ARDUINO_IO[15]
set_location_assignment PIN_F16 -to ARDUINO_RESET_N
set_location_assignment PIN_AB16 -to G_SENSOR_CS_N
set_location_assignment PIN_Y14 -to G_SENSOR_INT[1]
set_location_assignment PIN_Y13 -to G_SENSOR_INT[2]
set_location_assignment PIN_AB15 -to G_SENSOR_SCLK
set_location_assignment PIN_V11 -to G_SENSOR_SDI
set_location_assignment PIN_V12 -to G_SENSOR_SDO
set_location_assignment PIN_V10 -to GPIO[0]
set_location_assignment PIN_W10 -to GPIO[1]
set_location_assignment PIN_V9 -to GPIO[2]
set_location_assignment PIN_W9 -to GPIO[3]
set_location_assignment PIN_V8 -to GPIO[4]
set_location_assignment PIN_W8 -to GPIO[5]
set_location_assignment PIN_V7 -to GPIO[6]
set_location_assignment PIN_W7 -to GPIO[7]
set_location_assignment PIN_W6 -to GPIO[8]
set_location_assignment PIN_V5 -to GPIO[9]
set_location_assignment PIN_W5 -to GPIO[10]
set_location_assignment PIN_AA15 -to GPIO[11]
set_location_assignment PIN_AA14 -to GPIO[12]
set_location_assignment PIN_W13 -to GPIO[13]
set_location_assignment PIN_W12 -to GPIO[14]
set_location_assignment PIN_AB13 -to GPIO[15]
set_location_assignment PIN_AB12 -to GPIO[16]
set_location_assignment PIN_Y11 -to GPIO[17]
set_location_assignment PIN_AB11 -to GPIO[18]
set_location_assignment PIN_W11 -to GPIO[19]
set_location_assignment PIN_AB10 -to GPIO[20]
set_location_assignment PIN_AA10 -to GPIO[21]
set_location_assignment PIN_AA9 -to GPIO[22]
set_location_assignment PIN_Y8 -to GPIO[23]
set_location_assignment PIN_AA8 -to GPIO[24]
set_location_assignment PIN_Y7 -to GPIO[25]
set_location_assignment PIN_AA7 -to GPIO[26]
set_location_assignment PIN_Y6 -to GPIO[27]
set_location_assignment PIN_AA6 -to GPIO[28]
set_location_assignment PIN_Y5 -to GPIO[29]
set_location_assignment PIN_AA5 -to GPIO[30]
set_location_assignment PIN_Y4 -to GPIO[31]
set_location_assignment PIN_AB3 -to GPIO[32]
set_location_assignment PIN_Y3 -to GPIO[33]
set_location_assignment PIN_AB2 -to GPIO[34]
set_location_assignment PIN_AA2 -to GPIO[35]
set_location_assignment PIN_C14 -to HEX0[0]
set_location_assignment PIN_E15 -to HEX0[1]
set_location_assignment PIN_C15 -to HEX0[2]
set_location_assignment PIN_C16 -to HEX0[3]
set_location_assignment PIN_E16 -to HEX0[4]
set_location_assignment PIN_D17 -to HEX0[5]
set_location_assignment PIN_C17 -to HEX0[6]
set_location_assignment PIN_D15 -to HEX0[7]
set_location_assignment PIN_C18 -to HEX1[0]
set_location_assignment PIN_D18 -to HEX1[1]
set_location_assignment PIN_E18 -to HEX1[2]
set_location_assignment PIN_B16 -to HEX1[3]
set_location_assignment PIN_A17 -to HEX1[4]
set_location_assignment PIN_A18 -to HEX1[5]
set_location_assignment PIN_B17 -to HEX1[6]
set_location_assignment PIN_A16 -to HEX1[7]
set_location_assignment PIN_B20 -to HEX2[0]
set_location_assignment PIN_A20 -to HEX2[1]
set_location_assignment PIN_B19 -to HEX2[2]
set_location_assignment PIN_A21 -to HEX2[3]
set_location_assignment PIN_B21 -to HEX2[4]
set_location_assignment PIN_C22 -to HEX2[5]
set_location_assignment PIN_B22 -to HEX2[6]
set_location_assignment PIN_A19 -to HEX2[7]
set_location_assignment PIN_F21 -to HEX3[0]
set_location_assignment PIN_E22 -to HEX3[1]
set_location_assignment PIN_E21 -to HEX3[2]
set_location_assignment PIN_C19 -to HEX3[3]
set_location_assignment PIN_C20 -to HEX3[4]
set_location_assignment PIN_D19 -to HEX3[5]
set_location_assignment PIN_E17 -to HEX3[6]
set_location_assignment PIN_D22 -to HEX3[7]
set_location_assignment PIN_F18 -to HEX4[0]
set_location_assignment PIN_E20 -to HEX4[1]
set_location_assignment PIN_E19 -to HEX4[2]
set_location_assignment PIN_J18 -to HEX4[3]
set_location_assignment PIN_H19 -to HEX4[4]
set_location_assignment PIN_F19 -to HEX4[5]
set_location_assignment PIN_F20 -to HEX4[6]
set_location_assignment PIN_F17 -to HEX4[7]
set_location_assignment PIN_J20 -to HEX5[0]
set_location_assignment PIN_K20 -to HEX5[1]
set_location_assignment PIN_L18 -to HEX5[2]
set_location_assignment PIN_N18 -to HEX5[3]
set_location_assignment PIN_M20 -to HEX5[4]
set_location_assignment PIN_N19 -to HEX5[5]
set_location_assignment PIN_N20 -to HEX5[6]
set_location_assignment PIN_L19 -to HEX5[7]
set_location_assignment PIN_B8 -to KEY[0]
set_location_assignment PIN_A7 -to KEY[1]
set_location_assignment PIN_A8 -to LEDR[0]
set_location_assignment PIN_A9 -to LEDR[1]
set_location_assignment PIN_A10 -to LEDR[2]
set_location_assignment PIN_B10 -to LEDR[3]
set_location_assignment PIN_D13 -to LEDR[4]
set_location_assignment PIN_C13 -to LEDR[5]
set_location_assignment PIN_E14 -to LEDR[6]
set_location_assignment PIN_D14 -to LEDR[7]
set_location_assignment PIN_A11 -to LEDR[8]
set_location_assignment PIN_B11 -to LEDR[9]
set_location_assignment PIN_U17 -to DRAM_ADDR[0]
set_location_assignment PIN_W19 -to DRAM_ADDR[1]
set_location_assignment PIN_V18 -to DRAM_ADDR[2]
set_location_assignment PIN_U18 -to DRAM_ADDR[3]
set_location_assignment PIN_U19 -to DRAM_ADDR[4]
set_location_assignment PIN_T18 -to DRAM_ADDR[5]
set_location_assignment PIN_T19 -to DRAM_ADDR[6]
set_location_assignment PIN_R18 -to DRAM_ADDR[7]
set_location_assignment PIN_P18 -to DRAM_ADDR[8]
set_location_assignment PIN_P19 -to DRAM_ADDR[9]
set_location_assignment PIN_T20 -to DRAM_ADDR[10]
set_location_assignment PIN_P20 -to DRAM_ADDR[11]
set_location_assignment PIN_R20 -to DRAM_ADDR[12]
set_location_assignment PIN_T21 -to DRAM_BA[0]
set_location_assignment PIN_T22 -to DRAM_BA[1]
set_location_assignment PIN_U21 -to DRAM_CAS_N
set_location_assignment PIN_N22 -to DRAM_CKE
set_location_assignment PIN_L14 -to DRAM_CLK
set_location_assignment PIN_U20 -to DRAM_CS_N
set_location_assignment PIN_Y21 -to DRAM_DQ[0]
set_location_assignment PIN_Y20 -to DRAM_DQ[1]
set_location_assignment PIN_AA22 -to DRAM_DQ[2]
set_location_assignment PIN_AA21 -to DRAM_DQ[3]
set_location_assignment PIN_Y22 -to DRAM_DQ[4]
set_location_assignment PIN_W22 -to DRAM_DQ[5]
set_location_assignment PIN_W20 -to DRAM_DQ[6]
set_location_assignment PIN_V21 -to DRAM_DQ[7]
set_location_assignment PIN_P21 -to DRAM_DQ[8]
set_location_assignment PIN_J22 -to DRAM_DQ[9]
set_location_assignment PIN_H21 -to DRAM_DQ[10]
set_location_assignment PIN_H22 -to DRAM_DQ[11]
set_location_assignment PIN_G22 -to DRAM_DQ[12]
set_location_assignment PIN_G20 -to DRAM_DQ[13]
set_location_assignment PIN_G19 -to DRAM_DQ[14]
set_location_assignment PIN_F22 -to DRAM_DQ[15]
set_location_assignment PIN_V22 -to DRAM_LDQM
set_location_assignment PIN_U22 -to DRAM_RAS_N
set_location_assignment PIN_J21 -to DRAM_UDQM
set_location_assignment PIN_V20 -to DRAM_WE_N
set_location_assignment PIN_C10 -to SW[0]
set_location_assignment PIN_C11 -to SW[1]
set_location_assignment PIN_D12 -to SW[2]
set_location_assignment PIN_C12 -to SW[3]
set_location_assignment PIN_A12 -to SW[4]
set_location_assignment PIN_B12 -to SW[5]
set_location_assignment PIN_A13 -to SW[6]
set_location_assignment PIN_A14 -to SW[7]
set_location_assignment PIN_B14 -to SW[8]
set_location_assignment PIN_F15 -to SW[9]
set_location_assignment PIN_P1 -to VGA_B[0]
set_location_assignment PIN_T1 -to VGA_B[1]
set_location_assignment PIN_P4 -to VGA_B[2]
set_location_assignment PIN_N2 -to VGA_B[3]
set_location_assignment PIN_W1 -to VGA_G[0]
set_location_assignment PIN_T2 -to VGA_G[1]
set_location_assignment PIN_R2 -to VGA_G[2]
set_location_assignment PIN_R1 -to VGA_G[3]
set_location_assignment PIN_N3 -to VGA_HS
set_location_assignment PIN_AA1 -to VGA_R[0]
set_location_assignment PIN_V1 -to VGA_R[1]
set_location_assignment PIN_Y2 -to VGA_R[2]
set_location_assignment PIN_Y1 -to VGA_R[3]
set_location_assignment PIN_N1 -to VGA_VS
set_global_assignment -name SOURCE_FILE memory_1.cmp
set_global_assignment -name QIP_FILE memory_1.qip
set_global_assignment -name VHDL_FILE SignExtend.vhd
set_global_assignment -name VHDL_FILE ALU_Mux.vhd
set_global_assignment -name VHDL_FILE ALU.vhd
set_global_assignment -name VHDL_FILE reg_write_unit.vhd
set_global_assignment -name VHDL_FILE reg_read_unit.vhd
set_global_assignment -name VHDL_FILE pc_adder.vhd
set_global_assignment -name VHDL_FILE register_N.vhd
set_global_assignment -name VHDL_FILE Phase_2.vhd
set_global_assignment -name VHDL_FILE PC.vhd
set_global_assignment -name VHDL_FILE memory_1.vhd
set_global_assignment -name VHDL_FILE register_file.vhd
set_global_assignment -name VHDL_FILE type_def.vhd
set_global_assignment -name VHDL_FILE phase_2_tb.vhd
set_global_assignment -name VHDL_FILE decoder.vhd
set_global_assignment -name VHDL_FILE de10_lite_top.vhd
set_global_assignment -name VHDL_FILE de10_lite_top_tb.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

================
File: Phase_2.sld
================
<sld_project_info/>

================
File: Phase_2.sta.rpt
================
Timing Analyzer report for Phase_2
Mon Apr 14 15:34:15 2025
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Metastability Summary
 12. Slow 1200mV 0C Model Fmax Summary
 13. Slow 1200mV 0C Model Setup Summary
 14. Slow 1200mV 0C Model Hold Summary
 15. Slow 1200mV 0C Model Recovery Summary
 16. Slow 1200mV 0C Model Removal Summary
 17. Slow 1200mV 0C Model Minimum Pulse Width Summary
 18. Slow 1200mV 0C Model Metastability Summary
 19. Fast 1200mV 0C Model Setup Summary
 20. Fast 1200mV 0C Model Hold Summary
 21. Fast 1200mV 0C Model Recovery Summary
 22. Fast 1200mV 0C Model Removal Summary
 23. Fast 1200mV 0C Model Minimum Pulse Width Summary
 24. Fast 1200mV 0C Model Metastability Summary
 25. Multicorner Timing Analysis Summary
 26. Board Trace Model Assignments
 27. Input Transition Times
 28. Signal Integrity Metrics (Slow 1200mv 0c Model)
 29. Signal Integrity Metrics (Slow 1200mv 85c Model)
 30. Signal Integrity Metrics (Fast 1200mv 0c Model)
 31. Setup Transfers
 32. Hold Transfers
 33. Report TCCS
 34. Report RSKM
 35. Unconstrained Paths Summary
 36. Clock Status Summary
 37. Unconstrained Input Ports
 38. Unconstrained Output Ports
 39. Unconstrained Input Ports
 40. Unconstrained Output Ports
 41. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Phase_2                                             ;
; Device Family         ; MAX 10                                              ;
; Device Name           ; 10M50DAF484C7G                                      ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.68        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.8%      ;
;     Processor 3            ;   7.5%      ;
;     Processors 4-10        ;   7.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 93.72 MHz ; 93.72 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -9.670 ; -2386.578       ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.297 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -435.980                      ;
+----------+--------+-------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 101.21 MHz ; 101.21 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -8.880 ; -2177.548      ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.297 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -433.577                     ;
+----------+--------+------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -3.664 ; -873.013       ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.116 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -302.675                     ;
+----------+--------+------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.670    ; 0.116 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -9.670    ; 0.116 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -2386.578 ; 0.0   ; 0.0      ; 0.0     ; -435.98             ;
;  CLOCK_50        ; -2386.578 ; 0.000 ; N/A      ; N/A     ; -435.980            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_TDO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------+
; Input Transition Times                                                          ;
+---------------------+-----------------------+-----------------+-----------------+
; Pin                 ; I/O Standard          ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+-----------------------+-----------------+-----------------+
; KEY[1]              ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; SW[0]               ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; KEY[0]              ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_TMS~        ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_TCK~        ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_TDI~        ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_CONFIG_SEL~ ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_nCONFIG~    ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_nSTATUS~    ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_CONF_DONE~  ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
+---------------------+-----------------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0871 V           ; 0.291 V                              ; 0.138 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0871 V          ; 0.291 V                             ; 0.138 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.25e-09 V                   ; 2.41 V              ; -0.0859 V           ; 0.289 V                              ; 0.136 V                              ; 3.15e-10 s                  ; 4.16e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.25e-09 V                  ; 2.41 V             ; -0.0859 V          ; 0.289 V                             ; 0.136 V                             ; 3.15e-10 s                 ; 4.16e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_TDO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.39e-08 V                   ; 2.39 V              ; -0.0409 V           ; 0.21 V                               ; 0.121 V                              ; 4.7e-10 s                   ; 5.93e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.39e-08 V                  ; 2.39 V             ; -0.0409 V          ; 0.21 V                              ; 0.121 V                             ; 4.7e-10 s                  ; 5.93e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX0[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX0[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX5[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX5[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; HEX5[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; LEDR[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; LEDR[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; LEDR[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; LEDR[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; LEDR[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; LEDR[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.0508 V           ; 0.153 V                              ; 0.187 V                              ; 4.63e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.0508 V          ; 0.153 V                             ; 0.187 V                             ; 4.63e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-06 V                   ; 2.37 V              ; -0.049 V            ; 0.154 V                              ; 0.186 V                              ; 4.63e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-06 V                  ; 2.37 V             ; -0.049 V           ; 0.154 V                             ; 0.186 V                             ; 4.63e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_TDO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.97e-06 V                   ; 2.36 V              ; -0.0173 V           ; 0.144 V                              ; 0.094 V                              ; 6.44e-10 s                  ; 7.2e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.97e-06 V                  ; 2.36 V             ; -0.0173 V          ; 0.144 V                             ; 0.094 V                             ; 6.44e-10 s                 ; 7.2e-10 s                  ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.94e-08 V                   ; 2.78 V              ; -0.0444 V           ; 0.25 V                               ; 0.107 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.94e-08 V                  ; 2.78 V             ; -0.0444 V          ; 0.25 V                              ; 0.107 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 9.95e-08 V                   ; 2.78 V              ; -0.0452 V           ; 0.248 V                              ; 0.108 V                              ; 2.67e-10 s                  ; 2.75e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 9.95e-08 V                  ; 2.78 V             ; -0.0452 V          ; 0.248 V                             ; 0.108 V                             ; 2.67e-10 s                 ; 2.75e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_TDO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.68e-07 V                   ; 2.73 V              ; -0.0395 V           ; 0.361 V                              ; 0.109 V                              ; 3.1e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.68e-07 V                  ; 2.73 V             ; -0.0395 V          ; 0.361 V                             ; 0.109 V                             ; 3.1e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 277688   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 277688   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 1878  ; 1878 ;
; Unconstrained Output Ports      ; 52    ; 52   ;
; Unconstrained Output Port Paths ; 6716  ; 6716 ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Mon Apr 14 15:34:13 2025
Info: Command: quartus_sta Phase_2 -c Phase_2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Phase_2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.670
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.670           -2386.578 CLOCK_50 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -435.980 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.880
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.880           -2177.548 CLOCK_50 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -433.577 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.664
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.664            -873.013 CLOCK_50 
Info (332146): Worst-case hold slack is 0.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.116               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -302.675 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4924 megabytes
    Info: Processing ended: Mon Apr 14 15:34:15 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

================
File: Phase_2.sta.summary
================
------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'CLOCK_50'
Slack : -9.670
TNS   : -2386.578

Type  : Slow 1200mV 85C Model Hold 'CLOCK_50'
Slack : 0.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'CLOCK_50'
Slack : -3.000
TNS   : -435.980

Type  : Slow 1200mV 0C Model Setup 'CLOCK_50'
Slack : -8.880
TNS   : -2177.548

Type  : Slow 1200mV 0C Model Hold 'CLOCK_50'
Slack : 0.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'CLOCK_50'
Slack : -3.000
TNS   : -433.577

Type  : Fast 1200mV 0C Model Setup 'CLOCK_50'
Slack : -3.664
TNS   : -873.013

Type  : Fast 1200mV 0C Model Hold 'CLOCK_50'
Slack : 0.116
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'CLOCK_50'
Slack : -3.000
TNS   : -302.675

------------------------------------------------------------

================
File: Phase_2.vhd
================
-- Design Phase 2
-- Date: 4/11/2025
-- Authors: Matthew Collins & Lewis Bates
-- Emails: mcollins42@tntech.edu & lfbates42@tntech.edu

LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

-- Top Level Entity for the project 
ENTITY Phase_2 IS
    PORT (
        clock         		: IN  STD_LOGIC;
        reset         		: IN  STD_LOGIC;
        instr_wren         : IN  STD_LOGIC;								-- Instruction Write Enable
        instr_input        : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);	-- Instruction Input
		  regwrite				: IN 	STD_LOGIC;								-- Register Write Enable
		  alu_src				: IN  STD_LOGIC;								-- ALU Source Select (Register or sign-extend)
		  alu_op					: IN  STD_LOGIC_VECTOR(3 DOWNTO 0);		-- ALU Operation
		  reg_data_1			: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);  	-- Read Data 1
		  reg_data_2			: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);  	-- Read Data 2
		  read_reg_1			: OUT STD_LOGIC_VECTOR(4 DOWNTO 0);   	-- Read Register 1
		  read_reg_2			: OUT STD_LOGIC_VECTOR(4 DOWNTO 0);   	-- Read Register 2
		  write_reg				: OUT STD_LOGIC_VECTOR(4 DOWNTO 0);   	-- Write Register
		  alu_out				: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);  	-- Output of the ALU
		  alu_zero				: OUT STD_LOGIC;							  	-- Zero output of ALU
        instr_mem_out 		: OUT STD_LOGIC_VECTOR(31 DOWNTO 0)  	-- Instruction Memory output
    );
END Phase_2;

ARCHITECTURE structural OF Phase_2 IS
    -- Component declarations
    COMPONENT PC
        PORT (
            Clock  : IN  STD_LOGIC;
            Resetn : IN  STD_LOGIC;
            D      : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);	-- Input
            Q      : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)	-- Output
        );
    END COMPONENT;

    COMPONENT memory_1
        PORT (
            address : IN  STD_LOGIC_VECTOR(7 DOWNTO 0);   -- 8-bit address
            clock   : IN  STD_LOGIC;
            data    : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);  -- For testbench
            wren    : IN  STD_LOGIC;							 -- Write Enable
            q       : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)   -- 32-bit instruction
        );
    END COMPONENT;

    COMPONENT pc_adder
        PORT (
            A : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
            B : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);  -- Constant input
            F : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
        );
    END COMPONENT;
	 
	 COMPONENT register_file
			GENERIC (LEN : INTEGER := 32);
			PORT(
				read_reg_1		: IN STD_LOGIC_VECTOR(4 DOWNTO 0);  	-- Read Register 1 select
				read_reg_2		: IN STD_LOGIC_VECTOR(4 DOWNTO 0);  	-- Read Register 2 select
				write_reg		: IN STD_LOGIC_VECTOR(4 DOWNTO 0);  	-- Write Register Select
				write_data		: IN STD_LOGIC_VECTOR(31 DOWNTO 0); 	-- Data to write to Write Register 
				regwrite_bit	: IN STD_LOGIC;  								-- Enable Write  
				reset				: IN STD_LOGIC;  								-- Reset all registers
				clock				: IN STD_LOGIC;								-- Clock
				read_data_1		: OUT STD_LOGIC_VECTOR(31 DOWNTO 0); 	-- Data in Read Register 1
				read_data_2		: OUT STD_LOGIC_VECTOR(31 DOWNTO 0)  	-- Data in Read Register 2
			);
	 END COMPONENT;
	 
	 COMPONENT alu
			PORT(
				A, B     : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);  -- Two 32-bit operands
				Control  : IN  STD_LOGIC_VECTOR(3 DOWNTO 0);   -- 4-bit ALU operation control
				Result   : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);  -- 32-bit result
				Zero     : OUT STD_LOGIC                       -- 1-bit zero flag
			);
	 END COMPONENT;
	 
	 COMPONENT alu_mux
			PORT(
				Input0, Input1 : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);  -- Two 32-bit inputs
				Sel            : IN  STD_LOGIC;                      -- 1-bit select signal
				Output         : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)   -- 32-bit output
			);
	 END COMPONENT;
	 
	 COMPONENT signextend
			PORT(
				Input  : IN  STD_LOGIC_VECTOR(15 DOWNTO 0);   -- 16-bit input
				Output : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)    -- 32-bit sign-extended output
			);
	 END COMPONENT;

    -- Internal signals
    SIGNAL pc_output      			: STD_LOGIC_VECTOR(31 DOWNTO 0);   -- PC output (Q)
    SIGNAL mem_address    			: STD_LOGIC_VECTOR(7 DOWNTO 0);    -- 8 LSB of PC for memory
    SIGNAL mem_output     			: STD_LOGIC_VECTOR(31 DOWNTO 0);   -- Instruction Memory output
    SIGNAL pc_adder_output			: STD_LOGIC_VECTOR(31 DOWNTO 0);   -- PC Adder output (PC + 4)
    SIGNAL pc_adder_constant   	: STD_LOGIC_VECTOR(31 DOWNTO 0);   -- PC Adder constant input signal
	 
	 SIGNAL op_code 					: STD_LOGIC_VECTOR(5 DOWNTO 0);	  -- Opcode from instruction
	 SIGNAL rs_reg 					: STD_LOGIC_VECTOR(4 DOWNTO 0);	  -- RS Register from instruction	 
	 SIGNAL rt_reg 					: STD_LOGIC_VECTOR(4 DOWNTO 0);	  -- RT Register from Instruction
	 SIGNAL rd_reg 					: STD_LOGIC_VECTOR(4 DOWNTO 0);	  -- RD Register from Instruction
	 SIGNAL shift_amount 			: STD_LOGIC_VECTOR(4 DOWNTO 0);	  -- Shift Amount from Instruction
	 SIGNAL funct 						: STD_LOGIC_VECTOR(5 DOWNTO 0);	  -- Function from Instruction
	 SIGNAL address 					: STD_LOGIC_VECTOR(15 DOWNTO 0);	  -- Address from Instruction

	 SIGNAL alu_output				: STD_LOGIC_VECTOR(31 DOWNTO 0);   -- The output of the ALU
	 SIGNAL extended_address		: STD_LOGIC_VECTOR(31 DOWNTO 0);	  -- The output of the Sign Extend
	 SIGNAL read_data_1				: STD_LOGIC_VECTOR(31 DOWNTO 0);	  -- The Register 1 stored value
	 SIGNAL read_data_2			   : STD_LOGIC_VECTOR(31 DOWNTO 0);   -- The Register 2 stored value
	 SIGNAL alu_mux_out				: STD_LOGIC_VECTOR(31 DOWNTO 0);	  -- The output of the ALU Source Mux
		 
BEGIN
    -- Assign constant value to PC Adder input
    pc_adder_constant <= X"00000004";  -- Constant value of 4

    -- Port mapping
    pc_inst: PC
        PORT MAP (
            Clock  => clock,
            Resetn => reset,
            D      => pc_adder_output,  -- PC Adder output (PC + 4) feeds into PC D input
            Q      => pc_output    		 -- PC output (Q) feeds to other components
        );

    mem_inst: memory_1
        PORT MAP (
            address => pc_output(7 DOWNTO 0),   -- 8 LSB of PC output to memory address
            clock   => clock,
            data    => instr_input,					-- Memory Input
            wren    => instr_wren,              -- Write Enable      
            q       => mem_output					-- Memory Output
        );
		  
	 op_code 		<= mem_output(31 DOWNTO 26);	-- Instruction OP Code
	 rs_reg 			<= mem_output(25 DOWNTO 21);	-- Instruction RS Register
	 rt_reg 			<= mem_output(20 DOWNTO 16);  -- Instruction RT Register 
	 rd_reg 			<= mem_output(15 DOWNTO 11);	-- Instruction RD Register
	 shift_amount	<= mem_output(10 DOWNTO 6);	-- Instruction Shift Amount
	 funct 			<= mem_output(5 DOWNTO 0);		-- Instruction Function Code
	 address 		<= mem_output(15 DOWNTO 0); 	-- Instruction I-Format Address

    pc_adder_inst: pc_adder
        PORT MAP (
            A => pc_output,      	  -- PC output (Q) feeds into PC Adder input A
            B => pc_adder_constant,   -- Constant input (4) feeds into PC Adder input B
            F => pc_adder_output      -- PC Adder output (PC + 4) feeds back to PC
        );
		  
	 registers_inst: register_file
			GENERIC MAP (32)
			PORT MAP (
				read_reg_1		=> rs_reg,			-- The Instruction Memory output 
				read_reg_2		=> rt_reg,			-- The Instruction Memory output
				write_reg		=> rd_reg,			-- The Instruction Memory output
				write_data		=> alu_output, 	-- The output of the ALU
				regwrite_bit	=> regwrite, 		-- Control bit to enable writing.
				reset				=> reset,		
				clock				=> clock,
				read_data_1		=> read_data_1,	-- Register 1 data feeds into the ALU input
				read_data_2		=> read_data_2  	-- Register 2 data feeds into the ALU src Mux
			);
			
		sign_ext_inst: signextend
			PORT MAP (
				input 	=> address,					-- I-format address from Instruction
				output 	=> extended_address		-- Sign extend feeds into ALU src Mux
			);
			
		alu_mux_inst: alu_mux
			PORT MAP (
				input0 	=> read_data_2,			-- Feeds from the Register file
				input1 	=> extended_address,		-- Feeds from the Sign Extend
				sel 		=> alu_src,					-- Control bit to select ALU input
				output 	=> alu_mux_out				-- Feeds into the second input of the ALU
			);
			
		alu_inst: alu
			PORT MAP (
				A 			=> read_data_1, 			-- Feeeds from the Register file
				B 			=> alu_mux_out, 			-- Feeds from the ALU mux (Register file or Sign Extend)
				Control 	=> alu_op,					-- Controls the ALU Operation
				Result 	=> alu_output,				-- Output of the ALU
				Zero 		=> alu_zero					-- Bit goes high if the output is zero. Used in branching.
			);
	 
	 

    -- Connect internal signals to output ports for simulation
    instr_mem_out 	<= mem_output;
	 reg_data_1			<= read_data_1;
	 reg_data_2			<= read_data_2;
	 read_reg_1 		<= rs_reg;
	 read_reg_2 		<= rt_reg;
	 write_reg 			<= rd_reg;
	 alu_out				<= alu_output;

END structural;

================
File: reg_read_unit.vhd
================
-- Design Phase 2
-- Date: 4/11/2025
-- Authors: Matthew Collins & Lewis Bates
-- Emails: mcollins42@tntech.edu & lfbates42@tntech.edu

LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.numeric_std.all;

LIBRARY WORK;
USE WORK.type_def.all;


ENTITY reg_read_unit IS
	GENERIC (LEN : INTEGER := 32);
	PORT(
		read_reg_1		: IN STD_LOGIC_VECTOR(4 DOWNTO 0);		-- Output register 1 Selection
		read_reg_2		: IN STD_LOGIC_VECTOR(4 DOWNTO 0);		-- Output register 2 Selection
		reg_values		: IN REG_ARRAY(LEN-1 DOWNTO 0);			-- Array of all the register values
		read_data_1		: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);	-- Output register 1 Value
		read_data_2		: OUT STD_LOGIC_VECTOR(31 DOWNTO 0)		-- Output register 2 Value
	);
END ENTITY;

ARCHITECTURE behavior OF reg_read_unit IS
	
BEGIN

	-- Multiplexer to select the output for Read Register 1
	read_mux_1: PROCESS(read_reg_1, reg_values)
	BEGIN
		
	read_data_1 <= reg_values(to_integer(unsigned(read_reg_1)));
		
	END PROCESS;
	
	-- Multiplexer to select the output for Read Register 2
	read_mux_2: PROCESS(read_reg_2, reg_values)
	BEGIN
	
	read_data_2 <= reg_values(to_integer(unsigned(read_reg_2)));
		
	END PROCESS;
	
END ARCHITECTURE;

================
File: reg_write_unit.vhd
================
-- Design Phase 2
-- Date: 4/11/2025
-- Authors: Matthew Collins & Lewis Bates
-- Emails: mcollins42@tntech.edu & lfbates42@tntech.edu

LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

LIBRARY WORK;
USE WORK.type_def.all;


ENTITY reg_write_unit IS
	GENERIC (LEN : INTEGER := 32);
	PORT(
		write_en		: IN STD_LOGIC;									-- Register Write Enable
		clock			: IN STD_LOGIC;									
		write_reg	: IN STD_LOGIC_VECTOR(4 DOWNTO 0);			-- Write Register Selection
		write_data	: IN STD_LOGIC_VECTOR(31 DOWNTO 0);			-- Data to write to Register
		reset			: IN STD_LOGIC;
		reg_data		: OUT REG_ARRAY(LEN-1 DOWNTO 0)				-- Values of all the registers (Feeds to reg_read_unit)
	);
END ENTITY;

ARCHITECTURE behavior OF reg_write_unit IS

	-- Component Declarations
	COMPONENT register_N IS
		GENERIC (N : INTEGER := 32);
		PORT (
			  D       : IN  STD_LOGIC_VECTOR (N-1 DOWNTO 0);	-- Register Input
			  enable  : IN  STD_LOGIC;									-- Register Write Enable
			  Resetn  : IN  STD_LOGIC;
			  Clock   : IN  STD_LOGIC;
			  Q       : OUT STD_LOGIC_VECTOR (N-1 DOWNTO 0)		-- Register Output
		 );
	END COMPONENT;
	
	COMPONENT decoder IS
		GENERIC(n: INTEGER := 5);
		PORT(
				input		: IN  STD_LOGIC_VECTOR(n-1 DOWNTO 0);	-- Write Register Selection 
				output	: OUT STD_LOGIC_ARRAY(31 DOWNTO 0));	-- Register Enable Selection
	END COMPONENT;

	-- Internal Signals
	SIGNAL decoder_out: STD_LOGIC_ARRAY(LEN-1 DOWNTO 0) 	:= (OTHERS => '0');  -- Bit array from decoder
	SIGNAL reg_en: STD_LOGIC_VECTOR(LEN-1 DOWNTO 0) 		:= (OTHERS => '0');	-- Register Enable array (write reg & Write enable)
	
	
BEGIN


	dec: decoder GENERIC MAP (5)
				    PORT MAP (input 	=> write_reg,	-- Write Register Selection
								  output => decoder_out	-- Register Selection Bit
									);
						
	
	-- The list of registers to store the value
	reg_list: FOR i IN 0 TO LEN-1 GENERATE
	
		reg_en(i) <= decoder_out(i) and write_en;
	
		registers: register_N	GENERIC MAP (32)
										PORT MAP (
											D 			=> write_data,		-- Data to write to register
											enable 	=> reg_en(i),		-- Register enable
											Resetn 	=> reset,
											Clock 	=> clock,
											Q 			=> reg_data(i)		-- Data stored in register
										);
	END GENERATE;	
END ARCHITECTURE;

================
File: register_file.vhd
================
-- Design Phase 2
-- Date: 4/11/2025
-- Authors: Matthew Collins & Lewis Bates
-- Emails: mcollins42@tntech.edu & lfbates42@tntech.edu

LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

LIBRARY WORK;
USE WORK.type_def.all;

ENTITY register_file IS
	GENERIC (LEN : INTEGER := 32);
	PORT(
		read_reg_1		: IN STD_LOGIC_VECTOR(4 DOWNTO 0);		-- Read Register 1 Selection
		read_reg_2		: IN STD_LOGIC_VECTOR(4 DOWNTO 0);		-- Read Register 2 Selection
		write_reg		: IN STD_LOGIC_VECTOR(4 DOWNTO 0);		-- Write Register Selection
		write_data		: IN STD_LOGIC_VECTOR(31 DOWNTO 0);		-- Data to write to register
		regwrite_bit	: IN STD_LOGIC;								-- Enable Write
		reset				: IN STD_LOGIC;
		clock				: IN STD_LOGIC;
		read_data_1		: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);	-- Data stored in Read Register 1
		read_data_2		: OUT STD_LOGIC_VECTOR(31 DOWNTO 0) 	-- Data stored in Read register 2
	);
END ENTITY;
	
ARCHITECTURE behavior OF register_file IS

	-- Component Declarations
	COMPONENT reg_write_unit IS
		GENERIC (LEN : INTEGER := 32);
		PORT(
			write_en		: IN STD_LOGIC;									-- Register write enable
			clock			: IN STD_LOGIC;
			write_reg	: IN STD_LOGIC_VECTOR(4 DOWNTO 0);			-- Write Register Selection
			write_data	: IN STD_LOGIC_VECTOR(31 DOWNTO 0);			-- Data to write to register
			reset			: IN STD_LOGIC;
			reg_data		: OUT REG_ARRAY(LEN-1 DOWNTO 0) 				-- Values stored in all the registers 
		);
	END COMPONENT;
	
	COMPONENT reg_read_unit IS
		GENERIC (LEN : INTEGER := 32);
			PORT(
				read_reg_1		: IN STD_LOGIC_VECTOR(4 DOWNTO 0);		-- Read Register 1 Selection
				read_reg_2		: IN STD_LOGIC_VECTOR(4 DOWNTO 0);		-- Read Register 2 Selection
				reg_values		: IN REG_ARRAY(LEN-1 DOWNTO 0);			-- Values stored in all the registers
				read_data_1		: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);	-- Values stored in read register 1
				read_data_2		: OUT STD_LOGIC_VECTOR(31 DOWNTO 0)		-- Values stored in read register 2
			);
		END COMPONENT;
	
	
	-- Internal Signals
	SIGNAL read_unit_in 		: REG_ARRAY(LEN-1 DOWNTO 0);	-- Stored register values
	
BEGIN

	write_unit: reg_write_unit GENERIC MAP (32)
										PORT MAP (
											write_en		=> regwrite_bit,		-- Write enable control bit
											clock			=> clock,				
											write_reg 	=> write_reg,			-- Write register selection
											write_data 	=> write_data,			-- Data to write to register
											reset 		=> reset,
											reg_data		=> read_unit_in		-- All the stored register values feeds to read_unit
										);
									
	read_unit: reg_read_unit GENERIC MAP (32)
									 PORT MAP (
										read_reg_1		=> read_reg_1,			-- Read register 1 selection
										read_reg_2		=> read_reg_2,			-- Read register 2 selection
										reg_values		=> read_unit_in,		-- The stored register values fed from write_unit
										read_data_1		=> read_data_1,		-- The value stored in read register 1
										read_data_2		=> read_data_2			-- The value stored in read register 2
									 );
									 
END ARCHITECTURE;

================
File: register_N.vhd
================
-- Design PHASE 2 
-- Date: 4/5/2025
-- Authors: Matthew Collins & Lewis Bates
-- Emails: mcollins42@tntech.edu & lfbates42@tntech.edu


LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY register_N IS
    GENERIC (N : INTEGER := 32);
    PORT (
        D       : IN  STD_LOGIC_VECTOR (N-1 DOWNTO 0);
		  enable  : IN  STD_LOGIC;
        Resetn  : IN  STD_LOGIC;
        Clock   : IN  STD_LOGIC;
        Q       : OUT STD_LOGIC_VECTOR (N-1 DOWNTO 0)
    );
END ENTITY register_N;

ARCHITECTURE behavioral OF register_N IS
    SIGNAL reg_data : STD_LOGIC_VECTOR (N-1 DOWNTO 0) := (OTHERS => '0');

BEGIN
    PROCESS (Clock, Resetn)
    BEGIN
        IF Resetn = '0' THEN
            reg_data <= (OTHERS => '0');
        ELSIF rising_edge(Clock) and enable = '1' THEN
            reg_data <= D;
        END IF;
    END PROCESS;

    Q <= reg_data;

END behavioral;

================
File: SignExtend.vhd
================
-- Design Phase 2 
-- Date: 4/4/2025
-- Authors: Matthew Collins & Lewis Bates
-- Emails: mcollins42@tntech.edu & lfbates42@tntech.edu


library IEEE;
use IEEE.std_logic_1164.all;

entity SignExtend is
    port (
        Input  : in  std_logic_vector(15 downto 0);   -- 16-bit input
        Output : out std_logic_vector(31 downto 0)    -- 32-bit sign-extended output
    );
end SignExtend;

architecture Behavioral of SignExtend is
begin
    -- Replicate the sign bit (Input(15)) 16 times and concatenate with the lower 16 bits
    Output <= (31 downto 16 => Input(15)) & Input(15 downto 0);
end Behavioral;

================
File: type_def.vhd
================
-- Design Phase 2
-- Date: 4/11/2025
-- Authors: Matthew Collins & Lewis Bates
-- Emails: mcollins42@tntech.edu & lfbates42@tntech.edu

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;

PACKAGE type_def IS

	-- Defines the Array of Registers
	TYPE REG_ARRAY IS ARRAY (natural RANGE <>) OF STD_LOGIC_VECTOR(31 DOWNTO 0);

	-- Defines and Array of STD_LOGIC bits
	TYPE STD_LOGIC_ARRAY IS ARRAY (natural RANGE <>) OF STD_LOGIC;
	
END PACKAGE;

================
File: work.cr.mti
================
F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity de10_lite_top_tb
-- Compiling architecture testbench of de10_lite_top_tb

} {} {}} F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/type_def.vhd {1 {vcom -work work -2002 -explicit -stats=none F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/type_def.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package type_def

} {} {}} F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/SignExtend.vhd {1 {vcom -work work -2002 -explicit -stats=none F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/SignExtend.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SignExtend
-- Compiling architecture Behavioral of SignExtend

} {} {}} F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd {1 {vcom -work work -2002 -explicit -stats=none F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity memory_1
-- Compiling architecture SYN of memory_1

} {} {}} F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd {1 {vcom -work work -2002 -explicit -stats=none F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity register_N
-- Compiling architecture behavioral of register_N

} {} {}} F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/pc_adder.vhd {1 {vcom -work work -2002 -explicit -stats=none F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/pc_adder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pc_adder
-- Compiling architecture behavioral of pc_adder

} {} {}} F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU_Mux.vhd {1 {vcom -work work -2002 -explicit -stats=none F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU_Mux.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ALU_Mux
-- Compiling architecture Behavioral of ALU_Mux

} {} {}} F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/PC.vhd {1 {vcom -work work -2002 -explicit -stats=none F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/PC.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity PC
-- Compiling architecture behavioral of PC

} {} {}} F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/decoder.vhd {1 {vcom -work work -2002 -explicit -stats=none F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/decoder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package type_def
-- Compiling entity decoder
-- Compiling architecture behavior of decoder

} {} {}} F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd {2 {vcom -work work -2002 -explicit -stats=none F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity phase_2_tb
-- Compiling architecture testbench of phase_2_tb
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(83): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(87): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(89): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(98): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(100): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(105): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(107): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(113): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(115): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(122): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(124): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(131): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(133): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(140): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(142): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(148): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(150): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(157): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(159): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(164): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(166): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(171): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(173): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(178): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(180): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(185): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(187): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(192): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(194): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(197): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(199): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(211): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(213): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(217): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(219): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(222): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(224): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(232): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(234): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(239): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(241): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(247): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(249): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(256): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(258): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(265): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(267): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(274): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(276): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(282): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(284): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(291): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(293): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(298): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(300): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(305): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(307): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(312): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(314): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(319): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(321): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(327): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd(329): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd {1 {vcom -work work -2002 -explicit -stats=none F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package type_def
-- Compiling entity reg_write_unit
-- Compiling architecture behavior of reg_write_unit

} {} {}} F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_read_unit.vhd {1 {vcom -work work -2002 -explicit -stats=none F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_read_unit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package type_def
-- Compiling entity reg_read_unit
-- Compiling architecture behavior of reg_read_unit

} {} {}} F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU.vhd {1 {vcom -work work -2002 -explicit -stats=none F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ALU
-- Compiling architecture Behavioral of ALU

} {} {}} F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd {1 {vcom -work work -2002 -explicit -stats=none F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package type_def
-- Compiling entity register_file
-- Compiling architecture behavior of register_file

} {} {}}

================
File: work.mpf
================
; Copyright 1991-2009 Mentor Graphics Corporation
;
; All Rights Reserved.
;
; THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF 
; MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
;   

[Library]
std = $MODEL_TECH/../std
ieee = $MODEL_TECH/../ieee
verilog = $MODEL_TECH/../verilog
vital2000 = $MODEL_TECH/../vital2000
std_developerskit = $MODEL_TECH/../std_developerskit
synopsys = $MODEL_TECH/../synopsys
modelsim_lib = $MODEL_TECH/../modelsim_lib
sv_std = $MODEL_TECH/../sv_std

; Altera Primitive libraries
;
; VHDL Section
;
altera_mf = $MODEL_TECH/../altera/vhdl/altera_mf
altera = $MODEL_TECH/../altera/vhdl/altera
altera_lnsim = $MODEL_TECH/../altera/vhdl/altera_lnsim
lpm = $MODEL_TECH/../altera/vhdl/220model
220model = $MODEL_TECH/../altera/vhdl/220model
maxii = $MODEL_TECH/../altera/vhdl/maxii
maxv = $MODEL_TECH/../altera/vhdl/maxv
fiftyfivenm = $MODEL_TECH/../altera/vhdl/fiftyfivenm
sgate = $MODEL_TECH/../altera/vhdl/sgate
arriaii = $MODEL_TECH/../altera/vhdl/arriaii
arriaii_hssi = $MODEL_TECH/../altera/vhdl/arriaii_hssi
arriaii_pcie_hip = $MODEL_TECH/../altera/vhdl/arriaii_pcie_hip
arriaiigz = $MODEL_TECH/../altera/vhdl/arriaiigz
arriaiigz_hssi = $MODEL_TECH/../altera/vhdl/arriaiigz_hssi
arriaiigz_pcie_hip = $MODEL_TECH/../altera/vhdl/arriaiigz_pcie_hip
stratixiv = $MODEL_TECH/../altera/vhdl/stratixiv
stratixiv_hssi = $MODEL_TECH/../altera/vhdl/stratixiv_hssi
stratixiv_pcie_hip = $MODEL_TECH/../altera/vhdl/stratixiv_pcie_hip
cycloneiv = $MODEL_TECH/../altera/vhdl/cycloneiv
cycloneiv_hssi = $MODEL_TECH/../altera/vhdl/cycloneiv_hssi
cycloneiv_pcie_hip = $MODEL_TECH/../altera/vhdl/cycloneiv_pcie_hip
cycloneive = $MODEL_TECH/../altera/vhdl/cycloneive
stratixv = $MODEL_TECH/../altera/vhdl/stratixv
stratixv_hssi = $MODEL_TECH/../altera/vhdl/stratixv_hssi
stratixv_pcie_hip = $MODEL_TECH/../altera/vhdl/stratixv_pcie_hip
arriavgz = $MODEL_TECH/../altera/vhdl/arriavgz
arriavgz_hssi = $MODEL_TECH/../altera/vhdl/arriavgz_hssi
arriavgz_pcie_hip = $MODEL_TECH/../altera/vhdl/arriavgz_pcie_hip
arriav = $MODEL_TECH/../altera/vhdl/arriav
cyclonev = $MODEL_TECH/../altera/vhdl/cyclonev
twentynm = $MODEL_TECH/../altera/vhdl/twentynm
twentynm_hssi = $MODEL_TECH/../altera/vhdl/twentynm_hssi
twentynm_hip = $MODEL_TECH/../altera/vhdl/twentynm_hip
cyclone10lp = $MODEL_TECH/../altera/vhdl/cyclone10lp
;
; Verilog Section
;
altera_mf_ver = $MODEL_TECH/../altera/verilog/altera_mf
altera_ver = $MODEL_TECH/../altera/verilog/altera
altera_lnsim_ver = $MODEL_TECH/../altera/verilog/altera_lnsim
lpm_ver = $MODEL_TECH/../altera/verilog/220model
220model_ver = $MODEL_TECH/../altera/verilog/220model
maxii_ver = $MODEL_TECH/../altera/verilog/maxii
maxv_ver = $MODEL_TECH/../altera/verilog/maxv
fiftyfivenm_ver = $MODEL_TECH/../altera/verilog/fiftyfivenm
sgate_ver = $MODEL_TECH/../altera/verilog/sgate
arriaii_ver = $MODEL_TECH/../altera/verilog/arriaii
arriaii_hssi_ver = $MODEL_TECH/../altera/verilog/arriaii_hssi
arriaii_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriaii_pcie_hip
arriaiigz_ver = $MODEL_TECH/../altera/verilog/arriaiigz
arriaiigz_hssi_ver = $MODEL_TECH/../altera/verilog/arriaiigz_hssi
arriaiigz_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriaiigz_pcie_hip
stratixiv_ver = $MODEL_TECH/../altera/verilog/stratixiv
stratixiv_hssi_ver = $MODEL_TECH/../altera/verilog/stratixiv_hssi
stratixiv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/stratixiv_pcie_hip
stratixv_ver = $MODEL_TECH/../altera/verilog/stratixv
stratixv_hssi_ver = $MODEL_TECH/../altera/verilog/stratixv_hssi
stratixv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/stratixv_pcie_hip
arriavgz_ver = $MODEL_TECH/../altera/verilog/arriavgz
arriavgz_hssi_ver = $MODEL_TECH/../altera/verilog/arriavgz_hssi
arriavgz_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriavgz_pcie_hip
arriav_ver = $MODEL_TECH/../altera/verilog/arriav
arriav_hssi_ver = $MODEL_TECH/../altera/verilog/arriav_hssi
arriav_pcie_hip_ver = $MODEL_TECH/../altera/verilog/arriav_pcie_hip
cyclonev_ver = $MODEL_TECH/../altera/verilog/cyclonev
cyclonev_hssi_ver = $MODEL_TECH/../altera/verilog/cyclonev_hssi
cyclonev_pcie_hip_ver = $MODEL_TECH/../altera/verilog/cyclonev_pcie_hip
cycloneiv_ver = $MODEL_TECH/../altera/verilog/cycloneiv
cycloneiv_hssi_ver = $MODEL_TECH/../altera/verilog/cycloneiv_hssi
cycloneiv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/cycloneiv_pcie_hip
cycloneive_ver = $MODEL_TECH/../altera/verilog/cycloneive
twentynm_ver = $MODEL_TECH/../altera/verilog/twentynm
twentynm_hssi_ver = $MODEL_TECH/../altera/verilog/twentynm_hssi
twentynm_hip_ver = $MODEL_TECH/../altera/verilog/twentynm_hip
cyclone10lp_ver = $MODEL_TECH/../altera/verilog/cyclone10lp

work = work
[vcom]
; VHDL93 variable selects language version as the default. 
; Default is VHDL-2002.
; Value of 0 or 1987 for VHDL-1987.
; Value of 1 or 1993 for VHDL-1993.
; Default or value of 2 or 2002 for VHDL-2002.
; Default or value of 3 or 2008 for VHDL-2008.
VHDL93 = 2002

; Show source line containing error. Default is off.
; Show_source = 1

; Turn off unbound-component warnings. Default is on.
; Show_Warning1 = 0

; Turn off process-without-a-wait-statement warnings. Default is on.
; Show_Warning2 = 0

; Turn off null-range warnings. Default is on.
; Show_Warning3 = 0

; Turn off no-space-in-time-literal warnings. Default is on.
; Show_Warning4 = 0

; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on.
; Show_Warning5 = 0

; Turn off optimization for IEEE std_logic_1164 package. Default is on.
; Optimize_1164 = 0

; Turn on resolving of ambiguous function overloading in favor of the
; "explicit" function declaration (not the one automatically created by
; the compiler for each type declaration). Default is off.
; The .ini file has Explicit enabled so that std_logic_signed/unsigned
; will match the behavior of synthesis tools.
Explicit = 1

; Turn off acceleration of the VITAL packages. Default is to accelerate.
; NoVital = 1

; Turn off VITAL compliance checking. Default is checking on.
; NoVitalCheck = 1

; Ignore VITAL compliance checking errors. Default is to not ignore.
; IgnoreVitalErrors = 1

; Turn off VITAL compliance checking warnings. Default is to show warnings.
; Show_VitalChecksWarnings = 0

; Keep silent about case statement static warnings.
; Default is to give a warning.
; NoCaseStaticError = 1

; Keep silent about warnings caused by aggregates that are not locally static.
; Default is to give a warning.
; NoOthersStaticError = 1

; Turn off inclusion of debugging info within design units.
; Default is to include debugging info.
; NoDebug = 1

; Turn off "Loading..." messages. Default is messages on.
; Quiet = 1

; Turn on some limited synthesis rule compliance checking. Checks only:
;    -- signals used (read) by a process must be in the sensitivity list
; CheckSynthesis = 1

; Activate optimizations on expressions that do not involve signals,
; waits, or function/procedure/task invocations. Default is off.
; ScalarOpts = 1

; Require the user to specify a configuration for all bindings,
; and do not generate a compile time default binding for the
; component. This will result in an elaboration error of
; 'component not bound' if the user fails to do so. Avoids the rare
; issue of a false dependency upon the unused default binding.
; RequireConfigForAllDefaultBinding = 1

; Inhibit range checking on subscripts of arrays. Range checking on
; scalars defined with subtypes is inhibited by default.
; NoIndexCheck = 1

; Inhibit range checks on all (implicit and explicit) assignments to
; scalar objects defined with subtypes.
; NoRangeCheck = 1

[vlog]

; Turn off inclusion of debugging info within design units.
; Default is to include debugging info.
; NoDebug = 1

; Turn off "loading..." messages. Default is messages on.
; Quiet = 1

; Turn on Verilog hazard checking (order-dependent accessing of global vars).
; Default is off.
; Hazard = 1

; Turn on converting regular Verilog identifiers to uppercase. Allows case
; insensitivity for module names. Default is no conversion.
; UpCase = 1

; Turn on incremental compilation of modules. Default is off.
; Incremental = 1

; Turns on lint-style checking.
; Show_Lint = 1

[vsim]
; Simulator resolution
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
Resolution = ps

; User time unit for run commands
; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the
; unit specified for Resolution. For example, if Resolution is 100ps,
; then UserTimeUnit defaults to ps.
; Should generally be set to default.
UserTimeUnit = default

; Default run length
RunLength = 100

; Maximum iterations that can be run without advancing simulation time
IterationLimit = 5000

; Directive to license manager:
; vhdl          Immediately reserve a VHDL license
; vlog          Immediately reserve a Verilog license
; plus          Immediately reserve a VHDL and Verilog license
; nomgc         Do not look for Mentor Graphics Licenses
; nomti         Do not look for Model Technology Licenses
; noqueue       Do not wait in the license queue when a license isn't available
; viewsim	Try for viewer license but accept simulator license(s) instead
;		of queuing for viewer license
; License = plus

; Stop the simulator after a VHDL/Verilog assertion message
; 0 = Note  1 = Warning  2 = Error  3 = Failure  4 = Fatal
BreakOnAssertion = 3

; Assertion Message Format
; %S - Severity Level 
; %R - Report Message
; %T - Time of assertion
; %D - Delta
; %I - Instance or Region pathname (if available)
; %% - print '%' character
; AssertionFormat = "** %S: %R\n   Time: %T  Iteration: %D%I\n"

; Assertion File - alternate file for storing VHDL/Verilog assertion messages
; AssertFile = assert.log

; Default radix for all windows and commands...
; Set to symbolic, ascii, binary, octal, decimal, hex, unsigned
DefaultRadix = symbolic

; VSIM Startup command
; Startup = do startup.do

; File for saving command transcript
TranscriptFile = transcript

; File for saving command history
; CommandHistory = cmdhist.log

; Specify whether paths in simulator commands should be described
; in VHDL or Verilog format.
; For VHDL, PathSeparator = /
; For Verilog, PathSeparator = .
; Must not be the same character as DatasetSeparator.
PathSeparator = /

; Specify the dataset separator for fully rooted contexts.
; The default is ':'. For example, sim:/top
; Must not be the same character as PathSeparator.
DatasetSeparator = :

; Disable VHDL assertion messages
; IgnoreNote = 1
; IgnoreWarning = 1
; IgnoreError = 1
; IgnoreFailure = 1

; Default force kind. May be freeze, drive, deposit, or default
; or in other terms, fixed, wired, or charged.
; A value of "default" will use the signal kind to determine the
; force kind, drive for resolved signals, freeze for unresolved signals
; DefaultForceKind = freeze

; If zero, open files when elaborated; otherwise, open files on
; first read or write.  Default is 0.
; DelayFileOpen = 1

; Control VHDL files opened for write.
;   0 = Buffered, 1 = Unbuffered
UnbufferedOutput = 0

; Control the number of VHDL files open concurrently.
; This number should always be less than the current ulimit
; setting for max file descriptors.
;   0 = unlimited
ConcurrentFileLimit = 40

; Control the number of hierarchical regions displayed as
; part of a signal name shown in the Wave window.
; A value of zero tells VSIM to display the full name.
; The default is 0.
; WaveSignalNameWidth = 0

; Turn off warnings from the std_logic_arith, std_logic_unsigned
; and std_logic_signed packages.
; StdArithNoWarnings = 1

; Turn off warnings from the IEEE numeric_std and numeric_bit packages.
; NumericStdNoWarnings = 1

; Control the format of the (VHDL) FOR generate statement label
; for each iteration.  Do not quote it.
; The format string here must contain the conversion codes %s and %d,
; in that order, and no other conversion codes.  The %s represents
; the generate_label; the %d represents the generate parameter value
; at a particular generate iteration (this is the position number if
; the generate parameter is of an enumeration type).  Embedded whitespace
; is allowed (but discouraged); leading and trailing whitespace is ignored.
; Application of the format must result in a unique scope name over all
; such names in the design so that name lookup can function properly.
; GenerateFormat = %s__%d

; Specify whether checkpoint files should be compressed.
; The default is 1 (compressed).
; CheckpointCompressMode = 0

; List of dynamically loaded objects for Verilog PLI applications
; Veriuser = veriuser.sl

; Specify default options for the restart command. Options can be one
; or more of: -force -nobreakpoint -nolist -nolog -nowave
; DefaultRestartOptions = -force

; HP-UX 10.20 ONLY - Enable memory locking to speed up large designs
; (> 500 megabyte memory footprint). Default is disabled.
; Specify number of megabytes to lock.
; LockedMemory = 1000

; Turn on (1) or off (0) WLF file compression.
; The default is 1 (compress WLF file).
; WLFCompress = 0

; Specify whether to save all design hierarchy (1) in the WLF file
; or only regions containing logged signals (0).
; The default is 0 (save only regions with logged signals).
; WLFSaveAllRegions = 1

; WLF file time limit.  Limit WLF file by time, as closely as possible,
; to the specified amount of simulation time.  When the limit is exceeded
; the earliest times get truncated from the file.
; If both time and size limits are specified the most restrictive is used.
; UserTimeUnits are used if time units are not specified.
; The default is 0 (no limit).  Example: WLFTimeLimit = {100 ms}
; WLFTimeLimit = 0

; WLF file size limit.  Limit WLF file size, as closely as possible,
; to the specified number of megabytes.  If both time and size limits
; are specified then the most restrictive is used.
; The default is 0 (no limit).
; WLFSizeLimit = 1000

; Specify whether or not a WLF file should be deleted when the
; simulation ends.  A value of 1 will cause the WLF file to be deleted.
; The default is 0 (do not delete WLF file when simulation ends).
; WLFDeleteOnQuit = 1

; Automatic SDF compilation
; Disables automatic compilation of SDF files in flows that support it.
; Default is on, uncomment to turn off.
; NoAutoSDFCompile = 1

[lmc]

[msg_system]
; Change a message severity or suppress a message.
; The format is: <msg directive> = <msg number>[,<msg number>...]
; Examples:
;   note = 3009
;   warning = 3033
;   error = 3010,3016
;   fatal = 3016,3033
;   suppress = 3009,3016,3043
; The command verror <msg number> can be used to get the complete
; description of a message.

; Control transcripting of elaboration/runtime messages.
; The default is to have messages appear in the transcript and 
; recorded in the wlf file (messages that are recorded in the
; wlf file can be viewed in the MsgViewer).  The other settings
; are to send messages only to the transcript or only to the 
; wlf file.  The valid values are
;    both  {default}
;    tran  {transcript only}
;    wlf   {wlf file only}
; msgmode = both
[Project]
; Warning -- Do not edit the project properties directly.
;            Property names are dynamic in nature and property
;            values have special syntax.  Changing property data directly
;            can result in a corrupt MPF file.  All project properties
;            can be modified through project window dialogs.
Project_Version = 6
Project_DefaultLib = work
Project_SortMethod = unused
Project_Files_Count = 16
Project_File_0 = F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top_tb.vhd
Project_File_P_0 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744569626 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 4 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_1 = F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/type_def.vhd
Project_File_P_1 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424940 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 0 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_2 = F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/SignExtend.vhd
Project_File_P_2 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424946 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 15 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_3 = F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd
Project_File_P_3 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1743884128 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 6 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_4 = F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd
Project_File_P_4 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424950 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 14 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_5 = F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/pc_adder.vhd
Project_File_P_5 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424986 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 8 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_6 = F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU_Mux.vhd
Project_File_P_6 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424904 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 2 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_7 = F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/PC.vhd
Project_File_P_7 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424890 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 7 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_8 = F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/decoder.vhd
Project_File_P_8 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424900 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 5 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_9 = F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd
Project_File_P_9 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424960 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 12 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_10 = F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd
Project_File_P_10 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744425480 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 10 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_11 = F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_read_unit.vhd
Project_File_P_11 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424968 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 11 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_12 = F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd
Project_File_P_12 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744569106 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 3 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_13 = F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU.vhd
Project_File_P_13 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424910 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 1 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_14 = F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd
Project_File_P_14 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744569106 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 9 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_15 = F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd
Project_File_P_15 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1744424956 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 13 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_Sim_Count = 0
Project_Folder_Count = 0
Echo_Compile_Output = 0
Save_Compile_Report = 1
Project_Opt_Count = 0
ForceSoftPaths = 0
ProjectStatusDelay = 5000
VERILOG_DoubleClick = Edit
VERILOG_CustomDoubleClick = 
SYSTEMVERILOG_DoubleClick = Edit
SYSTEMVERILOG_CustomDoubleClick = 
VHDL_DoubleClick = Edit
VHDL_CustomDoubleClick = 
PSL_DoubleClick = Edit
PSL_CustomDoubleClick = 
TEXT_DoubleClick = Edit
TEXT_CustomDoubleClick = 
SYSTEMC_DoubleClick = Edit
SYSTEMC_CustomDoubleClick = 
TCL_DoubleClick = Edit
TCL_CustomDoubleClick = 
MACRO_DoubleClick = Edit
MACRO_CustomDoubleClick = 
VCD_DoubleClick = Edit
VCD_CustomDoubleClick = 
SDF_DoubleClick = Edit
SDF_CustomDoubleClick = 
XML_DoubleClick = Edit
XML_CustomDoubleClick = 
LOGFILE_DoubleClick = Edit
LOGFILE_CustomDoubleClick = 
UCDB_DoubleClick = Edit
UCDB_CustomDoubleClick = 
TDB_DoubleClick = Edit
TDB_CustomDoubleClick = 
UPF_DoubleClick = Edit
UPF_CustomDoubleClick = 
PCF_DoubleClick = Edit
PCF_CustomDoubleClick = 
PROJECT_DoubleClick = Edit
PROJECT_CustomDoubleClick = 
VRM_DoubleClick = Edit
VRM_CustomDoubleClick = 
DEBUGDATABASE_DoubleClick = Edit
DEBUGDATABASE_CustomDoubleClick = 
DEBUGARCHIVE_DoubleClick = Edit
DEBUGARCHIVE_CustomDoubleClick = 
Project_Major_Version = 10
Project_Minor_Version = 5

================
File: work/_info
================
m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411/Phase_2_0411
Ealu
Z0 w1744424910
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411
Z5 8F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU.vhd
Z6 FF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU.vhd
l0
L10
Vfnl^O3k?FM`<Ti1ejb4il3
!s100 zc_O;EA5SGDMMPd@U>>BR3
Z7 OV;C;10.5b;63
32
Z8 !s110 1744569735
!i10b 1
Z9 !s108 1744569735.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU.vhd|
Z11 !s107 F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abehavioral
R1
R2
R3
DEx4 work 3 alu 0 22 fnl^O3k?FM`<Ti1ejb4il3
l20
L19
Vng3Pa]Th?zVX4@:Q?8m?O2
!s100 UgH1olUmg]ifAMZPdZadj3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ealu_mux
Z14 w1744424904
R2
R3
R4
Z15 8F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU_Mux.vhd
Z16 FF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU_Mux.vhd
l0
L10
V78k?FL=l]jz`_UBg@>DQO3
!s100 RG`agV_nY<]m0JW;Efn9:2
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU_Mux.vhd|
Z18 !s107 F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/ALU_Mux.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
DEx4 work 7 alu_mux 0 22 78k?FL=l]jz`_UBg@>DQO3
l19
L18
VB517dX9<zd6@UJoT:gV940
!s100 9S3XR[VPGmTWP7Xl10kiH2
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Ede10_lite_top
Z19 w1744569106
R2
R3
R4
Z20 8F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd
Z21 FF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd
l0
L10
V>17I9H9OUnE=]X2GkkG8?2
!s100 Ecl:TOk<[]GlC=>hB4SGL2
R7
32
R8
!i10b 1
R9
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd|
Z23 !s107 F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
DEx4 work 13 de10_lite_top 0 22 >17I9H9OUnE=]X2GkkG8?2
l80
L20
V78RK?GODF5z>62`YcmZol0
!s100 U]zL`G68z7m=26l;Foh@c0
R7
32
R8
!i10b 1
R9
R22
R23
!i113 1
R12
R13
Ede10_lite_top_tb
Z24 w1744569626
R2
R3
R4
Z25 8F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top_tb.vhd
Z26 FF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top_tb.vhd
l0
L9
Vm=Dj<7GSC>l1ojM:iSSI21
!s100 oG>7[;<O]=5P_Z]CVobgJ0
R7
32
R8
!i10b 1
R9
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top_tb.vhd|
Z28 !s107 F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/de10_lite_top_tb.vhd|
!i113 1
R12
R13
Atestbench
R2
R3
DEx4 work 16 de10_lite_top_tb 0 22 m=Dj<7GSC>l1ojM:iSSI21
l34
L12
Vbh158_WBaM_A6FfIX_9Oc1
!s100 `g0hHl25o5NNlUCjZkaTG2
R7
32
R8
!i10b 1
R9
R27
R28
!i113 1
R12
R13
Edecoder
Z29 w1744424900
Z30 DPx4 work 8 type_def 0 22 5QMboEn:S;A5Oj1biLdCP0
R1
R2
R3
R4
Z31 8F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/decoder.vhd
Z32 FF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/decoder.vhd
l0
L14
VL0CT:_6IUO`<43ihd;9DN3
!s100 hhjMIHS8TjjD1OaAZb45o1
R7
32
R8
!i10b 1
R9
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/decoder.vhd|
Z34 !s107 F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/decoder.vhd|
!i113 1
R12
R13
Abehavior
R30
R1
R2
R3
DEx4 work 7 decoder 0 22 L0CT:_6IUO`<43ihd;9DN3
l22
L21
VcZL:^@FJA6@V7Ugcl?;SY1
!s100 WeZAZY0Z>gbP:g0nF?zB03
R7
32
R8
!i10b 1
R9
R33
R34
!i113 1
R12
R13
Ememory_1
Z35 w1743884128
Z36 DPx9 altera_mf 20 altera_mf_components 0 22 @6M>I48X_jBQDo@?W=TN93
R2
R3
R4
Z37 8F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd
Z38 FF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd
l0
L43
V6JjH2V:Wc8<7M?J5R[gLT3
!s100 adhg52DSUBbo0`J]J6YXJ2
R7
32
R8
!i10b 1
R9
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd|
Z40 !s107 F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/memory_1.vhd|
!i113 1
R12
R13
Asyn
R36
R2
R3
DEx4 work 8 memory_1 0 22 6JjH2V:Wc8<7M?J5R[gLT3
l59
L55
V@WkU5Dhd43Xjf@dTeYVNb0
!s100 DPReDmiAA@5eEj^P?[R1i1
R7
32
R8
!i10b 1
R9
R39
R40
!i113 1
R12
R13
Epc
Z41 w1744424890
R2
R3
R4
Z42 8F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/PC.vhd
Z43 FF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/PC.vhd
l0
L10
V:X0R9>k;zK6d@ckbLA3?80
!s100 ;MS56f=jW53kT3C`UN8TW0
R7
32
R8
!i10b 1
R9
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/PC.vhd|
Z45 !s107 F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/PC.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
DEx4 work 2 pc 0 22 :X0R9>k;zK6d@ckbLA3?80
l21
L19
VaHI;nO_m=@l@6aQNjGDNI3
!s100 @i]0O^z?4MObLT9z96DXn3
R7
32
R8
!i10b 1
R9
R44
R45
!i113 1
R12
R13
Epc_adder
Z46 w1744424986
Z47 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z48 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R2
R3
R4
Z49 8F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/pc_adder.vhd
Z50 FF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/pc_adder.vhd
l0
L10
V][BI[MH6d_j;RJ?]nD5FF2
!s100 kX;=M@`lY6b<LWado:f6c1
R7
32
R8
!i10b 1
R9
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/pc_adder.vhd|
Z52 !s107 F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/pc_adder.vhd|
!i113 1
R12
R13
Abehavioral
R47
R48
R2
R3
DEx4 work 8 pc_adder 0 22 ][BI[MH6d_j;RJ?]nD5FF2
l19
L18
V18b?=3hW;2?cSUW2BP4@o0
!s100 PWKA>VD]9?dQg]El@Fjo53
R7
32
R8
!i10b 1
R9
R51
R52
!i113 1
R12
R13
Ephase_2
R19
R2
R3
R4
Z53 8F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd
Z54 FF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd
l0
L10
VVagUL=jh^c67:@Kh94]BF3
!s100 WLM:gz`>7[>?RJSSG;?>c0
R7
32
R8
!i10b 1
R9
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd|
Z56 !s107 F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/Phase_2.vhd|
!i113 1
R12
R13
Astructural
R2
R3
DEx4 work 7 phase_2 0 22 VagUL=jh^c67:@Kh94]BF3
l122
L32
VOj5e<8EW9;?gi?9inP0=o1
!s100 @a>b==3aV@P<R2Z_21iNV2
R7
32
R8
!i10b 1
R9
R55
R56
!i113 1
R12
R13
Ephase_2_tb
Z57 w1744425480
R2
R3
R4
Z58 8F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd
Z59 FF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd
l0
L9
Vl70G`2_bUD_FEg]oM<GMb2
!s100 le3d[>emOLOikcNi1zYo`1
R7
32
R8
!i10b 1
R9
Z60 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd|
Z61 !s107 F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/phase_2_tb.vhd|
!i113 1
R12
R13
Atestbench
R2
R3
DEx4 work 10 phase_2_tb 0 22 l70G`2_bUD_FEg]oM<GMb2
l52
L12
V6MoQDV`oSS5iHSOh7^Z;n0
!s100 JGTZY:CDUY`B?4GKkQjKn0
R7
32
R8
!i10b 1
R9
R60
R61
!i113 1
R12
R13
Ereg_read_unit
Z62 w1744424968
R30
R1
R2
R3
R4
Z63 8F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_read_unit.vhd
Z64 FF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_read_unit.vhd
l0
L14
VEE=9D3?XaBgigRanhnY880
!s100 h`^^nd>8`Xm=LEN>fV@Nc0
R7
32
R8
!i10b 1
R9
Z65 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_read_unit.vhd|
Z66 !s107 F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_read_unit.vhd|
!i113 1
R12
R13
Abehavior
R30
R1
R2
R3
DEx4 work 13 reg_read_unit 0 22 EE=9D3?XaBgigRanhnY880
l27
L25
Vh:zGo_9L_BO_>]Roaf<6^2
!s100 4j2MR:JYSSV`cV5[ccU_70
R7
32
R8
!i10b 1
R9
R65
R66
!i113 1
R12
R13
Ereg_write_unit
Z67 w1744424960
R30
R2
R3
R4
Z68 8F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd
Z69 FF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd
l0
L13
Vbfndz7>0NBD_[]ZiDP8j41
!s100 `dBemhJLZ>@A]EGi;;ULK2
R7
32
Z70 !s110 1744569736
!i10b 1
Z71 !s108 1744569736.000000
Z72 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd|
Z73 !s107 F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/reg_write_unit.vhd|
!i113 1
R12
R13
Abehavior
R30
R2
R3
DEx4 work 14 reg_write_unit 0 22 bfndz7>0NBD_[]ZiDP8j41
l51
L25
VB]O22Xle57SQ6F3cF6I7n2
!s100 `V0n34`H0C6_;Ha4gJIJg3
R7
32
R70
!i10b 1
R71
R72
R73
!i113 1
R12
R13
Eregister_file
Z74 w1744424956
R30
R2
R3
R4
Z75 8F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd
Z76 FF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd
l0
L12
V1DICYB[J[VeKEn`L3H6zR2
!s100 =n;M`9GKoG95377`=@lVD0
R7
32
R70
!i10b 1
R71
Z77 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd|
Z78 !s107 F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_file.vhd|
!i113 1
R12
R13
Abehavior
R30
R2
R3
DEx4 work 13 register_file 0 22 1DICYB[J[VeKEn`L3H6zR2
l57
L27
VY0WK261k5YI5G?_8cZNCH1
!s100 JW:AG_<CSYE?`BBX4e:5K1
R7
32
R70
!i10b 1
R71
R77
R78
!i113 1
R12
R13
Eregister_n
Z79 w1744424950
R2
R3
R4
Z80 8F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd
Z81 FF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd
l0
L10
VH2NEL2jOVbB>i`:VZlEl23
!s100 HW;z<MCZEA?mgIgBh@lhf0
R7
32
R70
!i10b 1
R71
Z82 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd|
Z83 !s107 F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/register_N.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
DEx4 work 10 register_n 0 22 H2NEL2jOVbB>i`:VZlEl23
l24
L21
V7V72F<[T@VO9UUam`cHaO0
!s100 =Ud5V;]3;88SUoEg@7RCa3
R7
32
R70
!i10b 1
R71
R82
R83
!i113 1
R12
R13
Esignextend
Z84 w1744424946
R2
R3
R4
Z85 8F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/SignExtend.vhd
Z86 FF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/SignExtend.vhd
l0
L10
VJgSG]>bNV[ND:4[362N]30
!s100 R`bH009j1@ESkZ:b7E:o20
R7
32
R70
!i10b 1
R71
Z87 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/SignExtend.vhd|
Z88 !s107 F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/SignExtend.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
Z89 DEx4 work 10 signextend 0 22 JgSG]>bNV[ND:4[362N]30
l18
L17
Z90 V4mZILUBd?zXj_g]ZXGccc1
Z91 !s100 =2FAOFnF0J>_8SW2R5JPP2
R7
32
R70
!i10b 1
R71
R87
R88
!i113 1
R12
R13
Ptype_def
R2
R3
w1744424940
R4
8F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/type_def.vhd
FF:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/type_def.vhd
l0
L9
V5QMboEn:S;A5Oj1biLdCP0
!s100 5@dXE=X?jC3D[ZE;zT_YU1
R7
32
!s110 1744569734
!i10b 1
!s108 1744569734.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/type_def.vhd|
!s107 F:/Tennesse_Tech_Course_Materials/ECE_4120_Fundamentals_Computer_Design/Projects/From_Matthew/Phase_2_0411_new/Phase_2_0411/type_def.vhd|
!i113 1
R12
R13

================
File: work/_vmake
================
m255
K4
z0
cModel Technology



================================================================
End of Codebase
================================================================
