{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715582939170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715582939175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 08:48:59 2024 " "Processing started: Mon May 13 08:48:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715582939175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715582939175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP_Codec_audio -c TP_Codec_audio " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP_Codec_audio -c TP_Codec_audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715582939175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715582939546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715582939546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur26bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur26bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compteur26bit-program " "Found design unit 1: Compteur26bit-program" {  } { { "Compteur26bit.vhd" "" { Text "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/Compteur26bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715582947750 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compteur26bit " "Found entity 1: Compteur26bit" {  } { { "Compteur26bit.vhd" "" { Text "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/Compteur26bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715582947750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715582947750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp4_codec_audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp4_codec_audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP4_CODEC_audio " "Found entity 1: TP4_CODEC_audio" {  } { { "TP4_CODEC_audio.bdf" "" { Schematic "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/TP4_CODEC_audio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715582947750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715582947750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afficheur7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file afficheur7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 afficheur7segment-program " "Found design unit 1: afficheur7segment-program" {  } { { "afficheur7segment.vhd" "" { Text "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/afficheur7segment.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715582947757 ""} { "Info" "ISGN_ENTITY_NAME" "1 afficheur7segment " "Found entity 1: afficheur7segment" {  } { { "afficheur7segment.vhd" "" { Text "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/afficheur7segment.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715582947757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715582947757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur0to9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur0to9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compteur0to9-Program " "Found design unit 1: Compteur0to9-Program" {  } { { "Compteur0to9.vhd" "" { Text "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/Compteur0to9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715582947757 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compteur0to9 " "Found entity 1: Compteur0to9" {  } { { "Compteur0to9.vhd" "" { Text "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/Compteur0to9.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715582947757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715582947757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur10bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur10bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compteur10bits-Program " "Found design unit 1: Compteur10bits-Program" {  } { { "Compteur10bits.vhd" "" { Text "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/Compteur10bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715582947757 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compteur10bits " "Found entity 1: Compteur10bits" {  } { { "Compteur10bits.vhd" "" { Text "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/Compteur10bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715582947757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715582947757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_sampler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_sampler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_sampler-Program " "Found design unit 1: key_sampler-Program" {  } { { "key_sampler.vhd" "" { Text "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/key_sampler.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715582947766 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_sampler " "Found entity 1: key_sampler" {  } { { "key_sampler.vhd" "" { Text "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/key_sampler.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715582947766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715582947766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP4_CODEC_audio " "Elaborating entity \"TP4_CODEC_audio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715582947790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afficheur7segment afficheur7segment:inst4 " "Elaborating entity \"afficheur7segment\" for hierarchy \"afficheur7segment:inst4\"" {  } { { "TP4_CODEC_audio.bdf" "inst4" { Schematic "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/TP4_CODEC_audio.bdf" { { 552 1288 1424 728 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715582947802 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count afficheur7segment.vhd(26) " "VHDL Process Statement warning at afficheur7segment.vhd(26): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "afficheur7segment.vhd" "" { Text "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/afficheur7segment.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715582947803 "|TP4_CODEC_audio|afficheur7segment:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compteur0to9 afficheur7segment:inst4\|Compteur0to9:compteur " "Elaborating entity \"Compteur0to9\" for hierarchy \"afficheur7segment:inst4\|Compteur0to9:compteur\"" {  } { { "afficheur7segment.vhd" "compteur" { Text "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/afficheur7segment.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715582947803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compteur26bit Compteur26bit:inst " "Elaborating entity \"Compteur26bit\" for hierarchy \"Compteur26bit:inst\"" {  } { { "TP4_CODEC_audio.bdf" "inst" { Schematic "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/TP4_CODEC_audio.bdf" { { 488 832 984 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715582947806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_sampler key_sampler:inst11 " "Elaborating entity \"key_sampler\" for hierarchy \"key_sampler:inst11\"" {  } { { "TP4_CODEC_audio.bdf" "inst11" { Schematic "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/TP4_CODEC_audio.bdf" { { 656 608 768 768 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715582947808 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst key_sampler.vhd(22) " "VHDL Process Statement warning at key_sampler.vhd(22): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "key_sampler.vhd" "" { Text "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/key_sampler.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715582947808 "|TP4_CODEC_audio|key_sampler:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter key_sampler.vhd(32) " "VHDL Process Statement warning at key_sampler.vhd(32): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "key_sampler.vhd" "" { Text "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/key_sampler.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715582947808 "|TP4_CODEC_audio|key_sampler:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter key_sampler.vhd(39) " "VHDL Process Statement warning at key_sampler.vhd(39): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "key_sampler.vhd" "" { Text "C:/Users/mboulogne/Documents/FPGA/Project/TP_Codec_audio/key_sampler.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715582947808 "|TP4_CODEC_audio|key_sampler:inst1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715582948199 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715582948611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715582948611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715582948643 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715582948643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715582948643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715582948643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715582948660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 08:49:08 2024 " "Processing ended: Mon May 13 08:49:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715582948660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715582948660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715582948660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715582948660 ""}
