18:19:27 DEBUG : Logs will be stored at 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/IDE.log'.
18:19:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\temp_xsdb_launch_script.tcl
18:19:29 INFO  : Platform repository initialization has completed.
18:19:29 INFO  : Registering command handlers for Vitis TCF services
18:19:30 INFO  : XSCT server has started successfully.
18:19:31 INFO  : plnx-install-location is set to ''
18:19:31 INFO  : Successfully done setting XSCT server connection channel  
18:19:31 INFO  : Successfully done query RDI_DATADIR 
18:19:31 INFO  : Successfully done setting workspace for the tool. 
18:20:01 INFO  : Result from executing command 'getProjects': Zybo_System
18:20:01 INFO  : Result from executing command 'getPlatforms': 
18:20:02 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:20:02 INFO  : Platform 'Zybo_System' is added to custom repositories.
18:20:09 INFO  : Platform 'Zybo_System' is added to custom repositories.
18:21:58 INFO  : Result from executing command 'getProjects': Zybo_System
18:21:58 INFO  : Result from executing command 'getPlatforms': Zybo_System|C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/Zybo_System.xpfm
18:22:09 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:28:54 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:01:17 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:01:52 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:11:32 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:13:16 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:14:57 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:16:50 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:17:40 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:19:10 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:19:20 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:19:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:19:48 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:20:33 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:22:12 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:34:16 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:34:33 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:35:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:38:25 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:38:53 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:47:37 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:48:10 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:55:41 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:55:54 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:57:02 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:58:15 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:00:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:00:47 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:00:57 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:13:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:13:08 INFO  : 'jtag frequency' command is executed.
20:13:08 INFO  : Context for 'APU' is selected.
20:13:08 INFO  : System reset is completed.
20:13:11 INFO  : 'after 3000' command is executed.
20:13:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:13:14 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:13:14 INFO  : Context for 'APU' is selected.
20:13:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:13:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:14 INFO  : Context for 'APU' is selected.
20:13:14 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:13:14 INFO  : 'ps7_init' command is executed.
20:13:14 INFO  : 'ps7_post_config' command is executed.
20:13:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:16 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:16 INFO  : 'con' command is executed.
20:13:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:13:16 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:14:07 INFO  : Disconnected from the channel tcfchan#2.
20:14:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:14:08 INFO  : 'jtag frequency' command is executed.
20:14:08 INFO  : Context for 'APU' is selected.
20:14:08 INFO  : System reset is completed.
20:14:11 INFO  : 'after 3000' command is executed.
20:14:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:14:13 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:14:13 INFO  : Context for 'APU' is selected.
20:14:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:14:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:13 INFO  : Context for 'APU' is selected.
20:14:13 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:14:13 INFO  : 'ps7_init' command is executed.
20:14:13 INFO  : 'ps7_post_config' command is executed.
20:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:15 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:15 INFO  : 'con' command is executed.
20:14:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:14:15 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:16:10 INFO  : Disconnected from the channel tcfchan#3.
20:16:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:16:11 INFO  : 'jtag frequency' command is executed.
20:16:11 INFO  : Context for 'APU' is selected.
20:16:11 INFO  : System reset is completed.
20:16:14 INFO  : 'after 3000' command is executed.
20:16:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:16:16 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:16:16 INFO  : Context for 'APU' is selected.
20:16:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:16:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:16 INFO  : Context for 'APU' is selected.
20:16:16 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:16:16 INFO  : 'ps7_init' command is executed.
20:16:16 INFO  : 'ps7_post_config' command is executed.
20:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:18 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:18 INFO  : 'con' command is executed.
20:16:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:16:18 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:47:59 INFO  : Disconnected from the channel tcfchan#4.
20:47:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:47:59 INFO  : 'jtag frequency' command is executed.
20:47:59 INFO  : Context for 'APU' is selected.
20:47:59 INFO  : System reset is completed.
20:48:02 INFO  : 'after 3000' command is executed.
20:48:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:48:04 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:48:04 INFO  : Context for 'APU' is selected.
20:48:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:48:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:04 INFO  : Context for 'APU' is selected.
20:48:04 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:48:05 INFO  : 'ps7_init' command is executed.
20:48:05 INFO  : 'ps7_post_config' command is executed.
20:48:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:06 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:06 INFO  : 'con' command is executed.
20:48:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:48:06 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:49:04 INFO  : Disconnected from the channel tcfchan#5.
20:49:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:49:04 INFO  : 'jtag frequency' command is executed.
20:49:04 INFO  : Context for 'APU' is selected.
20:49:04 INFO  : System reset is completed.
20:49:07 INFO  : 'after 3000' command is executed.
20:49:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:49:09 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:49:09 INFO  : Context for 'APU' is selected.
20:49:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:49:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:09 INFO  : Context for 'APU' is selected.
20:49:09 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:49:10 INFO  : 'ps7_init' command is executed.
20:49:10 INFO  : 'ps7_post_config' command is executed.
20:49:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:11 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:11 INFO  : 'con' command is executed.
20:49:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:49:11 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:52:28 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:52:52 INFO  : Disconnected from the channel tcfchan#6.
20:52:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:52:52 INFO  : 'jtag frequency' command is executed.
20:52:52 INFO  : Context for 'APU' is selected.
20:52:52 INFO  : System reset is completed.
20:52:55 INFO  : 'after 3000' command is executed.
20:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:52:58 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:52:58 INFO  : Context for 'APU' is selected.
20:52:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:52:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:58 INFO  : Context for 'APU' is selected.
20:52:58 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:52:58 INFO  : 'ps7_init' command is executed.
20:52:58 INFO  : 'ps7_post_config' command is executed.
20:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:59 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:00 INFO  : 'con' command is executed.
20:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:53:00 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:54:49 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:55:18 INFO  : Disconnected from the channel tcfchan#7.
20:55:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:55:19 INFO  : 'jtag frequency' command is executed.
20:55:19 INFO  : Context for 'APU' is selected.
20:55:19 INFO  : System reset is completed.
20:55:22 INFO  : 'after 3000' command is executed.
20:55:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:55:24 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:55:24 INFO  : Context for 'APU' is selected.
20:55:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:55:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:24 INFO  : Context for 'APU' is selected.
20:55:24 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:55:24 INFO  : 'ps7_init' command is executed.
20:55:24 INFO  : 'ps7_post_config' command is executed.
20:55:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:26 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:26 INFO  : 'con' command is executed.
20:55:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:55:26 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:59:44 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:59:51 INFO  : Disconnected from the channel tcfchan#8.
20:59:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:59:51 INFO  : 'jtag frequency' command is executed.
20:59:51 INFO  : Context for 'APU' is selected.
20:59:51 INFO  : System reset is completed.
20:59:54 INFO  : 'after 3000' command is executed.
20:59:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:59:57 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:59:57 INFO  : Context for 'APU' is selected.
20:59:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:59:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:57 INFO  : Context for 'APU' is selected.
20:59:57 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:59:57 INFO  : 'ps7_init' command is executed.
20:59:57 INFO  : 'ps7_post_config' command is executed.
20:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:58 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:59 INFO  : 'con' command is executed.
20:59:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:59:59 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
21:00:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
21:01:05 INFO  : Disconnected from the channel tcfchan#9.
21:01:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
21:01:05 INFO  : 'jtag frequency' command is executed.
21:01:05 INFO  : Context for 'APU' is selected.
21:01:05 INFO  : System reset is completed.
21:01:08 INFO  : 'after 3000' command is executed.
21:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
21:01:10 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
21:01:10 INFO  : Context for 'APU' is selected.
21:01:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
21:01:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:10 INFO  : Context for 'APU' is selected.
21:01:10 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
21:01:11 INFO  : 'ps7_init' command is executed.
21:01:11 INFO  : 'ps7_post_config' command is executed.
21:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:12 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:12 INFO  : 'con' command is executed.
21:01:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:01:12 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
21:16:03 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
21:19:01 INFO  : Disconnected from the channel tcfchan#10.
21:19:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
21:19:02 INFO  : 'jtag frequency' command is executed.
21:19:02 INFO  : Context for 'APU' is selected.
21:19:02 INFO  : System reset is completed.
21:19:05 INFO  : 'after 3000' command is executed.
21:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
21:19:07 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
21:19:07 INFO  : Context for 'APU' is selected.
21:19:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
21:19:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:07 INFO  : Context for 'APU' is selected.
21:19:07 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
21:19:07 INFO  : 'ps7_init' command is executed.
21:19:07 INFO  : 'ps7_post_config' command is executed.
21:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:09 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:09 INFO  : 'con' command is executed.
21:19:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:19:09 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
21:23:08 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
21:23:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
21:27:13 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
21:27:24 INFO  : Disconnected from the channel tcfchan#11.
21:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
21:27:24 INFO  : 'jtag frequency' command is executed.
21:27:24 INFO  : Context for 'APU' is selected.
21:27:24 INFO  : System reset is completed.
21:27:27 INFO  : 'after 3000' command is executed.
21:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
21:27:29 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
21:27:29 INFO  : Context for 'APU' is selected.
21:27:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
21:27:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:29 INFO  : Context for 'APU' is selected.
21:27:29 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
21:27:30 INFO  : 'ps7_init' command is executed.
21:27:30 INFO  : 'ps7_post_config' command is executed.
21:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:31 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:31 INFO  : 'con' command is executed.
21:27:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:27:31 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
21:33:34 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
21:33:47 INFO  : Disconnected from the channel tcfchan#12.
21:33:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
21:33:47 INFO  : 'jtag frequency' command is executed.
21:33:47 INFO  : Context for 'APU' is selected.
21:33:47 INFO  : System reset is completed.
21:33:51 INFO  : 'after 3000' command is executed.
21:33:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
21:33:53 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
21:33:53 INFO  : Context for 'APU' is selected.
21:33:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
21:33:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:53 INFO  : Context for 'APU' is selected.
21:33:53 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
21:33:53 INFO  : 'ps7_init' command is executed.
21:33:53 INFO  : 'ps7_post_config' command is executed.
21:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:55 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:55 INFO  : 'con' command is executed.
21:33:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:33:55 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
21:34:28 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
21:34:36 INFO  : Disconnected from the channel tcfchan#13.
21:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
21:34:36 INFO  : 'jtag frequency' command is executed.
21:34:36 INFO  : Context for 'APU' is selected.
21:34:36 INFO  : System reset is completed.
21:34:39 INFO  : 'after 3000' command is executed.
21:34:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
21:34:42 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
21:34:42 INFO  : Context for 'APU' is selected.
21:34:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
21:34:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:42 INFO  : Context for 'APU' is selected.
21:34:42 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
21:34:42 INFO  : 'ps7_init' command is executed.
21:34:42 INFO  : 'ps7_post_config' command is executed.
21:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:44 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:44 INFO  : 'con' command is executed.
21:34:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:44 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
21:38:04 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
21:38:12 INFO  : Disconnected from the channel tcfchan#14.
21:38:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
21:38:13 INFO  : 'jtag frequency' command is executed.
21:38:13 INFO  : Context for 'APU' is selected.
21:38:13 INFO  : System reset is completed.
21:38:16 INFO  : 'after 3000' command is executed.
21:38:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
21:38:18 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
21:38:18 INFO  : Context for 'APU' is selected.
21:38:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
21:38:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:18 INFO  : Context for 'APU' is selected.
21:38:18 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
21:38:18 INFO  : 'ps7_init' command is executed.
21:38:18 INFO  : 'ps7_post_config' command is executed.
21:38:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:20 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:20 INFO  : 'con' command is executed.
21:38:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:38:20 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
21:47:06 INFO  : Disconnected from the channel tcfchan#15.
21:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
21:47:06 INFO  : 'jtag frequency' command is executed.
21:47:06 INFO  : Context for 'APU' is selected.
21:47:06 INFO  : System reset is completed.
21:47:09 INFO  : 'after 3000' command is executed.
21:47:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
21:47:12 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
21:47:12 INFO  : Context for 'APU' is selected.
21:47:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
21:47:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:12 INFO  : Context for 'APU' is selected.
21:47:12 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
21:47:12 INFO  : 'ps7_init' command is executed.
21:47:12 INFO  : 'ps7_post_config' command is executed.
21:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:13 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:14 INFO  : 'con' command is executed.
21:47:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:47:14 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
21:49:18 INFO  : Disconnected from the channel tcfchan#16.
21:49:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
21:49:18 INFO  : 'jtag frequency' command is executed.
21:49:18 INFO  : Context for 'APU' is selected.
21:49:18 INFO  : System reset is completed.
21:49:21 INFO  : 'after 3000' command is executed.
21:49:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
21:49:24 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
21:49:24 INFO  : Context for 'APU' is selected.
21:49:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
21:49:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:24 INFO  : Context for 'APU' is selected.
21:49:24 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
21:49:24 INFO  : 'ps7_init' command is executed.
21:49:24 INFO  : 'ps7_post_config' command is executed.
21:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:25 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:26 INFO  : 'con' command is executed.
21:49:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:49:26 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
21:52:23 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
21:52:30 INFO  : Disconnected from the channel tcfchan#17.
21:52:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
21:52:30 INFO  : 'jtag frequency' command is executed.
21:52:30 INFO  : Context for 'APU' is selected.
21:52:30 INFO  : System reset is completed.
21:52:33 INFO  : 'after 3000' command is executed.
21:52:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
21:52:35 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
21:52:35 INFO  : Context for 'APU' is selected.
21:52:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
21:52:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:35 INFO  : Context for 'APU' is selected.
21:52:35 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
21:52:36 INFO  : 'ps7_init' command is executed.
21:52:36 INFO  : 'ps7_post_config' command is executed.
21:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:37 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:37 INFO  : 'con' command is executed.
21:52:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:52:37 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
21:53:12 INFO  : Disconnected from the channel tcfchan#18.
21:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
21:53:12 INFO  : 'jtag frequency' command is executed.
21:53:12 INFO  : Context for 'APU' is selected.
21:53:12 INFO  : System reset is completed.
21:53:15 INFO  : 'after 3000' command is executed.
21:53:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
21:53:18 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
21:53:18 INFO  : Context for 'APU' is selected.
21:53:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
21:53:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:18 INFO  : Context for 'APU' is selected.
21:53:18 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
21:53:18 INFO  : 'ps7_init' command is executed.
21:53:18 INFO  : 'ps7_post_config' command is executed.
21:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:19 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:20 INFO  : 'con' command is executed.
21:53:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:53:20 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
21:57:13 INFO  : Disconnected from the channel tcfchan#19.
21:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
21:57:13 INFO  : 'jtag frequency' command is executed.
21:57:13 INFO  : Context for 'APU' is selected.
21:57:13 INFO  : System reset is completed.
21:57:16 INFO  : 'after 3000' command is executed.
21:57:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
21:57:19 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
21:57:19 INFO  : Context for 'APU' is selected.
21:57:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
21:57:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:19 INFO  : Context for 'APU' is selected.
21:57:19 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
21:57:19 INFO  : 'ps7_init' command is executed.
21:57:19 INFO  : 'ps7_post_config' command is executed.
21:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:20 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:21 INFO  : 'con' command is executed.
21:57:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:57:21 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
22:02:03 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
22:02:10 INFO  : Disconnected from the channel tcfchan#20.
22:02:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
22:02:10 INFO  : 'jtag frequency' command is executed.
22:02:10 INFO  : Context for 'APU' is selected.
22:02:10 INFO  : System reset is completed.
22:02:13 INFO  : 'after 3000' command is executed.
22:02:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
22:02:16 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
22:02:16 INFO  : Context for 'APU' is selected.
22:02:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
22:02:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:16 INFO  : Context for 'APU' is selected.
22:02:16 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
22:02:16 INFO  : 'ps7_init' command is executed.
22:02:16 INFO  : 'ps7_post_config' command is executed.
22:02:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:17 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:18 INFO  : 'con' command is executed.
22:02:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:02:18 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
22:02:36 INFO  : Disconnected from the channel tcfchan#21.
22:02:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
22:02:36 INFO  : 'jtag frequency' command is executed.
22:02:36 INFO  : Context for 'APU' is selected.
22:02:36 INFO  : System reset is completed.
22:02:39 INFO  : 'after 3000' command is executed.
22:02:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
22:02:42 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
22:02:42 INFO  : Context for 'APU' is selected.
22:02:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
22:02:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:42 INFO  : Context for 'APU' is selected.
22:02:42 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
22:02:42 INFO  : 'ps7_init' command is executed.
22:02:42 INFO  : 'ps7_post_config' command is executed.
22:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:44 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:44 INFO  : 'con' command is executed.
22:02:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:02:44 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
22:03:07 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
22:03:14 INFO  : Disconnected from the channel tcfchan#22.
22:03:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
22:03:14 INFO  : 'jtag frequency' command is executed.
22:03:14 INFO  : Context for 'APU' is selected.
22:03:14 INFO  : System reset is completed.
22:03:17 INFO  : 'after 3000' command is executed.
22:03:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
22:03:20 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
22:03:20 INFO  : Context for 'APU' is selected.
22:03:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
22:03:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:20 INFO  : Context for 'APU' is selected.
22:03:20 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
22:03:20 INFO  : 'ps7_init' command is executed.
22:03:20 INFO  : 'ps7_post_config' command is executed.
22:03:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:21 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:21 INFO  : 'con' command is executed.
22:03:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:03:21 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
22:08:44 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
22:08:59 INFO  : Disconnected from the channel tcfchan#23.
22:09:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
22:09:00 INFO  : 'jtag frequency' command is executed.
22:09:00 INFO  : Context for 'APU' is selected.
22:09:01 INFO  : System reset is completed.
22:09:04 INFO  : 'after 3000' command is executed.
22:09:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
22:09:06 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
22:09:06 INFO  : Context for 'APU' is selected.
22:09:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
22:09:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:06 INFO  : Context for 'APU' is selected.
22:09:06 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
22:09:06 INFO  : 'ps7_init' command is executed.
22:09:06 INFO  : 'ps7_post_config' command is executed.
22:09:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:08 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:08 INFO  : 'con' command is executed.
22:09:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:09:08 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
22:09:23 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
22:09:31 INFO  : Disconnected from the channel tcfchan#24.
22:09:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
22:09:31 INFO  : 'jtag frequency' command is executed.
22:09:31 INFO  : Context for 'APU' is selected.
22:09:31 INFO  : System reset is completed.
22:09:34 INFO  : 'after 3000' command is executed.
22:09:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
22:09:37 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
22:09:37 INFO  : Context for 'APU' is selected.
22:09:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
22:09:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:37 INFO  : Context for 'APU' is selected.
22:09:37 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
22:09:37 INFO  : 'ps7_init' command is executed.
22:09:37 INFO  : 'ps7_post_config' command is executed.
22:09:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:38 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:38 INFO  : 'con' command is executed.
22:09:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:09:38 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
22:14:15 INFO  : Disconnected from the channel tcfchan#25.
22:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
22:14:15 INFO  : 'jtag frequency' command is executed.
22:14:15 INFO  : Context for 'APU' is selected.
22:14:15 INFO  : System reset is completed.
22:14:18 INFO  : 'after 3000' command is executed.
22:14:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
22:14:21 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
22:14:21 INFO  : Context for 'APU' is selected.
22:14:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
22:14:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:21 INFO  : Context for 'APU' is selected.
22:14:21 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
22:14:21 INFO  : 'ps7_init' command is executed.
22:14:21 INFO  : 'ps7_post_config' command is executed.
22:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:22 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:22 INFO  : 'con' command is executed.
22:14:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:14:22 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
15:30:15 INFO  : Projects exported to 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\01_Exports\Zybo_Auth.ide.zip'
15:32:53 INFO  : Disconnected from the channel tcfchan#26.
18:10:01 DEBUG : Logs will be stored at 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/IDE.log'.
18:10:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\temp_xsdb_launch_script.tcl
18:10:03 INFO  : XSCT server has started successfully.
18:10:03 INFO  : Successfully done setting XSCT server connection channel  
18:10:03 INFO  : plnx-install-location is set to ''
18:10:03 INFO  : Successfully done setting workspace for the tool. 
18:10:04 INFO  : Platform repository initialization has completed.
18:10:04 INFO  : Successfully done query RDI_DATADIR 
18:10:05 INFO  : Registering command handlers for Vitis TCF services
18:23:01 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:23:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:23:09 INFO  : 'jtag frequency' command is executed.
18:23:09 INFO  : Context for 'APU' is selected.
18:23:09 INFO  : System reset is completed.
18:23:12 INFO  : 'after 3000' command is executed.
18:23:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:23:14 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:23:14 INFO  : Context for 'APU' is selected.
18:23:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:23:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:15 INFO  : Context for 'APU' is selected.
18:23:15 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:23:15 INFO  : 'ps7_init' command is executed.
18:23:15 INFO  : 'ps7_post_config' command is executed.
18:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:16 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:16 INFO  : 'con' command is executed.
18:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:23:16 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:25:00 INFO  : Disconnected from the channel tcfchan#1.
18:25:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:25:00 INFO  : 'jtag frequency' command is executed.
18:25:00 INFO  : Context for 'APU' is selected.
18:25:01 INFO  : System reset is completed.
18:25:04 INFO  : 'after 3000' command is executed.
18:25:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:25:06 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:25:06 INFO  : Context for 'APU' is selected.
18:25:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:25:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:08 INFO  : Context for 'APU' is selected.
18:25:08 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:25:08 INFO  : 'ps7_init' command is executed.
18:25:08 INFO  : 'ps7_post_config' command is executed.
18:25:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:10 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:10 INFO  : 'con' command is executed.
18:25:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:10 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:27:01 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:27:07 INFO  : Disconnected from the channel tcfchan#2.
18:27:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:27:07 INFO  : 'jtag frequency' command is executed.
18:27:07 INFO  : Context for 'APU' is selected.
18:27:07 INFO  : System reset is completed.
18:27:10 INFO  : 'after 3000' command is executed.
18:27:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:27:12 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:27:12 INFO  : Context for 'APU' is selected.
18:27:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:27:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:14 INFO  : Context for 'APU' is selected.
18:27:14 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:27:14 INFO  : 'ps7_init' command is executed.
18:27:14 INFO  : 'ps7_post_config' command is executed.
18:27:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:15 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:16 INFO  : 'con' command is executed.
18:27:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:16 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:27:51 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:27:59 INFO  : Disconnected from the channel tcfchan#3.
18:27:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:27:59 INFO  : 'jtag frequency' command is executed.
18:27:59 INFO  : Context for 'APU' is selected.
18:27:59 INFO  : System reset is completed.
18:28:02 INFO  : 'after 3000' command is executed.
18:28:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:28:04 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:28:04 INFO  : Context for 'APU' is selected.
18:28:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:28:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:06 INFO  : Context for 'APU' is selected.
18:28:06 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:28:06 INFO  : 'ps7_init' command is executed.
18:28:06 INFO  : 'ps7_post_config' command is executed.
18:28:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:08 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:08 INFO  : 'con' command is executed.
18:28:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:28:08 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:31:42 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:31:44 INFO  : Disconnected from the channel tcfchan#4.
18:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:31:44 INFO  : 'jtag frequency' command is executed.
18:31:44 INFO  : Context for 'APU' is selected.
18:31:44 INFO  : System reset is completed.
18:31:47 INFO  : 'after 3000' command is executed.
18:31:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:31:50 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:31:50 INFO  : Context for 'APU' is selected.
18:31:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:31:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:52 INFO  : Context for 'APU' is selected.
18:31:52 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:31:52 INFO  : 'ps7_init' command is executed.
18:31:52 INFO  : 'ps7_post_config' command is executed.
18:31:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:54 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:54 INFO  : 'con' command is executed.
18:31:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:54 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:32:35 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:32:39 INFO  : Disconnected from the channel tcfchan#5.
18:32:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:32:40 INFO  : 'jtag frequency' command is executed.
18:32:40 INFO  : Context for 'APU' is selected.
18:32:40 INFO  : System reset is completed.
18:32:43 INFO  : 'after 3000' command is executed.
18:32:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:32:45 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:32:45 INFO  : Context for 'APU' is selected.
18:32:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:32:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:47 INFO  : Context for 'APU' is selected.
18:32:47 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:32:47 INFO  : 'ps7_init' command is executed.
18:32:47 INFO  : 'ps7_post_config' command is executed.
18:32:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:49 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:49 INFO  : 'con' command is executed.
18:32:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:49 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:33:31 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:33:36 INFO  : Disconnected from the channel tcfchan#6.
18:33:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:33:36 INFO  : 'jtag frequency' command is executed.
18:33:36 INFO  : Context for 'APU' is selected.
18:33:36 INFO  : System reset is completed.
18:33:39 INFO  : 'after 3000' command is executed.
18:33:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:33:41 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:33:42 INFO  : Context for 'APU' is selected.
18:33:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:33:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:43 INFO  : Context for 'APU' is selected.
18:33:43 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:33:44 INFO  : 'ps7_init' command is executed.
18:33:44 INFO  : 'ps7_post_config' command is executed.
18:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:45 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:45 INFO  : 'con' command is executed.
18:33:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:33:45 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:35:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:35:52 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:35:56 INFO  : Disconnected from the channel tcfchan#7.
18:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:35:56 INFO  : 'jtag frequency' command is executed.
18:35:56 INFO  : Context for 'APU' is selected.
18:35:56 INFO  : System reset is completed.
18:35:59 INFO  : 'after 3000' command is executed.
18:35:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:36:01 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:36:01 INFO  : Context for 'APU' is selected.
18:36:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:36:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:03 INFO  : Context for 'APU' is selected.
18:36:03 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:36:03 INFO  : 'ps7_init' command is executed.
18:36:03 INFO  : 'ps7_post_config' command is executed.
18:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:05 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:05 INFO  : 'con' command is executed.
18:36:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:36:05 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:36:22 INFO  : Disconnected from the channel tcfchan#8.
18:36:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:36:22 INFO  : 'jtag frequency' command is executed.
18:36:22 INFO  : Context for 'APU' is selected.
18:36:22 INFO  : System reset is completed.
18:36:25 INFO  : 'after 3000' command is executed.
18:36:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:36:27 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:36:28 INFO  : Context for 'APU' is selected.
18:36:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:36:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:30 INFO  : Context for 'APU' is selected.
18:36:30 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:36:30 INFO  : 'ps7_init' command is executed.
18:36:30 INFO  : 'ps7_post_config' command is executed.
18:36:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:31 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:31 INFO  : 'con' command is executed.
18:36:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:36:31 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:38:51 INFO  : Disconnected from the channel tcfchan#9.
18:38:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:38:51 INFO  : 'jtag frequency' command is executed.
18:38:51 INFO  : Context for 'APU' is selected.
18:38:51 INFO  : System reset is completed.
18:38:54 INFO  : 'after 3000' command is executed.
18:38:55 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:38:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:38:59 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:38:59 INFO  : Context for 'APU' is selected.
18:38:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:38:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:59 INFO  : Context for 'APU' is selected.
18:38:59 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:38:59 INFO  : 'ps7_init' command is executed.
18:38:59 INFO  : 'ps7_post_config' command is executed.
18:38:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:00 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:01 INFO  : 'con' command is executed.
18:39:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:01 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:39:08 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:39:11 INFO  : Disconnected from the channel tcfchan#10.
18:39:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:39:11 INFO  : 'jtag frequency' command is executed.
18:39:11 INFO  : Context for 'APU' is selected.
18:39:11 INFO  : System reset is completed.
18:39:14 INFO  : 'after 3000' command is executed.
18:39:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:39:16 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:39:16 INFO  : Context for 'APU' is selected.
18:39:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:39:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:18 INFO  : Context for 'APU' is selected.
18:39:18 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:39:19 INFO  : 'ps7_init' command is executed.
18:39:19 INFO  : 'ps7_post_config' command is executed.
18:39:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:20 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:20 INFO  : 'con' command is executed.
18:39:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:20 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:42:14 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:42:20 INFO  : Disconnected from the channel tcfchan#11.
18:42:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:42:20 INFO  : 'jtag frequency' command is executed.
18:42:20 INFO  : Context for 'APU' is selected.
18:42:20 INFO  : System reset is completed.
18:42:23 INFO  : 'after 3000' command is executed.
18:42:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:42:26 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:42:26 INFO  : Context for 'APU' is selected.
18:42:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:42:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:27 INFO  : Context for 'APU' is selected.
18:42:27 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:42:28 INFO  : 'ps7_init' command is executed.
18:42:28 INFO  : 'ps7_post_config' command is executed.
18:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:29 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:29 INFO  : 'con' command is executed.
18:42:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:42:29 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:43:10 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:43:15 INFO  : Disconnected from the channel tcfchan#12.
18:43:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:43:15 INFO  : 'jtag frequency' command is executed.
18:43:15 INFO  : Context for 'APU' is selected.
18:43:15 INFO  : System reset is completed.
18:43:18 INFO  : 'after 3000' command is executed.
18:43:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:43:21 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:43:21 INFO  : Context for 'APU' is selected.
18:43:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:43:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:23 INFO  : Context for 'APU' is selected.
18:43:23 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:43:23 INFO  : 'ps7_init' command is executed.
18:43:23 INFO  : 'ps7_post_config' command is executed.
18:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:24 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:24 INFO  : 'con' command is executed.
18:43:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:43:24 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:47:18 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:47:33 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:48:24 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:48:28 INFO  : Disconnected from the channel tcfchan#13.
18:48:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:48:28 INFO  : 'jtag frequency' command is executed.
18:48:28 INFO  : Context for 'APU' is selected.
18:48:28 INFO  : System reset is completed.
18:48:31 INFO  : 'after 3000' command is executed.
18:48:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:48:34 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:48:34 INFO  : Context for 'APU' is selected.
18:48:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:48:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:36 INFO  : Context for 'APU' is selected.
18:48:36 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:48:36 INFO  : 'ps7_init' command is executed.
18:48:36 INFO  : 'ps7_post_config' command is executed.
18:48:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:37 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:37 INFO  : 'con' command is executed.
18:48:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:37 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:51:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:51:54 INFO  : Disconnected from the channel tcfchan#14.
18:51:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:51:54 INFO  : 'jtag frequency' command is executed.
18:51:54 INFO  : Context for 'APU' is selected.
18:51:54 INFO  : System reset is completed.
18:51:57 INFO  : 'after 3000' command is executed.
18:51:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:51:59 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:51:59 INFO  : Context for 'APU' is selected.
18:52:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:52:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:01 INFO  : Context for 'APU' is selected.
18:52:01 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:52:02 INFO  : 'ps7_init' command is executed.
18:52:02 INFO  : 'ps7_post_config' command is executed.
18:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:03 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:03 INFO  : 'con' command is executed.
18:52:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:03 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:55:00 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:55:05 INFO  : Disconnected from the channel tcfchan#15.
18:55:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:55:06 INFO  : 'jtag frequency' command is executed.
18:55:06 INFO  : Context for 'APU' is selected.
18:55:06 INFO  : System reset is completed.
18:55:09 INFO  : 'after 3000' command is executed.
18:55:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:55:11 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:55:11 INFO  : Context for 'APU' is selected.
18:55:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:55:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:13 INFO  : Context for 'APU' is selected.
18:55:13 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:55:13 INFO  : 'ps7_init' command is executed.
18:55:13 INFO  : 'ps7_post_config' command is executed.
18:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:15 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:15 INFO  : 'con' command is executed.
18:55:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:55:15 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:56:37 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:56:42 INFO  : Disconnected from the channel tcfchan#16.
18:56:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:56:42 INFO  : 'jtag frequency' command is executed.
18:56:42 INFO  : Context for 'APU' is selected.
18:56:42 INFO  : System reset is completed.
18:56:45 INFO  : 'after 3000' command is executed.
18:56:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:56:48 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:56:48 INFO  : Context for 'APU' is selected.
18:56:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:56:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:50 INFO  : Context for 'APU' is selected.
18:56:50 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:56:50 INFO  : 'ps7_init' command is executed.
18:56:50 INFO  : 'ps7_post_config' command is executed.
18:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:51 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:51 INFO  : 'con' command is executed.
18:56:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:56:51 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
18:58:03 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
18:58:07 INFO  : Disconnected from the channel tcfchan#17.
18:58:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
18:58:07 INFO  : 'jtag frequency' command is executed.
18:58:07 INFO  : Context for 'APU' is selected.
18:58:07 INFO  : System reset is completed.
18:58:10 INFO  : 'after 3000' command is executed.
18:58:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
18:58:13 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
18:58:13 INFO  : Context for 'APU' is selected.
18:58:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
18:58:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:15 INFO  : Context for 'APU' is selected.
18:58:15 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
18:58:15 INFO  : 'ps7_init' command is executed.
18:58:15 INFO  : 'ps7_post_config' command is executed.
18:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:16 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:16 INFO  : 'con' command is executed.
18:58:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:58:16 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:02:56 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:03:00 INFO  : Disconnected from the channel tcfchan#18.
19:03:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:03:00 INFO  : 'jtag frequency' command is executed.
19:03:00 INFO  : Context for 'APU' is selected.
19:03:00 INFO  : System reset is completed.
19:03:03 INFO  : 'after 3000' command is executed.
19:03:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:03:05 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:03:05 INFO  : Context for 'APU' is selected.
19:03:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:03:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:07 INFO  : Context for 'APU' is selected.
19:03:07 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:03:08 INFO  : 'ps7_init' command is executed.
19:03:08 INFO  : 'ps7_post_config' command is executed.
19:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:09 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:09 INFO  : 'con' command is executed.
19:03:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:03:09 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:03:42 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:03:46 INFO  : Disconnected from the channel tcfchan#19.
19:03:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:03:46 INFO  : 'jtag frequency' command is executed.
19:03:46 INFO  : Context for 'APU' is selected.
19:03:46 INFO  : System reset is completed.
19:03:49 INFO  : 'after 3000' command is executed.
19:03:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:03:51 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:03:51 INFO  : Context for 'APU' is selected.
19:03:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:03:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:53 INFO  : Context for 'APU' is selected.
19:03:53 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:03:53 INFO  : 'ps7_init' command is executed.
19:03:53 INFO  : 'ps7_post_config' command is executed.
19:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:55 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:55 INFO  : 'con' command is executed.
19:03:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:03:55 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:04:00 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:04:08 INFO  : Disconnected from the channel tcfchan#20.
19:04:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:04:08 INFO  : 'jtag frequency' command is executed.
19:04:08 INFO  : Context for 'APU' is selected.
19:04:08 INFO  : System reset is completed.
19:04:11 INFO  : 'after 3000' command is executed.
19:04:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:04:13 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:04:13 INFO  : Context for 'APU' is selected.
19:04:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:04:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:15 INFO  : Context for 'APU' is selected.
19:04:15 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:04:16 INFO  : 'ps7_init' command is executed.
19:04:16 INFO  : 'ps7_post_config' command is executed.
19:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:17 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:17 INFO  : 'con' command is executed.
19:04:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:04:17 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:04:53 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:05:00 INFO  : Disconnected from the channel tcfchan#21.
19:05:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:05:00 INFO  : 'jtag frequency' command is executed.
19:05:00 INFO  : Context for 'APU' is selected.
19:05:00 INFO  : System reset is completed.
19:05:04 INFO  : 'after 3000' command is executed.
19:05:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:05:06 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:05:06 INFO  : Context for 'APU' is selected.
19:05:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:05:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:08 INFO  : Context for 'APU' is selected.
19:05:08 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:05:08 INFO  : 'ps7_init' command is executed.
19:05:08 INFO  : 'ps7_post_config' command is executed.
19:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:09 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:10 INFO  : 'con' command is executed.
19:05:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:10 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:09:18 INFO  : Disconnected from the channel tcfchan#22.
19:09:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:09:18 INFO  : 'jtag frequency' command is executed.
19:09:18 INFO  : Context for 'APU' is selected.
19:09:18 INFO  : System reset is completed.
19:09:21 INFO  : 'after 3000' command is executed.
19:09:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:09:23 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:09:23 INFO  : Context for 'APU' is selected.
19:09:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:09:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:25 INFO  : Context for 'APU' is selected.
19:09:25 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:09:26 INFO  : 'ps7_init' command is executed.
19:09:26 INFO  : 'ps7_post_config' command is executed.
19:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:27 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:27 INFO  : 'con' command is executed.
19:09:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:09:27 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:10:54 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:11:07 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:11:10 INFO  : Disconnected from the channel tcfchan#23.
19:11:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:11:11 INFO  : 'jtag frequency' command is executed.
19:11:11 INFO  : Context for 'APU' is selected.
19:11:11 INFO  : System reset is completed.
19:11:14 INFO  : 'after 3000' command is executed.
19:11:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:11:16 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:11:16 INFO  : Context for 'APU' is selected.
19:11:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:11:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:18 INFO  : Context for 'APU' is selected.
19:11:18 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:11:18 INFO  : 'ps7_init' command is executed.
19:11:18 INFO  : 'ps7_post_config' command is executed.
19:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:19 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:20 INFO  : 'con' command is executed.
19:11:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:11:20 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:12:06 INFO  : Disconnected from the channel tcfchan#24.
19:12:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:12:07 INFO  : 'jtag frequency' command is executed.
19:12:07 INFO  : Context for 'APU' is selected.
19:12:07 INFO  : System reset is completed.
19:12:10 INFO  : 'after 3000' command is executed.
19:12:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:12:12 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:12:12 INFO  : Context for 'APU' is selected.
19:12:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:12:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:14 INFO  : Context for 'APU' is selected.
19:12:14 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:12:14 INFO  : 'ps7_init' command is executed.
19:12:14 INFO  : 'ps7_post_config' command is executed.
19:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:16 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:16 INFO  : 'con' command is executed.
19:12:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:12:16 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:13:19 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:13:23 INFO  : Disconnected from the channel tcfchan#25.
19:13:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:13:23 INFO  : 'jtag frequency' command is executed.
19:13:23 INFO  : Context for 'APU' is selected.
19:13:23 INFO  : System reset is completed.
19:13:26 INFO  : 'after 3000' command is executed.
19:13:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:13:28 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:13:28 INFO  : Context for 'APU' is selected.
19:13:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:13:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:30 INFO  : Context for 'APU' is selected.
19:13:30 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:13:31 INFO  : 'ps7_init' command is executed.
19:13:31 INFO  : 'ps7_post_config' command is executed.
19:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:32 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:32 INFO  : 'con' command is executed.
19:13:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:13:32 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:15:11 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:15:14 INFO  : Disconnected from the channel tcfchan#26.
19:15:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:15:15 INFO  : 'jtag frequency' command is executed.
19:15:15 INFO  : Context for 'APU' is selected.
19:15:15 INFO  : System reset is completed.
19:15:18 INFO  : 'after 3000' command is executed.
19:15:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:15:20 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:15:20 INFO  : Context for 'APU' is selected.
19:15:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:15:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:22 INFO  : Context for 'APU' is selected.
19:15:22 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:15:22 INFO  : 'ps7_init' command is executed.
19:15:22 INFO  : 'ps7_post_config' command is executed.
19:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:24 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:24 INFO  : 'con' command is executed.
19:15:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:15:24 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:17:18 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:17:24 INFO  : Disconnected from the channel tcfchan#27.
19:17:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:17:24 INFO  : 'jtag frequency' command is executed.
19:17:24 INFO  : Context for 'APU' is selected.
19:17:24 INFO  : System reset is completed.
19:17:27 INFO  : 'after 3000' command is executed.
19:17:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:17:29 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:17:30 INFO  : Context for 'APU' is selected.
19:17:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:17:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:31 INFO  : Context for 'APU' is selected.
19:17:31 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:17:32 INFO  : 'ps7_init' command is executed.
19:17:32 INFO  : 'ps7_post_config' command is executed.
19:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:33 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:33 INFO  : 'con' command is executed.
19:17:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:17:33 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:18:40 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:18:47 INFO  : Disconnected from the channel tcfchan#28.
19:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:18:47 INFO  : 'jtag frequency' command is executed.
19:18:47 INFO  : Context for 'APU' is selected.
19:18:47 INFO  : System reset is completed.
19:18:50 INFO  : 'after 3000' command is executed.
19:18:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:18:52 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:18:52 INFO  : Context for 'APU' is selected.
19:18:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:18:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:54 INFO  : Context for 'APU' is selected.
19:18:54 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:18:54 INFO  : 'ps7_init' command is executed.
19:18:54 INFO  : 'ps7_post_config' command is executed.
19:18:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:56 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:56 INFO  : 'con' command is executed.
19:18:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:18:56 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:20:37 INFO  : Disconnected from the channel tcfchan#29.
19:20:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:20:38 INFO  : 'jtag frequency' command is executed.
19:20:38 INFO  : Context for 'APU' is selected.
19:20:38 INFO  : System reset is completed.
19:20:41 INFO  : 'after 3000' command is executed.
19:20:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:20:43 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:20:43 INFO  : Context for 'APU' is selected.
19:20:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:20:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:45 INFO  : Context for 'APU' is selected.
19:20:45 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:20:45 INFO  : 'ps7_init' command is executed.
19:20:45 INFO  : 'ps7_post_config' command is executed.
19:20:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:47 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:47 INFO  : 'con' command is executed.
19:20:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:20:47 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:21:58 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:22:26 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:22:52 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:23:00 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:23:23 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:23:34 INFO  : Disconnected from the channel tcfchan#30.
19:23:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:23:34 INFO  : 'jtag frequency' command is executed.
19:23:34 INFO  : Context for 'APU' is selected.
19:23:34 INFO  : System reset is completed.
19:23:37 INFO  : 'after 3000' command is executed.
19:23:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:23:39 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:23:39 INFO  : Context for 'APU' is selected.
19:23:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:23:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:41 INFO  : Context for 'APU' is selected.
19:23:41 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:23:41 INFO  : 'ps7_init' command is executed.
19:23:41 INFO  : 'ps7_post_config' command is executed.
19:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:43 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:43 INFO  : 'con' command is executed.
19:23:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:23:43 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:29:59 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:30:05 INFO  : Disconnected from the channel tcfchan#31.
19:30:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:30:05 INFO  : 'jtag frequency' command is executed.
19:30:05 INFO  : Context for 'APU' is selected.
19:30:05 INFO  : System reset is completed.
19:30:08 INFO  : 'after 3000' command is executed.
19:30:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:30:11 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:30:11 INFO  : Context for 'APU' is selected.
19:30:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:30:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:13 INFO  : Context for 'APU' is selected.
19:30:13 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:30:13 INFO  : 'ps7_init' command is executed.
19:30:13 INFO  : 'ps7_post_config' command is executed.
19:30:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:14 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:14 INFO  : 'con' command is executed.
19:30:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:14 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:30:43 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:30:47 INFO  : Disconnected from the channel tcfchan#32.
19:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:30:47 INFO  : 'jtag frequency' command is executed.
19:30:47 INFO  : Context for 'APU' is selected.
19:30:47 INFO  : System reset is completed.
19:30:50 INFO  : 'after 3000' command is executed.
19:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:30:52 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:30:52 INFO  : Context for 'APU' is selected.
19:30:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:30:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:54 INFO  : Context for 'APU' is selected.
19:30:54 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:30:54 INFO  : 'ps7_init' command is executed.
19:30:54 INFO  : 'ps7_post_config' command is executed.
19:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:56 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:56 INFO  : 'con' command is executed.
19:30:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:56 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:31:02 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:32:18 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:32:21 INFO  : Disconnected from the channel tcfchan#33.
19:32:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:32:22 INFO  : 'jtag frequency' command is executed.
19:32:22 INFO  : Context for 'APU' is selected.
19:32:22 INFO  : System reset is completed.
19:32:25 INFO  : 'after 3000' command is executed.
19:32:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:32:27 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:32:27 INFO  : Context for 'APU' is selected.
19:32:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:32:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:29 INFO  : Context for 'APU' is selected.
19:32:29 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:32:29 INFO  : 'ps7_init' command is executed.
19:32:29 INFO  : 'ps7_post_config' command is executed.
19:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:31 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:31 INFO  : 'con' command is executed.
19:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:32:31 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:33:39 INFO  : Disconnected from the channel tcfchan#34.
19:33:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:33:39 INFO  : 'jtag frequency' command is executed.
19:33:39 INFO  : Context for 'APU' is selected.
19:33:39 INFO  : System reset is completed.
19:33:42 INFO  : 'after 3000' command is executed.
19:33:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:33:44 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:33:44 INFO  : Context for 'APU' is selected.
19:33:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:33:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:46 INFO  : Context for 'APU' is selected.
19:33:46 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:33:47 INFO  : 'ps7_init' command is executed.
19:33:47 INFO  : 'ps7_post_config' command is executed.
19:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:48 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:48 INFO  : 'con' command is executed.
19:33:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:33:48 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:37:52 ERROR : (XSDB Server)child killed: unknown signal

19:38:28 ERROR : (XSDB Server)child killed: unknown signal

19:38:56 ERROR : (XSDB Server)child killed: unknown signal

19:42:10 ERROR : (XSDB Server)child killed: unknown signal

19:42:38 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:44:32 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:44:43 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:45:10 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:48:31 INFO  : Successfully generated C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth\src\lscript.ld.
19:48:31 INFO  : Applying linker script to all configurations of project Zybo_Auth.
19:48:31 INFO  : Setting rebuild state to true for all configurations of project Zybo_Auth.
19:48:33 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:48:45 INFO  : Disconnected from the channel tcfchan#35.
19:48:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:48:45 INFO  : 'jtag frequency' command is executed.
19:48:45 INFO  : Context for 'APU' is selected.
19:48:46 INFO  : System reset is completed.
19:48:49 INFO  : 'after 3000' command is executed.
19:48:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:48:51 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:48:51 INFO  : Context for 'APU' is selected.
19:48:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:48:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:53 INFO  : Context for 'APU' is selected.
19:48:53 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:48:53 INFO  : 'ps7_init' command is executed.
19:48:53 INFO  : 'ps7_post_config' command is executed.
19:48:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:55 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:55 INFO  : 'con' command is executed.
19:48:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:48:55 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:50:26 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:50:31 INFO  : Disconnected from the channel tcfchan#36.
19:50:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:50:31 INFO  : 'jtag frequency' command is executed.
19:50:31 INFO  : Context for 'APU' is selected.
19:50:31 INFO  : System reset is completed.
19:50:34 INFO  : 'after 3000' command is executed.
19:50:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:50:37 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:50:37 INFO  : Context for 'APU' is selected.
19:50:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:50:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:39 INFO  : Context for 'APU' is selected.
19:50:39 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:50:39 INFO  : 'ps7_init' command is executed.
19:50:39 INFO  : 'ps7_post_config' command is executed.
19:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:40 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:40 INFO  : 'con' command is executed.
19:50:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:50:40 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:52:30 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:52:33 INFO  : Disconnected from the channel tcfchan#37.
19:52:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:52:33 INFO  : 'jtag frequency' command is executed.
19:52:33 INFO  : Context for 'APU' is selected.
19:52:33 INFO  : System reset is completed.
19:52:36 INFO  : 'after 3000' command is executed.
19:52:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:52:39 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:52:39 INFO  : Context for 'APU' is selected.
19:52:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:52:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:41 INFO  : Context for 'APU' is selected.
19:52:41 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:52:41 INFO  : 'ps7_init' command is executed.
19:52:41 INFO  : 'ps7_post_config' command is executed.
19:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:42 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:42 INFO  : 'con' command is executed.
19:52:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:52:42 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:53:39 INFO  : Disconnected from the channel tcfchan#38.
19:53:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:53:39 INFO  : 'jtag frequency' command is executed.
19:53:39 INFO  : Context for 'APU' is selected.
19:53:39 INFO  : System reset is completed.
19:53:42 INFO  : 'after 3000' command is executed.
19:53:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:53:44 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:53:44 INFO  : Context for 'APU' is selected.
19:53:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:53:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:46 INFO  : Context for 'APU' is selected.
19:53:46 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:53:47 INFO  : 'ps7_init' command is executed.
19:53:47 INFO  : 'ps7_post_config' command is executed.
19:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:48 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:48 INFO  : 'con' command is executed.
19:53:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:53:48 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:58:40 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:58:44 INFO  : Disconnected from the channel tcfchan#39.
19:58:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:58:44 INFO  : 'jtag frequency' command is executed.
19:58:44 INFO  : Context for 'APU' is selected.
19:58:44 INFO  : System reset is completed.
19:58:47 INFO  : 'after 3000' command is executed.
19:58:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:58:50 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:58:50 INFO  : Context for 'APU' is selected.
19:58:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:58:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:52 INFO  : Context for 'APU' is selected.
19:58:52 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:58:52 INFO  : 'ps7_init' command is executed.
19:58:52 INFO  : 'ps7_post_config' command is executed.
19:58:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:53 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:53 INFO  : 'con' command is executed.
19:58:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:58:53 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:59:36 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:59:40 INFO  : Disconnected from the channel tcfchan#40.
19:59:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:59:40 INFO  : 'jtag frequency' command is executed.
19:59:40 INFO  : Context for 'APU' is selected.
19:59:40 INFO  : System reset is completed.
19:59:43 INFO  : 'after 3000' command is executed.
19:59:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:59:45 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:59:45 INFO  : Context for 'APU' is selected.
19:59:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:59:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:47 INFO  : Context for 'APU' is selected.
19:59:47 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:59:48 INFO  : 'ps7_init' command is executed.
19:59:48 INFO  : 'ps7_post_config' command is executed.
19:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:49 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:49 INFO  : 'con' command is executed.
19:59:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:59:49 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:01:17 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:01:21 INFO  : Disconnected from the channel tcfchan#41.
20:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:01:21 INFO  : 'jtag frequency' command is executed.
20:01:21 INFO  : Context for 'APU' is selected.
20:01:21 INFO  : System reset is completed.
20:01:24 INFO  : 'after 3000' command is executed.
20:01:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:01:27 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:01:27 INFO  : Context for 'APU' is selected.
20:01:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:01:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:28 INFO  : Context for 'APU' is selected.
20:01:28 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:01:29 INFO  : 'ps7_init' command is executed.
20:01:29 INFO  : 'ps7_post_config' command is executed.
20:01:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:30 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:30 INFO  : 'con' command is executed.
20:01:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:01:30 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:05:09 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:05:33 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:05:41 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:05:44 INFO  : Disconnected from the channel tcfchan#42.
20:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:05:44 INFO  : 'jtag frequency' command is executed.
20:05:45 INFO  : Context for 'APU' is selected.
20:05:45 INFO  : System reset is completed.
20:05:48 INFO  : 'after 3000' command is executed.
20:05:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:05:50 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:05:50 INFO  : Context for 'APU' is selected.
20:05:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:52 INFO  : Context for 'APU' is selected.
20:05:52 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:05:52 INFO  : 'ps7_init' command is executed.
20:05:52 INFO  : 'ps7_post_config' command is executed.
20:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:54 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:54 INFO  : 'con' command is executed.
20:05:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:05:54 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:07:09 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:07:14 INFO  : Disconnected from the channel tcfchan#43.
20:07:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:07:14 INFO  : 'jtag frequency' command is executed.
20:07:14 INFO  : Context for 'APU' is selected.
20:07:14 INFO  : System reset is completed.
20:07:17 INFO  : 'after 3000' command is executed.
20:07:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:07:19 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:07:19 INFO  : Context for 'APU' is selected.
20:07:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:07:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:22 INFO  : Context for 'APU' is selected.
20:07:22 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:07:22 INFO  : 'ps7_init' command is executed.
20:07:22 INFO  : 'ps7_post_config' command is executed.
20:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:23 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:23 INFO  : 'con' command is executed.
20:07:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:07:23 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:10:49 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:10:53 INFO  : Disconnected from the channel tcfchan#44.
20:10:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:10:53 INFO  : 'jtag frequency' command is executed.
20:10:53 INFO  : Context for 'APU' is selected.
20:10:53 INFO  : System reset is completed.
20:10:56 INFO  : 'after 3000' command is executed.
20:10:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:10:58 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:10:58 INFO  : Context for 'APU' is selected.
20:11:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:11:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:01 INFO  : Context for 'APU' is selected.
20:11:01 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:11:01 INFO  : 'ps7_init' command is executed.
20:11:01 INFO  : 'ps7_post_config' command is executed.
20:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:02 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:02 INFO  : 'con' command is executed.
20:11:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:11:02 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:11:40 INFO  : Disconnected from the channel tcfchan#45.
20:11:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:11:41 INFO  : 'jtag frequency' command is executed.
20:11:41 INFO  : Context for 'APU' is selected.
20:11:41 INFO  : System reset is completed.
20:11:44 INFO  : 'after 3000' command is executed.
20:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:11:46 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:11:46 INFO  : Context for 'APU' is selected.
20:11:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:11:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:48 INFO  : Context for 'APU' is selected.
20:11:48 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:11:48 INFO  : 'ps7_init' command is executed.
20:11:48 INFO  : 'ps7_post_config' command is executed.
20:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:50 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:50 INFO  : 'con' command is executed.
20:11:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:11:50 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:12:35 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:12:41 INFO  : Disconnected from the channel tcfchan#46.
20:12:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:12:41 INFO  : 'jtag frequency' command is executed.
20:12:41 INFO  : Context for 'APU' is selected.
20:12:41 INFO  : System reset is completed.
20:12:44 INFO  : 'after 3000' command is executed.
20:12:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:12:46 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:12:46 INFO  : Context for 'APU' is selected.
20:12:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:12:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:48 INFO  : Context for 'APU' is selected.
20:12:48 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:12:49 INFO  : 'ps7_init' command is executed.
20:12:49 INFO  : 'ps7_post_config' command is executed.
20:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:50 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:50 INFO  : 'con' command is executed.
20:12:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:12:50 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:13:52 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:14:03 INFO  : Disconnected from the channel tcfchan#47.
20:14:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:14:03 INFO  : 'jtag frequency' command is executed.
20:14:03 INFO  : Context for 'APU' is selected.
20:14:03 INFO  : System reset is completed.
20:14:06 INFO  : 'after 3000' command is executed.
20:14:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:14:08 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:14:08 INFO  : Context for 'APU' is selected.
20:14:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:14:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:10 INFO  : Context for 'APU' is selected.
20:14:10 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:14:10 INFO  : 'ps7_init' command is executed.
20:14:11 INFO  : 'ps7_post_config' command is executed.
20:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:12 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:12 INFO  : 'con' command is executed.
20:14:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:14:12 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:14:58 INFO  : Disconnected from the channel tcfchan#48.
20:14:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:14:59 INFO  : 'jtag frequency' command is executed.
20:14:59 INFO  : Context for 'APU' is selected.
20:14:59 INFO  : System reset is completed.
20:15:02 INFO  : 'after 3000' command is executed.
20:15:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:15:04 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:15:04 INFO  : Context for 'APU' is selected.
20:15:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:15:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:06 INFO  : Context for 'APU' is selected.
20:15:06 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:15:06 INFO  : 'ps7_init' command is executed.
20:15:06 INFO  : 'ps7_post_config' command is executed.
20:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:08 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:08 INFO  : 'con' command is executed.
20:15:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:15:08 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:15:32 INFO  : Disconnected from the channel tcfchan#49.
20:15:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:15:32 INFO  : 'jtag frequency' command is executed.
20:15:32 INFO  : Context for 'APU' is selected.
20:15:32 INFO  : System reset is completed.
20:15:35 INFO  : 'after 3000' command is executed.
20:15:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:15:38 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:15:38 INFO  : Context for 'APU' is selected.
20:15:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:15:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:40 INFO  : Context for 'APU' is selected.
20:15:40 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:15:40 INFO  : 'ps7_init' command is executed.
20:15:40 INFO  : 'ps7_post_config' command is executed.
20:15:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:41 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:41 INFO  : 'con' command is executed.
20:15:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:15:41 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:17:50 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:18:19 INFO  : Disconnected from the channel tcfchan#50.
20:18:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:18:19 INFO  : 'jtag frequency' command is executed.
20:18:19 INFO  : Context for 'APU' is selected.
20:18:19 INFO  : System reset is completed.
20:18:22 INFO  : 'after 3000' command is executed.
20:18:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:18:24 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:18:24 INFO  : Context for 'APU' is selected.
20:18:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:18:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:26 INFO  : Context for 'APU' is selected.
20:18:26 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:18:26 INFO  : 'ps7_init' command is executed.
20:18:26 INFO  : 'ps7_post_config' command is executed.
20:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:28 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:28 INFO  : 'con' command is executed.
20:18:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:18:28 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:18:54 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:19:06 INFO  : Disconnected from the channel tcfchan#51.
20:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:19:07 INFO  : 'jtag frequency' command is executed.
20:19:07 INFO  : Context for 'APU' is selected.
20:19:07 INFO  : System reset is completed.
20:19:10 INFO  : 'after 3000' command is executed.
20:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:19:12 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:19:12 INFO  : Context for 'APU' is selected.
20:19:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:19:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:14 INFO  : Context for 'APU' is selected.
20:19:14 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:19:15 INFO  : 'ps7_init' command is executed.
20:19:15 INFO  : 'ps7_post_config' command is executed.
20:19:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:15 INFO  : 'jtag frequency' command is executed.
20:19:16 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:16 INFO  : Context for 'APU' is selected.
20:19:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:16 INFO  : System reset is completed.
20:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:19 INFO  : 'after 3000' command is executed.
20:19:19 ERROR : Already running
20:19:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:19:22 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:19:22 INFO  : Context for 'APU' is selected.
20:19:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:19:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:22 INFO  : Context for 'APU' is selected.
20:19:22 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:19:22 INFO  : 'ps7_init' command is executed.
20:19:22 INFO  : 'ps7_post_config' command is executed.
20:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:23 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:23 INFO  : 'con' command is executed.
20:19:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:19:23 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:20:03 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:20:07 INFO  : Disconnected from the channel tcfchan#52.
20:20:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:20:07 INFO  : 'jtag frequency' command is executed.
20:20:07 INFO  : Context for 'APU' is selected.
20:20:07 INFO  : System reset is completed.
20:20:10 INFO  : 'after 3000' command is executed.
20:20:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:20:13 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:20:13 INFO  : Context for 'APU' is selected.
20:20:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:20:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:15 INFO  : Context for 'APU' is selected.
20:20:15 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:20:15 INFO  : 'ps7_init' command is executed.
20:20:15 INFO  : 'ps7_post_config' command is executed.
20:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:16 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:16 INFO  : 'con' command is executed.
20:20:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:20:16 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:20:49 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:21:11 INFO  : Disconnected from the channel tcfchan#53.
20:21:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:21:11 INFO  : 'jtag frequency' command is executed.
20:21:11 INFO  : Context for 'APU' is selected.
20:21:11 INFO  : System reset is completed.
20:21:14 INFO  : 'after 3000' command is executed.
20:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:21:17 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:21:17 INFO  : Context for 'APU' is selected.
20:21:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:21:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:19 INFO  : Context for 'APU' is selected.
20:21:19 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:21:19 INFO  : 'ps7_init' command is executed.
20:21:19 INFO  : 'ps7_post_config' command is executed.
20:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:20 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:20 INFO  : 'con' command is executed.
20:21:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:21:20 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:25:03 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:25:09 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:25:12 INFO  : Disconnected from the channel tcfchan#54.
20:25:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:25:12 INFO  : 'jtag frequency' command is executed.
20:25:12 INFO  : Context for 'APU' is selected.
20:25:13 INFO  : System reset is completed.
20:25:16 INFO  : 'after 3000' command is executed.
20:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:25:18 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:25:18 INFO  : Context for 'APU' is selected.
20:25:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:25:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:20 INFO  : Context for 'APU' is selected.
20:25:20 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:25:20 INFO  : 'ps7_init' command is executed.
20:25:20 INFO  : 'ps7_post_config' command is executed.
20:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:22 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:22 INFO  : 'con' command is executed.
20:25:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:25:22 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:25:48 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:25:52 INFO  : Disconnected from the channel tcfchan#55.
20:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:25:52 INFO  : 'jtag frequency' command is executed.
20:25:52 INFO  : Context for 'APU' is selected.
20:25:52 INFO  : System reset is completed.
20:25:55 INFO  : 'after 3000' command is executed.
20:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:25:57 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:25:57 INFO  : Context for 'APU' is selected.
20:25:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:25:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:59 INFO  : Context for 'APU' is selected.
20:25:59 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:25:59 INFO  : 'ps7_init' command is executed.
20:25:59 INFO  : 'ps7_post_config' command is executed.
20:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:01 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:01 INFO  : 'con' command is executed.
20:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:26:01 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:26:26 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:26:29 INFO  : Disconnected from the channel tcfchan#56.
20:26:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:26:29 INFO  : 'jtag frequency' command is executed.
20:26:29 INFO  : Context for 'APU' is selected.
20:26:29 INFO  : System reset is completed.
20:26:32 INFO  : 'after 3000' command is executed.
20:26:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:26:35 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:26:35 INFO  : Context for 'APU' is selected.
20:26:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:26:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:37 INFO  : Context for 'APU' is selected.
20:26:37 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:26:37 INFO  : 'ps7_init' command is executed.
20:26:37 INFO  : 'ps7_post_config' command is executed.
20:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:38 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:38 INFO  : 'con' command is executed.
20:26:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:26:38 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:27:04 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:27:11 INFO  : Disconnected from the channel tcfchan#57.
20:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:27:11 INFO  : 'jtag frequency' command is executed.
20:27:11 INFO  : Context for 'APU' is selected.
20:27:11 INFO  : System reset is completed.
20:27:14 INFO  : 'after 3000' command is executed.
20:27:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:27:17 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:27:17 INFO  : Context for 'APU' is selected.
20:27:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:27:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:19 INFO  : Context for 'APU' is selected.
20:27:19 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:27:19 INFO  : 'ps7_init' command is executed.
20:27:19 INFO  : 'ps7_post_config' command is executed.
20:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:21 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:21 INFO  : 'con' command is executed.
20:27:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:27:21 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:27:37 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:27:40 INFO  : Disconnected from the channel tcfchan#58.
20:27:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:27:41 INFO  : 'jtag frequency' command is executed.
20:27:41 INFO  : Context for 'APU' is selected.
20:27:41 INFO  : System reset is completed.
20:27:44 INFO  : 'after 3000' command is executed.
20:27:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:27:46 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:27:46 INFO  : Context for 'APU' is selected.
20:27:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:27:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:48 INFO  : Context for 'APU' is selected.
20:27:48 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:27:48 INFO  : 'ps7_init' command is executed.
20:27:48 INFO  : 'ps7_post_config' command is executed.
20:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:50 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:50 INFO  : 'con' command is executed.
20:27:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:27:50 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:28:31 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:28:41 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:28:44 INFO  : Disconnected from the channel tcfchan#59.
20:28:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:28:44 INFO  : 'jtag frequency' command is executed.
20:28:44 INFO  : Context for 'APU' is selected.
20:28:44 INFO  : System reset is completed.
20:28:47 INFO  : 'after 3000' command is executed.
20:28:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:28:50 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:28:50 INFO  : Context for 'APU' is selected.
20:28:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:28:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:52 INFO  : Context for 'APU' is selected.
20:28:52 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:28:52 INFO  : 'ps7_init' command is executed.
20:28:52 INFO  : 'ps7_post_config' command is executed.
20:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:53 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:53 INFO  : 'con' command is executed.
20:28:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:28:53 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:29:11 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:29:15 INFO  : Disconnected from the channel tcfchan#60.
20:29:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:29:15 INFO  : 'jtag frequency' command is executed.
20:29:15 INFO  : Context for 'APU' is selected.
20:29:15 INFO  : System reset is completed.
20:29:18 INFO  : 'after 3000' command is executed.
20:29:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:29:20 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:29:20 INFO  : Context for 'APU' is selected.
20:29:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:29:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:22 INFO  : Context for 'APU' is selected.
20:29:22 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:29:22 INFO  : 'ps7_init' command is executed.
20:29:22 INFO  : 'ps7_post_config' command is executed.
20:29:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:24 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:24 INFO  : 'con' command is executed.
20:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:29:24 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:31:37 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:31:40 INFO  : Disconnected from the channel tcfchan#61.
20:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:31:41 INFO  : 'jtag frequency' command is executed.
20:31:41 INFO  : Context for 'APU' is selected.
20:31:41 INFO  : System reset is completed.
20:31:44 INFO  : 'after 3000' command is executed.
20:31:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:31:46 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:31:46 INFO  : Context for 'APU' is selected.
20:31:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:31:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:48 INFO  : Context for 'APU' is selected.
20:31:48 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:31:48 INFO  : 'ps7_init' command is executed.
20:31:48 INFO  : 'ps7_post_config' command is executed.
20:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:50 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:50 INFO  : 'con' command is executed.
20:31:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:31:50 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:33:18 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:33:27 INFO  : Disconnected from the channel tcfchan#62.
20:33:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:33:27 INFO  : 'jtag frequency' command is executed.
20:33:27 INFO  : Context for 'APU' is selected.
20:33:27 INFO  : System reset is completed.
20:33:30 INFO  : 'after 3000' command is executed.
20:33:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:33:32 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:33:32 INFO  : Context for 'APU' is selected.
20:33:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:33:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:34 INFO  : Context for 'APU' is selected.
20:33:34 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:33:34 INFO  : 'ps7_init' command is executed.
20:33:34 INFO  : 'ps7_post_config' command is executed.
20:33:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:36 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:36 INFO  : 'con' command is executed.
20:33:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:33:36 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:38:26 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:38:36 INFO  : Disconnected from the channel tcfchan#63.
20:38:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:38:36 INFO  : 'jtag frequency' command is executed.
20:38:36 INFO  : Context for 'APU' is selected.
20:38:37 INFO  : System reset is completed.
20:38:40 INFO  : 'after 3000' command is executed.
20:38:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:38:42 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:38:42 INFO  : Context for 'APU' is selected.
20:38:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:38:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:44 INFO  : Context for 'APU' is selected.
20:38:44 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:38:44 INFO  : 'ps7_init' command is executed.
20:38:44 INFO  : 'ps7_post_config' command is executed.
20:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:45 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:46 INFO  : 'con' command is executed.
20:38:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:38:46 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:45:41 INFO  : Projects exported to 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\01_Exports\Zybo_Auth.ide.zip'
03:27:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\temp_xsdb_launch_script.tcl
19:38:32 DEBUG : Logs will be stored at 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/IDE.log'.
19:38:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\temp_xsdb_launch_script.tcl
19:38:36 INFO  : XSCT server has started successfully.
19:38:36 INFO  : plnx-install-location is set to ''
19:38:36 INFO  : Successfully done setting XSCT server connection channel  
19:38:36 INFO  : Successfully done setting workspace for the tool. 
19:38:36 INFO  : Platform repository initialization has completed.
19:38:37 INFO  : Registering command handlers for Vitis TCF services
19:38:38 INFO  : Successfully done query RDI_DATADIR 
19:51:36 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:51:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:51:53 INFO  : 'jtag frequency' command is executed.
19:51:53 INFO  : Context for 'APU' is selected.
19:51:53 INFO  : System reset is completed.
19:51:56 INFO  : 'after 3000' command is executed.
19:51:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:51:58 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:51:58 INFO  : Context for 'APU' is selected.
19:51:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:58 INFO  : Context for 'APU' is selected.
19:51:58 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:51:58 INFO  : 'ps7_init' command is executed.
19:51:58 INFO  : 'ps7_post_config' command is executed.
19:51:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:00 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:00 INFO  : 'con' command is executed.
19:52:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:52:00 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:56:27 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:56:34 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:56:46 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:56:49 INFO  : Disconnected from the channel tcfchan#1.
19:56:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:56:49 INFO  : 'jtag frequency' command is executed.
19:56:49 INFO  : Context for 'APU' is selected.
19:56:49 INFO  : System reset is completed.
19:56:52 INFO  : 'after 3000' command is executed.
19:56:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:56:55 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:56:55 INFO  : Context for 'APU' is selected.
19:56:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:56:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:56 INFO  : Context for 'APU' is selected.
19:56:56 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:56:57 INFO  : 'ps7_init' command is executed.
19:56:57 INFO  : 'ps7_post_config' command is executed.
19:56:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:58 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:58 INFO  : 'con' command is executed.
19:56:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:56:58 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:57:12 INFO  : Disconnected from the channel tcfchan#2.
19:57:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:57:12 INFO  : 'jtag frequency' command is executed.
19:57:12 INFO  : Context for 'APU' is selected.
19:57:12 INFO  : System reset is completed.
19:57:15 INFO  : 'after 3000' command is executed.
19:57:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:57:17 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:57:17 INFO  : Context for 'APU' is selected.
19:57:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:57:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:19 INFO  : Context for 'APU' is selected.
19:57:19 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:57:20 INFO  : 'ps7_init' command is executed.
19:57:20 INFO  : 'ps7_post_config' command is executed.
19:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:21 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:21 INFO  : 'con' command is executed.
19:57:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:57:21 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:57:46 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
19:58:00 INFO  : Disconnected from the channel tcfchan#3.
19:58:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
19:58:00 INFO  : 'jtag frequency' command is executed.
19:58:00 INFO  : Context for 'APU' is selected.
19:58:00 INFO  : System reset is completed.
19:58:03 INFO  : 'after 3000' command is executed.
19:58:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
19:58:05 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
19:58:05 INFO  : Context for 'APU' is selected.
19:58:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
19:58:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:07 INFO  : Context for 'APU' is selected.
19:58:07 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
19:58:07 INFO  : 'ps7_init' command is executed.
19:58:07 INFO  : 'ps7_post_config' command is executed.
19:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:09 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:09 INFO  : 'con' command is executed.
19:58:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:58:09 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
19:58:47 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:00:08 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:00:11 INFO  : Disconnected from the channel tcfchan#4.
20:00:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:00:12 INFO  : 'jtag frequency' command is executed.
20:00:12 INFO  : Context for 'APU' is selected.
20:00:12 INFO  : System reset is completed.
20:00:15 INFO  : 'after 3000' command is executed.
20:00:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:00:17 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:00:17 INFO  : Context for 'APU' is selected.
20:00:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:00:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:19 INFO  : Context for 'APU' is selected.
20:00:19 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:00:19 INFO  : 'ps7_init' command is executed.
20:00:19 INFO  : 'ps7_post_config' command is executed.
20:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:20 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:20 INFO  : 'con' command is executed.
20:00:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:00:20 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:01:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:01:48 INFO  : Disconnected from the channel tcfchan#5.
20:01:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:01:48 INFO  : 'jtag frequency' command is executed.
20:01:48 INFO  : Context for 'APU' is selected.
20:01:48 INFO  : System reset is completed.
20:01:51 INFO  : 'after 3000' command is executed.
20:01:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:01:54 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:01:54 INFO  : Context for 'APU' is selected.
20:01:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:01:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:55 INFO  : Context for 'APU' is selected.
20:01:55 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:01:56 INFO  : 'ps7_init' command is executed.
20:01:56 INFO  : 'ps7_post_config' command is executed.
20:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:57 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:57 INFO  : 'con' command is executed.
20:01:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:01:57 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:02:29 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:02:32 INFO  : Disconnected from the channel tcfchan#6.
20:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:02:32 INFO  : 'jtag frequency' command is executed.
20:02:32 INFO  : Context for 'APU' is selected.
20:02:32 INFO  : System reset is completed.
20:02:35 INFO  : 'after 3000' command is executed.
20:02:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:02:37 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:02:37 INFO  : Context for 'APU' is selected.
20:02:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:02:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:39 INFO  : Context for 'APU' is selected.
20:02:39 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:02:39 INFO  : 'ps7_init' command is executed.
20:02:40 INFO  : 'ps7_post_config' command is executed.
20:02:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:41 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:41 INFO  : 'con' command is executed.
20:02:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:02:41 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:02:47 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:02:50 INFO  : Disconnected from the channel tcfchan#7.
20:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:02:50 INFO  : 'jtag frequency' command is executed.
20:02:50 INFO  : Context for 'APU' is selected.
20:02:50 INFO  : System reset is completed.
20:02:53 INFO  : 'after 3000' command is executed.
20:02:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:02:56 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:02:56 INFO  : Context for 'APU' is selected.
20:02:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:02:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:58 INFO  : Context for 'APU' is selected.
20:02:58 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:02:58 INFO  : 'ps7_init' command is executed.
20:02:58 INFO  : 'ps7_post_config' command is executed.
20:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:59 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:59 INFO  : 'con' command is executed.
20:02:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:02:59 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:03:43 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:03:46 INFO  : Disconnected from the channel tcfchan#8.
20:03:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:03:46 INFO  : 'jtag frequency' command is executed.
20:03:46 INFO  : Context for 'APU' is selected.
20:03:46 INFO  : System reset is completed.
20:03:49 INFO  : 'after 3000' command is executed.
20:03:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:03:52 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:03:52 INFO  : Context for 'APU' is selected.
20:03:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:03:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:53 INFO  : Context for 'APU' is selected.
20:03:53 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:03:54 INFO  : 'ps7_init' command is executed.
20:03:54 INFO  : 'ps7_post_config' command is executed.
20:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:55 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:55 INFO  : 'con' command is executed.
20:03:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:03:55 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:04:27 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:04:30 INFO  : Disconnected from the channel tcfchan#9.
20:04:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:04:31 INFO  : 'jtag frequency' command is executed.
20:04:31 INFO  : Context for 'APU' is selected.
20:04:31 INFO  : System reset is completed.
20:04:34 INFO  : 'after 3000' command is executed.
20:04:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:04:36 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:04:36 INFO  : Context for 'APU' is selected.
20:04:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:04:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:38 INFO  : Context for 'APU' is selected.
20:04:38 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:04:38 INFO  : 'ps7_init' command is executed.
20:04:38 INFO  : 'ps7_post_config' command is executed.
20:04:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:40 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:40 INFO  : 'con' command is executed.
20:04:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:04:40 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:04:52 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:04:54 INFO  : Disconnected from the channel tcfchan#10.
20:04:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:04:54 INFO  : 'jtag frequency' command is executed.
20:04:54 INFO  : Context for 'APU' is selected.
20:04:54 INFO  : System reset is completed.
20:04:57 INFO  : 'after 3000' command is executed.
20:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:05:00 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:05:00 INFO  : Context for 'APU' is selected.
20:05:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:05:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:02 INFO  : Context for 'APU' is selected.
20:05:02 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:05:02 INFO  : 'ps7_init' command is executed.
20:05:02 INFO  : 'ps7_post_config' command is executed.
20:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:03 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:04 INFO  : 'con' command is executed.
20:05:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:05:04 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:05:08 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:05:15 INFO  : Disconnected from the channel tcfchan#11.
20:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:05:15 INFO  : 'jtag frequency' command is executed.
20:05:15 INFO  : Context for 'APU' is selected.
20:05:15 INFO  : System reset is completed.
20:05:18 INFO  : 'after 3000' command is executed.
20:05:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:05:20 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:05:20 INFO  : Context for 'APU' is selected.
20:05:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:05:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:22 INFO  : Context for 'APU' is selected.
20:05:22 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:05:22 INFO  : 'ps7_init' command is executed.
20:05:22 INFO  : 'ps7_post_config' command is executed.
20:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:24 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:24 INFO  : 'con' command is executed.
20:05:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:05:24 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:05:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:05:48 INFO  : Disconnected from the channel tcfchan#12.
20:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:05:48 INFO  : 'jtag frequency' command is executed.
20:05:48 INFO  : Context for 'APU' is selected.
20:05:48 INFO  : System reset is completed.
20:05:51 INFO  : 'after 3000' command is executed.
20:05:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:05:53 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:05:53 INFO  : Context for 'APU' is selected.
20:05:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:05:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:55 INFO  : Context for 'APU' is selected.
20:05:55 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:05:56 INFO  : 'ps7_init' command is executed.
20:05:56 INFO  : 'ps7_post_config' command is executed.
20:05:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:57 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:57 INFO  : 'con' command is executed.
20:05:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:05:57 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:06:10 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:06:14 INFO  : Disconnected from the channel tcfchan#13.
20:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:06:14 INFO  : 'jtag frequency' command is executed.
20:06:14 INFO  : Context for 'APU' is selected.
20:06:14 INFO  : System reset is completed.
20:06:17 INFO  : 'after 3000' command is executed.
20:06:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:06:19 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:06:19 INFO  : Context for 'APU' is selected.
20:06:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:06:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:21 INFO  : Context for 'APU' is selected.
20:06:21 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:06:21 INFO  : 'ps7_init' command is executed.
20:06:21 INFO  : 'ps7_post_config' command is executed.
20:06:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:23 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:23 INFO  : 'con' command is executed.
20:06:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:06:23 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:06:45 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:06:48 INFO  : Disconnected from the channel tcfchan#14.
20:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:06:48 INFO  : 'jtag frequency' command is executed.
20:06:48 INFO  : Context for 'APU' is selected.
20:06:48 INFO  : System reset is completed.
20:06:51 INFO  : 'after 3000' command is executed.
20:06:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:06:54 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:06:54 INFO  : Context for 'APU' is selected.
20:06:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:06:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:56 INFO  : Context for 'APU' is selected.
20:06:56 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:06:56 INFO  : 'ps7_init' command is executed.
20:06:56 INFO  : 'ps7_post_config' command is executed.
20:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:57 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:58 INFO  : 'con' command is executed.
20:06:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:06:58 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:07:44 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:07:47 INFO  : Disconnected from the channel tcfchan#15.
20:07:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:07:48 INFO  : 'jtag frequency' command is executed.
20:07:48 INFO  : Context for 'APU' is selected.
20:07:48 INFO  : System reset is completed.
20:07:51 INFO  : 'after 3000' command is executed.
20:07:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:07:53 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:07:53 INFO  : Context for 'APU' is selected.
20:07:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:07:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:55 INFO  : Context for 'APU' is selected.
20:07:55 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:07:55 INFO  : 'ps7_init' command is executed.
20:07:55 INFO  : 'ps7_post_config' command is executed.
20:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:56 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:57 INFO  : 'con' command is executed.
20:07:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:07:57 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:11:52 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:11:55 INFO  : Disconnected from the channel tcfchan#16.
20:11:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:11:55 INFO  : 'jtag frequency' command is executed.
20:11:55 INFO  : Context for 'APU' is selected.
20:11:55 INFO  : System reset is completed.
20:11:58 INFO  : 'after 3000' command is executed.
20:11:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:12:00 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:12:00 INFO  : Context for 'APU' is selected.
20:12:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:12:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:02 INFO  : Context for 'APU' is selected.
20:12:02 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:12:02 INFO  : 'ps7_init' command is executed.
20:12:02 INFO  : 'ps7_post_config' command is executed.
20:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:04 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:04 INFO  : 'con' command is executed.
20:12:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:12:04 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:12:29 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:12:36 INFO  : Disconnected from the channel tcfchan#17.
20:12:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:12:36 INFO  : 'jtag frequency' command is executed.
20:12:36 INFO  : Context for 'APU' is selected.
20:12:36 INFO  : System reset is completed.
20:12:39 INFO  : 'after 3000' command is executed.
20:12:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:12:42 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:12:42 INFO  : Context for 'APU' is selected.
20:12:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:12:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:44 INFO  : Context for 'APU' is selected.
20:12:44 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:12:44 INFO  : 'ps7_init' command is executed.
20:12:44 INFO  : 'ps7_post_config' command is executed.
20:12:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:45 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:45 INFO  : 'con' command is executed.
20:12:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:12:45 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:17:31 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:20:19 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:20:32 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:20:35 INFO  : Disconnected from the channel tcfchan#18.
20:20:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:20:35 INFO  : 'jtag frequency' command is executed.
20:20:35 INFO  : Context for 'APU' is selected.
20:20:35 INFO  : System reset is completed.
20:20:38 INFO  : 'after 3000' command is executed.
20:20:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:20:41 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:20:41 INFO  : Context for 'APU' is selected.
20:20:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:20:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:42 INFO  : Context for 'APU' is selected.
20:20:42 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:20:43 INFO  : 'ps7_init' command is executed.
20:20:43 INFO  : 'ps7_post_config' command is executed.
20:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:44 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:44 INFO  : 'con' command is executed.
20:20:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:20:44 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:22:14 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:22:36 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:22:46 INFO  : Disconnected from the channel tcfchan#19.
20:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:22:46 INFO  : 'jtag frequency' command is executed.
20:22:46 INFO  : Context for 'APU' is selected.
20:22:46 INFO  : System reset is completed.
20:22:49 INFO  : 'after 3000' command is executed.
20:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:22:52 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:22:52 INFO  : Context for 'APU' is selected.
20:22:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:22:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:54 INFO  : Context for 'APU' is selected.
20:22:54 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:22:54 INFO  : 'ps7_init' command is executed.
20:22:54 INFO  : 'ps7_post_config' command is executed.
20:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:55 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:55 INFO  : 'con' command is executed.
20:22:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:22:55 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:27:07 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:27:11 INFO  : Disconnected from the channel tcfchan#20.
20:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:27:11 INFO  : 'jtag frequency' command is executed.
20:27:11 INFO  : Context for 'APU' is selected.
20:27:11 INFO  : System reset is completed.
20:27:14 INFO  : 'after 3000' command is executed.
20:27:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:27:17 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:27:17 INFO  : Context for 'APU' is selected.
20:27:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:27:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:18 INFO  : Context for 'APU' is selected.
20:27:18 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:27:19 INFO  : 'ps7_init' command is executed.
20:27:19 INFO  : 'ps7_post_config' command is executed.
20:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:20 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:20 INFO  : 'con' command is executed.
20:27:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:27:20 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:30:26 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:30:51 INFO  : Disconnected from the channel tcfchan#21.
20:30:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:30:51 INFO  : 'jtag frequency' command is executed.
20:30:51 INFO  : Context for 'APU' is selected.
20:30:51 INFO  : System reset is completed.
20:30:54 INFO  : 'after 3000' command is executed.
20:30:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:30:57 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:30:57 INFO  : Context for 'APU' is selected.
20:30:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:30:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:59 INFO  : Context for 'APU' is selected.
20:30:59 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:30:59 INFO  : 'ps7_init' command is executed.
20:30:59 INFO  : 'ps7_post_config' command is executed.
20:30:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:00 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:01 INFO  : 'con' command is executed.
20:31:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:31:01 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:36:13 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:36:29 INFO  : Disconnected from the channel tcfchan#22.
20:36:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:36:29 INFO  : 'jtag frequency' command is executed.
20:36:29 INFO  : Context for 'APU' is selected.
20:36:29 INFO  : System reset is completed.
20:36:32 INFO  : 'after 3000' command is executed.
20:36:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:36:35 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:36:35 INFO  : Context for 'APU' is selected.
20:36:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:36:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:37 INFO  : Context for 'APU' is selected.
20:36:37 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:36:37 INFO  : 'ps7_init' command is executed.
20:36:37 INFO  : 'ps7_post_config' command is executed.
20:36:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:38 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:38 INFO  : 'con' command is executed.
20:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:36:38 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:43:17 INFO  : Checking for BSP changes to sync application flags for project 'Zybo_Auth'...
20:44:34 INFO  : Disconnected from the channel tcfchan#23.
20:44:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481DFA' is selected.
20:44:34 INFO  : 'jtag frequency' command is executed.
20:44:34 INFO  : Context for 'APU' is selected.
20:44:34 INFO  : System reset is completed.
20:44:37 INFO  : 'after 3000' command is executed.
20:44:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}' command is executed.
20:44:40 INFO  : Device configured successfully with "C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit"
20:44:40 INFO  : Context for 'APU' is selected.
20:44:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa'.
20:44:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:42 INFO  : Context for 'APU' is selected.
20:44:42 INFO  : Sourcing of 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl' is done.
20:44:42 INFO  : 'ps7_init' command is executed.
20:44:42 INFO  : 'ps7_post_config' command is executed.
20:44:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:43 INFO  : The application 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481DFA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481DFA-23727093-0"}
fpga -file C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/bitstream/Zybo_System.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_System/export/Zybo_System/hw/Zybo_System.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/spixy/Documents/00_Github/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_Auth/Zybo_Auth/Debug/Zybo_Auth.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:44 INFO  : 'con' command is executed.
20:44:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:44:44 INFO  : Launch script is exported to file 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\Zybo_Auth\Zybo_Auth_system\_ide\scripts\systemdebugger_zybo_auth_system_standalone.tcl'
20:57:35 INFO  : Projects exported to 'C:\Users\spixy\Documents\00_Github\SeniorCapstone\FPGA_Imp\VitisPrjs\01_Exports\Zybo_Auth.ide.zip'
20:59:40 INFO  : Disconnected from the channel tcfchan#24.
