// Seed: 1738326190
module module_0 ();
  wire [-1 : -1] id_1;
  wire id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd4,
    parameter id_2 = 32'd33
) (
    input wand _id_0,
    output tri0 id_1,
    output uwire _id_2,
    input supply1 id_3
);
  assign id_1 = -1;
  tri1 [!  (  1  ) : id_0] id_5;
  always #(1 ? id_0 : id_5);
  and primCall (id_1, id_3, id_5, id_6);
  logic [id_2 : id_2] id_6;
  if (-1 - 1) begin : LABEL_0
    assign id_5 = 1;
  end else begin : LABEL_1
    assign id_6 = id_5;
  end
  module_0 modCall_1 ();
  assign id_5 = 1;
  logic id_7 = 1;
endmodule
