// Seed: 4028254422
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_2.id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always_comb id_5 <= id_4;
  assign id_5 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_6
  );
  assign id_4 = id_2;
  wire id_7, id_8;
endmodule
