// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "CPU_teste")
  (DATE "01/24/2022 16:06:08")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE T0\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3144:3144:3144) (3271:3271:3271))
        (IOPATH i o (2549:2549:2549) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE T1\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2752:2752:2752) (2711:2711:2711))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE T2\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3014:3014:3014) (2947:2947:2947))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE T3\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3840:3840:3840) (3757:3757:3757))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE T4\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4373:4373:4373) (4140:4140:4140))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE T5\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3581:3581:3581) (3375:3375:3375))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE T6\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3222:3222:3222) (3073:3073:3073))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE T7\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3782:3782:3782) (3562:3562:3562))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE T8\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2362:2362:2362) (2260:2260:2260))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE T9\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2014:2014:2014) (2018:2018:2018))
        (IOPATH i o (3703:3703:3703) (3740:3740:3740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE waitTR\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2115:2115:2115) (2030:2030:2030))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data_p\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1652:1652:1652) (1603:1603:1603))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data_p\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2077:2077:2077) (1956:1956:1956))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data_p\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2268:2268:2268) (2028:2028:2028))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data_p\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1566:1566:1566) (1495:1495:1495))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data_p\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3060:3060:3060) (2905:2905:2905))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data_p\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2365:2365:2365) (2221:2221:2221))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data_p\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2374:2374:2374) (2238:2238:2238))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data_p\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1475:1475:1475) (1373:1373:1373))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data_p\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1252:1252:1252) (1194:1194:1194))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data_p\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1572:1572:1572) (1498:1498:1498))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data_p\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2866:2866:2866) (2675:2675:2675))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data_p\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2756:2756:2756) (2630:2630:2630))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data_p\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2219:2219:2219) (2055:2055:2055))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data_p\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1684:1684:1684) (1551:1551:1551))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data_p\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1910:1910:1910) (1759:1759:1759))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE data_p\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3489:3489:3489) (3095:3095:3095))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr_p\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5242:5242:5242) (5089:5089:5089))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr_p\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4899:4899:4899) (4990:4990:4990))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr_p\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3189:3189:3189) (3288:3288:3288))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr_p\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4487:4487:4487) (4331:4331:4331))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr_p\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4251:4251:4251) (4209:4209:4209))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr_p\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2860:2860:2860) (2933:2933:2933))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr_p\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3185:3185:3185) (3286:3286:3286))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr_p\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3867:3867:3867) (3840:3840:3840))
        (IOPATH i o (2580:2580:2580) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr_p\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5053:5053:5053) (5109:5109:5109))
        (IOPATH i o (2580:2580:2580) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr_p\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4304:4304:4304) (4164:4164:4164))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr_p\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4857:4857:4857) (4932:4932:4932))
        (IOPATH i o (2580:2580:2580) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr_p\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3331:3331:3331) (3459:3459:3459))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr_p\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5189:5189:5189) (4975:4975:4975))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr_p\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3150:3150:3150) (3029:3029:3029))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr_p\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2450:2450:2450) (2519:2519:2519))
        (IOPATH i o (2509:2509:2509) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE addr_p\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3490:3490:3490) (3655:3655:3655))
        (IOPATH i o (2489:2489:2489) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE tr_p\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2418:2418:2418) (2321:2321:2321))
        (IOPATH i o (3703:3703:3703) (3740:3740:3740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qMEM\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2166:2166:2166) (2065:2065:2065))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qMEM\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2635:2635:2635) (2458:2458:2458))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qMEM\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1505:1505:1505) (1421:1421:1421))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qMEM\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2673:2673:2673) (2504:2504:2504))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qMEM\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2391:2391:2391) (2140:2140:2140))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qMEM\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1884:1884:1884) (1805:1805:1805))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qMEM\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3356:3356:3356) (3350:3350:3350))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qMEM\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1002:1002:1002) (962:962:962))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qMEM\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2278:2278:2278) (2118:2118:2118))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qMEM\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1985:1985:1985) (1976:1976:1976))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qMEM\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3259:3259:3259) (3058:3058:3058))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qMEM\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3226:3226:3226) (3008:3008:3008))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qMEM\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2671:2671:2671) (2500:2500:2500))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qMEM\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2634:2634:2634) (2463:2463:2463))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qMEM\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1750:1750:1750) (1649:1649:1649))
        (IOPATH i o (2538:2538:2538) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qMEM\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2862:2862:2862) (2671:2671:2671))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qREM\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2250:2250:2250) (2220:2220:2220))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qREM\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3181:3181:3181) (3128:3128:3128))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qREM\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3580:3580:3580) (3413:3413:3413))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qREM\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3430:3430:3430) (3353:3353:3353))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qREM\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3254:3254:3254) (3218:3218:3218))
        (IOPATH i o (3693:3693:3693) (3730:3730:3730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qREM\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2148:2148:2148) (2076:2076:2076))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qREM\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2115:2115:2115) (2046:2046:2046))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qREM\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2574:2574:2574) (2426:2426:2426))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qREM\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2974:2974:2974) (2824:2824:2824))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qREM\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2468:2468:2468) (2378:2378:2378))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qREM\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3892:3892:3892) (3845:3845:3845))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qREM\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3042:3042:3042) (2930:2930:2930))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qREM\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3003:3003:3003) (2856:2856:2856))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qREM\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3764:3764:3764) (3623:3623:3623))
        (IOPATH i o (2432:2432:2432) (2421:2421:2421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qREM\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3298:3298:3298) (3151:3151:3151))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qREM\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3238:3238:3238) (3234:3234:3234))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE trLDD\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2007:2007:2007) (1991:1991:1991))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qRDM\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2151:2151:2151) (2090:2090:2090))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qRDM\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1826:1826:1826) (1794:1794:1794))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qRDM\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2000:2000:2000) (1983:1983:1983))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qRDM\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2502:2502:2502) (2340:2340:2340))
        (IOPATH i o (2608:2608:2608) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qRDM\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3585:3585:3585) (3417:3417:3417))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qRDM\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2876:2876:2876) (2720:2720:2720))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qRDM\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2924:2924:2924) (2880:2880:2880))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qRDM\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1730:1730:1730) (1640:1640:1640))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qRDM\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2381:2381:2381) (2266:2266:2266))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qRDM\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (984:984:984) (983:983:983))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qRDM\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3838:3838:3838) (3642:3642:3642))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qRDM\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3569:3569:3569) (3387:3387:3387))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qRDM\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3712:3712:3712) (3484:3484:3484))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qRDM\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2641:2641:2641) (2412:2412:2412))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qRDM\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2499:2499:2499) (2333:2333:2333))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE qRDM\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3677:3677:3677) (3526:3526:3526))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk_kit\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk_kit\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1630:1630:1630))
        (PORT datab (742:742:742) (733:733:733))
        (PORT datac (1253:1253:1253) (1202:1202:1202))
        (PORT datad (1868:1868:1868) (1781:1781:1781))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RopULA\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (718:718:718))
        (PORT datab (475:475:475) (510:510:510))
        (PORT datad (701:701:701) (699:699:699))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|opULA\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (398:398:398))
        (PORT datab (262:262:262) (290:290:290))
        (PORT datad (384:384:384) (367:367:367))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (544:544:544))
        (PORT datab (1303:1303:1303) (1246:1246:1246))
        (PORT datac (701:701:701) (682:682:682))
        (PORT datad (941:941:941) (895:895:895))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (732:732:732))
        (PORT datab (1050:1050:1050) (1001:1001:1001))
        (PORT datac (728:728:728) (717:717:717))
        (PORT datad (1003:1003:1003) (974:974:974))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (753:753:753))
        (PORT datab (1988:1988:1988) (1950:1950:1950))
        (PORT datac (1018:1018:1018) (972:972:972))
        (PORT datad (708:708:708) (695:695:695))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (760:760:760))
        (PORT datab (2096:2096:2096) (2079:2079:2079))
        (PORT datac (1010:1010:1010) (964:964:964))
        (PORT datad (703:703:703) (689:689:689))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (946:946:946))
        (PORT datab (1601:1601:1601) (1571:1571:1571))
        (PORT datac (777:777:777) (766:766:766))
        (PORT datad (745:745:745) (738:738:738))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (946:946:946))
        (PORT datab (1325:1325:1325) (1293:1293:1293))
        (PORT datac (776:776:776) (766:766:766))
        (PORT datad (744:744:744) (737:737:737))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (777:777:777))
        (PORT datab (809:809:809) (796:796:796))
        (PORT datac (958:958:958) (908:908:908))
        (PORT datad (1599:1599:1599) (1571:1571:1571))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (489:489:489))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1892:1892:1892) (1847:1847:1847))
        (PORT datad (370:370:370) (348:348:348))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|estado\.S6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT asdata (645:645:645) (723:723:723))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DECOD\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (381:381:381))
        (PORT datab (299:299:299) (377:377:377))
        (PORT datac (678:678:678) (677:677:677))
        (PORT datad (656:656:656) (657:657:657))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1857:1857:1857) (1810:1810:1810))
        (PORT datab (329:329:329) (420:420:420))
        (PORT datad (1584:1584:1584) (1499:1499:1499))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DECOD\|Decoder0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (829:829:829))
        (PORT datad (987:987:987) (941:941:941))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector37\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (352:352:352))
        (PORT datab (387:387:387) (378:378:378))
        (PORT datac (403:403:403) (390:390:390))
        (PORT datad (711:711:711) (690:690:690))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|estado\.S4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|estado\.S5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT asdata (779:779:779) (810:810:810))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|estado\.S3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT asdata (634:634:634) (708:708:708))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector34\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (653:653:653))
        (PORT datab (388:388:388) (380:380:380))
        (PORT datac (405:405:405) (393:393:393))
        (PORT datad (712:712:712) (691:691:691))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|estado\.S1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|estado\.S2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (244:244:244) (309:309:309))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|estado\.S2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (418:418:418))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (437:437:437) (466:466:466))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_s\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1993:1993:1993) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (523:523:523))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1927:1927:1927) (1880:1880:1880))
        (PORT datac (342:342:342) (332:332:332))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_s\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1993:1993:1993) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (725:725:725) (741:741:741))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector30\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1929:1929:1929) (1882:1882:1882))
        (PORT datac (351:351:351) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_s\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1993:1993:1993) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (510:510:510))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (514:514:514))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector28\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1894:1894:1894) (1850:1850:1850))
        (PORT datad (373:373:373) (352:352:352))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_s\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1993:1993:1993) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (529:529:529))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1895:1895:1895) (1850:1850:1850))
        (PORT datad (371:371:371) (350:350:350))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_s\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1993:1993:1993) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (504:504:504))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector26\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1600:1600:1600) (1553:1553:1553))
        (PORT datac (391:391:391) (372:372:372))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_s\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2479:2479:2479) (2339:2339:2339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (758:758:758) (770:770:770))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector25\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1926:1926:1926) (1879:1879:1879))
        (PORT datac (356:356:356) (341:341:341))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_s\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1993:1993:1993) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (784:784:784) (795:795:795))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1894:1894:1894) (1849:1849:1849))
        (PORT datad (347:347:347) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_s\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1993:1993:1993) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (540:540:540))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1888:1888:1888) (1843:1843:1843))
        (PORT datad (373:373:373) (355:355:355))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_s\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1993:1993:1993) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (514:514:514))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1893:1893:1893) (1848:1848:1848))
        (PORT datad (346:346:346) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_s\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1993:1993:1993) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (510:510:510))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1893:1893:1893) (1848:1848:1848))
        (PORT datad (371:371:371) (353:353:353))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_s\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1993:1993:1993) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (497:497:497))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1928:1928:1928) (1881:1881:1881))
        (PORT datac (380:380:380) (363:363:363))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_s\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1993:1993:1993) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (767:767:767))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1894:1894:1894) (1849:1849:1849))
        (PORT datad (370:370:370) (351:351:351))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_s\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1993:1993:1993) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2204:2204:2204) (2122:2122:2122))
        (PORT datab (1413:1413:1413) (1405:1405:1405))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1942:1942:1942) (1972:1972:1972))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1986:1986:1986) (1951:1951:1951))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1969:1969:1969) (1925:1925:1925))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1405:1405:1405))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2166:2166:2166) (2150:2150:2150))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (2137:2137:2137) (2076:2076:2076))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1928:1928:1928) (1938:1938:1938))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1871:1871:1871) (1815:1815:1815))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1600:1600:1600))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1422:1422:1422))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1713:1713:1713))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1680:1680:1680))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (743:743:743) (751:751:751))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (294:294:294) (387:387:387))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_p\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (867:867:867) (854:854:854))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (537:537:537))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add0\~31)
    (DELAY
      (ABSOLUTE
        (PORT datac (294:294:294) (387:387:387))
        (PORT datad (362:362:362) (344:344:344))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_p\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (867:867:867) (854:854:854))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (532:532:532))
        (PORT datab (756:756:756) (768:768:768))
        (PORT datac (643:643:643) (647:647:647))
        (PORT datad (445:445:445) (481:481:481))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (459:459:459) (502:502:502))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (379:379:379))
        (PORT datab (304:304:304) (374:374:374))
        (PORT datac (722:722:722) (723:723:723))
        (PORT datad (972:972:972) (953:953:953))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (393:393:393))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1723:1723:1723) (1714:1714:1714))
        (PORT datab (744:744:744) (752:752:752))
        (PORT datac (473:473:473) (498:498:498))
        (PORT datad (1240:1240:1240) (1183:1183:1183))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE enter\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|r_waitTR\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (271:271:271))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|r_waitTR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1946:1946:1946) (1956:1956:1956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|selectRDM\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (725:725:725))
        (PORT datab (525:525:525) (553:553:553))
        (PORT datac (497:497:497) (543:543:543))
        (PORT datad (386:386:386) (366:366:366))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|always0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3431:3431:3431) (3670:3670:3670))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datac (644:644:644) (588:588:588))
        (PORT datad (388:388:388) (368:368:368))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1525:1525:1525))
        (PORT datab (327:327:327) (408:408:408))
        (PORT datac (978:978:978) (924:924:924))
        (PORT datad (482:482:482) (519:519:519))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (540:540:540))
        (PORT datab (688:688:688) (654:654:654))
        (PORT datad (369:369:369) (347:347:347))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UC\|t7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (610:610:610))
        (PORT datab (800:800:800) (794:794:794))
        (PORT datac (204:204:204) (240:240:240))
        (PORT datad (259:259:259) (325:325:325))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (378:378:378))
        (PORT datac (938:938:938) (916:916:916))
        (PORT datad (726:726:726) (700:700:700))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UC\|t2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1340:1340:1340) (1279:1279:1279))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (503:503:503))
        (PORT datab (299:299:299) (375:375:375))
        (PORT datac (932:932:932) (909:909:909))
        (PORT datad (728:728:728) (702:702:702))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (689:689:689) (654:654:654))
        (PORT datad (369:369:369) (350:350:350))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UC\|t3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (981:981:981) (927:927:927))
        (PORT datad (481:481:481) (517:517:517))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UC\|t4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1340:1340:1340) (1279:1279:1279))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (693:693:693))
        (PORT datab (688:688:688) (653:653:653))
        (PORT datad (364:364:364) (347:347:347))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UC\|t5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|estado\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1223:1223:1223))
        (PORT datab (1507:1507:1507) (1457:1457:1457))
        (PORT datac (712:712:712) (710:710:710))
        (PORT datad (724:724:724) (726:726:726))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector33\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector33\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (430:430:430))
        (PORT datab (1141:1141:1141) (1040:1040:1040))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|estado\.S0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1890:1890:1890) (1845:1845:1845))
        (PORT datad (344:344:344) (325:325:325))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_s\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1993:1993:1993) (1900:1900:1900))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (729:729:729))
        (PORT datab (1025:1025:1025) (983:983:983))
        (PORT datac (260:260:260) (336:336:336))
        (PORT datad (1317:1317:1317) (1303:1303:1303))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2311:2311:2311))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DECOD\|Decoder0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1011:1011:1011) (1008:1008:1008))
        (PORT datad (715:715:715) (694:694:694))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (812:812:812))
        (PORT datab (462:462:462) (496:496:496))
        (PORT datac (293:293:293) (386:386:386))
        (PORT datad (253:253:253) (316:316:316))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (329:329:329) (420:420:420))
        (PORT datac (273:273:273) (353:353:353))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1387:1387:1387))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector18\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (377:377:377))
        (PORT datab (465:465:465) (499:499:499))
        (PORT datac (273:273:273) (353:353:353))
        (PORT datad (1285:1285:1285) (1224:1224:1224))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|count_s\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2315:2315:2315))
        (PORT asdata (1649:1649:1649) (1621:1621:1621))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2315:2315:2315))
        (PORT asdata (2453:2453:2453) (2438:2438:2438))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (373:373:373))
        (PORT datab (331:331:331) (422:422:422))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|r_tr_s)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|decode3\|w_anode436w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1497:1497:1497) (1504:1504:1504))
        (PORT datac (1135:1135:1135) (1153:1153:1153))
        (PORT datad (1051:1051:1051) (1052:1052:1052))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|rden_decode\|w_anode475w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1492:1492:1492) (1497:1497:1497))
        (PORT datac (1138:1138:1138) (1156:1156:1156))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|address_reg_b\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (342:342:342))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|address_reg_b\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (253:253:253) (325:325:325))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|decode3\|w_anode423w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1491:1491:1491) (1495:1495:1495))
        (PORT datac (1139:1139:1139) (1157:1157:1157))
        (PORT datad (1052:1052:1052) (1053:1053:1053))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|decode3\|w_anode423w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1498:1498:1498) (1505:1505:1505))
        (PORT datac (1134:1134:1134) (1152:1152:1152))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RopULA\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (423:423:423))
        (PORT datac (284:284:284) (372:372:372))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteAC\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (569:569:569))
        (PORT datab (532:532:532) (560:560:560))
        (PORT datac (721:721:721) (720:720:720))
        (PORT datad (730:730:730) (737:737:737))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t9\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (199:199:199) (235:235:235))
        (PORT datad (753:753:753) (754:754:754))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1220:1220:1220))
        (PORT datab (295:295:295) (367:367:367))
        (PORT datac (607:607:607) (566:566:566))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UC\|t9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT asdata (1041:1041:1041) (1005:1005:1005))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteAC\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (407:407:407))
        (PORT datad (298:298:298) (380:380:380))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteAC\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (528:528:528))
        (PORT datab (475:475:475) (510:510:510))
        (PORT datad (261:261:261) (328:328:328))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|writeN\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (630:630:630))
        (PORT datab (1495:1495:1495) (1437:1437:1437))
        (PORT datac (640:640:640) (609:609:609))
        (PORT datad (1454:1454:1454) (1391:1391:1391))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|writeN\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (621:621:621))
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1304:1304:1304) (1273:1273:1273))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE AC\|conteudo\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2110:2110:2110) (2045:2045:2045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|decode3\|w_anode444w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1501:1501:1501) (1508:1508:1508))
        (PORT datac (1132:1132:1132) (1150:1150:1150))
        (PORT datad (1050:1050:1050) (1051:1051:1051))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|rden_decode\|w_anode484w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1500:1500:1500) (1507:1507:1507))
        (PORT datac (1133:1133:1133) (1151:1151:1151))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1937:1937:1937))
        (PORT asdata (1823:1823:1823) (1838:1838:1838))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxREM\|q\[13\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (740:740:740))
        (PORT datac (2312:2312:2312) (2292:2292:2292))
        (PORT datad (750:750:750) (725:725:725))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteRDM\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (570:570:570))
        (PORT datab (529:529:529) (557:557:557))
        (PORT datac (454:454:454) (492:492:492))
        (PORT datad (734:734:734) (740:740:740))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteRDM\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (693:693:693) (699:699:699))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DECOD\|Decoder0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (988:988:988) (983:983:983))
        (PORT datad (970:970:970) (954:954:954))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DECOD\|Decoder0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (814:814:814))
        (PORT datab (777:777:777) (806:806:806))
        (PORT datac (1008:1008:1008) (986:986:986))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwritePC\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (423:423:423))
        (PORT datab (733:733:733) (726:726:726))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteRDM\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (423:423:423))
        (PORT datac (282:282:282) (370:370:370))
        (PORT datad (455:455:455) (474:474:474))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|writeREM\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (434:434:434))
        (PORT datab (754:754:754) (724:724:724))
        (PORT datac (633:633:633) (591:591:591))
        (PORT datad (387:387:387) (365:365:365))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|writeREM\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (693:693:693))
        (PORT datab (987:987:987) (943:943:943))
        (PORT datac (216:216:216) (247:247:247))
        (PORT datad (1159:1159:1159) (1096:1096:1096))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|writeREM\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (285:285:285))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE REM\|conteudo\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2259:2259:2259))
        (PORT asdata (1010:1010:1010) (956:956:956))
        (PORT ena (1644:1644:1644) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (983:983:983))
        (PORT datab (1655:1655:1655) (1650:1650:1650))
        (PORT datac (763:763:763) (792:792:792))
        (PORT datad (733:733:733) (743:743:743))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CON\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1829:1829:1829) (1731:1731:1731))
        (PORT datab (1596:1596:1596) (1532:1532:1532))
        (PORT datad (1575:1575:1575) (1517:1517:1517))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CON\|r_tr_p)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteRDM\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (386:386:386))
        (PORT datab (716:716:716) (713:713:713))
        (PORT datac (996:996:996) (982:982:982))
        (PORT datad (672:672:672) (672:672:672))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (789:789:789))
        (PORT datab (860:860:860) (877:877:877))
        (PORT datac (768:768:768) (780:780:780))
        (PORT datad (210:210:210) (228:228:228))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (722:722:722))
        (PORT datab (751:751:751) (714:714:714))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (748:748:748) (770:770:770))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (745:745:745) (706:706:706))
        (PORT datac (728:728:728) (699:699:699))
        (PORT datad (1620:1620:1620) (1576:1576:1576))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (PORT datab (250:250:250) (282:282:282))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode1175w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (364:364:364))
        (PORT datab (276:276:276) (331:331:331))
        (PORT datac (239:239:239) (291:291:291))
        (PORT datad (1043:1043:1043) (1016:1016:1016))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxREM\|q\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1314:1314:1314))
        (PORT datab (683:683:683) (676:676:676))
        (PORT datad (751:751:751) (741:741:741))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE REM\|conteudo\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1917:1917:1917))
        (PORT asdata (1069:1069:1069) (1040:1040:1040))
        (PORT ena (1655:1655:1655) (1591:1591:1591))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1964:1964:1964) (1911:1911:1911))
        (PORT datab (1101:1101:1101) (1090:1090:1090))
        (PORT datad (1190:1190:1190) (1116:1116:1116))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxREM\|q\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (501:501:501))
        (PORT datab (1943:1943:1943) (1897:1897:1897))
        (PORT datad (749:749:749) (740:740:740))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE REM\|conteudo\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1924:1924:1924))
        (PORT asdata (1326:1326:1326) (1279:1279:1279))
        (PORT ena (1393:1393:1393) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (828:828:828))
        (PORT datab (1738:1738:1738) (1707:1707:1707))
        (PORT datad (987:987:987) (941:941:941))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1194:1194:1194))
        (PORT datab (298:298:298) (376:376:376))
        (PORT datac (968:968:968) (928:928:928))
        (PORT datad (427:427:427) (457:457:457))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (1774:1774:1774) (1771:1771:1771))
        (PORT datac (961:961:961) (921:921:921))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (917:917:917))
        (PORT datab (1691:1691:1691) (1700:1700:1700))
        (PORT datac (771:771:771) (759:759:759))
        (PORT datad (758:758:758) (746:746:746))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1414:1414:1414))
        (PORT datab (978:978:978) (936:936:936))
        (PORT datac (771:771:771) (759:759:759))
        (PORT datad (758:758:758) (746:746:746))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1156:1156:1156))
        (PORT datab (806:806:806) (790:790:790))
        (PORT datac (928:928:928) (884:884:884))
        (PORT datad (756:756:756) (746:746:746))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (740:740:740) (717:717:717))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (973:973:973))
        (PORT datab (218:218:218) (245:245:245))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (488:488:488) (502:502:502))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (491:491:491))
        (PORT datab (219:219:219) (245:245:245))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1221:1221:1221))
        (PORT datab (1007:1007:1007) (984:984:984))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (385:385:385) (364:364:364))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux13\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1217:1217:1217))
        (PORT datab (1776:1776:1776) (1773:1773:1773))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE AC\|conteudo\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1954:1954:1954) (1864:1864:1864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxREM\|q\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (696:696:696))
        (PORT datac (2050:2050:2050) (2043:2043:2043))
        (PORT datad (939:939:939) (888:888:888))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE REM\|conteudo\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1655:1655:1655) (1591:1591:1591))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2046:2046:2046) (2001:2001:2001))
        (PORT datab (1102:1102:1102) (1092:1092:1092))
        (PORT datac (252:252:252) (324:324:324))
        (PORT datad (1191:1191:1191) (1117:1117:1117))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxREM\|q\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (370:370:370))
        (PORT datac (627:627:627) (587:587:587))
        (PORT datad (969:969:969) (952:952:952))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE REM\|conteudo\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2254:2254:2254))
        (PORT asdata (1579:1579:1579) (1508:1508:1508))
        (PORT ena (2194:2194:2194) (2064:2064:2064))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1009:1009:1009))
        (PORT datab (1055:1055:1055) (1053:1053:1053))
        (PORT datad (2282:2282:2282) (2280:2280:2280))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxREM\|q\[7\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1271:1271:1271) (1237:1237:1237))
        (PORT datac (1744:1744:1744) (1737:1737:1737))
        (PORT datad (723:723:723) (699:699:699))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE REM\|conteudo\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2254:2254:2254))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2194:2194:2194) (2064:2064:2064))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1004:1004:1004))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (2228:2228:2228) (2203:2203:2203))
        (PORT datad (1024:1024:1024) (1016:1016:1016))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxREM\|q\[8\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (507:507:507))
        (PORT datab (790:790:790) (768:768:768))
        (PORT datac (1293:1293:1293) (1272:1272:1272))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE REM\|conteudo\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1912:1912:1912) (1827:1827:1827))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1016:1016:1016))
        (PORT datab (768:768:768) (788:788:788))
        (PORT datac (250:250:250) (321:321:321))
        (PORT datad (1888:1888:1888) (1918:1918:1918))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxREM\|q\[9\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (472:472:472))
        (PORT datac (1683:1683:1683) (1668:1668:1668))
        (PORT datad (749:749:749) (739:739:739))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE REM\|conteudo\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1912:1912:1912) (1827:1827:1827))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1019:1019:1019))
        (PORT datab (766:766:766) (787:787:787))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (2135:2135:2135) (2047:2047:2047))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxREM\|q\[10\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1061:1061:1061))
        (PORT datab (484:484:484) (495:495:495))
        (PORT datad (743:743:743) (732:732:732))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE REM\|conteudo\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1912:1912:1912) (1827:1827:1827))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1020:1020:1020))
        (PORT datab (766:766:766) (786:786:786))
        (PORT datac (251:251:251) (323:323:323))
        (PORT datad (1927:1927:1927) (1867:1867:1867))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxREM\|q\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (473:473:473))
        (PORT datac (1063:1063:1063) (1063:1063:1063))
        (PORT datad (750:750:750) (740:740:740))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE REM\|conteudo\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1912:1912:1912) (1827:1827:1827))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1017:1017:1017))
        (PORT datab (767:767:767) (788:788:788))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (1685:1685:1685) (1663:1663:1663))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxREM\|q\[12\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2178:2178:2178) (2103:2103:2103))
        (PORT datab (483:483:483) (495:495:495))
        (PORT datad (744:744:744) (733:733:733))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE REM\|conteudo\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1912:1912:1912) (1827:1827:1827))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1245:1245:1245))
        (PORT datab (1754:1754:1754) (1726:1726:1726))
        (PORT datac (253:253:253) (324:324:324))
        (PORT datad (935:935:935) (885:885:885))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1770:1770:1770))
        (PORT clk (2215:2215:2215) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2452:2452:2452))
        (PORT d[1] (2870:2870:2870) (2870:2870:2870))
        (PORT d[2] (3123:3123:3123) (3140:3140:3140))
        (PORT d[3] (2412:2412:2412) (2382:2382:2382))
        (PORT d[4] (2417:2417:2417) (2412:2412:2412))
        (PORT d[5] (3897:3897:3897) (3928:3928:3928))
        (PORT d[6] (3035:3035:3035) (2992:2992:2992))
        (PORT d[7] (2904:2904:2904) (2963:2963:2963))
        (PORT d[8] (2286:2286:2286) (2318:2318:2318))
        (PORT d[9] (2242:2242:2242) (2286:2286:2286))
        (PORT d[10] (2400:2400:2400) (2380:2380:2380))
        (PORT d[11] (2119:2119:2119) (2108:2108:2108))
        (PORT d[12] (2436:2436:2436) (2415:2415:2415))
        (PORT clk (2212:2212:2212) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2373:2373:2373))
        (PORT clk (2212:2212:2212) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5009:5009:5009) (4847:4847:4847))
        (PORT d[1] (3215:3215:3215) (3248:3248:3248))
        (PORT d[2] (3289:3289:3289) (3350:3350:3350))
        (PORT d[3] (5613:5613:5613) (5414:5414:5414))
        (PORT d[4] (5541:5541:5541) (5409:5409:5409))
        (PORT d[5] (3494:3494:3494) (3548:3548:3548))
        (PORT d[6] (2901:2901:2901) (2976:2976:2976))
        (PORT d[7] (3431:3431:3431) (3451:3451:3451))
        (PORT d[8] (4266:4266:4266) (4334:4334:4334))
        (PORT d[9] (4879:4879:4879) (4792:4792:4792))
        (PORT d[10] (4335:4335:4335) (4417:4417:4417))
        (PORT d[11] (2989:2989:2989) (3096:3096:3096))
        (PORT d[12] (3950:3950:3950) (3909:3909:3909))
        (PORT clk (2214:2214:2214) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode1155w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (364:364:364))
        (PORT datab (275:275:275) (330:330:330))
        (PORT datac (237:237:237) (289:289:289))
        (PORT datad (1041:1041:1041) (1014:1014:1014))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1639:1639:1639) (1570:1570:1570))
        (PORT clk (2229:2229:2229) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2384:2384:2384))
        (PORT d[1] (2506:2506:2506) (2503:2503:2503))
        (PORT d[2] (3006:3006:3006) (2988:2988:2988))
        (PORT d[3] (2327:2327:2327) (2244:2244:2244))
        (PORT d[4] (2023:2023:2023) (1997:1997:1997))
        (PORT d[5] (3067:3067:3067) (2927:2927:2927))
        (PORT d[6] (2693:2693:2693) (2665:2665:2665))
        (PORT d[7] (2156:2156:2156) (2179:2179:2179))
        (PORT d[8] (2388:2388:2388) (2435:2435:2435))
        (PORT d[9] (2206:2206:2206) (2256:2256:2256))
        (PORT d[10] (2372:2372:2372) (2335:2335:2335))
        (PORT d[11] (2201:2201:2201) (2216:2216:2216))
        (PORT d[12] (2196:2196:2196) (2132:2132:2132))
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2467:2467:2467))
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3684:3684:3684) (3709:3709:3709))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4217:4217:4217) (4017:4017:4017))
        (PORT d[1] (3652:3652:3652) (3708:3708:3708))
        (PORT d[2] (2564:2564:2564) (2609:2609:2609))
        (PORT d[3] (4372:4372:4372) (4204:4204:4204))
        (PORT d[4] (4408:4408:4408) (4306:4306:4306))
        (PORT d[5] (3036:3036:3036) (3156:3156:3156))
        (PORT d[6] (3549:3549:3549) (3503:3503:3503))
        (PORT d[7] (3484:3484:3484) (3538:3538:3538))
        (PORT d[8] (4400:4400:4400) (4518:4518:4518))
        (PORT d[9] (4485:4485:4485) (4363:4363:4363))
        (PORT d[10] (4411:4411:4411) (4257:4257:4257))
        (PORT d[11] (2666:2666:2666) (2791:2791:2791))
        (PORT d[12] (4601:4601:4601) (4399:4399:4399))
        (PORT clk (2228:2228:2228) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2406:2406:2406) (2420:2420:2420))
        (PORT datab (2211:2211:2211) (2186:2186:2186))
        (PORT datac (1773:1773:1773) (1664:1664:1664))
        (PORT datad (1738:1738:1738) (1621:1621:1621))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1533:1533:1533))
        (PORT clk (2166:2166:2166) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2390:2390:2390))
        (PORT d[1] (2501:2501:2501) (2503:2503:2503))
        (PORT d[2] (2822:2822:2822) (2829:2829:2829))
        (PORT d[3] (2096:2096:2096) (2094:2094:2094))
        (PORT d[4] (2365:2365:2365) (2350:2350:2350))
        (PORT d[5] (2379:2379:2379) (2335:2335:2335))
        (PORT d[6] (2142:2142:2142) (2140:2140:2140))
        (PORT d[7] (2749:2749:2749) (2711:2711:2711))
        (PORT d[8] (2246:2246:2246) (2253:2253:2253))
        (PORT d[9] (1926:1926:1926) (1970:1970:1970))
        (PORT d[10] (2402:2402:2402) (2385:2385:2385))
        (PORT d[11] (2171:2171:2171) (2171:2171:2171))
        (PORT d[12] (2102:2102:2102) (2099:2099:2099))
        (PORT clk (2163:2163:2163) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2337:2337:2337))
        (PORT clk (2163:2163:2163) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2191:2191:2191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3621:3621:3621) (3646:3646:3646))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2811:2811:2811))
        (PORT d[1] (3146:3146:3146) (3146:3146:3146))
        (PORT d[2] (2596:2596:2596) (2677:2677:2677))
        (PORT d[3] (5910:5910:5910) (5691:5691:5691))
        (PORT d[4] (4293:4293:4293) (4246:4246:4246))
        (PORT d[5] (2318:2318:2318) (2399:2399:2399))
        (PORT d[6] (2522:2522:2522) (2573:2573:2573))
        (PORT d[7] (3089:3089:3089) (3101:3101:3101))
        (PORT d[8] (3657:3657:3657) (3731:3731:3731))
        (PORT d[9] (2933:2933:2933) (3009:3009:3009))
        (PORT d[10] (4292:4292:4292) (4341:4341:4341))
        (PORT d[11] (3020:3020:3020) (3078:3078:3078))
        (PORT d[12] (6044:6044:6044) (5858:5858:5858))
        (PORT clk (2165:2165:2165) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2189:2189:2189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1450:1450:1450))
        (PORT clk (2184:2184:2184) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2046:2046:2046))
        (PORT d[1] (2498:2498:2498) (2507:2507:2507))
        (PORT d[2] (2714:2714:2714) (2686:2686:2686))
        (PORT d[3] (2342:2342:2342) (2281:2281:2281))
        (PORT d[4] (2046:2046:2046) (2013:2013:2013))
        (PORT d[5] (2818:2818:2818) (2703:2703:2703))
        (PORT d[6] (2016:2016:2016) (1916:1916:1916))
        (PORT d[7] (1841:1841:1841) (1842:1842:1842))
        (PORT d[8] (2343:2343:2343) (2376:2376:2376))
        (PORT d[9] (1860:1860:1860) (1894:1894:1894))
        (PORT d[10] (1914:1914:1914) (1860:1860:1860))
        (PORT d[11] (2145:2145:2145) (2160:2160:2160))
        (PORT d[12] (1921:1921:1921) (1882:1882:1882))
        (PORT clk (2181:2181:2181) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1837:1837:1837))
        (PORT clk (2181:2181:2181) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3639:3639:3639) (3663:3663:3663))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3010:3010:3010) (2994:2994:2994))
        (PORT d[1] (3491:3491:3491) (3353:3353:3353))
        (PORT d[2] (1900:1900:1900) (1948:1948:1948))
        (PORT d[3] (3473:3473:3473) (3348:3348:3348))
        (PORT d[4] (2889:2889:2889) (2981:2981:2981))
        (PORT d[5] (3092:3092:3092) (3112:3112:3112))
        (PORT d[6] (2474:2474:2474) (2533:2533:2533))
        (PORT d[7] (2948:2948:2948) (2934:2934:2934))
        (PORT d[8] (3984:3984:3984) (4063:4063:4063))
        (PORT d[9] (3047:3047:3047) (3038:3038:3038))
        (PORT d[10] (3502:3502:3502) (3385:3385:3385))
        (PORT d[11] (2293:2293:2293) (2394:2394:2394))
        (PORT d[12] (4022:4022:4022) (3845:3845:3845))
        (PORT clk (2183:2183:2183) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2190:2190:2190) (2164:2164:2164))
        (PORT datab (2391:2391:2391) (2400:2400:2400))
        (PORT datac (944:944:944) (869:869:869))
        (PORT datad (834:834:834) (748:748:748))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode1125w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (364:364:364))
        (PORT datab (278:278:278) (333:333:333))
        (PORT datac (246:246:246) (298:298:298))
        (PORT datad (1047:1047:1047) (1022:1022:1022))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1524:1524:1524))
        (PORT clk (2192:2192:2192) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2096:2096:2096))
        (PORT d[1] (2159:2159:2159) (2177:2177:2177))
        (PORT d[2] (2276:2276:2276) (2239:2239:2239))
        (PORT d[3] (2083:2083:2083) (2076:2076:2076))
        (PORT d[4] (2072:2072:2072) (2075:2075:2075))
        (PORT d[5] (2334:2334:2334) (2288:2288:2288))
        (PORT d[6] (2143:2143:2143) (2143:2143:2143))
        (PORT d[7] (1541:1541:1541) (1578:1578:1578))
        (PORT d[8] (1959:1959:1959) (1989:1989:1989))
        (PORT d[9] (2192:2192:2192) (2219:2219:2219))
        (PORT d[10] (2409:2409:2409) (2393:2393:2393))
        (PORT d[11] (2339:2339:2339) (2293:2293:2293))
        (PORT d[12] (1981:1981:1981) (1969:1969:1969))
        (PORT clk (2189:2189:2189) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2360:2360:2360))
        (PORT clk (2189:2189:2189) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3647:3647:3647) (3671:3671:3671))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2766:2766:2766))
        (PORT d[1] (3197:3197:3197) (3187:3187:3187))
        (PORT d[2] (2643:2643:2643) (2724:2724:2724))
        (PORT d[3] (6251:6251:6251) (6023:6023:6023))
        (PORT d[4] (4296:4296:4296) (4258:4258:4258))
        (PORT d[5] (2635:2635:2635) (2711:2711:2711))
        (PORT d[6] (2805:2805:2805) (2824:2824:2824))
        (PORT d[7] (3069:3069:3069) (3081:3081:3081))
        (PORT d[8] (3889:3889:3889) (3935:3935:3935))
        (PORT d[9] (2823:2823:2823) (2837:2837:2837))
        (PORT d[10] (4318:4318:4318) (4364:4364:4364))
        (PORT d[11] (3362:3362:3362) (3404:3404:3404))
        (PORT d[12] (3397:3397:3397) (3395:3395:3395))
        (PORT clk (2191:2191:2191) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode1135w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (363:363:363))
        (PORT datab (278:278:278) (333:333:333))
        (PORT datac (247:247:247) (299:299:299))
        (PORT datad (1048:1048:1048) (1023:1023:1023))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (1810:1810:1810))
        (PORT clk (2232:2232:2232) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2417:2417:2417))
        (PORT d[1] (2824:2824:2824) (2830:2830:2830))
        (PORT d[2] (2744:2744:2744) (2737:2737:2737))
        (PORT d[3] (2275:2275:2275) (2189:2189:2189))
        (PORT d[4] (2037:2037:2037) (2005:2005:2005))
        (PORT d[5] (3559:3559:3559) (3569:3569:3569))
        (PORT d[6] (2743:2743:2743) (2712:2712:2712))
        (PORT d[7] (2198:2198:2198) (2226:2226:2226))
        (PORT d[8] (2349:2349:2349) (2397:2397:2397))
        (PORT d[9] (2219:2219:2219) (2267:2267:2267))
        (PORT d[10] (2035:2035:2035) (1996:1996:1996))
        (PORT d[11] (2212:2212:2212) (2232:2232:2232))
        (PORT d[12] (2305:2305:2305) (2270:2270:2270))
        (PORT clk (2229:2229:2229) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2353:2353:2353))
        (PORT clk (2229:2229:2229) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3687:3687:3687) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3361:3361:3361) (3357:3357:3357))
        (PORT d[1] (3934:3934:3934) (3986:3986:3986))
        (PORT d[2] (2589:2589:2589) (2643:2643:2643))
        (PORT d[3] (4363:4363:4363) (4196:4196:4196))
        (PORT d[4] (4700:4700:4700) (4568:4568:4568))
        (PORT d[5] (3062:3062:3062) (3180:3180:3180))
        (PORT d[6] (3258:3258:3258) (3231:3231:3231))
        (PORT d[7] (3422:3422:3422) (3471:3471:3471))
        (PORT d[8] (4388:4388:4388) (4508:4508:4508))
        (PORT d[9] (3334:3334:3334) (3328:3328:3328))
        (PORT d[10] (4458:4458:4458) (4305:4305:4305))
        (PORT d[11] (2711:2711:2711) (2833:2833:2833))
        (PORT d[12] (5956:5956:5956) (5772:5772:5772))
        (PORT clk (2231:2231:2231) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2412:2412:2412) (2426:2426:2426))
        (PORT datab (2213:2213:2213) (2189:2189:2189))
        (PORT datac (910:910:910) (840:840:840))
        (PORT datad (1633:1633:1633) (1590:1590:1590))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode1098w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (363:363:363))
        (PORT datab (279:279:279) (334:334:334))
        (PORT datac (248:248:248) (300:300:300))
        (PORT datad (1049:1049:1049) (1024:1024:1024))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1531:1531:1531))
        (PORT clk (2175:2175:2175) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2081:2081:2081))
        (PORT d[1] (2526:2526:2526) (2528:2528:2528))
        (PORT d[2] (2841:2841:2841) (2854:2854:2854))
        (PORT d[3] (2111:2111:2111) (2088:2088:2088))
        (PORT d[4] (2427:2427:2427) (2413:2413:2413))
        (PORT d[5] (2405:2405:2405) (2359:2359:2359))
        (PORT d[6] (2391:2391:2391) (2346:2346:2346))
        (PORT d[7] (1883:1883:1883) (1903:1903:1903))
        (PORT d[8] (1935:1935:1935) (1972:1972:1972))
        (PORT d[9] (2213:2213:2213) (2237:2237:2237))
        (PORT d[10] (2441:2441:2441) (2423:2423:2423))
        (PORT d[11] (2170:2170:2170) (2170:2170:2170))
        (PORT d[12] (2058:2058:2058) (2059:2059:2059))
        (PORT clk (2172:2172:2172) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2336:2336:2336))
        (PORT clk (2172:2172:2172) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3630:3630:3630) (3655:3655:3655))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2783:2783:2783))
        (PORT d[1] (3162:3162:3162) (3164:3164:3164))
        (PORT d[2] (2620:2620:2620) (2689:2689:2689))
        (PORT d[3] (6263:6263:6263) (6033:6033:6033))
        (PORT d[4] (4530:4530:4530) (4479:4479:4479))
        (PORT d[5] (2299:2299:2299) (2390:2390:2390))
        (PORT d[6] (2734:2734:2734) (2756:2756:2756))
        (PORT d[7] (3115:3115:3115) (3125:3125:3125))
        (PORT d[8] (3922:3922:3922) (3982:3982:3982))
        (PORT d[9] (2918:2918:2918) (2997:2997:2997))
        (PORT d[10] (4292:4292:4292) (4340:4340:4340))
        (PORT d[11] (3012:3012:3012) (3069:3069:3069))
        (PORT d[12] (6322:6322:6322) (6124:6124:6124))
        (PORT clk (2174:2174:2174) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2198:2198:2198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode1115w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (363:363:363))
        (PORT datab (1098:1098:1098) (1062:1062:1062))
        (PORT datac (249:249:249) (302:302:302))
        (PORT datad (247:247:247) (294:294:294))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1820:1820:1820))
        (PORT clk (2235:2235:2235) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2416:2416:2416))
        (PORT d[1] (2481:2481:2481) (2504:2504:2504))
        (PORT d[2] (2754:2754:2754) (2747:2747:2747))
        (PORT d[3] (2291:2291:2291) (2231:2231:2231))
        (PORT d[4] (2039:2039:2039) (2009:2009:2009))
        (PORT d[5] (3558:3558:3558) (3568:3568:3568))
        (PORT d[6] (2711:2711:2711) (2682:2682:2682))
        (PORT d[7] (2768:2768:2768) (2761:2761:2761))
        (PORT d[8] (2251:2251:2251) (2289:2289:2289))
        (PORT d[9] (2420:2420:2420) (2428:2428:2428))
        (PORT d[10] (2326:2326:2326) (2288:2288:2288))
        (PORT d[11] (2213:2213:2213) (2233:2233:2233))
        (PORT d[12] (2337:2337:2337) (2300:2300:2300))
        (PORT clk (2232:2232:2232) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2487:2487:2487))
        (PORT clk (2232:2232:2232) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3716:3716:3716))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3112:3112:3112) (3130:3130:3130))
        (PORT d[1] (3924:3924:3924) (3957:3957:3957))
        (PORT d[2] (2278:2278:2278) (2338:2338:2338))
        (PORT d[3] (4421:4421:4421) (4254:4254:4254))
        (PORT d[4] (4684:4684:4684) (4554:4554:4554))
        (PORT d[5] (2893:2893:2893) (2974:2974:2974))
        (PORT d[6] (3245:3245:3245) (3217:3217:3217))
        (PORT d[7] (3487:3487:3487) (3546:3546:3546))
        (PORT d[8] (4370:4370:4370) (4479:4479:4479))
        (PORT d[9] (4773:4773:4773) (4642:4642:4642))
        (PORT d[10] (4466:4466:4466) (4314:4314:4314))
        (PORT d[11] (2684:2684:2684) (2808:2808:2808))
        (PORT d[12] (5161:5161:5161) (4915:4915:4915))
        (PORT clk (2234:2234:2234) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2407:2407:2407) (2421:2421:2421))
        (PORT datab (2211:2211:2211) (2187:2187:2187))
        (PORT datac (1190:1190:1190) (1112:1112:1112))
        (PORT datad (1724:1724:1724) (1611:1611:1611))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (3090:3090:3090) (3113:3113:3113))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (3090:3090:3090) (3113:3113:3113))
        (PORT datac (672:672:672) (639:639:639))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1178:1178:1178))
        (PORT clk (2209:2209:2209) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2793:2793:2793))
        (PORT d[1] (3507:3507:3507) (3370:3370:3370))
        (PORT d[2] (1860:1860:1860) (1912:1912:1912))
        (PORT d[3] (3471:3471:3471) (3345:3345:3345))
        (PORT d[4] (2606:2606:2606) (2728:2728:2728))
        (PORT d[5] (2524:2524:2524) (2595:2595:2595))
        (PORT d[6] (2774:2774:2774) (2824:2824:2824))
        (PORT d[7] (2999:2999:2999) (2992:2992:2992))
        (PORT d[8] (4011:4011:4011) (4105:4105:4105))
        (PORT d[9] (3009:3009:3009) (3015:3015:3015))
        (PORT d[10] (3448:3448:3448) (3333:3333:3333))
        (PORT d[11] (2296:2296:2296) (2399:2399:2399))
        (PORT d[12] (4473:4473:4473) (4260:4260:4260))
        (PORT clk (2206:2206:2206) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2242:2242:2242))
        (PORT clk (2206:2206:2206) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2234:2234:2234))
        (PORT d[0] (2720:2720:2720) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1342:1342:1342))
        (PORT clk (2216:2216:2216) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3042:3042:3042))
        (PORT d[1] (3203:3203:3203) (3080:3080:3080))
        (PORT d[2] (1903:1903:1903) (1956:1956:1956))
        (PORT d[3] (3156:3156:3156) (3046:3046:3046))
        (PORT d[4] (2891:2891:2891) (2998:2998:2998))
        (PORT d[5] (2572:2572:2572) (2644:2644:2644))
        (PORT d[6] (3074:3074:3074) (3107:3107:3107))
        (PORT d[7] (2768:2768:2768) (2784:2784:2784))
        (PORT d[8] (2546:2546:2546) (2537:2537:2537))
        (PORT d[9] (2573:2573:2573) (2624:2624:2624))
        (PORT d[10] (3444:3444:3444) (3326:3326:3326))
        (PORT d[11] (2299:2299:2299) (2406:2406:2406))
        (PORT d[12] (4840:4840:4840) (4615:4615:4615))
        (PORT clk (2213:2213:2213) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2157:2157:2157))
        (PORT clk (2213:2213:2213) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2241:2241:2241))
        (PORT d[0] (2723:2723:2723) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2400:2400:2400) (2346:2346:2346))
        (PORT datab (1760:1760:1760) (1747:1747:1747))
        (PORT datac (1130:1130:1130) (1044:1044:1044))
        (PORT datad (1126:1126:1126) (1027:1027:1027))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|decode3\|w_anode452w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1489:1489:1489) (1494:1494:1494))
        (PORT datac (1140:1140:1140) (1158:1158:1158))
        (PORT datad (1052:1052:1052) (1054:1054:1054))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|rden_decode\|w_anode493w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1488:1488:1488) (1492:1492:1492))
        (PORT datac (1140:1140:1140) (1159:1159:1159))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1685:1685:1685) (1600:1600:1600))
        (PORT clk (2239:2239:2239) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3167:3167:3167))
        (PORT d[1] (3873:3873:3873) (3905:3905:3905))
        (PORT d[2] (2299:2299:2299) (2372:2372:2372))
        (PORT d[3] (4718:4718:4718) (4551:4551:4551))
        (PORT d[4] (4466:4466:4466) (4358:4358:4358))
        (PORT d[5] (3010:3010:3010) (3132:3132:3132))
        (PORT d[6] (3509:3509:3509) (3461:3461:3461))
        (PORT d[7] (3782:3782:3782) (3807:3807:3807))
        (PORT d[8] (4448:4448:4448) (4574:4574:4574))
        (PORT d[9] (3349:3349:3349) (3354:3354:3354))
        (PORT d[10] (4747:4747:4747) (4585:4585:4585))
        (PORT d[11] (2678:2678:2678) (2805:2805:2805))
        (PORT d[12] (5683:5683:5683) (5514:5514:5514))
        (PORT clk (2236:2236:2236) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (2805:2805:2805))
        (PORT clk (2236:2236:2236) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2264:2264:2264))
        (PORT d[0] (3307:3307:3307) (3190:3190:3190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1248:1248:1248))
        (PORT clk (2194:2194:2194) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6027:6027:6027) (5879:5879:5879))
        (PORT d[1] (3458:3458:3458) (3464:3464:3464))
        (PORT d[2] (2957:2957:2957) (3047:3047:3047))
        (PORT d[3] (5122:5122:5122) (5132:5132:5132))
        (PORT d[4] (5802:5802:5802) (5648:5648:5648))
        (PORT d[5] (2948:2948:2948) (3041:3041:3041))
        (PORT d[6] (3201:3201:3201) (3285:3285:3285))
        (PORT d[7] (3413:3413:3413) (3429:3429:3429))
        (PORT d[8] (3960:3960:3960) (4040:4040:4040))
        (PORT d[9] (4803:4803:4803) (4718:4718:4718))
        (PORT d[10] (4660:4660:4660) (4731:4731:4731))
        (PORT d[11] (3000:3000:3000) (3095:3095:3095))
        (PORT d[12] (6148:6148:6148) (6010:6010:6010))
        (PORT clk (2191:2191:2191) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3876:3876:3876) (3901:3901:3901))
        (PORT clk (2191:2191:2191) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2219:2219:2219))
        (PORT d[0] (3367:3367:3367) (3337:3337:3337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2402:2402:2402) (2348:2348:2348))
        (PORT datab (1755:1755:1755) (1741:1741:1741))
        (PORT datac (1913:1913:1913) (1857:1857:1857))
        (PORT datad (2022:2022:2022) (1981:1981:1981))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (430:430:430))
        (PORT datab (223:223:223) (252:252:252))
        (PORT datac (1013:1013:1013) (1003:1003:1003))
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1906:1906:1906))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2306:2306:2306))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2259:2259:2259))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1644:1644:1644) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (709:709:709))
        (PORT datac (694:694:694) (674:674:674))
        (PORT datad (629:629:629) (590:590:590))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2259:2259:2259))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1644:1644:1644) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (277:277:277))
        (PORT datac (949:949:949) (889:889:889))
        (PORT datad (635:635:635) (616:616:616))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2259:2259:2259))
        (PORT asdata (599:599:599) (634:634:634))
        (PORT ena (1644:1644:1644) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (295:295:295))
        (PORT datad (740:740:740) (729:729:729))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2259:2259:2259))
        (PORT asdata (752:752:752) (734:734:734))
        (PORT ena (1644:1644:1644) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (277:277:277))
        (PORT datad (737:737:737) (725:725:725))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2259:2259:2259))
        (PORT asdata (1011:1011:1011) (957:957:957))
        (PORT ena (1644:1644:1644) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (265:265:265))
        (PORT datad (738:738:738) (726:726:726))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode1270w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (342:342:342))
        (PORT datac (244:244:244) (286:286:286))
        (PORT datad (237:237:237) (275:275:275))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (1853:1853:1853))
        (PORT clk (2178:2178:2178) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3040:3040:3040))
        (PORT d[1] (2380:2380:2380) (2356:2356:2356))
        (PORT d[2] (2453:2453:2453) (2442:2442:2442))
        (PORT d[3] (1975:1975:1975) (2014:2014:2014))
        (PORT d[4] (2512:2512:2512) (2506:2506:2506))
        (PORT d[5] (2364:2364:2364) (2331:2331:2331))
        (PORT d[6] (2480:2480:2480) (2465:2465:2465))
        (PORT d[7] (3203:3203:3203) (3174:3174:3174))
        (PORT d[8] (2163:2163:2163) (2191:2191:2191))
        (PORT d[9] (2335:2335:2335) (2285:2285:2285))
        (PORT d[10] (2325:2325:2325) (2279:2279:2279))
        (PORT d[11] (2291:2291:2291) (2254:2254:2254))
        (PORT d[12] (2479:2479:2479) (2460:2460:2460))
        (PORT clk (2175:2175:2175) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2583:2583:2583))
        (PORT clk (2175:2175:2175) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2203:2203:2203))
        (PORT d[0] (2605:2605:2605) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2505:2505:2505))
        (PORT d[1] (2511:2511:2511) (2497:2497:2497))
        (PORT d[2] (2617:2617:2617) (2589:2589:2589))
        (PORT d[3] (1836:1836:1836) (1843:1843:1843))
        (PORT d[4] (2355:2355:2355) (2377:2377:2377))
        (PORT d[5] (2507:2507:2507) (2493:2493:2493))
        (PORT d[6] (2431:2431:2431) (2402:2402:2402))
        (PORT d[7] (1937:1937:1937) (1889:1889:1889))
        (PORT d[8] (2596:2596:2596) (2522:2522:2522))
        (PORT d[9] (2190:2190:2190) (2208:2208:2208))
        (PORT d[10] (2316:2316:2316) (2233:2233:2233))
        (PORT d[11] (2321:2321:2321) (2267:2267:2267))
        (PORT d[12] (2817:2817:2817) (2799:2799:2799))
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (PORT stall (2749:2749:2749) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (PORT d[0] (1605:1605:1605) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode1259w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (345:345:345))
        (PORT datac (239:239:239) (281:281:281))
        (PORT datad (235:235:235) (273:273:273))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1248:1248:1248))
        (PORT clk (2222:2222:2222) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1516:1516:1516))
        (PORT d[1] (2142:2142:2142) (2160:2160:2160))
        (PORT d[2] (3030:3030:3030) (2987:2987:2987))
        (PORT d[3] (1640:1640:1640) (1568:1568:1568))
        (PORT d[4] (2026:2026:2026) (1989:1989:1989))
        (PORT d[5] (3128:3128:3128) (2997:2997:2997))
        (PORT d[6] (1572:1572:1572) (1491:1491:1491))
        (PORT d[7] (1536:1536:1536) (1560:1560:1560))
        (PORT d[8] (2431:2431:2431) (2409:2409:2409))
        (PORT d[9] (1864:1864:1864) (1900:1900:1900))
        (PORT d[10] (2253:2253:2253) (2183:2183:2183))
        (PORT d[11] (1783:1783:1783) (1780:1780:1780))
        (PORT d[12] (1915:1915:1915) (1844:1844:1844))
        (PORT clk (2219:2219:2219) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2110:2110:2110))
        (PORT clk (2219:2219:2219) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2249:2249:2249))
        (PORT d[0] (2509:2509:2509) (2420:2420:2420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1622:1622:1622))
        (PORT d[1] (1984:1984:1984) (1886:1886:1886))
        (PORT d[2] (1886:1886:1886) (1768:1768:1768))
        (PORT d[3] (1274:1274:1274) (1221:1221:1221))
        (PORT d[4] (1388:1388:1388) (1355:1355:1355))
        (PORT d[5] (1676:1676:1676) (1599:1599:1599))
        (PORT d[6] (2120:2120:2120) (2110:2110:2110))
        (PORT d[7] (1619:1619:1619) (1540:1540:1540))
        (PORT d[8] (1925:1925:1925) (1845:1845:1845))
        (PORT d[9] (2010:2010:2010) (1969:1969:1969))
        (PORT d[10] (1696:1696:1696) (1620:1620:1620))
        (PORT d[11] (1939:1939:1939) (1848:1848:1848))
        (PORT d[12] (1949:1949:1949) (1874:1874:1874))
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (PORT stall (2226:2226:2226) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2168:2168:2168))
        (PORT d[0] (1441:1441:1441) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1400:1400:1400))
        (PORT datab (1980:1980:1980) (1920:1920:1920))
        (PORT datac (1696:1696:1696) (1678:1678:1678))
        (PORT datad (1665:1665:1665) (1624:1624:1624))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2259:2259:2259))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1644:1644:1644) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (788:788:788) (768:768:768))
        (PORT datac (227:227:227) (264:264:264))
        (PORT datad (398:398:398) (419:419:419))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode1248w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (340:340:340))
        (PORT datac (245:245:245) (288:288:288))
        (PORT datad (238:238:238) (276:276:276))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (1886:1886:1886))
        (PORT clk (2165:2165:2165) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3604:3604:3604) (3619:3619:3619))
        (PORT d[1] (2703:2703:2703) (2669:2669:2669))
        (PORT d[2] (2460:2460:2460) (2447:2447:2447))
        (PORT d[3] (1926:1926:1926) (1952:1952:1952))
        (PORT d[4] (2092:2092:2092) (2107:2107:2107))
        (PORT d[5] (2147:2147:2147) (2126:2126:2126))
        (PORT d[6] (2441:2441:2441) (2426:2426:2426))
        (PORT d[7] (3137:3137:3137) (3109:3109:3109))
        (PORT d[8] (2263:2263:2263) (2282:2282:2282))
        (PORT d[9] (2492:2492:2492) (2508:2508:2508))
        (PORT d[10] (2359:2359:2359) (2318:2318:2318))
        (PORT d[11] (2218:2218:2218) (2250:2250:2250))
        (PORT d[12] (2446:2446:2446) (2428:2428:2428))
        (PORT clk (2162:2162:2162) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2116:2116:2116))
        (PORT clk (2162:2162:2162) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2192:2192:2192))
        (PORT d[0] (2686:2686:2686) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2473:2473:2473))
        (PORT d[1] (2480:2480:2480) (2451:2451:2451))
        (PORT d[2] (2650:2650:2650) (2619:2619:2619))
        (PORT d[3] (1871:1871:1871) (1884:1884:1884))
        (PORT d[4] (2339:2339:2339) (2368:2368:2368))
        (PORT d[5] (2480:2480:2480) (2465:2465:2465))
        (PORT d[6] (2425:2425:2425) (2395:2395:2395))
        (PORT d[7] (2076:2076:2076) (2043:2043:2043))
        (PORT d[8] (2325:2325:2325) (2267:2267:2267))
        (PORT d[9] (1906:1906:1906) (1935:1935:1935))
        (PORT d[10] (2457:2457:2457) (2427:2427:2427))
        (PORT d[11] (1840:1840:1840) (1848:1848:1848))
        (PORT d[12] (2298:2298:2298) (2265:2265:2265))
        (PORT clk (2123:2123:2123) (2111:2111:2111))
        (PORT stall (3224:3224:3224) (3336:3336:3336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2111:2111:2111))
        (PORT d[0] (1696:1696:1696) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2112:2112:2112))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2112:2112:2112))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2112:2112:2112))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode1237w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (344:344:344))
        (PORT datab (267:267:267) (312:312:312))
        (PORT datad (380:380:380) (363:363:363))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1687:1687:1687) (1534:1534:1534))
        (PORT clk (2200:2200:2200) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3076:3076:3076))
        (PORT d[1] (2359:2359:2359) (2338:2338:2338))
        (PORT d[2] (2471:2471:2471) (2461:2461:2461))
        (PORT d[3] (1994:1994:1994) (2021:2021:2021))
        (PORT d[4] (2169:2169:2169) (2186:2186:2186))
        (PORT d[5] (2390:2390:2390) (2360:2360:2360))
        (PORT d[6] (2437:2437:2437) (2422:2422:2422))
        (PORT d[7] (2067:2067:2067) (2030:2030:2030))
        (PORT d[8] (2281:2281:2281) (2208:2208:2208))
        (PORT d[9] (2373:2373:2373) (2319:2319:2319))
        (PORT d[10] (2032:2032:2032) (1981:1981:1981))
        (PORT d[11] (2308:2308:2308) (2271:2271:2271))
        (PORT d[12] (2221:2221:2221) (2147:2147:2147))
        (PORT clk (2197:2197:2197) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2607:2607:2607))
        (PORT clk (2197:2197:2197) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2230:2230:2230))
        (PORT d[0] (2909:2909:2909) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2127:2127:2127))
        (PORT d[1] (2493:2493:2493) (2480:2480:2480))
        (PORT d[2] (2546:2546:2546) (2454:2454:2454))
        (PORT d[3] (1834:1834:1834) (1839:1839:1839))
        (PORT d[4] (2361:2361:2361) (2381:2381:2381))
        (PORT d[5] (2097:2097:2097) (2066:2066:2066))
        (PORT d[6] (2118:2118:2118) (1988:1988:1988))
        (PORT d[7] (1757:1757:1757) (1740:1740:1740))
        (PORT d[8] (2589:2589:2589) (2514:2514:2514))
        (PORT d[9] (2212:2212:2212) (2232:2232:2232))
        (PORT d[10] (2300:2300:2300) (2216:2216:2216))
        (PORT d[11] (2021:2021:2021) (1976:1976:1976))
        (PORT d[12] (2171:2171:2171) (2174:2174:2174))
        (PORT clk (2158:2158:2158) (2149:2149:2149))
        (PORT stall (2467:2467:2467) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2149:2149:2149))
        (PORT d[0] (1824:1824:1824) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2321:2321:2321) (2202:2202:2202))
        (PORT datab (1826:1826:1826) (1845:1845:1845))
        (PORT datac (706:706:706) (665:665:665))
        (PORT datad (371:371:371) (348:348:348))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode1186w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (340:340:340))
        (PORT datac (245:245:245) (288:288:288))
        (PORT datad (238:238:238) (276:276:276))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1290:1290:1290))
        (PORT clk (2216:2216:2216) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2291:2291:2291))
        (PORT d[1] (2503:2503:2503) (2501:2501:2501))
        (PORT d[2] (2222:2222:2222) (2102:2102:2102))
        (PORT d[3] (2362:2362:2362) (2311:2311:2311))
        (PORT d[4] (1994:1994:1994) (1957:1957:1957))
        (PORT d[5] (1955:1955:1955) (1874:1874:1874))
        (PORT d[6] (1668:1668:1668) (1574:1574:1574))
        (PORT d[7] (1511:1511:1511) (1537:1537:1537))
        (PORT d[8] (2336:2336:2336) (2366:2366:2366))
        (PORT d[9] (2124:2124:2124) (2140:2140:2140))
        (PORT d[10] (1893:1893:1893) (1823:1823:1823))
        (PORT d[11] (2197:2197:2197) (2212:2212:2212))
        (PORT d[12] (1921:1921:1921) (1851:1851:1851))
        (PORT clk (2213:2213:2213) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2263:2263:2263))
        (PORT clk (2213:2213:2213) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2239:2239:2239))
        (PORT d[0] (2713:2713:2713) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1622:1622:1622))
        (PORT d[1] (1984:1984:1984) (1887:1887:1887))
        (PORT d[2] (1877:1877:1877) (1771:1771:1771))
        (PORT d[3] (1298:1298:1298) (1235:1235:1235))
        (PORT d[4] (1307:1307:1307) (1265:1265:1265))
        (PORT d[5] (1630:1630:1630) (1545:1545:1545))
        (PORT d[6] (1757:1757:1757) (1765:1765:1765))
        (PORT d[7] (1926:1926:1926) (1822:1822:1822))
        (PORT d[8] (1947:1947:1947) (1833:1833:1833))
        (PORT d[9] (2232:2232:2232) (2172:2172:2172))
        (PORT d[10] (2560:2560:2560) (2462:2462:2462))
        (PORT d[11] (1972:1972:1972) (1880:1880:1880))
        (PORT d[12] (2230:2230:2230) (2134:2134:2134))
        (PORT clk (2174:2174:2174) (2158:2158:2158))
        (PORT stall (2376:2376:2376) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2158:2158:2158))
        (PORT d[0] (1674:1674:1674) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode1204w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (344:344:344))
        (PORT datab (266:266:266) (312:312:312))
        (PORT datad (380:380:380) (363:363:363))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1054:1054:1054))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1636:1636:1636) (1563:1563:1563))
        (PORT d[1] (1671:1671:1671) (1595:1595:1595))
        (PORT d[2] (3049:3049:3049) (3007:3007:3007))
        (PORT d[3] (1639:1639:1639) (1562:1562:1562))
        (PORT d[4] (1661:1661:1661) (1594:1594:1594))
        (PORT d[5] (1055:1055:1055) (1009:1009:1009))
        (PORT d[6] (1354:1354:1354) (1276:1276:1276))
        (PORT d[7] (1434:1434:1434) (1456:1456:1456))
        (PORT d[8] (2389:2389:2389) (2373:2373:2373))
        (PORT d[9] (1884:1884:1884) (1920:1920:1920))
        (PORT d[10] (1850:1850:1850) (1762:1762:1762))
        (PORT d[11] (2066:2066:2066) (2039:2039:2039))
        (PORT d[12] (1625:1625:1625) (1567:1567:1567))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (1790:1790:1790))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT d[0] (2455:2455:2455) (2344:2344:2344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1635:1635:1635))
        (PORT d[1] (2014:2014:2014) (1913:1913:1913))
        (PORT d[2] (1854:1854:1854) (1745:1745:1745))
        (PORT d[3] (1480:1480:1480) (1380:1380:1380))
        (PORT d[4] (1312:1312:1312) (1272:1272:1272))
        (PORT d[5] (1327:1327:1327) (1262:1262:1262))
        (PORT d[6] (1811:1811:1811) (1820:1820:1820))
        (PORT d[7] (1774:1774:1774) (1651:1651:1651))
        (PORT d[8] (1951:1951:1951) (1867:1867:1867))
        (PORT d[9] (2033:2033:2033) (1987:1987:1987))
        (PORT d[10] (1707:1707:1707) (1639:1639:1639))
        (PORT d[11] (1953:1953:1953) (1852:1852:1852))
        (PORT d[12] (1942:1942:1942) (1866:1866:1866))
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (PORT stall (2609:2609:2609) (2785:2785:2785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2179:2179:2179))
        (PORT d[0] (1441:1441:1441) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1637:1637:1637) (1602:1602:1602))
        (PORT datab (1579:1579:1579) (1515:1515:1515))
        (PORT datac (966:966:966) (904:904:904))
        (PORT datad (669:669:669) (625:625:625))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode1226w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (342:342:342))
        (PORT datac (243:243:243) (286:286:286))
        (PORT datad (237:237:237) (275:275:275))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (1775:1775:1775))
        (PORT clk (2204:2204:2204) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3101:3101:3101))
        (PORT d[1] (2726:2726:2726) (2689:2689:2689))
        (PORT d[2] (2461:2461:2461) (2452:2452:2452))
        (PORT d[3] (1863:1863:1863) (1855:1855:1855))
        (PORT d[4] (2518:2518:2518) (2503:2503:2503))
        (PORT d[5] (2448:2448:2448) (2420:2420:2420))
        (PORT d[6] (2284:2284:2284) (2231:2231:2231))
        (PORT d[7] (2089:2089:2089) (2054:2054:2054))
        (PORT d[8] (1967:1967:1967) (1922:1922:1922))
        (PORT d[9] (2272:2272:2272) (2201:2201:2201))
        (PORT d[10] (2023:2023:2023) (1974:1974:1974))
        (PORT d[11] (2216:2216:2216) (2251:2251:2251))
        (PORT d[12] (2350:2350:2350) (2306:2306:2306))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (1990:1990:1990))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2234:2234:2234))
        (PORT d[0] (2608:2608:2608) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2459:2459:2459))
        (PORT d[1] (2425:2425:2425) (2401:2401:2401))
        (PORT d[2] (2533:2533:2533) (2441:2441:2441))
        (PORT d[3] (1830:1830:1830) (1838:1838:1838))
        (PORT d[4] (2010:2010:2010) (2040:2040:2040))
        (PORT d[5] (2090:2090:2090) (2059:2059:2059))
        (PORT d[6] (1682:1682:1682) (1652:1652:1652))
        (PORT d[7] (1735:1735:1735) (1714:1714:1714))
        (PORT d[8] (2289:2289:2289) (2231:2231:2231))
        (PORT d[9] (2213:2213:2213) (2233:2233:2233))
        (PORT d[10] (2646:2646:2646) (2601:2601:2601))
        (PORT d[11] (1991:1991:1991) (1940:1940:1940))
        (PORT d[12] (2526:2526:2526) (2517:2517:2517))
        (PORT clk (2162:2162:2162) (2153:2153:2153))
        (PORT stall (2228:2228:2228) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2153:2153:2153))
        (PORT d[0] (1975:1975:1975) (1930:1930:1930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode1215w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (339:339:339))
        (PORT datac (246:246:246) (289:289:289))
        (PORT datad (239:239:239) (277:277:277))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (1838:1838:1838))
        (PORT clk (2183:2183:2183) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3089:3089:3089) (3049:3049:3049))
        (PORT d[1] (2734:2734:2734) (2698:2698:2698))
        (PORT d[2] (2459:2459:2459) (2449:2449:2449))
        (PORT d[3] (1982:1982:1982) (2021:2021:2021))
        (PORT d[4] (2475:2475:2475) (2472:2472:2472))
        (PORT d[5] (2381:2381:2381) (2349:2349:2349))
        (PORT d[6] (2494:2494:2494) (2476:2476:2476))
        (PORT d[7] (1807:1807:1807) (1784:1784:1784))
        (PORT d[8] (2293:2293:2293) (2221:2221:2221))
        (PORT d[9] (2364:2364:2364) (2294:2294:2294))
        (PORT d[10] (2068:2068:2068) (2056:2056:2056))
        (PORT d[11] (2422:2422:2422) (2426:2426:2426))
        (PORT d[12] (2130:2130:2130) (2103:2103:2103))
        (PORT clk (2180:2180:2180) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2424:2424:2424) (2336:2336:2336))
        (PORT clk (2180:2180:2180) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2210:2210:2210))
        (PORT d[0] (2967:2967:2967) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2476:2476:2476))
        (PORT d[1] (2492:2492:2492) (2479:2479:2479))
        (PORT d[2] (2601:2601:2601) (2567:2567:2567))
        (PORT d[3] (1798:1798:1798) (1806:1806:1806))
        (PORT d[4] (2374:2374:2374) (2396:2396:2396))
        (PORT d[5] (2130:2130:2130) (2098:2098:2098))
        (PORT d[6] (2393:2393:2393) (2252:2252:2252))
        (PORT d[7] (1770:1770:1770) (1755:1755:1755))
        (PORT d[8] (2596:2596:2596) (2521:2521:2521))
        (PORT d[9] (2237:2237:2237) (2255:2255:2255))
        (PORT d[10] (2308:2308:2308) (2224:2224:2224))
        (PORT d[11] (2008:2008:2008) (1957:1957:1957))
        (PORT d[12] (2528:2528:2528) (2519:2519:2519))
        (PORT clk (2141:2141:2141) (2129:2129:2129))
        (PORT stall (2506:2506:2506) (2706:2706:2706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2129:2129:2129))
        (PORT d[0] (1835:1835:1835) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1404:1404:1404))
        (PORT datab (1983:1983:1983) (1924:1924:1924))
        (PORT datac (1609:1609:1609) (1524:1524:1524))
        (PORT datad (2017:2017:2017) (1954:1954:1954))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1340:1340:1340))
        (PORT datac (1295:1295:1295) (1261:1261:1261))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (374:374:374))
        (PORT datab (1539:1539:1539) (1511:1511:1511))
        (PORT datac (1386:1386:1386) (1369:1369:1369))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1377:1377:1377))
        (PORT datab (262:262:262) (332:332:332))
        (PORT datac (949:949:949) (883:883:883))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1426:1426:1426))
        (PORT datab (780:780:780) (749:749:749))
        (PORT datac (423:423:423) (415:415:415))
        (PORT datad (212:212:212) (232:232:232))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DECOD\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (368:368:368))
        (PORT datab (476:476:476) (511:511:511))
        (PORT datac (463:463:463) (494:494:494))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteRDM\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (860:860:860))
        (PORT datab (1079:1079:1079) (1077:1077:1077))
        (PORT datac (938:938:938) (940:940:940))
        (PORT datad (1060:1060:1060) (967:967:967))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteRDM\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (970:970:970))
        (PORT datab (789:789:789) (797:797:797))
        (PORT datac (991:991:991) (966:966:966))
        (PORT datad (1048:1048:1048) (1041:1041:1041))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteRDM\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1259:1259:1259))
        (PORT datab (829:829:829) (843:843:843))
        (PORT datac (185:185:185) (213:213:213))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteRDM\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (252:252:252))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (951:951:951) (879:879:879))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteRDM\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (758:758:758))
        (PORT datab (732:732:732) (725:725:725))
        (PORT datad (298:298:298) (381:381:381))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DECOD\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (532:532:532))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|selectRDM\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (463:463:463) (494:494:494))
        (PORT datad (364:364:364) (351:351:351))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|writeRDM\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (619:619:619))
        (PORT datab (460:460:460) (439:439:439))
        (PORT datac (428:428:428) (423:423:423))
        (PORT datad (269:269:269) (339:339:339))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|got0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (807:807:807))
        (PORT datab (830:830:830) (844:844:844))
        (PORT datac (737:737:737) (757:757:757))
        (PORT datad (1230:1230:1230) (1203:1203:1203))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|writeRDM\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (711:711:711))
        (PORT datab (232:232:232) (265:265:265))
        (PORT datac (892:892:892) (828:828:828))
        (PORT datad (883:883:883) (821:821:821))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|writeRDM\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1176:1176:1176) (1074:1074:1074))
        (PORT datac (648:648:648) (614:614:614))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|selectRDM\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (403:403:403))
        (PORT datac (496:496:496) (542:542:542))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwritePC\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (527:527:527))
        (PORT datab (254:254:254) (285:285:285))
        (PORT datac (447:447:447) (502:502:502))
        (PORT datad (760:760:760) (777:777:777))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteRDM\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (877:877:877))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (948:948:948) (877:877:877))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|writeRDM\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (404:404:404))
        (PORT datab (327:327:327) (408:408:408))
        (PORT datac (496:496:496) (542:542:542))
        (PORT datad (673:673:673) (642:642:642))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|writeRDM\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (724:724:724))
        (PORT datab (242:242:242) (268:268:268))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1385:1385:1385) (1347:1347:1347))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteRDM\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (726:726:726))
        (PORT datab (327:327:327) (408:408:408))
        (PORT datac (497:497:497) (542:542:542))
        (PORT datad (672:672:672) (642:642:642))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|writeRDM\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (670:670:670))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RDM\|conteudo\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2265:2265:2265))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1337:1337:1337) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1020:1020:1020))
        (PORT datab (977:977:977) (935:935:935))
        (PORT datac (772:772:772) (759:759:759))
        (PORT datad (759:759:759) (747:747:747))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (728:728:728))
        (PORT datab (1699:1699:1699) (1705:1705:1705))
        (PORT datac (733:733:733) (723:723:723))
        (PORT datad (699:699:699) (668:668:668))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (793:793:793))
        (PORT datab (807:807:807) (791:791:791))
        (PORT datac (926:926:926) (882:882:882))
        (PORT datad (1866:1866:1866) (1842:1842:1842))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (792:792:792))
        (PORT datab (979:979:979) (937:937:937))
        (PORT datac (771:771:771) (759:759:759))
        (PORT datad (1721:1721:1721) (1745:1745:1745))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (664:664:664))
        (PORT datab (219:219:219) (246:246:246))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (444:444:444) (477:477:477))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (543:543:543))
        (PORT datab (774:774:774) (778:778:778))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1422:1422:1422))
        (PORT datab (778:778:778) (783:783:783))
        (PORT datac (1217:1217:1217) (1131:1131:1131))
        (PORT datad (905:905:905) (836:836:836))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (PORT datab (952:952:952) (875:875:875))
        (PORT datac (1215:1215:1215) (1192:1192:1192))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (988:988:988))
        (PORT datab (1047:1047:1047) (1005:1005:1005))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1152:1152:1152) (1047:1047:1047))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux9\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1022:1022:1022))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (1002:1002:1002) (968:968:968))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE AC\|conteudo\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1847:1847:1847) (1812:1812:1812))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1018:1018:1018))
        (PORT datab (771:771:771) (773:773:773))
        (PORT datac (666:666:666) (661:661:661))
        (PORT datad (781:781:781) (769:769:769))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1470:1470:1470))
        (PORT datab (827:827:827) (807:807:807))
        (PORT datac (935:935:935) (919:919:919))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1471:1471:1471))
        (PORT datab (435:435:435) (473:473:473))
        (PORT datac (1184:1184:1184) (1166:1166:1166))
        (PORT datad (1004:1004:1004) (964:964:964))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux10\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (997:997:997))
        (PORT datab (590:590:590) (546:546:546))
        (PORT datac (683:683:683) (648:648:648))
        (PORT datad (356:356:356) (337:337:337))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE AC\|conteudo\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2423:2423:2423) (2369:2369:2369))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (1731:1731:1731))
        (PORT clk (2215:2215:2215) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2164:2164:2164))
        (PORT d[1] (2536:2536:2536) (2572:2572:2572))
        (PORT d[2] (2775:2775:2775) (2779:2779:2779))
        (PORT d[3] (2347:2347:2347) (2321:2321:2321))
        (PORT d[4] (2410:2410:2410) (2374:2374:2374))
        (PORT d[5] (2453:2453:2453) (2430:2430:2430))
        (PORT d[6] (2180:2180:2180) (2196:2196:2196))
        (PORT d[7] (1894:1894:1894) (1918:1918:1918))
        (PORT d[8] (2574:2574:2574) (2627:2627:2627))
        (PORT d[9] (2485:2485:2485) (2474:2474:2474))
        (PORT d[10] (2270:2270:2270) (2305:2305:2305))
        (PORT d[11] (2415:2415:2415) (2405:2405:2405))
        (PORT d[12] (2453:2453:2453) (2454:2454:2454))
        (PORT clk (2212:2212:2212) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2743:2743:2743))
        (PORT clk (2212:2212:2212) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3700:3700:3700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5734:5734:5734) (5604:5604:5604))
        (PORT d[1] (3181:3181:3181) (3208:3208:3208))
        (PORT d[2] (3267:3267:3267) (3330:3330:3330))
        (PORT d[3] (5397:5397:5397) (5393:5393:5393))
        (PORT d[4] (5902:5902:5902) (5758:5758:5758))
        (PORT d[5] (3260:3260:3260) (3334:3334:3334))
        (PORT d[6] (3535:3535:3535) (3606:3606:3606))
        (PORT d[7] (3449:3449:3449) (3474:3474:3474))
        (PORT d[8] (4285:4285:4285) (4339:4339:4339))
        (PORT d[9] (4776:4776:4776) (4655:4655:4655))
        (PORT d[10] (4588:4588:4588) (4638:4638:4638))
        (PORT d[11] (3254:3254:3254) (3361:3361:3361))
        (PORT d[12] (3358:3358:3358) (3351:3351:3351))
        (PORT clk (2214:2214:2214) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (1793:1793:1793))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2491:2491:2491))
        (PORT d[1] (2535:2535:2535) (2562:2562:2562))
        (PORT d[2] (2801:2801:2801) (2804:2804:2804))
        (PORT d[3] (2384:2384:2384) (2356:2356:2356))
        (PORT d[4] (2405:2405:2405) (2404:2404:2404))
        (PORT d[5] (2390:2390:2390) (2376:2376:2376))
        (PORT d[6] (2188:2188:2188) (2204:2204:2204))
        (PORT d[7] (2815:2815:2815) (2834:2834:2834))
        (PORT d[8] (2556:2556:2556) (2610:2610:2610))
        (PORT d[9] (2467:2467:2467) (2459:2459:2459))
        (PORT d[10] (2417:2417:2417) (2408:2408:2408))
        (PORT d[11] (2484:2484:2484) (2470:2470:2470))
        (PORT d[12] (2512:2512:2512) (2527:2527:2527))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2458:2458:2458))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3662:3662:3662) (3690:3690:3690))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5727:5727:5727) (5604:5604:5604))
        (PORT d[1] (3464:3464:3464) (3463:3463:3463))
        (PORT d[2] (3305:3305:3305) (3375:3375:3375))
        (PORT d[3] (5146:5146:5146) (5155:5155:5155))
        (PORT d[4] (5896:5896:5896) (5752:5752:5752))
        (PORT d[5] (2970:2970:2970) (3062:3062:3062))
        (PORT d[6] (3475:3475:3475) (3533:3533:3533))
        (PORT d[7] (3432:3432:3432) (3455:3455:3455))
        (PORT d[8] (4234:4234:4234) (4291:4291:4291))
        (PORT d[9] (4795:4795:4795) (4707:4707:4707))
        (PORT d[10] (4679:4679:4679) (4746:4746:4746))
        (PORT d[11] (3330:3330:3330) (3409:3409:3409))
        (PORT d[12] (3367:3367:3367) (3358:3358:3358))
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2288:2288:2288) (2272:2272:2272))
        (PORT datab (2636:2636:2636) (2602:2602:2602))
        (PORT datac (1571:1571:1571) (1504:1504:1504))
        (PORT datad (1838:1838:1838) (1731:1731:1731))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1823:1823:1823))
        (PORT clk (2201:2201:2201) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2539:2539:2539))
        (PORT d[1] (2524:2524:2524) (2559:2559:2559))
        (PORT d[2] (2781:2781:2781) (2787:2787:2787))
        (PORT d[3] (2397:2397:2397) (2358:2358:2358))
        (PORT d[4] (2365:2365:2365) (2350:2350:2350))
        (PORT d[5] (2337:2337:2337) (2311:2311:2311))
        (PORT d[6] (2476:2476:2476) (2473:2473:2473))
        (PORT d[7] (2560:2560:2560) (2596:2596:2596))
        (PORT d[8] (2551:2551:2551) (2609:2609:2609))
        (PORT d[9] (2466:2466:2466) (2467:2467:2467))
        (PORT d[10] (2362:2362:2362) (2360:2360:2360))
        (PORT d[11] (2421:2421:2421) (2404:2404:2404))
        (PORT d[12] (2427:2427:2427) (2438:2438:2438))
        (PORT clk (2198:2198:2198) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2723:2723:2723))
        (PORT clk (2198:2198:2198) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3656:3656:3656) (3679:3679:3679))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5701:5701:5701) (5574:5574:5574))
        (PORT d[1] (3225:3225:3225) (3235:3235:3235))
        (PORT d[2] (2935:2935:2935) (3019:3019:3019))
        (PORT d[3] (5118:5118:5118) (5140:5140:5140))
        (PORT d[4] (5569:5569:5569) (5437:5437:5437))
        (PORT d[5] (2963:2963:2963) (3055:3055:3055))
        (PORT d[6] (3462:3462:3462) (3519:3519:3519))
        (PORT d[7] (3363:3363:3363) (3376:3376:3376))
        (PORT d[8] (3938:3938:3938) (4013:4013:4013))
        (PORT d[9] (4813:4813:4813) (4726:4726:4726))
        (PORT d[10] (4686:4686:4686) (4754:4754:4754))
        (PORT d[11] (3601:3601:3601) (3658:3658:3658))
        (PORT d[12] (6171:6171:6171) (6039:6039:6039))
        (PORT clk (2200:2200:2200) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1766:1766:1766))
        (PORT clk (2238:2238:2238) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2633:2633:2633))
        (PORT d[1] (2896:2896:2896) (2940:2940:2940))
        (PORT d[2] (3036:3036:3036) (3015:3015:3015))
        (PORT d[3] (2306:2306:2306) (2223:2223:2223))
        (PORT d[4] (2045:2045:2045) (2014:2014:2014))
        (PORT d[5] (3519:3519:3519) (3530:3530:3530))
        (PORT d[6] (2758:2758:2758) (2730:2730:2730))
        (PORT d[7] (2177:2177:2177) (2205:2205:2205))
        (PORT d[8] (2295:2295:2295) (2330:2330:2330))
        (PORT d[9] (2271:2271:2271) (2324:2324:2324))
        (PORT d[10] (2325:2325:2325) (2287:2287:2287))
        (PORT d[11] (2213:2213:2213) (2234:2234:2234))
        (PORT d[12] (2297:2297:2297) (2262:2262:2262))
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2208:2208:2208))
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3117:3117:3117) (3132:3132:3132))
        (PORT d[1] (3576:3576:3576) (3615:3615:3615))
        (PORT d[2] (2582:2582:2582) (2637:2637:2637))
        (PORT d[3] (4396:4396:4396) (4230:4230:4230))
        (PORT d[4] (4499:4499:4499) (4394:4394:4394))
        (PORT d[5] (3371:3371:3371) (3481:3481:3481))
        (PORT d[6] (2968:2968:2968) (2952:2952:2952))
        (PORT d[7] (3533:3533:3533) (3588:3588:3588))
        (PORT d[8] (4436:4436:4436) (4559:4559:4559))
        (PORT d[9] (3683:3683:3683) (3655:3655:3655))
        (PORT d[10] (4435:4435:4435) (4283:4283:4283))
        (PORT d[11] (2667:2667:2667) (2793:2793:2793))
        (PORT d[12] (5691:5691:5691) (5522:5522:5522))
        (PORT clk (2237:2237:2237) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2287:2287:2287) (2272:2272:2272))
        (PORT datab (2636:2636:2636) (2602:2602:2602))
        (PORT datac (1582:1582:1582) (1523:1523:1523))
        (PORT datad (1984:1984:1984) (1929:1929:1929))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (3149:3149:3149) (3174:3174:3174))
        (PORT datac (186:186:186) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2071:2071:2071))
        (PORT clk (2222:2222:2222) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2799:2799:2799))
        (PORT d[1] (2494:2494:2494) (2518:2518:2518))
        (PORT d[2] (2898:2898:2898) (2934:2934:2934))
        (PORT d[3] (2435:2435:2435) (2436:2436:2436))
        (PORT d[4] (2395:2395:2395) (2392:2392:2392))
        (PORT d[5] (3573:3573:3573) (3618:3618:3618))
        (PORT d[6] (2450:2450:2450) (2434:2434:2434))
        (PORT d[7] (2601:2601:2601) (2670:2670:2670))
        (PORT d[8] (2371:2371:2371) (2421:2421:2421))
        (PORT d[9] (2573:2573:2573) (2600:2600:2600))
        (PORT d[10] (2359:2359:2359) (2350:2350:2350))
        (PORT d[11] (2456:2456:2456) (2437:2437:2437))
        (PORT d[12] (2446:2446:2446) (2458:2458:2458))
        (PORT clk (2219:2219:2219) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (2777:2777:2777))
        (PORT clk (2219:2219:2219) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5298:5298:5298) (5106:5106:5106))
        (PORT d[1] (3524:3524:3524) (3533:3533:3533))
        (PORT d[2] (2984:2984:2984) (3056:3056:3056))
        (PORT d[3] (5907:5907:5907) (5695:5695:5695))
        (PORT d[4] (5506:5506:5506) (5379:5379:5379))
        (PORT d[5] (3185:3185:3185) (3228:3228:3228))
        (PORT d[6] (2952:2952:2952) (3026:3026:3026))
        (PORT d[7] (3404:3404:3404) (3425:3425:3425))
        (PORT d[8] (4637:4637:4637) (4693:4693:4693))
        (PORT d[9] (4882:4882:4882) (4794:4794:4794))
        (PORT d[10] (5071:5071:5071) (5184:5184:5184))
        (PORT d[11] (2976:2976:2976) (3079:3079:3079))
        (PORT d[12] (3636:3636:3636) (3607:3607:3607))
        (PORT clk (2221:2221:2221) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2071:2071:2071))
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2800:2800:2800))
        (PORT d[1] (2525:2525:2525) (2548:2548:2548))
        (PORT d[2] (2873:2873:2873) (2910:2910:2910))
        (PORT d[3] (2393:2393:2393) (2386:2386:2386))
        (PORT d[4] (2411:2411:2411) (2396:2396:2396))
        (PORT d[5] (3604:3604:3604) (3649:3649:3649))
        (PORT d[6] (2722:2722:2722) (2696:2696:2696))
        (PORT d[7] (2994:2994:2994) (2936:2936:2936))
        (PORT d[8] (2347:2347:2347) (2403:2403:2403))
        (PORT d[9] (2535:2535:2535) (2559:2559:2559))
        (PORT d[10] (2395:2395:2395) (2385:2385:2385))
        (PORT d[11] (2473:2473:2473) (2474:2474:2474))
        (PORT d[12] (2426:2426:2426) (2437:2437:2437))
        (PORT clk (2221:2221:2221) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2656:2656:2656))
        (PORT clk (2221:2221:2221) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5350:5350:5350) (5178:5178:5178))
        (PORT d[1] (3520:3520:3520) (3532:3532:3532))
        (PORT d[2] (2922:2922:2922) (2994:2994:2994))
        (PORT d[3] (5933:5933:5933) (5720:5720:5720))
        (PORT d[4] (5590:5590:5590) (5464:5464:5464))
        (PORT d[5] (2873:2873:2873) (2953:2953:2953))
        (PORT d[6] (2890:2890:2890) (2965:2965:2965))
        (PORT d[7] (3420:3420:3420) (3442:3442:3442))
        (PORT d[8] (4285:4285:4285) (4355:4355:4355))
        (PORT d[9] (4845:4845:4845) (4750:4750:4750))
        (PORT d[10] (5110:5110:5110) (5220:5220:5220))
        (PORT d[11] (2982:2982:2982) (3085:3085:3085))
        (PORT d[12] (3623:3623:3623) (3593:3593:3593))
        (PORT clk (2223:2223:2223) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2677:2677:2677) (2660:2660:2660))
        (PORT datab (2602:2602:2602) (2610:2610:2610))
        (PORT datac (686:686:686) (641:641:641))
        (PORT datad (961:961:961) (902:902:902))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1655:1655:1655) (1615:1615:1615))
        (PORT clk (2208:2208:2208) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2013:2013:2013))
        (PORT d[1] (2120:2120:2120) (2111:2111:2111))
        (PORT d[2] (2373:2373:2373) (2321:2321:2321))
        (PORT d[3] (1740:1740:1740) (1723:1723:1723))
        (PORT d[4] (1976:1976:1976) (1936:1936:1936))
        (PORT d[5] (2289:2289:2289) (2225:2225:2225))
        (PORT d[6] (2068:2068:2068) (2040:2040:2040))
        (PORT d[7] (1512:1512:1512) (1534:1534:1534))
        (PORT d[8] (2241:2241:2241) (2251:2251:2251))
        (PORT d[9] (1560:1560:1560) (1585:1585:1585))
        (PORT d[10] (2436:2436:2436) (2437:2437:2437))
        (PORT d[11] (1862:1862:1862) (1868:1868:1868))
        (PORT d[12] (2145:2145:2145) (2121:2121:2121))
        (PORT clk (2205:2205:2205) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2148:2148:2148))
        (PORT clk (2205:2205:2205) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3663:3663:3663) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2765:2765:2765))
        (PORT d[1] (3160:3160:3160) (3154:3154:3154))
        (PORT d[2] (2914:2914:2914) (2957:2957:2957))
        (PORT d[3] (6588:6588:6588) (6346:6346:6346))
        (PORT d[4] (2634:2634:2634) (2753:2753:2753))
        (PORT d[5] (3002:3002:3002) (3071:3071:3071))
        (PORT d[6] (2507:2507:2507) (2555:2555:2555))
        (PORT d[7] (3109:3109:3109) (3120:3120:3120))
        (PORT d[8] (4299:4299:4299) (4359:4359:4359))
        (PORT d[9] (2466:2466:2466) (2496:2496:2496))
        (PORT d[10] (3945:3945:3945) (4006:4006:4006))
        (PORT d[11] (2338:2338:2338) (2440:2440:2440))
        (PORT d[12] (3609:3609:3609) (3581:3581:3581))
        (PORT clk (2207:2207:2207) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (1921:1921:1921))
        (PORT clk (2161:2161:2161) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2388:2388:2388))
        (PORT d[1] (2163:2163:2163) (2179:2179:2179))
        (PORT d[2] (2532:2532:2532) (2569:2569:2569))
        (PORT d[3] (2078:2078:2078) (2065:2065:2065))
        (PORT d[4] (2071:2071:2071) (2077:2077:2077))
        (PORT d[5] (2288:2288:2288) (2238:2238:2238))
        (PORT d[6] (2402:2402:2402) (2374:2374:2374))
        (PORT d[7] (1873:1873:1873) (1895:1895:1895))
        (PORT d[8] (2292:2292:2292) (2321:2321:2321))
        (PORT d[9] (2252:2252:2252) (2280:2280:2280))
        (PORT d[10] (2463:2463:2463) (2468:2468:2468))
        (PORT d[11] (2330:2330:2330) (2304:2304:2304))
        (PORT d[12] (2413:2413:2413) (2400:2400:2400))
        (PORT clk (2158:2158:2158) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2270:2270:2270))
        (PORT clk (2158:2158:2158) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2183:2183:2183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3616:3616:3616) (3638:3638:3638))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2761:2761:2761))
        (PORT d[1] (3151:3151:3151) (3170:3170:3170))
        (PORT d[2] (2286:2286:2286) (2383:2383:2383))
        (PORT d[3] (5904:5904:5904) (5683:5683:5683))
        (PORT d[4] (4619:4619:4619) (4563:4563:4563))
        (PORT d[5] (2298:2298:2298) (2382:2382:2382))
        (PORT d[6] (2540:2540:2540) (2598:2598:2598))
        (PORT d[7] (3122:3122:3122) (3133:3133:3133))
        (PORT d[8] (3889:3889:3889) (3952:3952:3952))
        (PORT d[9] (2900:2900:2900) (2979:2979:2979))
        (PORT d[10] (4317:4317:4317) (4388:4388:4388))
        (PORT d[11] (2627:2627:2627) (2704:2704:2704))
        (PORT d[12] (6043:6043:6043) (5857:5857:5857))
        (PORT clk (2160:2160:2160) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2181:2181:2181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2287:2287:2287) (2271:2271:2271))
        (PORT datab (2635:2635:2635) (2600:2600:2600))
        (PORT datac (974:974:974) (920:920:920))
        (PORT datad (1014:1014:1014) (963:963:963))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (3149:3149:3149) (3174:3174:3174))
        (PORT datac (1244:1244:1244) (1187:1187:1187))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (470:470:470) (464:464:464))
        (PORT clk (2199:2199:2199) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2817:2817:2817))
        (PORT d[1] (2878:2878:2878) (2893:2893:2893))
        (PORT d[2] (2616:2616:2616) (2700:2700:2700))
        (PORT d[3] (4748:4748:4748) (4760:4760:4760))
        (PORT d[4] (4236:4236:4236) (4179:4179:4179))
        (PORT d[5] (2655:2655:2655) (2737:2737:2737))
        (PORT d[6] (2516:2516:2516) (2577:2577:2577))
        (PORT d[7] (2795:2795:2795) (2823:2823:2823))
        (PORT d[8] (3950:3950:3950) (4013:4013:4013))
        (PORT d[9] (2813:2813:2813) (2830:2830:2830))
        (PORT d[10] (4270:4270:4270) (4319:4319:4319))
        (PORT d[11] (2668:2668:2668) (2734:2734:2734))
        (PORT d[12] (3389:3389:3389) (3388:3388:3388))
        (PORT clk (2196:2196:2196) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2017:2017:2017))
        (PORT clk (2196:2196:2196) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2222:2222:2222))
        (PORT d[0] (2910:2910:2910) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (802:802:802) (776:776:776))
        (PORT clk (2213:2213:2213) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2792:2792:2792))
        (PORT d[1] (2816:2816:2816) (2829:2829:2829))
        (PORT d[2] (2562:2562:2562) (2616:2616:2616))
        (PORT d[3] (6579:6579:6579) (6338:6338:6338))
        (PORT d[4] (3872:3872:3872) (3683:3683:3683))
        (PORT d[5] (2953:2953:2953) (3024:3024:3024))
        (PORT d[6] (2824:2824:2824) (2868:2868:2868))
        (PORT d[7] (3059:3059:3059) (3063:3063:3063))
        (PORT d[8] (4297:4297:4297) (4358:4358:4358))
        (PORT d[9] (2532:2532:2532) (2556:2556:2556))
        (PORT d[10] (3989:3989:3989) (4053:4053:4053))
        (PORT d[11] (2612:2612:2612) (2677:2677:2677))
        (PORT d[12] (6666:6666:6666) (6457:6457:6457))
        (PORT clk (2210:2210:2210) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (2632:2632:2632))
        (PORT clk (2210:2210:2210) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2243:2243:2243))
        (PORT d[0] (2891:2891:2891) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2401:2401:2401) (2346:2346:2346))
        (PORT datab (1760:1760:1760) (1747:1747:1747))
        (PORT datac (1580:1580:1580) (1509:1509:1509))
        (PORT datad (1340:1340:1340) (1300:1300:1300))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (793:793:793) (766:766:766))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2790:2790:2790))
        (PORT d[1] (3163:3163:3163) (3164:3164:3164))
        (PORT d[2] (2875:2875:2875) (2932:2932:2932))
        (PORT d[3] (6257:6257:6257) (6033:6033:6033))
        (PORT d[4] (4235:4235:4235) (4165:4165:4165))
        (PORT d[5] (2657:2657:2657) (2738:2738:2738))
        (PORT d[6] (2784:2784:2784) (2807:2807:2807))
        (PORT d[7] (3016:3016:3016) (3023:3023:3023))
        (PORT d[8] (3943:3943:3943) (4006:4006:4006))
        (PORT d[9] (2806:2806:2806) (2825:2825:2825))
        (PORT d[10] (3966:3966:3966) (4031:4031:4031))
        (PORT d[11] (2660:2660:2660) (2726:2726:2726))
        (PORT d[12] (6367:6367:6367) (6171:6171:6171))
        (PORT clk (2201:2201:2201) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2551:2551:2551))
        (PORT clk (2201:2201:2201) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (PORT d[0] (2859:2859:2859) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (769:769:769) (746:746:746))
        (PORT clk (2198:2198:2198) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (2783:2783:2783))
        (PORT d[1] (2822:2822:2822) (2842:2842:2842))
        (PORT d[2] (2862:2862:2862) (2905:2905:2905))
        (PORT d[3] (6591:6591:6591) (6349:6349:6349))
        (PORT d[4] (4234:4234:4234) (4164:4164:4164))
        (PORT d[5] (2664:2664:2664) (2747:2747:2747))
        (PORT d[6] (2806:2806:2806) (2852:2852:2852))
        (PORT d[7] (3073:3073:3073) (3074:3074:3074))
        (PORT d[8] (4289:4289:4289) (4349:4349:4349))
        (PORT d[9] (2488:2488:2488) (2514:2514:2514))
        (PORT d[10] (3965:3965:3965) (4030:4030:4030))
        (PORT d[11] (3346:3346:3346) (3394:3394:3394))
        (PORT d[12] (6652:6652:6652) (6443:6443:6443))
        (PORT clk (2195:2195:2195) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2781:2781:2781))
        (PORT clk (2195:2195:2195) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2224:2224:2224))
        (PORT d[0] (3002:3002:3002) (2965:2965:2965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2402:2402:2402) (2348:2348:2348))
        (PORT datab (1756:1756:1756) (1742:1742:1742))
        (PORT datac (1663:1663:1663) (1614:1614:1614))
        (PORT datad (1537:1537:1537) (1455:1455:1455))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2053:2053:2053) (2058:2058:2058))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (409:409:409) (392:392:392))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1906:1906:1906))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2289:2289:2289))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (1986:1986:1986))
        (PORT clk (2157:2157:2157) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3606:3606:3606))
        (PORT d[1] (2373:2373:2373) (2356:2356:2356))
        (PORT d[2] (2472:2472:2472) (2460:2460:2460))
        (PORT d[3] (1902:1902:1902) (1936:1936:1936))
        (PORT d[4] (2144:2144:2144) (2165:2165:2165))
        (PORT d[5] (2401:2401:2401) (2357:2357:2357))
        (PORT d[6] (2460:2460:2460) (2443:2443:2443))
        (PORT d[7] (2852:2852:2852) (2830:2830:2830))
        (PORT d[8] (2263:2263:2263) (2281:2281:2281))
        (PORT d[9] (2490:2490:2490) (2471:2471:2471))
        (PORT d[10] (2325:2325:2325) (2287:2287:2287))
        (PORT d[11] (2224:2224:2224) (2257:2257:2257))
        (PORT d[12] (2116:2116:2116) (2129:2129:2129))
        (PORT clk (2154:2154:2154) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2125:2125:2125))
        (PORT clk (2154:2154:2154) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2183:2183:2183))
        (PORT d[0] (2694:2694:2694) (2679:2679:2679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2458:2458:2458))
        (PORT d[1] (2468:2468:2468) (2428:2428:2428))
        (PORT d[2] (2631:2631:2631) (2601:2601:2601))
        (PORT d[3] (1845:1845:1845) (1857:1857:1857))
        (PORT d[4] (2634:2634:2634) (2643:2643:2643))
        (PORT d[5] (2183:2183:2183) (2185:2185:2185))
        (PORT d[6] (2051:2051:2051) (2035:2035:2035))
        (PORT d[7] (2087:2087:2087) (2055:2055:2055))
        (PORT d[8] (2409:2409:2409) (2408:2408:2408))
        (PORT d[9] (1893:1893:1893) (1921:1921:1921))
        (PORT d[10] (2706:2706:2706) (2654:2654:2654))
        (PORT d[11] (1796:1796:1796) (1808:1808:1808))
        (PORT d[12] (2831:2831:2831) (2807:2807:2807))
        (PORT clk (2115:2115:2115) (2102:2102:2102))
        (PORT stall (3223:3223:3223) (3335:3335:3335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2102:2102:2102))
        (PORT d[0] (1956:1956:1956) (1903:1903:1903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2103:2103:2103))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2103:2103:2103))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2103:2103:2103))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (1986:1986:1986))
        (PORT clk (2165:2165:2165) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3325:3325:3325))
        (PORT d[1] (2729:2729:2729) (2699:2699:2699))
        (PORT d[2] (2865:2865:2865) (2863:2863:2863))
        (PORT d[3] (1996:1996:1996) (2036:2036:2036))
        (PORT d[4] (2158:2158:2158) (2179:2179:2179))
        (PORT d[5] (2707:2707:2707) (2662:2662:2662))
        (PORT d[6] (2475:2475:2475) (2456:2456:2456))
        (PORT d[7] (2802:2802:2802) (2778:2778:2778))
        (PORT d[8] (1943:1943:1943) (1974:1974:1974))
        (PORT d[9] (2437:2437:2437) (2418:2418:2418))
        (PORT d[10] (2420:2420:2420) (2423:2423:2423))
        (PORT d[11] (2359:2359:2359) (2334:2334:2334))
        (PORT d[12] (2419:2419:2419) (2416:2416:2416))
        (PORT clk (2162:2162:2162) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2480:2480:2480))
        (PORT clk (2162:2162:2162) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2192:2192:2192))
        (PORT d[0] (3130:3130:3130) (3034:3034:3034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2146:2146:2146))
        (PORT d[1] (2502:2502:2502) (2477:2477:2477))
        (PORT d[2] (2446:2446:2446) (2304:2304:2304))
        (PORT d[3] (1834:1834:1834) (1842:1842:1842))
        (PORT d[4] (2656:2656:2656) (2664:2664:2664))
        (PORT d[5] (2205:2205:2205) (2204:2204:2204))
        (PORT d[6] (2057:2057:2057) (2041:2041:2041))
        (PORT d[7] (2637:2637:2637) (2577:2577:2577))
        (PORT d[8] (2104:2104:2104) (2120:2120:2120))
        (PORT d[9] (1853:1853:1853) (1883:1883:1883))
        (PORT d[10] (2693:2693:2693) (2655:2655:2655))
        (PORT d[11] (1864:1864:1864) (1875:1875:1875))
        (PORT d[12] (2172:2172:2172) (2186:2186:2186))
        (PORT clk (2123:2123:2123) (2111:2111:2111))
        (PORT stall (2921:2921:2921) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2111:2111:2111))
        (PORT d[0] (2142:2142:2142) (2035:2035:2035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2112:2112:2112))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2112:2112:2112))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2112:2112:2112))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2163:2163:2163) (2203:2203:2203))
        (PORT datab (660:660:660) (597:597:597))
        (PORT datac (2335:2335:2335) (2352:2352:2352))
        (PORT datad (698:698:698) (661:661:661))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1440:1440:1440))
        (PORT clk (2192:2192:2192) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2324:2324:2324))
        (PORT d[1] (2511:2511:2511) (2520:2520:2520))
        (PORT d[2] (2230:2230:2230) (2110:2110:2110))
        (PORT d[3] (2380:2380:2380) (2327:2327:2327))
        (PORT d[4] (1722:1722:1722) (1687:1687:1687))
        (PORT d[5] (2184:2184:2184) (2090:2090:2090))
        (PORT d[6] (1983:1983:1983) (1883:1883:1883))
        (PORT d[7] (1862:1862:1862) (1869:1869:1869))
        (PORT d[8] (2335:2335:2335) (2365:2365:2365))
        (PORT d[9] (1891:1891:1891) (1920:1920:1920))
        (PORT d[10] (1962:1962:1962) (1909:1909:1909))
        (PORT d[11] (2158:2158:2158) (2173:2173:2173))
        (PORT d[12] (1975:1975:1975) (1926:1926:1926))
        (PORT clk (2189:2189:2189) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (1816:1816:1816))
        (PORT clk (2189:2189:2189) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2217:2217:2217))
        (PORT d[0] (2462:2462:2462) (2370:2370:2370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2587:2587:2587))
        (PORT d[1] (1835:1835:1835) (1828:1828:1828))
        (PORT d[2] (2199:2199:2199) (2084:2084:2084))
        (PORT d[3] (1609:1609:1609) (1535:1535:1535))
        (PORT d[4] (1948:1948:1948) (1860:1860:1860))
        (PORT d[5] (1953:1953:1953) (1865:1865:1865))
        (PORT d[6] (2153:2153:2153) (2146:2146:2146))
        (PORT d[7] (1914:1914:1914) (1797:1797:1797))
        (PORT d[8] (2264:2264:2264) (2163:2163:2163))
        (PORT d[9] (2227:2227:2227) (2165:2165:2165))
        (PORT d[10] (2275:2275:2275) (2149:2149:2149))
        (PORT d[11] (2251:2251:2251) (2147:2147:2147))
        (PORT d[12] (2245:2245:2245) (2143:2143:2143))
        (PORT clk (2150:2150:2150) (2136:2136:2136))
        (PORT stall (2619:2619:2619) (2800:2800:2800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2136:2136:2136))
        (PORT d[0] (1380:1380:1380) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (978:978:978) (910:910:910))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1542:1542:1542))
        (PORT d[1] (1673:1673:1673) (1592:1592:1592))
        (PORT d[2] (2496:2496:2496) (2526:2526:2526))
        (PORT d[3] (1797:1797:1797) (1804:1804:1804))
        (PORT d[4] (1639:1639:1639) (1568:1568:1568))
        (PORT d[5] (1593:1593:1593) (1513:1513:1513))
        (PORT d[6] (727:727:727) (685:685:685))
        (PORT d[7] (1627:1627:1627) (1535:1535:1535))
        (PORT d[8] (1367:1367:1367) (1324:1324:1324))
        (PORT d[9] (1708:1708:1708) (1651:1651:1651))
        (PORT d[10] (1343:1343:1343) (1293:1293:1293))
        (PORT d[11] (1838:1838:1838) (1738:1738:1738))
        (PORT d[12] (1722:1722:1722) (1663:1663:1663))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (1724:1724:1724))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (PORT d[0] (2407:2407:2407) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1650:1650:1650) (1567:1567:1567))
        (PORT d[1] (1671:1671:1671) (1591:1591:1591))
        (PORT d[2] (1622:1622:1622) (1542:1542:1542))
        (PORT d[3] (2034:2034:2034) (1987:1987:1987))
        (PORT d[4] (1993:1993:1993) (2012:2012:2012))
        (PORT d[5] (719:719:719) (686:686:686))
        (PORT d[6] (805:805:805) (797:797:797))
        (PORT d[7] (1018:1018:1018) (957:957:957))
        (PORT d[8] (1298:1298:1298) (1231:1231:1231))
        (PORT d[9] (1610:1610:1610) (1529:1529:1529))
        (PORT d[10] (1584:1584:1584) (1518:1518:1518))
        (PORT d[11] (1585:1585:1585) (1504:1504:1504))
        (PORT d[12] (1343:1343:1343) (1277:1277:1277))
        (PORT clk (2180:2180:2180) (2170:2170:2170))
        (PORT stall (1979:1979:1979) (2145:2145:2145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2170:2170:2170))
        (PORT d[0] (1477:1477:1477) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2193:2193:2193) (2232:2232:2232))
        (PORT datab (1809:1809:1809) (1829:1829:1829))
        (PORT datac (1910:1910:1910) (1856:1856:1856))
        (PORT datad (1947:1947:1947) (1908:1908:1908))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (1949:1949:1949))
        (PORT clk (2178:2178:2178) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (3227:3227:3227))
        (PORT d[1] (3071:3071:3071) (3050:3050:3050))
        (PORT d[2] (2847:2847:2847) (2857:2857:2857))
        (PORT d[3] (1987:1987:1987) (2025:2025:2025))
        (PORT d[4] (2398:2398:2398) (2386:2386:2386))
        (PORT d[5] (2407:2407:2407) (2380:2380:2380))
        (PORT d[6] (2458:2458:2458) (2440:2440:2440))
        (PORT d[7] (2674:2674:2674) (2623:2623:2623))
        (PORT d[8] (2248:2248:2248) (2261:2261:2261))
        (PORT d[9] (2504:2504:2504) (2521:2521:2521))
        (PORT d[10] (2402:2402:2402) (2406:2406:2406))
        (PORT d[11] (2324:2324:2324) (2281:2281:2281))
        (PORT d[12] (2143:2143:2143) (2162:2162:2162))
        (PORT clk (2175:2175:2175) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2344:2344:2344))
        (PORT clk (2175:2175:2175) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2203:2203:2203))
        (PORT d[0] (2725:2725:2725) (2695:2695:2695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2420:2420:2420))
        (PORT d[1] (2456:2456:2456) (2419:2419:2419))
        (PORT d[2] (2651:2651:2651) (2629:2629:2629))
        (PORT d[3] (1851:1851:1851) (1859:1859:1859))
        (PORT d[4] (2375:2375:2375) (2408:2408:2408))
        (PORT d[5] (2486:2486:2486) (2471:2471:2471))
        (PORT d[6] (2132:2132:2132) (2113:2113:2113))
        (PORT d[7] (2284:2284:2284) (2243:2243:2243))
        (PORT d[8] (2022:2022:2022) (1987:1987:1987))
        (PORT d[9] (2171:2171:2171) (2176:2176:2176))
        (PORT d[10] (2691:2691:2691) (2636:2636:2636))
        (PORT d[11] (1827:1827:1827) (1842:1842:1842))
        (PORT d[12] (2491:2491:2491) (2492:2492:2492))
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (PORT stall (3199:3199:3199) (3311:3311:3311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2122:2122:2122))
        (PORT d[0] (2025:2025:2025) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (1957:1957:1957))
        (PORT clk (2151:2151:2151) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3578:3578:3578) (3597:3597:3597))
        (PORT d[1] (2708:2708:2708) (2676:2676:2676))
        (PORT d[2] (2478:2478:2478) (2466:2466:2466))
        (PORT d[3] (1944:1944:1944) (1976:1976:1976))
        (PORT d[4] (2188:2188:2188) (2209:2209:2209))
        (PORT d[5] (2399:2399:2399) (2357:2357:2357))
        (PORT d[6] (2421:2421:2421) (2412:2412:2412))
        (PORT d[7] (2851:2851:2851) (2829:2829:2829))
        (PORT d[8] (2223:2223:2223) (2243:2243:2243))
        (PORT d[9] (2457:2457:2457) (2439:2439:2439))
        (PORT d[10] (2319:2319:2319) (2280:2280:2280))
        (PORT d[11] (2340:2340:2340) (2302:2302:2302))
        (PORT d[12] (2147:2147:2147) (2137:2137:2137))
        (PORT clk (2148:2148:2148) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2380:2380:2380))
        (PORT clk (2148:2148:2148) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2175:2175:2175))
        (PORT d[0] (3000:3000:3000) (2960:2960:2960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2176:2176:2176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2145:2145:2145))
        (PORT d[1] (2485:2485:2485) (2471:2471:2471))
        (PORT d[2] (2669:2669:2669) (2638:2638:2638))
        (PORT d[3] (1862:1862:1862) (1873:1873:1873))
        (PORT d[4] (2605:2605:2605) (2614:2614:2614))
        (PORT d[5] (2418:2418:2418) (2392:2392:2392))
        (PORT d[6] (2067:2067:2067) (2055:2055:2055))
        (PORT d[7] (2085:2085:2085) (2064:2064:2064))
        (PORT d[8] (2428:2428:2428) (2426:2426:2426))
        (PORT d[9] (1845:1845:1845) (1860:1860:1860))
        (PORT d[10] (2434:2434:2434) (2397:2397:2397))
        (PORT d[11] (1824:1824:1824) (1832:1832:1832))
        (PORT d[12] (2303:2303:2303) (2271:2271:2271))
        (PORT clk (2109:2109:2109) (2094:2094:2094))
        (PORT stall (3192:3192:3192) (3304:3304:3304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2094:2094:2094))
        (PORT d[0] (1893:1893:1893) (1823:1823:1823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1815:1815:1815) (1869:1869:1869))
        (PORT datab (2390:2390:2390) (2411:2411:2411))
        (PORT datac (712:712:712) (672:672:672))
        (PORT datad (372:372:372) (348:348:348))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (1986:1986:1986))
        (PORT clk (2183:2183:2183) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2752:2752:2752))
        (PORT d[1] (2403:2403:2403) (2390:2390:2390))
        (PORT d[2] (2493:2493:2493) (2478:2478:2478))
        (PORT d[3] (1960:1960:1960) (1997:1997:1997))
        (PORT d[4] (2151:2151:2151) (2163:2163:2163))
        (PORT d[5] (2042:2042:2042) (2024:2024:2024))
        (PORT d[6] (2480:2480:2480) (2464:2464:2464))
        (PORT d[7] (3202:3202:3202) (3173:3173:3173))
        (PORT d[8] (2332:2332:2332) (2258:2258:2258))
        (PORT d[9] (2336:2336:2336) (2286:2286:2286))
        (PORT d[10] (2053:2053:2053) (2044:2044:2044))
        (PORT d[11] (2205:2205:2205) (2238:2238:2238))
        (PORT d[12] (2478:2478:2478) (2459:2459:2459))
        (PORT clk (2180:2180:2180) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2243:2243:2243))
        (PORT clk (2180:2180:2180) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2208:2208:2208))
        (PORT d[0] (2854:2854:2854) (2783:2783:2783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2139:2139:2139))
        (PORT d[1] (2472:2472:2472) (2457:2457:2457))
        (PORT d[2] (2638:2638:2638) (2606:2606:2606))
        (PORT d[3] (1842:1842:1842) (1849:1849:1849))
        (PORT d[4] (2326:2326:2326) (2342:2342:2342))
        (PORT d[5] (2160:2160:2160) (2155:2155:2155))
        (PORT d[6] (2386:2386:2386) (2248:2248:2248))
        (PORT d[7] (1955:1955:1955) (1909:1909:1909))
        (PORT d[8] (2593:2593:2593) (2518:2518:2518))
        (PORT d[9] (1880:1880:1880) (1911:1911:1911))
        (PORT d[10] (2387:2387:2387) (2361:2361:2361))
        (PORT d[11] (2328:2328:2328) (2274:2274:2274))
        (PORT d[12] (2848:2848:2848) (2829:2829:2829))
        (PORT clk (2141:2141:2141) (2127:2127:2127))
        (PORT stall (2522:2522:2522) (2721:2721:2721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2127:2127:2127))
        (PORT d[0] (1738:1738:1738) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (1939:1939:1939))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (2928:2928:2928))
        (PORT d[1] (2714:2714:2714) (2711:2711:2711))
        (PORT d[2] (2847:2847:2847) (2835:2835:2835))
        (PORT d[3] (1973:1973:1973) (2012:2012:2012))
        (PORT d[4] (2550:2550:2550) (2580:2580:2580))
        (PORT d[5] (2844:2844:2844) (2858:2858:2858))
        (PORT d[6] (2439:2439:2439) (2429:2429:2429))
        (PORT d[7] (2234:2234:2234) (2248:2248:2248))
        (PORT d[8] (2435:2435:2435) (2422:2422:2422))
        (PORT d[9] (2455:2455:2455) (2436:2436:2436))
        (PORT d[10] (2485:2485:2485) (2499:2499:2499))
        (PORT d[11] (2423:2423:2423) (2388:2388:2388))
        (PORT d[12] (2124:2124:2124) (2132:2132:2132))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2757:2757:2757) (2664:2664:2664))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (PORT d[0] (3300:3300:3300) (3218:3218:3218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (2784:2784:2784))
        (PORT d[1] (2799:2799:2799) (2743:2743:2743))
        (PORT d[2] (2484:2484:2484) (2362:2362:2362))
        (PORT d[3] (1872:1872:1872) (1886:1886:1886))
        (PORT d[4] (2357:2357:2357) (2391:2391:2391))
        (PORT d[5] (2213:2213:2213) (2207:2207:2207))
        (PORT d[6] (2040:2040:2040) (2019:2019:2019))
        (PORT d[7] (2076:2076:2076) (2064:2064:2064))
        (PORT d[8] (2620:2620:2620) (2567:2567:2567))
        (PORT d[9] (2606:2606:2606) (2659:2659:2659))
        (PORT d[10] (2733:2733:2733) (2690:2690:2690))
        (PORT d[11] (1863:1863:1863) (1882:1882:1882))
        (PORT d[12] (2501:2501:2501) (2485:2485:2485))
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (PORT stall (3541:3541:3541) (3716:3716:3716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2177:2177:2177))
        (PORT d[0] (1941:1941:1941) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2196:2196:2196) (2235:2235:2235))
        (PORT datab (1808:1808:1808) (1828:1828:1828))
        (PORT datac (1380:1380:1380) (1340:1340:1340))
        (PORT datad (1755:1755:1755) (1714:1714:1714))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (1865:1865:1865))
        (PORT datac (1289:1289:1289) (1231:1231:1231))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1248:1248:1248))
        (PORT datab (2121:2121:2121) (2040:2040:2040))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2242:2242:2242) (2208:2208:2208))
        (PORT datab (2186:2186:2186) (2180:2180:2180))
        (PORT datac (229:229:229) (300:300:300))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2202:2202:2202) (2153:2153:2153))
        (PORT datab (2307:2307:2307) (2156:2156:2156))
        (PORT datac (1731:1731:1731) (1702:1702:1702))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RDM\|conteudo\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2483:2483:2483) (2462:2462:2462))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxREM\|q\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2053:2053:2053) (2058:2058:2058))
        (PORT datac (998:998:998) (992:992:992))
        (PORT datad (726:726:726) (702:702:702))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE REM\|conteudo\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2254:2254:2254))
        (PORT asdata (599:599:599) (626:626:626))
        (PORT ena (2194:2194:2194) (2064:2064:2064))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1009:1009:1009))
        (PORT datab (1055:1055:1055) (1053:1053:1053))
        (PORT datad (1784:1784:1784) (1824:1824:1824))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1375:1375:1375))
        (PORT clk (2173:2173:2173) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2746:2746:2746))
        (PORT d[1] (2571:2571:2571) (2602:2602:2602))
        (PORT d[2] (2894:2894:2894) (2914:2914:2914))
        (PORT d[3] (2527:2527:2527) (2535:2535:2535))
        (PORT d[4] (2553:2553:2553) (2584:2584:2584))
        (PORT d[5] (2776:2776:2776) (2764:2764:2764))
        (PORT d[6] (2538:2538:2538) (2567:2567:2567))
        (PORT d[7] (2595:2595:2595) (2649:2649:2649))
        (PORT d[8] (2149:2149:2149) (2173:2173:2173))
        (PORT d[9] (2254:2254:2254) (2303:2303:2303))
        (PORT d[10] (2295:2295:2295) (2346:2346:2346))
        (PORT d[11] (2270:2270:2270) (2297:2297:2297))
        (PORT d[12] (2593:2593:2593) (2551:2551:2551))
        (PORT clk (2170:2170:2170) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2802:2802:2802))
        (PORT clk (2170:2170:2170) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3628:3628:3628) (3651:3651:3651))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3366:3366:3366) (3358:3358:3358))
        (PORT d[1] (2309:2309:2309) (2355:2355:2355))
        (PORT d[2] (2894:2894:2894) (2952:2952:2952))
        (PORT d[3] (4222:4222:4222) (4108:4108:4108))
        (PORT d[4] (2874:2874:2874) (2966:2966:2966))
        (PORT d[5] (2151:2151:2151) (2171:2171:2171))
        (PORT d[6] (3158:3158:3158) (3212:3212:3212))
        (PORT d[7] (2422:2422:2422) (2447:2447:2447))
        (PORT d[8] (3765:3765:3765) (3753:3753:3753))
        (PORT d[9] (3037:3037:3037) (2999:2999:2999))
        (PORT d[10] (3183:3183:3183) (3209:3209:3209))
        (PORT d[11] (2264:2264:2264) (2314:2314:2314))
        (PORT d[12] (5536:5536:5536) (5292:5292:5292))
        (PORT clk (2172:2172:2172) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1688:1688:1688) (1634:1634:1634))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2846:2846:2846))
        (PORT d[1] (2830:2830:2830) (2845:2845:2845))
        (PORT d[2] (2527:2527:2527) (2554:2554:2554))
        (PORT d[3] (2438:2438:2438) (2444:2444:2444))
        (PORT d[4] (2316:2316:2316) (2367:2367:2367))
        (PORT d[5] (2832:2832:2832) (2844:2844:2844))
        (PORT d[6] (2601:2601:2601) (2632:2632:2632))
        (PORT d[7] (2603:2603:2603) (2647:2647:2647))
        (PORT d[8] (2215:2215:2215) (2260:2260:2260))
        (PORT d[9] (2502:2502:2502) (2534:2534:2534))
        (PORT d[10] (2238:2238:2238) (2256:2256:2256))
        (PORT d[11] (2152:2152:2152) (2158:2158:2158))
        (PORT d[12] (2162:2162:2162) (2165:2165:2165))
        (PORT clk (2250:2250:2250) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2648:2648:2648))
        (PORT clk (2250:2250:2250) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6117:6117:6117) (5990:5990:5990))
        (PORT d[1] (3041:3041:3041) (3019:3019:3019))
        (PORT d[2] (3404:3404:3404) (3531:3531:3531))
        (PORT d[3] (4772:4772:4772) (4780:4780:4780))
        (PORT d[4] (4251:4251:4251) (4173:4173:4173))
        (PORT d[5] (3359:3359:3359) (3466:3466:3466))
        (PORT d[6] (3002:3002:3002) (2994:2994:2994))
        (PORT d[7] (3996:3996:3996) (3996:3996:3996))
        (PORT d[8] (3863:3863:3863) (3912:3912:3912))
        (PORT d[9] (2550:2550:2550) (2606:2606:2606))
        (PORT d[10] (4288:4288:4288) (4338:4338:4338))
        (PORT d[11] (3133:3133:3133) (3127:3127:3127))
        (PORT d[12] (2955:2955:2955) (2931:2931:2931))
        (PORT clk (2252:2252:2252) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1886:1886:1886) (1937:1937:1937))
        (PORT datab (1384:1384:1384) (1307:1307:1307))
        (PORT datac (2055:2055:2055) (2082:2082:2082))
        (PORT datad (1919:1919:1919) (1862:1862:1862))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1107:1107:1107) (1074:1074:1074))
        (PORT clk (2227:2227:2227) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (2793:2793:2793))
        (PORT d[1] (2228:2228:2228) (2252:2252:2252))
        (PORT d[2] (2142:2142:2142) (2154:2154:2154))
        (PORT d[3] (2122:2122:2122) (2095:2095:2095))
        (PORT d[4] (1964:1964:1964) (2002:2002:2002))
        (PORT d[5] (2707:2707:2707) (2657:2657:2657))
        (PORT d[6] (2500:2500:2500) (2492:2492:2492))
        (PORT d[7] (2407:2407:2407) (2422:2422:2422))
        (PORT d[8] (2070:2070:2070) (2045:2045:2045))
        (PORT d[9] (2237:2237:2237) (2239:2239:2239))
        (PORT d[10] (1894:1894:1894) (1920:1920:1920))
        (PORT d[11] (2152:2152:2152) (2140:2140:2140))
        (PORT d[12] (2271:2271:2271) (2220:2220:2220))
        (PORT clk (2224:2224:2224) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2008:2008:2008))
        (PORT clk (2224:2224:2224) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2741:2741:2741))
        (PORT d[1] (3063:3063:3063) (3024:3024:3024))
        (PORT d[2] (2564:2564:2564) (2596:2596:2596))
        (PORT d[3] (4371:4371:4371) (4374:4374:4374))
        (PORT d[4] (2619:2619:2619) (2750:2750:2750))
        (PORT d[5] (1726:1726:1726) (1728:1728:1728))
        (PORT d[6] (3849:3849:3849) (3638:3638:3638))
        (PORT d[7] (2143:2143:2143) (2167:2167:2167))
        (PORT d[8] (3775:3775:3775) (3759:3759:3759))
        (PORT d[9] (2041:2041:2041) (2016:2016:2016))
        (PORT d[10] (3546:3546:3546) (3583:3583:3583))
        (PORT d[11] (1627:1627:1627) (1697:1697:1697))
        (PORT d[12] (2931:2931:2931) (2882:2882:2882))
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1631:1631:1631))
        (PORT clk (2250:2250:2250) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2590:2590:2590))
        (PORT d[1] (2846:2846:2846) (2856:2856:2856))
        (PORT d[2] (2548:2548:2548) (2578:2578:2578))
        (PORT d[3] (2505:2505:2505) (2513:2513:2513))
        (PORT d[4] (2450:2450:2450) (2466:2466:2466))
        (PORT d[5] (2872:2872:2872) (2874:2874:2874))
        (PORT d[6] (2577:2577:2577) (2605:2605:2605))
        (PORT d[7] (2280:2280:2280) (2340:2340:2340))
        (PORT d[8] (2530:2530:2530) (2559:2559:2559))
        (PORT d[9] (2622:2622:2622) (2660:2660:2660))
        (PORT d[10] (2575:2575:2575) (2589:2589:2589))
        (PORT d[11] (2539:2539:2539) (2542:2542:2542))
        (PORT d[12] (2463:2463:2463) (2478:2478:2478))
        (PORT clk (2247:2247:2247) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2146:2146:2146))
        (PORT clk (2247:2247:2247) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (2987:2987:2987))
        (PORT d[1] (3147:3147:3147) (3138:3138:3138))
        (PORT d[2] (3712:3712:3712) (3820:3820:3820))
        (PORT d[3] (4975:4975:4975) (4956:4956:4956))
        (PORT d[4] (3925:3925:3925) (3862:3862:3862))
        (PORT d[5] (3658:3658:3658) (3756:3756:3756))
        (PORT d[6] (3298:3298:3298) (3286:3286:3286))
        (PORT d[7] (4362:4362:4362) (4345:4345:4345))
        (PORT d[8] (3895:3895:3895) (3944:3944:3944))
        (PORT d[9] (2236:2236:2236) (2275:2275:2275))
        (PORT d[10] (4207:4207:4207) (4237:4237:4237))
        (PORT d[11] (2750:2750:2750) (2748:2748:2748))
        (PORT d[12] (2976:2976:2976) (2950:2950:2950))
        (PORT clk (2249:2249:2249) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1883:1883:1883) (1933:1933:1933))
        (PORT datab (1382:1382:1382) (1306:1306:1306))
        (PORT datac (2052:2052:2052) (2079:2079:2079))
        (PORT datad (1970:1970:1970) (1914:1914:1914))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1340:1340:1340))
        (PORT clk (2173:2173:2173) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2712:2712:2712))
        (PORT d[1] (2856:2856:2856) (2881:2881:2881))
        (PORT d[2] (2795:2795:2795) (2802:2802:2802))
        (PORT d[3] (2503:2503:2503) (2499:2499:2499))
        (PORT d[4] (2262:2262:2262) (2315:2315:2315))
        (PORT d[5] (2984:2984:2984) (2929:2929:2929))
        (PORT d[6] (2756:2756:2756) (2742:2742:2742))
        (PORT d[7] (2295:2295:2295) (2365:2365:2365))
        (PORT d[8] (2398:2398:2398) (2397:2397:2397))
        (PORT d[9] (2492:2492:2492) (2483:2483:2483))
        (PORT d[10] (2334:2334:2334) (2383:2383:2383))
        (PORT d[11] (2577:2577:2577) (2585:2585:2585))
        (PORT d[12] (2588:2588:2588) (2614:2614:2614))
        (PORT clk (2170:2170:2170) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2584:2584:2584))
        (PORT clk (2170:2170:2170) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3628:3628:3628) (3651:3651:3651))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3130:3130:3130))
        (PORT d[1] (2290:2290:2290) (2337:2337:2337))
        (PORT d[2] (2572:2572:2572) (2638:2638:2638))
        (PORT d[3] (3627:3627:3627) (3574:3574:3574))
        (PORT d[4] (2603:2603:2603) (2705:2705:2705))
        (PORT d[5] (2136:2136:2136) (2155:2155:2155))
        (PORT d[6] (3442:3442:3442) (3481:3481:3481))
        (PORT d[7] (2436:2436:2436) (2452:2452:2452))
        (PORT d[8] (3452:3452:3452) (3452:3452:3452))
        (PORT d[9] (2728:2728:2728) (2711:2711:2711))
        (PORT d[10] (3251:3251:3251) (3276:3276:3276))
        (PORT d[11] (2270:2270:2270) (2317:2317:2317))
        (PORT d[12] (3252:3252:3252) (3209:3209:3209))
        (PORT clk (2172:2172:2172) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1611:1611:1611))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2582:2582:2582))
        (PORT d[1] (2551:2551:2551) (2586:2586:2586))
        (PORT d[2] (2585:2585:2585) (2611:2611:2611))
        (PORT d[3] (2509:2509:2509) (2514:2514:2514))
        (PORT d[4] (2588:2588:2588) (2623:2623:2623))
        (PORT d[5] (2839:2839:2839) (2844:2844:2844))
        (PORT d[6] (2553:2553:2553) (2584:2584:2584))
        (PORT d[7] (2906:2906:2906) (2961:2961:2961))
        (PORT d[8] (2464:2464:2464) (2478:2478:2478))
        (PORT d[9] (2262:2262:2262) (2309:2309:2309))
        (PORT d[10] (2596:2596:2596) (2614:2614:2614))
        (PORT d[11] (2531:2531:2531) (2533:2533:2533))
        (PORT d[12] (2497:2497:2497) (2506:2506:2506))
        (PORT clk (2242:2242:2242) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (2672:2672:2672))
        (PORT clk (2242:2242:2242) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (3016:3016:3016))
        (PORT d[1] (3451:3451:3451) (3423:3423:3423))
        (PORT d[2] (2973:2973:2973) (3072:3072:3072))
        (PORT d[3] (4732:4732:4732) (4736:4736:4736))
        (PORT d[4] (2579:2579:2579) (2687:2687:2687))
        (PORT d[5] (3985:3985:3985) (4066:4066:4066))
        (PORT d[6] (3045:3045:3045) (3064:3064:3064))
        (PORT d[7] (4346:4346:4346) (4326:4326:4326))
        (PORT d[8] (3547:3547:3547) (3604:3604:3604))
        (PORT d[9] (2183:2183:2183) (2223:2223:2223))
        (PORT d[10] (4264:4264:4264) (4309:4309:4309))
        (PORT d[11] (2265:2265:2265) (2317:2317:2317))
        (PORT d[12] (3534:3534:3534) (3462:3462:3462))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1873:1873:1873) (1921:1921:1921))
        (PORT datab (1308:1308:1308) (1234:1234:1234))
        (PORT datac (2044:2044:2044) (2069:2069:2069))
        (PORT datad (1915:1915:1915) (1829:1829:1829))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1429:1429:1429))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1757:1757:1757))
        (PORT d[1] (2166:2166:2166) (2160:2160:2160))
        (PORT d[2] (2347:2347:2347) (2297:2297:2297))
        (PORT d[3] (2072:2072:2072) (2040:2040:2040))
        (PORT d[4] (1975:1975:1975) (1939:1939:1939))
        (PORT d[5] (2284:2284:2284) (2220:2220:2220))
        (PORT d[6] (1776:1776:1776) (1758:1758:1758))
        (PORT d[7] (1821:1821:1821) (1829:1829:1829))
        (PORT d[8] (2247:2247:2247) (2257:2257:2257))
        (PORT d[9] (1559:1559:1559) (1584:1584:1584))
        (PORT d[10] (2446:2446:2446) (2454:2454:2454))
        (PORT d[11] (1823:1823:1823) (1824:1824:1824))
        (PORT d[12] (2144:2144:2144) (2120:2120:2120))
        (PORT clk (2208:2208:2208) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2649:2649:2649))
        (PORT clk (2208:2208:2208) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3666:3666:3666) (3692:3692:3692))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2782:2782:2782))
        (PORT d[1] (2811:2811:2811) (2822:2822:2822))
        (PORT d[2] (2901:2901:2901) (2945:2945:2945))
        (PORT d[3] (6588:6588:6588) (6347:6347:6347))
        (PORT d[4] (2906:2906:2906) (3011:3011:3011))
        (PORT d[5] (3002:3002:3002) (3071:3071:3071))
        (PORT d[6] (2500:2500:2500) (2554:2554:2554))
        (PORT d[7] (3417:3417:3417) (3412:3412:3412))
        (PORT d[8] (4574:4574:4574) (4617:4617:4617))
        (PORT d[9] (2439:2439:2439) (2467:2467:2467))
        (PORT d[10] (3945:3945:3945) (4006:4006:4006))
        (PORT d[11] (2322:2322:2322) (2398:2398:2398))
        (PORT d[12] (6701:6701:6701) (6490:6490:6490))
        (PORT clk (2210:2210:2210) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1573:1573:1573))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3124:3124:3124))
        (PORT d[1] (2834:2834:2834) (2848:2848:2848))
        (PORT d[2] (2581:2581:2581) (2610:2610:2610))
        (PORT d[3] (2496:2496:2496) (2508:2508:2508))
        (PORT d[4] (2479:2479:2479) (2493:2493:2493))
        (PORT d[5] (2833:2833:2833) (2839:2839:2839))
        (PORT d[6] (2561:2561:2561) (2593:2593:2593))
        (PORT d[7] (2570:2570:2570) (2615:2615:2615))
        (PORT d[8] (2234:2234:2234) (2281:2281:2281))
        (PORT d[9] (2550:2550:2550) (2581:2581:2581))
        (PORT d[10] (2277:2277:2277) (2308:2308:2308))
        (PORT d[11] (2486:2486:2486) (2490:2490:2490))
        (PORT d[12] (2479:2479:2479) (2473:2473:2473))
        (PORT clk (2250:2250:2250) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2430:2430:2430))
        (PORT clk (2250:2250:2250) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6148:6148:6148) (6036:6036:6036))
        (PORT d[1] (3095:3095:3095) (3081:3081:3081))
        (PORT d[2] (3728:3728:3728) (3831:3831:3831))
        (PORT d[3] (5037:5037:5037) (5024:5024:5024))
        (PORT d[4] (3884:3884:3884) (3823:3823:3823))
        (PORT d[5] (3649:3649:3649) (3746:3746:3746))
        (PORT d[6] (2513:2513:2513) (2559:2559:2559))
        (PORT d[7] (4037:4037:4037) (4037:4037:4037))
        (PORT d[8] (4212:4212:4212) (4237:4237:4237))
        (PORT d[9] (2528:2528:2528) (2585:2585:2585))
        (PORT d[10] (4272:4272:4272) (4322:4322:4322))
        (PORT d[11] (2831:2831:2831) (2832:2832:2832))
        (PORT d[12] (3492:3492:3492) (3414:3414:3414))
        (PORT clk (2252:2252:2252) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (1934:1934:1934))
        (PORT datab (1767:1767:1767) (1707:1707:1707))
        (PORT datac (2053:2053:2053) (2080:2080:2080))
        (PORT datad (2010:2010:2010) (1984:1984:1984))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datac (2711:2711:2711) (2715:2715:2715))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2748:2748:2748) (2752:2752:2752))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (760:760:760) (737:737:737))
        (PORT clk (2221:2221:2221) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (2800:2800:2800))
        (PORT d[1] (3344:3344:3344) (3291:3291:3291))
        (PORT d[2] (2645:2645:2645) (2729:2729:2729))
        (PORT d[3] (4686:4686:4686) (4672:4672:4672))
        (PORT d[4] (2607:2607:2607) (2734:2734:2734))
        (PORT d[5] (1755:1755:1755) (1754:1754:1754))
        (PORT d[6] (2437:2437:2437) (2484:2484:2484))
        (PORT d[7] (2088:2088:2088) (2113:2113:2113))
        (PORT d[8] (3753:3753:3753) (3739:3739:3739))
        (PORT d[9] (1836:1836:1836) (1856:1856:1856))
        (PORT d[10] (3896:3896:3896) (3902:3902:3902))
        (PORT d[11] (1610:1610:1610) (1682:1682:1682))
        (PORT d[12] (3273:3273:3273) (3236:3236:3236))
        (PORT clk (2218:2218:2218) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3028:3028:3028))
        (PORT clk (2218:2218:2218) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2245:2245:2245))
        (PORT d[0] (3763:3763:3763) (3772:3772:3772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1054:1054:1054))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2635:2635:2635))
        (PORT d[1] (3056:3056:3056) (3015:3015:3015))
        (PORT d[2] (2454:2454:2454) (2473:2473:2473))
        (PORT d[3] (4368:4368:4368) (4367:4367:4367))
        (PORT d[4] (2906:2906:2906) (3021:3021:3021))
        (PORT d[5] (1777:1777:1777) (1783:1783:1783))
        (PORT d[6] (3847:3847:3847) (3636:3636:3636))
        (PORT d[7] (2415:2415:2415) (2426:2426:2426))
        (PORT d[8] (3795:3795:3795) (3804:3804:3804))
        (PORT d[9] (2071:2071:2071) (2071:2071:2071))
        (PORT d[10] (4224:4224:4224) (4222:4222:4222))
        (PORT d[11] (2253:2253:2253) (2326:2326:2326))
        (PORT d[12] (2922:2922:2922) (2875:2875:2875))
        (PORT clk (2240:2240:2240) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (2855:2855:2855))
        (PORT clk (2240:2240:2240) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (PORT d[0] (3820:3820:3820) (3792:3792:3792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1916:1916:1916) (1882:1882:1882))
        (PORT datab (2169:2169:2169) (2085:2085:2085))
        (PORT datac (1235:1235:1235) (1166:1166:1166))
        (PORT datad (911:911:911) (838:838:838))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1318:1318:1318) (1267:1267:1267))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (3017:3017:3017))
        (PORT d[1] (3421:3421:3421) (3415:3415:3415))
        (PORT d[2] (3405:3405:3405) (3542:3542:3542))
        (PORT d[3] (4647:4647:4647) (4605:4605:4605))
        (PORT d[4] (2893:2893:2893) (3015:3015:3015))
        (PORT d[5] (3430:3430:3430) (3561:3561:3561))
        (PORT d[6] (4212:4212:4212) (4156:4156:4156))
        (PORT d[7] (2482:2482:2482) (2510:2510:2510))
        (PORT d[8] (3511:3511:3511) (3534:3534:3534))
        (PORT d[9] (2524:2524:2524) (2548:2548:2548))
        (PORT d[10] (4162:4162:4162) (4160:4160:4160))
        (PORT d[11] (2610:2610:2610) (2658:2658:2658))
        (PORT d[12] (3984:3984:3984) (3937:3937:3937))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (3120:3120:3120))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT d[0] (3681:3681:3681) (3666:3666:3666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (786:786:786) (762:762:762))
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (1814:1814:1814))
        (PORT d[1] (3403:3403:3403) (3352:3352:3352))
        (PORT d[2] (2527:2527:2527) (2574:2574:2574))
        (PORT d[3] (4724:4724:4724) (4708:4708:4708))
        (PORT d[4] (2964:2964:2964) (3064:3064:3064))
        (PORT d[5] (1707:1707:1707) (1693:1693:1693))
        (PORT d[6] (4167:4167:4167) (3943:3943:3943))
        (PORT d[7] (2134:2134:2134) (2160:2160:2160))
        (PORT d[8] (3799:3799:3799) (3783:3783:3783))
        (PORT d[9] (1772:1772:1772) (1788:1788:1788))
        (PORT d[10] (3928:3928:3928) (3935:3935:3935))
        (PORT d[11] (2584:2584:2584) (2646:2646:2646))
        (PORT d[12] (2939:2939:2939) (2905:2905:2905))
        (PORT clk (2221:2221:2221) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2579:2579:2579))
        (PORT clk (2221:2221:2221) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
        (PORT d[0] (3884:3884:3884) (3815:3815:3815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1917:1917:1917) (1883:1883:1883))
        (PORT datab (2170:2170:2170) (2085:2085:2085))
        (PORT datac (1982:1982:1982) (1932:1932:1932))
        (PORT datad (1042:1042:1042) (988:988:988))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1946:1946:1946) (1880:1880:1880))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1646:1646:1646))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2550:2550:2550))
        (PORT d[1] (2534:2534:2534) (2560:2560:2560))
        (PORT d[2] (2165:2165:2165) (2180:2180:2180))
        (PORT d[3] (2456:2456:2456) (2465:2465:2465))
        (PORT d[4] (2411:2411:2411) (2409:2409:2409))
        (PORT d[5] (2882:2882:2882) (2887:2887:2887))
        (PORT d[6] (2522:2522:2522) (2522:2522:2522))
        (PORT d[7] (2570:2570:2570) (2597:2597:2597))
        (PORT d[8] (2190:2190:2190) (2232:2232:2232))
        (PORT d[9] (2459:2459:2459) (2454:2454:2454))
        (PORT d[10] (1926:1926:1926) (1960:1960:1960))
        (PORT d[11] (2556:2556:2556) (2557:2557:2557))
        (PORT d[12] (2164:2164:2164) (2167:2167:2167))
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2372:2372:2372))
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (PORT d[0] (2936:2936:2936) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2144:2144:2144))
        (PORT d[1] (2647:2647:2647) (2609:2609:2609))
        (PORT d[2] (2485:2485:2485) (2476:2476:2476))
        (PORT d[3] (2442:2442:2442) (2400:2400:2400))
        (PORT d[4] (2605:2605:2605) (2640:2640:2640))
        (PORT d[5] (2846:2846:2846) (2875:2875:2875))
        (PORT d[6] (2756:2756:2756) (2749:2749:2749))
        (PORT d[7] (2795:2795:2795) (2783:2783:2783))
        (PORT d[8] (2742:2742:2742) (2708:2708:2708))
        (PORT d[9] (2463:2463:2463) (2461:2461:2461))
        (PORT d[10] (2709:2709:2709) (2692:2692:2692))
        (PORT d[11] (2734:2734:2734) (2703:2703:2703))
        (PORT d[12] (2643:2643:2643) (2594:2594:2594))
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (PORT stall (3300:3300:3300) (3453:3453:3453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (PORT d[0] (1684:1684:1684) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1404:1404:1404))
        (PORT clk (2215:2215:2215) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1809:1809:1809))
        (PORT d[1] (2109:2109:2109) (2101:2101:2101))
        (PORT d[2] (2340:2340:2340) (2289:2289:2289))
        (PORT d[3] (1886:1886:1886) (1815:1815:1815))
        (PORT d[4] (2282:2282:2282) (2209:2209:2209))
        (PORT d[5] (2075:2075:2075) (2039:2039:2039))
        (PORT d[6] (2024:2024:2024) (1979:1979:1979))
        (PORT d[7] (1529:1529:1529) (1552:1552:1552))
        (PORT d[8] (2363:2363:2363) (2408:2408:2408))
        (PORT d[9] (1552:1552:1552) (1577:1577:1577))
        (PORT d[10] (2485:2485:2485) (2493:2493:2493))
        (PORT d[11] (2094:2094:2094) (2075:2075:2075))
        (PORT d[12] (2163:2163:2163) (2137:2137:2137))
        (PORT clk (2212:2212:2212) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2403:2403:2403))
        (PORT clk (2212:2212:2212) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2241:2241:2241))
        (PORT d[0] (2688:2688:2688) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (1786:1786:1786))
        (PORT d[1] (1994:1994:1994) (1937:1937:1937))
        (PORT d[2] (2261:2261:2261) (2173:2173:2173))
        (PORT d[3] (2307:2307:2307) (2239:2239:2239))
        (PORT d[4] (1754:1754:1754) (1733:1733:1733))
        (PORT d[5] (1950:1950:1950) (1879:1879:1879))
        (PORT d[6] (1767:1767:1767) (1763:1763:1763))
        (PORT d[7] (2210:2210:2210) (2106:2106:2106))
        (PORT d[8] (2242:2242:2242) (2166:2166:2166))
        (PORT d[9] (2699:2699:2699) (2654:2654:2654))
        (PORT d[10] (2696:2696:2696) (2621:2621:2621))
        (PORT d[11] (2231:2231:2231) (2126:2126:2126))
        (PORT d[12] (2093:2093:2093) (2065:2065:2065))
        (PORT clk (2173:2173:2173) (2160:2160:2160))
        (PORT stall (2251:2251:2251) (2334:2334:2334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2160:2160:2160))
        (PORT d[0] (1298:1298:1298) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2184:2184:2184) (2236:2236:2236))
        (PORT datab (2296:2296:2296) (2286:2286:2286))
        (PORT datac (1877:1877:1877) (1792:1792:1792))
        (PORT datad (1652:1652:1652) (1575:1575:1575))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (1739:1739:1739))
        (PORT clk (2235:2235:2235) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2168:2168:2168))
        (PORT d[1] (2487:2487:2487) (2477:2477:2477))
        (PORT d[2] (2143:2143:2143) (2158:2158:2158))
        (PORT d[3] (2669:2669:2669) (2600:2600:2600))
        (PORT d[4] (2336:2336:2336) (2313:2313:2313))
        (PORT d[5] (2505:2505:2505) (2484:2484:2484))
        (PORT d[6] (2211:2211:2211) (2227:2227:2227))
        (PORT d[7] (2545:2545:2545) (2559:2559:2559))
        (PORT d[8] (2503:2503:2503) (2525:2525:2525))
        (PORT d[9] (2468:2468:2468) (2461:2461:2461))
        (PORT d[10] (1909:1909:1909) (1937:1937:1937))
        (PORT d[11] (2201:2201:2201) (2202:2202:2202))
        (PORT d[12] (2450:2450:2450) (2438:2438:2438))
        (PORT clk (2232:2232:2232) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2257:2257:2257))
        (PORT clk (2232:2232:2232) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2261:2261:2261))
        (PORT d[0] (2861:2861:2861) (2791:2791:2791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (1831:1831:1831))
        (PORT d[1] (2391:2391:2391) (2345:2345:2345))
        (PORT d[2] (2789:2789:2789) (2762:2762:2762))
        (PORT d[3] (2395:2395:2395) (2367:2367:2367))
        (PORT d[4] (1979:1979:1979) (1962:1962:1962))
        (PORT d[5] (2749:2749:2749) (2733:2733:2733))
        (PORT d[6] (2138:2138:2138) (2139:2139:2139))
        (PORT d[7] (2787:2787:2787) (2770:2770:2770))
        (PORT d[8] (2722:2722:2722) (2688:2688:2688))
        (PORT d[9] (2461:2461:2461) (2454:2454:2454))
        (PORT d[10] (2750:2750:2750) (2703:2703:2703))
        (PORT d[11] (2345:2345:2345) (2297:2297:2297))
        (PORT d[12] (2635:2635:2635) (2585:2585:2585))
        (PORT clk (2193:2193:2193) (2180:2180:2180))
        (PORT stall (2679:2679:2679) (2816:2816:2816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2180:2180:2180))
        (PORT d[0] (1959:1959:1959) (1913:1913:1913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1131:1131:1131) (1106:1106:1106))
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2142:2142:2142))
        (PORT d[1] (2091:2091:2091) (2072:2072:2072))
        (PORT d[2] (1646:1646:1646) (1619:1619:1619))
        (PORT d[3] (1668:1668:1668) (1621:1621:1621))
        (PORT d[4] (1974:1974:1974) (1918:1918:1918))
        (PORT d[5] (2119:2119:2119) (2090:2090:2090))
        (PORT d[6] (2478:2478:2478) (2472:2472:2472))
        (PORT d[7] (2200:2200:2200) (2236:2236:2236))
        (PORT d[8] (2402:2402:2402) (2377:2377:2377))
        (PORT d[9] (1560:1560:1560) (1575:1575:1575))
        (PORT d[10] (1585:1585:1585) (1592:1592:1592))
        (PORT d[11] (1816:1816:1816) (1801:1801:1801))
        (PORT d[12] (1773:1773:1773) (1764:1764:1764))
        (PORT clk (2221:2221:2221) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2018:2018:2018))
        (PORT clk (2221:2221:2221) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
        (PORT d[0] (2716:2716:2716) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (1780:1780:1780))
        (PORT d[1] (2021:2021:2021) (1964:1964:1964))
        (PORT d[2] (1954:1954:1954) (1886:1886:1886))
        (PORT d[3] (1907:1907:1907) (1841:1841:1841))
        (PORT d[4] (2013:2013:2013) (1976:1976:1976))
        (PORT d[5] (2080:2080:2080) (2069:2069:2069))
        (PORT d[6] (1799:1799:1799) (1787:1787:1787))
        (PORT d[7] (2604:2604:2604) (2552:2552:2552))
        (PORT d[8] (2304:2304:2304) (2259:2259:2259))
        (PORT d[9] (2396:2396:2396) (2370:2370:2370))
        (PORT d[10] (2344:2344:2344) (2289:2289:2289))
        (PORT d[11] (2003:2003:2003) (1947:1947:1947))
        (PORT d[12] (2435:2435:2435) (2392:2392:2392))
        (PORT clk (2182:2182:2182) (2167:2167:2167))
        (PORT stall (2905:2905:2905) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2167:2167:2167))
        (PORT d[0] (1586:1586:1586) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2183:2183:2183) (2236:2236:2236))
        (PORT datab (2296:2296:2296) (2286:2286:2286))
        (PORT datac (1969:1969:1969) (1902:1902:1902))
        (PORT datad (1332:1332:1332) (1261:1261:1261))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (828:828:828) (815:815:815))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2144:2144:2144))
        (PORT d[1] (2824:2824:2824) (2817:2817:2817))
        (PORT d[2] (2070:2070:2070) (2029:2029:2029))
        (PORT d[3] (1802:1802:1802) (1775:1775:1775))
        (PORT d[4] (2217:2217:2217) (2246:2246:2246))
        (PORT d[5] (2675:2675:2675) (2614:2614:2614))
        (PORT d[6] (2773:2773:2773) (2753:2753:2753))
        (PORT d[7] (2480:2480:2480) (2491:2491:2491))
        (PORT d[8] (2322:2322:2322) (2299:2299:2299))
        (PORT d[9] (1870:1870:1870) (1867:1867:1867))
        (PORT d[10] (1564:1564:1564) (1571:1571:1571))
        (PORT d[11] (2174:2174:2174) (2173:2173:2173))
        (PORT d[12] (1767:1767:1767) (1758:1758:1758))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (1896:1896:1896))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT d[0] (2527:2527:2527) (2450:2450:2450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2049:2049:2049))
        (PORT d[1] (2417:2417:2417) (2388:2388:2388))
        (PORT d[2] (2003:2003:2003) (1942:1942:1942))
        (PORT d[3] (2071:2071:2071) (2028:2028:2028))
        (PORT d[4] (2494:2494:2494) (2488:2488:2488))
        (PORT d[5] (2112:2112:2112) (2104:2104:2104))
        (PORT d[6] (2156:2156:2156) (2140:2140:2140))
        (PORT d[7] (2129:2129:2129) (2117:2117:2117))
        (PORT d[8] (2704:2704:2704) (2649:2649:2649))
        (PORT d[9] (2083:2083:2083) (2054:2054:2054))
        (PORT d[10] (2336:2336:2336) (2305:2305:2305))
        (PORT d[11] (2660:2660:2660) (2572:2572:2572))
        (PORT d[12] (2060:2060:2060) (2031:2031:2031))
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (PORT stall (2932:2932:2932) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (PORT d[0] (1599:1599:1599) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1123:1123:1123))
        (PORT clk (2225:2225:2225) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2130:2130:2130) (2109:2109:2109))
        (PORT d[1] (2380:2380:2380) (2341:2341:2341))
        (PORT d[2] (2062:2062:2062) (2032:2032:2032))
        (PORT d[3] (2046:2046:2046) (1998:1998:1998))
        (PORT d[4] (2285:2285:2285) (2312:2312:2312))
        (PORT d[5] (2431:2431:2431) (2390:2390:2390))
        (PORT d[6] (2439:2439:2439) (2435:2435:2435))
        (PORT d[7] (1915:1915:1915) (1969:1969:1969))
        (PORT d[8] (2369:2369:2369) (2345:2345:2345))
        (PORT d[9] (1533:1533:1533) (1550:1550:1550))
        (PORT d[10] (1550:1550:1550) (1556:1556:1556))
        (PORT d[11] (1784:1784:1784) (1772:1772:1772))
        (PORT d[12] (1792:1792:1792) (1780:1780:1780))
        (PORT clk (2222:2222:2222) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (1962:1962:1962))
        (PORT clk (2222:2222:2222) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (PORT d[0] (2788:2788:2788) (2699:2699:2699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1797:1797:1797) (1764:1764:1764))
        (PORT d[1] (2437:2437:2437) (2409:2409:2409))
        (PORT d[2] (1977:1977:1977) (1903:1903:1903))
        (PORT d[3] (2021:2021:2021) (1976:1976:1976))
        (PORT d[4] (2059:2059:2059) (2028:2028:2028))
        (PORT d[5] (2086:2086:2086) (2077:2077:2077))
        (PORT d[6] (2121:2121:2121) (2105:2105:2105))
        (PORT d[7] (2321:2321:2321) (2246:2246:2246))
        (PORT d[8] (1993:1993:1993) (1925:1925:1925))
        (PORT d[9] (2361:2361:2361) (2325:2325:2325))
        (PORT d[10] (2536:2536:2536) (2438:2438:2438))
        (PORT d[11] (2036:2036:2036) (1980:1980:1980))
        (PORT d[12] (2429:2429:2429) (2385:2385:2385))
        (PORT clk (2183:2183:2183) (2168:2168:2168))
        (PORT stall (2868:2868:2868) (2961:2961:2961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2168:2168:2168))
        (PORT d[0] (1904:1904:1904) (1827:1827:1827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2185:2185:2185) (2238:2238:2238))
        (PORT datab (2297:2297:2297) (2288:2288:2288))
        (PORT datac (1006:1006:1006) (961:961:961))
        (PORT datad (1242:1242:1242) (1190:1190:1190))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1133:1133:1133))
        (PORT clk (2233:2233:2233) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1810:1810:1810))
        (PORT d[1] (2393:2393:2393) (2362:2362:2362))
        (PORT d[2] (1774:1774:1774) (1761:1761:1761))
        (PORT d[3] (1725:1725:1725) (1696:1696:1696))
        (PORT d[4] (1970:1970:1970) (1913:1913:1913))
        (PORT d[5] (2112:2112:2112) (2082:2082:2082))
        (PORT d[6] (2338:2338:2338) (2289:2289:2289))
        (PORT d[7] (2246:2246:2246) (2281:2281:2281))
        (PORT d[8] (2325:2325:2325) (2296:2296:2296))
        (PORT d[9] (1540:1540:1540) (1555:1555:1555))
        (PORT d[10] (1752:1752:1752) (1717:1717:1717))
        (PORT d[11] (2152:2152:2152) (2135:2135:2135))
        (PORT d[12] (2075:2075:2075) (2031:2031:2031))
        (PORT clk (2230:2230:2230) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2214:2214:2214))
        (PORT clk (2230:2230:2230) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2258:2258:2258))
        (PORT d[0] (2854:2854:2854) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (1729:1729:1729))
        (PORT d[1] (2035:2035:2035) (1974:1974:1974))
        (PORT d[2] (1967:1967:1967) (1899:1899:1899))
        (PORT d[3] (2025:2025:2025) (1973:1973:1973))
        (PORT d[4] (1630:1630:1630) (1594:1594:1594))
        (PORT d[5] (2091:2091:2091) (2080:2080:2080))
        (PORT d[6] (1798:1798:1798) (1786:1786:1786))
        (PORT d[7] (2320:2320:2320) (2244:2244:2244))
        (PORT d[8] (2568:2568:2568) (2481:2481:2481))
        (PORT d[9] (2390:2390:2390) (2349:2349:2349))
        (PORT d[10] (2389:2389:2389) (2332:2332:2332))
        (PORT d[11] (2185:2185:2185) (2093:2093:2093))
        (PORT d[12] (2403:2403:2403) (2362:2362:2362))
        (PORT clk (2191:2191:2191) (2177:2177:2177))
        (PORT stall (2896:2896:2896) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2177:2177:2177))
        (PORT d[0] (1437:1437:1437) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (1644:1644:1644))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2807:2807:2807))
        (PORT d[1] (2836:2836:2836) (2852:2852:2852))
        (PORT d[2] (2155:2155:2155) (2163:2163:2163))
        (PORT d[3] (2436:2436:2436) (2435:2435:2435))
        (PORT d[4] (2532:2532:2532) (2554:2554:2554))
        (PORT d[5] (2864:2864:2864) (2869:2869:2869))
        (PORT d[6] (2547:2547:2547) (2580:2580:2580))
        (PORT d[7] (2282:2282:2282) (2331:2331:2331))
        (PORT d[8] (2184:2184:2184) (2222:2222:2222))
        (PORT d[9] (2228:2228:2228) (2276:2276:2276))
        (PORT d[10] (1927:1927:1927) (1961:1961:1961))
        (PORT d[11] (2528:2528:2528) (2525:2525:2525))
        (PORT d[12] (2182:2182:2182) (2185:2185:2185))
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2109:2109:2109))
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (PORT d[0] (2706:2706:2706) (2663:2663:2663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2238:2238:2238))
        (PORT d[1] (2375:2375:2375) (2356:2356:2356))
        (PORT d[2] (2363:2363:2363) (2339:2339:2339))
        (PORT d[3] (2569:2569:2569) (2500:2500:2500))
        (PORT d[4] (2604:2604:2604) (2639:2639:2639))
        (PORT d[5] (2475:2475:2475) (2482:2482:2482))
        (PORT d[6] (2486:2486:2486) (2495:2495:2495))
        (PORT d[7] (2469:2469:2469) (2471:2471:2471))
        (PORT d[8] (2770:2770:2770) (2735:2735:2735))
        (PORT d[9] (2463:2463:2463) (2460:2460:2460))
        (PORT d[10] (2699:2699:2699) (2681:2681:2681))
        (PORT d[11] (2761:2761:2761) (2728:2728:2728))
        (PORT d[12] (2677:2677:2677) (2625:2625:2625))
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (PORT stall (3112:3112:3112) (3240:3240:3240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (PORT d[0] (1936:1936:1936) (1889:1889:1889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2182:2182:2182) (2234:2234:2234))
        (PORT datab (2295:2295:2295) (2285:2285:2285))
        (PORT datac (1287:1287:1287) (1216:1216:1216))
        (PORT datad (1698:1698:1698) (1648:1648:1648))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2244:2244:2244) (2216:2216:2216))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2245:2245:2245) (2217:2217:2217))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2069:2069:2069) (2042:2042:2042))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datac (230:230:230) (301:301:301))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1856:1856:1856))
        (PORT datab (2525:2525:2525) (2349:2349:2349))
        (PORT datac (1899:1899:1899) (1871:1871:1871))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RDM\|conteudo\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2451:2451:2451) (2420:2420:2420))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxREM\|q\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2013:2013:2013) (1992:1992:1992))
        (PORT datab (440:440:440) (471:471:471))
        (PORT datad (748:748:748) (739:739:739))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE REM\|conteudo\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1917:1917:1917))
        (PORT asdata (995:995:995) (970:970:970))
        (PORT ena (1655:1655:1655) (1591:1591:1591))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1448:1448:1448))
        (PORT datab (1100:1100:1100) (1090:1090:1090))
        (PORT datad (1190:1190:1190) (1116:1116:1116))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (1847:1847:1847))
        (PORT clk (2220:2220:2220) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (2767:2767:2767))
        (PORT d[1] (2823:2823:2823) (2823:2823:2823))
        (PORT d[2] (3127:3127:3127) (3138:3138:3138))
        (PORT d[3] (2389:2389:2389) (2378:2378:2378))
        (PORT d[4] (2424:2424:2424) (2419:2419:2419))
        (PORT d[5] (3877:3877:3877) (3907:3907:3907))
        (PORT d[6] (3029:3029:3029) (2985:2985:2985))
        (PORT d[7] (2882:2882:2882) (2939:2939:2939))
        (PORT d[8] (2326:2326:2326) (2385:2385:2385))
        (PORT d[9] (2553:2553:2553) (2581:2581:2581))
        (PORT d[10] (2355:2355:2355) (2334:2334:2334))
        (PORT d[11] (2455:2455:2455) (2436:2436:2436))
        (PORT d[12] (2440:2440:2440) (2452:2452:2452))
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2623:2623:2623))
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3675:3675:3675) (3700:3700:3700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5006:5006:5006) (4850:4850:4850))
        (PORT d[1] (3217:3217:3217) (3256:3256:3256))
        (PORT d[2] (3294:3294:3294) (3355:3355:3355))
        (PORT d[3] (5923:5923:5923) (5717:5717:5717))
        (PORT d[4] (5558:5558:5558) (5419:5419:5419))
        (PORT d[5] (3223:3223:3223) (3291:3291:3291))
        (PORT d[6] (2910:2910:2910) (2989:2989:2989))
        (PORT d[7] (3450:3450:3450) (3472:3472:3472))
        (PORT d[8] (4613:4613:4613) (4671:4671:4671))
        (PORT d[9] (5058:5058:5058) (4928:4928:4928))
        (PORT d[10] (5059:5059:5059) (5173:5173:5173))
        (PORT d[11] (2964:2964:2964) (3067:3067:3067))
        (PORT d[12] (3957:3957:3957) (3917:3917:3917))
        (PORT clk (2219:2219:2219) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1550:1550:1550))
        (PORT clk (2199:2199:2199) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2637:2637:2637))
        (PORT d[1] (2482:2482:2482) (2480:2480:2480))
        (PORT d[2] (2924:2924:2924) (2966:2966:2966))
        (PORT d[3] (2369:2369:2369) (2330:2330:2330))
        (PORT d[4] (2437:2437:2437) (2442:2442:2442))
        (PORT d[5] (3896:3896:3896) (3933:3933:3933))
        (PORT d[6] (2153:2153:2153) (2152:2152:2152))
        (PORT d[7] (2206:2206:2206) (2221:2221:2221))
        (PORT d[8] (1983:1983:1983) (2029:2029:2029))
        (PORT d[9] (1989:1989:1989) (2029:2029:2029))
        (PORT d[10] (2052:2052:2052) (2032:2032:2032))
        (PORT d[11] (2111:2111:2111) (2099:2099:2099))
        (PORT d[12] (2104:2104:2104) (2100:2100:2100))
        (PORT clk (2196:2196:2196) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2326:2326:2326))
        (PORT clk (2196:2196:2196) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3654:3654:3654) (3677:3677:3677))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2795:2795:2795))
        (PORT d[1] (3207:3207:3207) (3237:3237:3237))
        (PORT d[2] (2640:2640:2640) (2720:2720:2720))
        (PORT d[3] (5581:5581:5581) (5374:5374:5374))
        (PORT d[4] (4282:4282:4282) (4242:4242:4242))
        (PORT d[5] (3003:3003:3003) (3063:3063:3063))
        (PORT d[6] (2850:2850:2850) (2890:2890:2890))
        (PORT d[7] (3796:3796:3796) (3798:3798:3798))
        (PORT d[8] (4558:4558:4558) (4595:4595:4595))
        (PORT d[9] (2896:2896:2896) (2974:2974:2974))
        (PORT d[10] (4292:4292:4292) (4367:4367:4367))
        (PORT d[11] (3626:3626:3626) (3707:3707:3707))
        (PORT d[12] (5690:5690:5690) (5516:5516:5516))
        (PORT clk (2198:2198:2198) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2652:2652:2652) (2660:2660:2660))
        (PORT datab (2665:2665:2665) (2653:2653:2653))
        (PORT datac (978:978:978) (932:932:932))
        (PORT datad (1008:1008:1008) (951:951:951))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1495:1495:1495))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2688:2688:2688))
        (PORT d[1] (2875:2875:2875) (2873:2873:2873))
        (PORT d[2] (3134:3134:3134) (3152:3152:3152))
        (PORT d[3] (2095:2095:2095) (2091:2091:2091))
        (PORT d[4] (2123:2123:2123) (2150:2150:2150))
        (PORT d[5] (3517:3517:3517) (3553:3553:3553))
        (PORT d[6] (2428:2428:2428) (2405:2405:2405))
        (PORT d[7] (3240:3240:3240) (3278:3278:3278))
        (PORT d[8] (1988:1988:1988) (2037:2037:2037))
        (PORT d[9] (2264:2264:2264) (2313:2313:2313))
        (PORT d[10] (2409:2409:2409) (2393:2393:2393))
        (PORT d[11] (2111:2111:2111) (2099:2099:2099))
        (PORT d[12] (2382:2382:2382) (2366:2366:2366))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2521:2521:2521))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3674:3674:3674) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5303:5303:5303) (5113:5113:5113))
        (PORT d[1] (3562:3562:3562) (3585:3585:3585))
        (PORT d[2] (2917:2917:2917) (2993:2993:2993))
        (PORT d[3] (5873:5873:5873) (5657:5657:5657))
        (PORT d[4] (4592:4592:4592) (4537:4537:4537))
        (PORT d[5] (3533:3533:3533) (3583:3583:3583))
        (PORT d[6] (3137:3137:3137) (3172:3172:3172))
        (PORT d[7] (3489:3489:3489) (3510:3510:3510))
        (PORT d[8] (4915:4915:4915) (4959:4959:4959))
        (PORT d[9] (3180:3180:3180) (3232:3232:3232))
        (PORT d[10] (4354:4354:4354) (4433:4433:4433))
        (PORT d[11] (3320:3320:3320) (3418:3418:3418))
        (PORT d[12] (3613:3613:3613) (3584:3584:3584))
        (PORT clk (2218:2218:2218) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (1960:1960:1960))
        (PORT clk (2201:2201:2201) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2593:2593:2593))
        (PORT d[1] (2543:2543:2543) (2575:2575:2575))
        (PORT d[2] (2806:2806:2806) (2811:2811:2811))
        (PORT d[3] (2764:2764:2764) (2727:2727:2727))
        (PORT d[4] (2431:2431:2431) (2426:2426:2426))
        (PORT d[5] (2499:2499:2499) (2491:2491:2491))
        (PORT d[6] (2816:2816:2816) (2808:2808:2808))
        (PORT d[7] (2220:2220:2220) (2268:2268:2268))
        (PORT d[8] (2266:2266:2266) (2306:2306:2306))
        (PORT d[9] (2268:2268:2268) (2317:2317:2317))
        (PORT d[10] (2406:2406:2406) (2407:2407:2407))
        (PORT d[11] (2499:2499:2499) (2492:2492:2492))
        (PORT d[12] (2436:2436:2436) (2446:2446:2446))
        (PORT clk (2198:2198:2198) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2400:2400:2400))
        (PORT clk (2198:2198:2198) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3656:3656:3656) (3679:3679:3679))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5968:5968:5968) (5786:5786:5786))
        (PORT d[1] (3554:3554:3554) (3582:3582:3582))
        (PORT d[2] (3011:3011:3011) (3095:3095:3095))
        (PORT d[3] (6191:6191:6191) (5955:5955:5955))
        (PORT d[4] (5527:5527:5527) (5401:5401:5401))
        (PORT d[5] (3315:3315:3315) (3413:3413:3413))
        (PORT d[6] (3220:3220:3220) (3301:3301:3301))
        (PORT d[7] (4163:4163:4163) (4189:4189:4189))
        (PORT d[8] (4937:4937:4937) (4999:4999:4999))
        (PORT d[9] (4845:4845:4845) (4750:4750:4750))
        (PORT d[10] (5316:5316:5316) (5393:5393:5393))
        (PORT d[11] (3063:3063:3063) (3158:3158:3158))
        (PORT d[12] (5837:5837:5837) (5688:5688:5688))
        (PORT clk (2200:2200:2200) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2647:2647:2647) (2654:2654:2654))
        (PORT datab (2669:2669:2669) (2658:2658:2658))
        (PORT datac (722:722:722) (678:678:678))
        (PORT datad (1599:1599:1599) (1529:1529:1529))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1539:1539:1539))
        (PORT clk (2193:2193:2193) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2328:2328:2328))
        (PORT d[1] (2195:2195:2195) (2217:2217:2217))
        (PORT d[2] (2929:2929:2929) (2972:2972:2972))
        (PORT d[3] (2400:2400:2400) (2355:2355:2355))
        (PORT d[4] (2092:2092:2092) (2097:2097:2097))
        (PORT d[5] (3538:3538:3538) (3576:3576:3576))
        (PORT d[6] (2123:2123:2123) (2131:2131:2131))
        (PORT d[7] (2723:2723:2723) (2683:2683:2683))
        (PORT d[8] (2245:2245:2245) (2270:2270:2270))
        (PORT d[9] (2192:2192:2192) (2205:2205:2205))
        (PORT d[10] (2059:2059:2059) (2058:2058:2058))
        (PORT d[11] (2130:2130:2130) (2116:2116:2116))
        (PORT d[12] (1987:1987:1987) (1971:1971:1971))
        (PORT clk (2190:2190:2190) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2213:2213:2213))
        (PORT clk (2190:2190:2190) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3648:3648:3648) (3673:3673:3673))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5042:5042:5042) (4884:4884:4884))
        (PORT d[1] (3164:3164:3164) (3184:3184:3184))
        (PORT d[2] (3241:3241:3241) (3302:3302:3302))
        (PORT d[3] (5593:5593:5593) (5386:5386:5386))
        (PORT d[4] (4241:4241:4241) (4205:4205:4205))
        (PORT d[5] (2996:2996:2996) (3053:3053:3053))
        (PORT d[6] (3161:3161:3161) (3191:3191:3191))
        (PORT d[7] (3447:3447:3447) (3467:3467:3467))
        (PORT d[8] (4262:4262:4262) (4309:4309:4309))
        (PORT d[9] (3433:3433:3433) (3463:3463:3463))
        (PORT d[10] (4321:4321:4321) (4398:4398:4398))
        (PORT d[11] (3305:3305:3305) (3395:3395:3395))
        (PORT d[12] (3561:3561:3561) (3533:3533:3533))
        (PORT clk (2192:2192:2192) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1542:1542:1542))
        (PORT clk (2218:2218:2218) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2453:2453:2453))
        (PORT d[1] (2546:2546:2546) (2566:2566:2566))
        (PORT d[2] (2852:2852:2852) (2892:2892:2892))
        (PORT d[3] (2402:2402:2402) (2375:2375:2375))
        (PORT d[4] (2445:2445:2445) (2437:2437:2437))
        (PORT d[5] (3930:3930:3930) (3962:3962:3962))
        (PORT d[6] (2441:2441:2441) (2432:2432:2432))
        (PORT d[7] (2928:2928:2928) (2987:2987:2987))
        (PORT d[8] (2311:2311:2311) (2359:2359:2359))
        (PORT d[9] (2531:2531:2531) (2561:2561:2561))
        (PORT d[10] (2415:2415:2415) (2392:2392:2392))
        (PORT d[11] (2448:2448:2448) (2428:2428:2428))
        (PORT d[12] (2460:2460:2460) (2469:2469:2469))
        (PORT clk (2215:2215:2215) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2747:2747:2747))
        (PORT clk (2215:2215:2215) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5023:5023:5023) (4861:4861:4861))
        (PORT d[1] (3518:3518:3518) (3540:3540:3540))
        (PORT d[2] (3283:3283:3283) (3343:3343:3343))
        (PORT d[3] (5951:5951:5951) (5735:5735:5735))
        (PORT d[4] (5510:5510:5510) (5369:5369:5369))
        (PORT d[5] (3230:3230:3230) (3300:3300:3300))
        (PORT d[6] (2959:2959:2959) (3032:3032:3032))
        (PORT d[7] (3443:3443:3443) (3463:3463:3463))
        (PORT d[8] (4589:4589:4589) (4648:4648:4648))
        (PORT d[9] (4879:4879:4879) (4792:4792:4792))
        (PORT d[10] (5039:5039:5039) (5138:5138:5138))
        (PORT d[11] (2719:2719:2719) (2839:2839:2839))
        (PORT d[12] (3587:3587:3587) (3563:3563:3563))
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[7\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2653:2653:2653) (2661:2661:2661))
        (PORT datab (2665:2665:2665) (2652:2652:2652))
        (PORT datac (960:960:960) (907:907:907))
        (PORT datad (1019:1019:1019) (960:960:960))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (1949:1949:1949))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2569:2569:2569))
        (PORT d[1] (2606:2606:2606) (2636:2636:2636))
        (PORT d[2] (2855:2855:2855) (2888:2888:2888))
        (PORT d[3] (2484:2484:2484) (2483:2483:2483))
        (PORT d[4] (2447:2447:2447) (2461:2461:2461))
        (PORT d[5] (2131:2131:2131) (2145:2145:2145))
        (PORT d[6] (2530:2530:2530) (2553:2553:2553))
        (PORT d[7] (2517:2517:2517) (2543:2543:2543))
        (PORT d[8] (2575:2575:2575) (2592:2592:2592))
        (PORT d[9] (2637:2637:2637) (2665:2665:2665))
        (PORT d[10] (2470:2470:2470) (2472:2472:2472))
        (PORT d[11] (2542:2542:2542) (2570:2570:2570))
        (PORT d[12] (2450:2450:2450) (2463:2463:2463))
        (PORT clk (2218:2218:2218) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2678:2678:2678))
        (PORT clk (2218:2218:2218) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3676:3676:3676) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5635:5635:5635) (5475:5475:5475))
        (PORT d[1] (3596:3596:3596) (3627:3627:3627))
        (PORT d[2] (3028:3028:3028) (3148:3148:3148))
        (PORT d[3] (5893:5893:5893) (5687:5687:5687))
        (PORT d[4] (5842:5842:5842) (5699:5699:5699))
        (PORT d[5] (3016:3016:3016) (3134:3134:3134))
        (PORT d[6] (3521:3521:3521) (3591:3591:3591))
        (PORT d[7] (3854:3854:3854) (3896:3896:3896))
        (PORT d[8] (4597:4597:4597) (4681:4681:4681))
        (PORT d[9] (4856:4856:4856) (4769:4769:4769))
        (PORT d[10] (4982:4982:4982) (5073:5073:5073))
        (PORT d[11] (3406:3406:3406) (3543:3543:3543))
        (PORT d[12] (5756:5756:5756) (5608:5608:5608))
        (PORT clk (2220:2220:2220) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1532:1532:1532))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2713:2713:2713))
        (PORT d[1] (2883:2883:2883) (2892:2892:2892))
        (PORT d[2] (3153:3153:3153) (3170:3170:3170))
        (PORT d[3] (2398:2398:2398) (2373:2373:2373))
        (PORT d[4] (2392:2392:2392) (2386:2386:2386))
        (PORT d[5] (3498:3498:3498) (3517:3517:3517))
        (PORT d[6] (2726:2726:2726) (2688:2688:2688))
        (PORT d[7] (3210:3210:3210) (3261:3261:3261))
        (PORT d[8] (2328:2328:2328) (2376:2376:2376))
        (PORT d[9] (2536:2536:2536) (2559:2559:2559))
        (PORT d[10] (2431:2431:2431) (2411:2411:2411))
        (PORT d[11] (2119:2119:2119) (2108:2108:2108))
        (PORT d[12] (2122:2122:2122) (2120:2120:2120))
        (PORT clk (2208:2208:2208) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2377:2377:2377))
        (PORT clk (2208:2208:2208) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3666:3666:3666) (3692:3692:3692))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4958:4958:4958) (4790:4790:4790))
        (PORT d[1] (3201:3201:3201) (3233:3233:3233))
        (PORT d[2] (3290:3290:3290) (3351:3351:3351))
        (PORT d[3] (5587:5587:5587) (5389:5389:5389))
        (PORT d[4] (5504:5504:5504) (5373:5373:5373))
        (PORT d[5] (3539:3539:3539) (3590:3590:3590))
        (PORT d[6] (2919:2919:2919) (2992:2992:2992))
        (PORT d[7] (3447:3447:3447) (3473:3473:3473))
        (PORT d[8] (4908:4908:4908) (4952:4952:4952))
        (PORT d[9] (4880:4880:4880) (4793:4793:4793))
        (PORT d[10] (4652:4652:4652) (4709:4709:4709))
        (PORT d[11] (3308:3308:3308) (3405:3405:3405))
        (PORT d[12] (3312:3312:3312) (3303:3303:3303))
        (PORT clk (2210:2210:2210) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2652:2652:2652) (2660:2660:2660))
        (PORT datab (2665:2665:2665) (2653:2653:2653))
        (PORT datac (1575:1575:1575) (1515:1515:1515))
        (PORT datad (1007:1007:1007) (948:948:948))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3486:3486:3486) (3522:3522:3522))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3488:3488:3488) (3524:3524:3524))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (752:752:752) (725:725:725))
        (PORT clk (2198:2198:2198) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5050:5050:5050) (4882:4882:4882))
        (PORT d[1] (3537:3537:3537) (3557:3557:3557))
        (PORT d[2] (3208:3208:3208) (3272:3272:3272))
        (PORT d[3] (5513:5513:5513) (5300:5300:5300))
        (PORT d[4] (4565:4565:4565) (4501:4501:4501))
        (PORT d[5] (2956:2956:2956) (3011:3011:3011))
        (PORT d[6] (2892:2892:2892) (2962:2962:2962))
        (PORT d[7] (3748:3748:3748) (3757:3757:3757))
        (PORT d[8] (4260:4260:4260) (4309:4309:4309))
        (PORT d[9] (3171:3171:3171) (3224:3224:3224))
        (PORT d[10] (4318:4318:4318) (4397:4397:4397))
        (PORT d[11] (2719:2719:2719) (2834:2834:2834))
        (PORT d[12] (5699:5699:5699) (5524:5524:5524))
        (PORT clk (2195:2195:2195) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2692:2692:2692))
        (PORT clk (2195:2195:2195) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2224:2224:2224))
        (PORT d[0] (3593:3593:3593) (3544:3544:3544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1338:1338:1338) (1306:1306:1306))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3366:3366:3366) (3364:3364:3364))
        (PORT d[1] (3905:3905:3905) (3938:3938:3938))
        (PORT d[2] (2201:2201:2201) (2274:2274:2274))
        (PORT d[3] (4099:4099:4099) (3944:3944:3944))
        (PORT d[4] (4687:4687:4687) (4560:4560:4560))
        (PORT d[5] (3083:3083:3083) (3202:3202:3202))
        (PORT d[6] (3263:3263:3263) (3239:3239:3239))
        (PORT d[7] (3493:3493:3493) (3551:3551:3551))
        (PORT d[8] (4636:4636:4636) (4740:4740:4740))
        (PORT d[9] (3053:3053:3053) (3071:3071:3071))
        (PORT d[10] (4095:4095:4095) (3956:3956:3956))
        (PORT d[11] (2657:2657:2657) (2780:2780:2780))
        (PORT d[12] (6004:6004:6004) (5818:5818:5818))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2605:2605:2605))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (PORT d[0] (3146:3146:3146) (3059:3059:3059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2704:2704:2704) (2651:2651:2651))
        (PORT datab (2830:2830:2830) (2899:2899:2899))
        (PORT datac (1587:1587:1587) (1526:1526:1526))
        (PORT datad (1234:1234:1234) (1138:1138:1138))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1574:1574:1574))
        (PORT clk (2243:2243:2243) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4838:4838:4838) (4612:4612:4612))
        (PORT d[1] (3681:3681:3681) (3739:3739:3739))
        (PORT d[2] (2302:2302:2302) (2377:2377:2377))
        (PORT d[3] (5087:5087:5087) (4902:4902:4902))
        (PORT d[4] (5700:5700:5700) (5617:5617:5617))
        (PORT d[5] (3094:3094:3094) (3213:3213:3213))
        (PORT d[6] (3228:3228:3228) (3198:3198:3198))
        (PORT d[7] (3822:3822:3822) (3867:3867:3867))
        (PORT d[8] (4713:4713:4713) (4803:4803:4803))
        (PORT d[9] (3918:3918:3918) (3870:3870:3870))
        (PORT d[10] (4771:4771:4771) (4611:4611:4611))
        (PORT d[11] (2704:2704:2704) (2832:2832:2832))
        (PORT d[12] (5635:5635:5635) (5455:5455:5455))
        (PORT clk (2240:2240:2240) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2401:2401:2401))
        (PORT clk (2240:2240:2240) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2269:2269:2269))
        (PORT d[0] (3110:3110:3110) (3017:3017:3017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (791:791:791) (764:764:764))
        (PORT clk (2204:2204:2204) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5032:5032:5032) (4874:4874:4874))
        (PORT d[1] (3226:3226:3226) (3261:3261:3261))
        (PORT d[2] (3220:3220:3220) (3283:3283:3283))
        (PORT d[3] (5852:5852:5852) (5640:5640:5640))
        (PORT d[4] (4267:4267:4267) (4239:4239:4239))
        (PORT d[5] (3537:3537:3537) (3590:3590:3590))
        (PORT d[6] (2869:2869:2869) (2942:2942:2942))
        (PORT d[7] (3153:3153:3153) (3192:3192:3192))
        (PORT d[8] (4946:4946:4946) (4991:4991:4991))
        (PORT d[9] (3211:3211:3211) (3261:3261:3261))
        (PORT d[10] (4345:4345:4345) (4426:4426:4426))
        (PORT d[11] (3297:3297:3297) (3389:3389:3389))
        (PORT d[12] (5359:5359:5359) (5200:5200:5200))
        (PORT clk (2201:2201:2201) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2362:2362:2362))
        (PORT clk (2201:2201:2201) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2229:2229:2229))
        (PORT d[0] (3020:3020:3020) (3006:3006:3006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2706:2706:2706) (2654:2654:2654))
        (PORT datab (2826:2826:2826) (2894:2894:2894))
        (PORT datac (1566:1566:1566) (1490:1490:1490))
        (PORT datad (1419:1419:1419) (1393:1393:1393))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datab (1815:1815:1815) (1692:1692:1692))
        (PORT datac (250:250:250) (321:321:321))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1877:1877:1877))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1878:1878:1878))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1089:1089:1089))
        (PORT clk (2216:2216:2216) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2423:2423:2423))
        (PORT d[1] (2484:2484:2484) (2493:2493:2493))
        (PORT d[2] (2728:2728:2728) (2702:2702:2702))
        (PORT d[3] (2340:2340:2340) (2287:2287:2287))
        (PORT d[4] (2010:2010:2010) (1978:1978:1978))
        (PORT d[5] (2794:2794:2794) (2666:2666:2666))
        (PORT d[6] (2594:2594:2594) (2471:2471:2471))
        (PORT d[7] (1879:1879:1879) (1930:1930:1930))
        (PORT d[8] (1760:1760:1760) (1708:1708:1708))
        (PORT d[9] (1928:1928:1928) (1965:1965:1965))
        (PORT d[10] (1985:1985:1985) (1939:1939:1939))
        (PORT d[11] (2150:2150:2150) (2166:2166:2166))
        (PORT d[12] (2180:2180:2180) (2115:2115:2115))
        (PORT clk (2213:2213:2213) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2261:2261:2261))
        (PORT clk (2213:2213:2213) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2239:2239:2239))
        (PORT d[0] (2888:2888:2888) (2815:2815:2815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2219:2219:2219))
        (PORT d[1] (1816:1816:1816) (1811:1811:1811))
        (PORT d[2] (2526:2526:2526) (2395:2395:2395))
        (PORT d[3] (1905:1905:1905) (1814:1814:1814))
        (PORT d[4] (2379:2379:2379) (2317:2317:2317))
        (PORT d[5] (2551:2551:2551) (2419:2419:2419))
        (PORT d[6] (1776:1776:1776) (1784:1784:1784))
        (PORT d[7] (2466:2466:2466) (2327:2327:2327))
        (PORT d[8] (1941:1941:1941) (1887:1887:1887))
        (PORT d[9] (2265:2265:2265) (2195:2195:2195))
        (PORT d[10] (1935:1935:1935) (1868:1868:1868))
        (PORT d[11] (2185:2185:2185) (2218:2218:2218))
        (PORT d[12] (2655:2655:2655) (2573:2573:2573))
        (PORT clk (2174:2174:2174) (2158:2158:2158))
        (PORT stall (3170:3170:3170) (3269:3269:3269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2158:2158:2158))
        (PORT d[0] (1485:1485:1485) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1035:1035:1035))
        (PORT clk (2221:2221:2221) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2074:2074:2074))
        (PORT d[1] (2817:2817:2817) (2825:2825:2825))
        (PORT d[2] (3063:3063:3063) (3035:3035:3035))
        (PORT d[3] (2294:2294:2294) (2207:2207:2207))
        (PORT d[4] (2286:2286:2286) (2236:2236:2236))
        (PORT d[5] (3061:3061:3061) (2921:2921:2921))
        (PORT d[6] (2722:2722:2722) (2693:2693:2693))
        (PORT d[7] (1902:1902:1902) (1949:1949:1949))
        (PORT d[8] (2250:2250:2250) (2288:2288:2288))
        (PORT d[9] (2223:2223:2223) (2273:2273:2273))
        (PORT d[10] (2358:2358:2358) (2325:2325:2325))
        (PORT d[11] (2169:2169:2169) (2185:2185:2185))
        (PORT d[12] (2222:2222:2222) (2155:2155:2155))
        (PORT clk (2218:2218:2218) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2078:2078:2078))
        (PORT clk (2218:2218:2218) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2246:2246:2246))
        (PORT d[0] (2746:2746:2746) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2530:2530:2530))
        (PORT d[1] (2117:2117:2117) (2103:2103:2103))
        (PORT d[2] (2258:2258:2258) (2159:2159:2159))
        (PORT d[3] (2230:2230:2230) (2157:2157:2157))
        (PORT d[4] (2035:2035:2035) (1987:1987:1987))
        (PORT d[5] (2848:2848:2848) (2712:2712:2712))
        (PORT d[6] (1800:1800:1800) (1804:1804:1804))
        (PORT d[7] (2564:2564:2564) (2442:2442:2442))
        (PORT d[8] (2246:2246:2246) (2163:2163:2163))
        (PORT d[9] (2306:2306:2306) (2243:2243:2243))
        (PORT d[10] (2201:2201:2201) (2118:2118:2118))
        (PORT d[11] (2524:2524:2524) (2543:2543:2543))
        (PORT d[12] (2295:2295:2295) (2224:2224:2224))
        (PORT clk (2179:2179:2179) (2165:2165:2165))
        (PORT stall (2909:2909:2909) (2996:2996:2996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2165:2165:2165))
        (PORT d[0] (1892:1892:1892) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2171:2171:2171) (2245:2245:2245))
        (PORT datab (2143:2143:2143) (2066:2066:2066))
        (PORT datac (946:946:946) (887:887:887))
        (PORT datad (972:972:972) (907:907:907))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1550:1550:1550))
        (PORT clk (2182:2182:2182) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (2600:2600:2600))
        (PORT d[1] (2187:2187:2187) (2196:2196:2196))
        (PORT d[2] (2809:2809:2809) (2816:2816:2816))
        (PORT d[3] (2093:2093:2093) (2083:2083:2083))
        (PORT d[4] (2106:2106:2106) (2107:2107:2107))
        (PORT d[5] (3906:3906:3906) (3924:3924:3924))
        (PORT d[6] (2449:2449:2449) (2424:2424:2424))
        (PORT d[7] (2395:2395:2395) (2363:2363:2363))
        (PORT d[8] (2276:2276:2276) (2304:2304:2304))
        (PORT d[9] (2216:2216:2216) (2230:2230:2230))
        (PORT d[10] (2105:2105:2105) (2102:2102:2102))
        (PORT d[11] (2143:2143:2143) (2131:2131:2131))
        (PORT d[12] (2292:2292:2292) (2252:2252:2252))
        (PORT clk (2179:2179:2179) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2357:2357:2357))
        (PORT clk (2179:2179:2179) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2206:2206:2206))
        (PORT d[0] (2969:2969:2969) (2911:2911:2911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2056:2056:2056))
        (PORT d[1] (2058:2058:2058) (2020:2020:2020))
        (PORT d[2] (2643:2643:2643) (2565:2565:2565))
        (PORT d[3] (2579:2579:2579) (2506:2506:2506))
        (PORT d[4] (2324:2324:2324) (2273:2273:2273))
        (PORT d[5] (2557:2557:2557) (2467:2467:2467))
        (PORT d[6] (2361:2361:2361) (2336:2336:2336))
        (PORT d[7] (2622:2622:2622) (2515:2515:2515))
        (PORT d[8] (2327:2327:2327) (2270:2270:2270))
        (PORT d[9] (2398:2398:2398) (2366:2366:2366))
        (PORT d[10] (2713:2713:2713) (2669:2669:2669))
        (PORT d[11] (2525:2525:2525) (2570:2570:2570))
        (PORT d[12] (2395:2395:2395) (2376:2376:2376))
        (PORT clk (2140:2140:2140) (2125:2125:2125))
        (PORT stall (2659:2659:2659) (2722:2722:2722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2125:2125:2125))
        (PORT d[0] (1921:1921:1921) (1854:1854:1854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1609:1609:1609))
        (PORT clk (2194:2194:2194) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (2967:2967:2967))
        (PORT d[1] (2729:2729:2729) (2725:2725:2725))
        (PORT d[2] (2795:2795:2795) (2802:2802:2802))
        (PORT d[3] (1967:1967:1967) (2005:2005:2005))
        (PORT d[4] (2405:2405:2405) (2394:2394:2394))
        (PORT d[5] (3110:3110:3110) (3127:3127:3127))
        (PORT d[6] (2479:2479:2479) (2464:2464:2464))
        (PORT d[7] (2488:2488:2488) (2475:2475:2475))
        (PORT d[8] (2532:2532:2532) (2536:2536:2536))
        (PORT d[9] (2477:2477:2477) (2456:2456:2456))
        (PORT d[10] (2428:2428:2428) (2432:2432:2432))
        (PORT d[11] (2330:2330:2330) (2290:2290:2290))
        (PORT d[12] (2436:2436:2436) (2434:2434:2434))
        (PORT clk (2191:2191:2191) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2441:2441:2441))
        (PORT clk (2191:2191:2191) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2221:2221:2221))
        (PORT d[0] (3042:3042:3042) (2995:2995:2995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2765:2765:2765))
        (PORT d[1] (2775:2775:2775) (2714:2714:2714))
        (PORT d[2] (2657:2657:2657) (2629:2629:2629))
        (PORT d[3] (1867:1867:1867) (1877:1877:1877))
        (PORT d[4] (2678:2678:2678) (2688:2688:2688))
        (PORT d[5] (2527:2527:2527) (2499:2499:2499))
        (PORT d[6] (2316:2316:2316) (2277:2277:2277))
        (PORT d[7] (2441:2441:2441) (2434:2434:2434))
        (PORT d[8] (2408:2408:2408) (2346:2346:2346))
        (PORT d[9] (2449:2449:2449) (2467:2467:2467))
        (PORT d[10] (2604:2604:2604) (2536:2536:2536))
        (PORT d[11] (2193:2193:2193) (2195:2195:2195))
        (PORT d[12] (2484:2484:2484) (2506:2506:2506))
        (PORT clk (2152:2152:2152) (2140:2140:2140))
        (PORT stall (3669:3669:3669) (3815:3815:3815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2140:2140:2140))
        (PORT d[0] (2026:2026:2026) (1988:1988:1988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2166:2166:2166) (2239:2239:2239))
        (PORT datab (2144:2144:2144) (2067:2067:2067))
        (PORT datac (1296:1296:1296) (1243:1243:1243))
        (PORT datad (1748:1748:1748) (1653:1653:1653))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2105:2105:2105) (2042:2042:2042))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2020:2020:2020))
        (PORT clk (2198:2198:2198) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (2985:2985:2985))
        (PORT d[1] (2749:2749:2749) (2737:2737:2737))
        (PORT d[2] (2833:2833:2833) (2840:2840:2840))
        (PORT d[3] (1966:1966:1966) (1998:1998:1998))
        (PORT d[4] (2488:2488:2488) (2521:2521:2521))
        (PORT d[5] (3352:3352:3352) (3304:3304:3304))
        (PORT d[6] (2460:2460:2460) (2448:2448:2448))
        (PORT d[7] (2443:2443:2443) (2421:2421:2421))
        (PORT d[8] (2255:2255:2255) (2293:2293:2293))
        (PORT d[9] (2542:2542:2542) (2524:2524:2524))
        (PORT d[10] (2422:2422:2422) (2425:2425:2425))
        (PORT d[11] (2385:2385:2385) (2368:2368:2368))
        (PORT d[12] (2437:2437:2437) (2435:2435:2435))
        (PORT clk (2195:2195:2195) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2698:2698:2698))
        (PORT clk (2195:2195:2195) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (PORT d[0] (3313:3313:3313) (3252:3252:3252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (2766:2766:2766))
        (PORT d[1] (2831:2831:2831) (2830:2830:2830))
        (PORT d[2] (2683:2683:2683) (2655:2655:2655))
        (PORT d[3] (1868:1868:1868) (1878:1878:1878))
        (PORT d[4] (2658:2658:2658) (2669:2669:2669))
        (PORT d[5] (2518:2518:2518) (2500:2500:2500))
        (PORT d[6] (2317:2317:2317) (2278:2278:2278))
        (PORT d[7] (2433:2433:2433) (2435:2435:2435))
        (PORT d[8] (2359:2359:2359) (2298:2298:2298))
        (PORT d[9] (2159:2159:2159) (2195:2195:2195))
        (PORT d[10] (2786:2786:2786) (2767:2767:2767))
        (PORT d[11] (2157:2157:2157) (2169:2169:2169))
        (PORT d[12] (2508:2508:2508) (2539:2539:2539))
        (PORT clk (2156:2156:2156) (2144:2144:2144))
        (PORT stall (3347:3347:3347) (3483:3483:3483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2144:2144:2144))
        (PORT d[0] (2002:2002:2002) (1961:1961:1961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (977:977:977) (921:921:921))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (2677:2677:2677))
        (PORT d[1] (2207:2207:2207) (2230:2230:2230))
        (PORT d[2] (2842:2842:2842) (2847:2847:2847))
        (PORT d[3] (2005:2005:2005) (1965:1965:1965))
        (PORT d[4] (1767:1767:1767) (1749:1749:1749))
        (PORT d[5] (2787:2787:2787) (2661:2661:2661))
        (PORT d[6] (2703:2703:2703) (2673:2673:2673))
        (PORT d[7] (2143:2143:2143) (2164:2164:2164))
        (PORT d[8] (2223:2223:2223) (2233:2233:2233))
        (PORT d[9] (1913:1913:1913) (1947:1947:1947))
        (PORT d[10] (2276:2276:2276) (2213:2213:2213))
        (PORT d[11] (2131:2131:2131) (2141:2141:2141))
        (PORT d[12] (1871:1871:1871) (1824:1824:1824))
        (PORT clk (2207:2207:2207) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2456:2456:2456))
        (PORT clk (2207:2207:2207) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (PORT d[0] (2834:2834:2834) (2763:2763:2763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2213:2213:2213))
        (PORT d[1] (1823:1823:1823) (1819:1819:1819))
        (PORT d[2] (2247:2247:2247) (2147:2147:2147))
        (PORT d[3] (2213:2213:2213) (2146:2146:2146))
        (PORT d[4] (2351:2351:2351) (2279:2279:2279))
        (PORT d[5] (2620:2620:2620) (2501:2501:2501))
        (PORT d[6] (1762:1762:1762) (1753:1753:1753))
        (PORT d[7] (2536:2536:2536) (2424:2424:2424))
        (PORT d[8] (2206:2206:2206) (2121:2121:2121))
        (PORT d[9] (2271:2271:2271) (2201:2201:2201))
        (PORT d[10] (2224:2224:2224) (2141:2141:2141))
        (PORT d[11] (2473:2473:2473) (2494:2494:2494))
        (PORT d[12] (2276:2276:2276) (2206:2206:2206))
        (PORT clk (2168:2168:2168) (2155:2155:2155))
        (PORT stall (3164:3164:3164) (3263:3263:3263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2155:2155:2155))
        (PORT d[0] (1615:1615:1615) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2170:2170:2170) (2244:2244:2244))
        (PORT datab (2143:2143:2143) (2066:2066:2066))
        (PORT datac (1826:1826:1826) (1744:1744:1744))
        (PORT datad (981:981:981) (933:933:933))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1513:1513:1513))
        (PORT clk (2212:2212:2212) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2595:2595:2595))
        (PORT d[1] (2652:2652:2652) (2700:2700:2700))
        (PORT d[2] (3107:3107:3107) (3102:3102:3102))
        (PORT d[3] (2171:2171:2171) (2173:2173:2173))
        (PORT d[4] (2407:2407:2407) (2398:2398:2398))
        (PORT d[5] (3474:3474:3474) (3467:3467:3467))
        (PORT d[6] (1888:1888:1888) (1800:1800:1800))
        (PORT d[7] (2394:2394:2394) (2470:2470:2470))
        (PORT d[8] (2059:2059:2059) (2015:2015:2015))
        (PORT d[9] (2314:2314:2314) (2379:2379:2379))
        (PORT d[10] (2312:2312:2312) (2248:2248:2248))
        (PORT d[11] (2237:2237:2237) (2145:2145:2145))
        (PORT d[12] (2104:2104:2104) (2066:2066:2066))
        (PORT clk (2209:2209:2209) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2207:2207:2207))
        (PORT clk (2209:2209:2209) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2238:2238:2238))
        (PORT d[0] (2851:2851:2851) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2489:2489:2489))
        (PORT d[1] (2302:2302:2302) (2229:2229:2229))
        (PORT d[2] (2257:2257:2257) (2150:2150:2150))
        (PORT d[3] (2106:2106:2106) (2086:2086:2086))
        (PORT d[4] (2672:2672:2672) (2675:2675:2675))
        (PORT d[5] (1910:1910:1910) (1816:1816:1816))
        (PORT d[6] (1613:1613:1613) (1566:1566:1566))
        (PORT d[7] (2256:2256:2256) (2154:2154:2154))
        (PORT d[8] (2292:2292:2292) (2196:2196:2196))
        (PORT d[9] (2263:2263:2263) (2198:2198:2198))
        (PORT d[10] (2051:2051:2051) (2019:2019:2019))
        (PORT d[11] (2343:2343:2343) (2302:2302:2302))
        (PORT d[12] (2713:2713:2713) (2685:2685:2685))
        (PORT clk (2170:2170:2170) (2157:2157:2157))
        (PORT stall (2651:2651:2651) (2827:2827:2827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2157:2157:2157))
        (PORT d[0] (1738:1738:1738) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1139:1139:1139))
        (PORT clk (2190:2190:2190) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2886:2886:2886))
        (PORT d[1] (2640:2640:2640) (2693:2693:2693))
        (PORT d[2] (2844:2844:2844) (2858:2858:2858))
        (PORT d[3] (1899:1899:1899) (1922:1922:1922))
        (PORT d[4] (2390:2390:2390) (2379:2379:2379))
        (PORT d[5] (2423:2423:2423) (2412:2412:2412))
        (PORT d[6] (1897:1897:1897) (1813:1813:1813))
        (PORT d[7] (2727:2727:2727) (2801:2801:2801))
        (PORT d[8] (2479:2479:2479) (2440:2440:2440))
        (PORT d[9] (2362:2362:2362) (2310:2310:2310))
        (PORT d[10] (2300:2300:2300) (2268:2268:2268))
        (PORT d[11] (2490:2490:2490) (2373:2373:2373))
        (PORT d[12] (2055:2055:2055) (2014:2014:2014))
        (PORT clk (2187:2187:2187) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2371:2371:2371))
        (PORT clk (2187:2187:2187) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2214:2214:2214))
        (PORT d[0] (2968:2968:2968) (2925:2925:2925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2463:2463:2463))
        (PORT d[1] (2292:2292:2292) (2187:2187:2187))
        (PORT d[2] (2234:2234:2234) (2127:2127:2127))
        (PORT d[3] (2049:2049:2049) (2027:2027:2027))
        (PORT d[4] (2320:2320:2320) (2343:2343:2343))
        (PORT d[5] (1622:1622:1622) (1549:1549:1549))
        (PORT d[6] (1777:1777:1777) (1769:1769:1769))
        (PORT d[7] (1882:1882:1882) (1783:1783:1783))
        (PORT d[8] (2320:2320:2320) (2229:2229:2229))
        (PORT d[9] (1977:1977:1977) (1929:1929:1929))
        (PORT d[10] (2340:2340:2340) (2281:2281:2281))
        (PORT d[11] (2342:2342:2342) (2314:2314:2314))
        (PORT d[12] (2371:2371:2371) (2358:2358:2358))
        (PORT clk (2148:2148:2148) (2133:2133:2133))
        (PORT stall (2376:2376:2376) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2133:2133:2133))
        (PORT d[0] (1799:1799:1799) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2332:2332:2332) (2357:2357:2357))
        (PORT datab (2214:2214:2214) (2141:2141:2141))
        (PORT datac (688:688:688) (649:649:649))
        (PORT datad (372:372:372) (348:348:348))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (2398:2398:2398) (2308:2308:2308))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (825:825:825) (754:754:754))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (462:462:462) (474:474:474))
        (PORT datac (357:357:357) (351:351:351))
        (PORT datad (1811:1811:1811) (1697:1697:1697))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1802:1802:1802) (1805:1805:1805))
        (PORT datab (1953:1953:1953) (1904:1904:1904))
        (PORT datac (1521:1521:1521) (1445:1445:1445))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RDM\|conteudo\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1877:1877:1877))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2184:2184:2184) (2067:2067:2067))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (775:775:775))
        (PORT datab (808:808:808) (794:794:794))
        (PORT datac (959:959:959) (908:908:908))
        (PORT datad (1697:1697:1697) (1696:1696:1696))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (691:691:691) (685:685:685))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1022:1022:1022))
        (PORT datab (696:696:696) (699:699:699))
        (PORT datac (626:626:626) (627:627:627))
        (PORT datad (783:783:783) (773:773:773))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (966:966:966))
        (PORT datab (1065:1065:1065) (1020:1020:1020))
        (PORT datac (1755:1755:1755) (1759:1759:1759))
        (PORT datad (607:607:607) (547:547:547))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (1795:1795:1795))
        (PORT datab (1686:1686:1686) (1625:1625:1625))
        (PORT datac (1037:1037:1037) (1012:1012:1012))
        (PORT datad (617:617:617) (615:615:615))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (638:638:638))
        (PORT datab (1685:1685:1685) (1624:1624:1624))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (362:362:362) (339:339:339))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (406:406:406))
        (PORT datab (428:428:428) (400:400:400))
        (PORT datac (625:625:625) (601:601:601))
        (PORT datad (690:690:690) (657:657:657))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (677:677:677) (650:650:650))
        (PORT datac (600:600:600) (553:553:553))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (931:931:931))
        (PORT datab (1021:1021:1021) (978:978:978))
        (PORT datac (261:261:261) (336:336:336))
        (PORT datad (766:766:766) (757:757:757))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (371:371:371))
        (PORT datab (798:798:798) (794:794:794))
        (PORT datac (708:708:708) (691:691:691))
        (PORT datad (607:607:607) (556:556:556))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (384:384:384))
        (PORT datab (800:800:800) (796:796:796))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (672:672:672))
        (PORT datac (356:356:356) (340:340:340))
        (PORT datad (689:689:689) (657:657:657))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (571:571:571))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ffZ\|conteudo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1600:1600:1600) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|writePC\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (527:527:527))
        (PORT datab (482:482:482) (535:535:535))
        (PORT datac (906:906:906) (886:886:886))
        (PORT datad (224:224:224) (249:249:249))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteRDM\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (275:275:275))
        (PORT datab (471:471:471) (513:513:513))
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (404:404:404) (393:393:393))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteREM\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (400:400:400) (380:380:380))
        (PORT datad (229:229:229) (248:248:248))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteREM\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1136:1136:1136))
        (PORT datab (469:469:469) (511:511:511))
        (PORT datac (719:719:719) (723:723:723))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|selectREM)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (766:766:766))
        (PORT datab (744:744:744) (736:736:736))
        (PORT datac (212:212:212) (242:242:242))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxREM\|q\[14\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1024:1024:1024) (997:997:997))
        (PORT datac (2000:2000:2000) (1987:1987:1987))
        (PORT datad (751:751:751) (726:726:726))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE REM\|conteudo\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1924:1924:1924))
        (PORT asdata (1041:1041:1041) (1018:1018:1018))
        (PORT ena (1393:1393:1393) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (827:827:827))
        (PORT datab (737:737:737) (744:744:744))
        (PORT datad (984:984:984) (938:938:938))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode1145w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (364:364:364))
        (PORT datab (274:274:274) (328:328:328))
        (PORT datac (234:234:234) (286:286:286))
        (PORT datad (1039:1039:1039) (1012:1012:1012))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2010:2010:2010))
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3409:3409:3409) (3377:3377:3377))
        (PORT d[1] (3261:3261:3261) (3312:3312:3312))
        (PORT d[2] (2861:2861:2861) (2884:2884:2884))
        (PORT d[3] (2651:2651:2651) (2594:2594:2594))
        (PORT d[4] (2512:2512:2512) (2533:2533:2533))
        (PORT d[5] (3291:3291:3291) (3246:3246:3246))
        (PORT d[6] (3141:3141:3141) (3141:3141:3141))
        (PORT d[7] (2993:2993:2993) (3061:3061:3061))
        (PORT d[8] (2519:2519:2519) (2545:2545:2545))
        (PORT d[9] (2591:2591:2591) (2623:2623:2623))
        (PORT d[10] (2321:2321:2321) (2365:2365:2365))
        (PORT d[11] (2554:2554:2554) (2577:2577:2577))
        (PORT d[12] (2668:2668:2668) (2634:2634:2634))
        (PORT clk (2221:2221:2221) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2360:2360:2360))
        (PORT clk (2221:2221:2221) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3197:3197:3197))
        (PORT d[1] (3376:3376:3376) (3354:3354:3354))
        (PORT d[2] (2655:2655:2655) (2767:2767:2767))
        (PORT d[3] (3575:3575:3575) (3469:3469:3469))
        (PORT d[4] (2966:2966:2966) (3078:3078:3078))
        (PORT d[5] (2397:2397:2397) (2413:2413:2413))
        (PORT d[6] (3198:3198:3198) (3234:3234:3234))
        (PORT d[7] (2464:2464:2464) (2493:2493:2493))
        (PORT d[8] (4443:4443:4443) (4405:4405:4405))
        (PORT d[9] (3998:3998:3998) (4101:4101:4101))
        (PORT d[10] (3163:3163:3163) (3154:3154:3154))
        (PORT d[11] (2544:2544:2544) (2607:2607:2607))
        (PORT d[12] (4881:4881:4881) (4660:4660:4660))
        (PORT clk (2223:2223:2223) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (1974:1974:1974))
        (PORT clk (2207:2207:2207) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3385:3385:3385))
        (PORT d[1] (2883:2883:2883) (2907:2907:2907))
        (PORT d[2] (2533:2533:2533) (2565:2565:2565))
        (PORT d[3] (2477:2477:2477) (2482:2482:2482))
        (PORT d[4] (2247:2247:2247) (2294:2294:2294))
        (PORT d[5] (3421:3421:3421) (3409:3409:3409))
        (PORT d[6] (3132:3132:3132) (3137:3137:3137))
        (PORT d[7] (3029:3029:3029) (3099:3099:3099))
        (PORT d[8] (2506:2506:2506) (2518:2518:2518))
        (PORT d[9] (2330:2330:2330) (2373:2373:2373))
        (PORT d[10] (2298:2298:2298) (2351:2351:2351))
        (PORT d[11] (2474:2474:2474) (2478:2478:2478))
        (PORT d[12] (2629:2629:2629) (2577:2577:2577))
        (PORT clk (2204:2204:2204) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2493:2493:2493))
        (PORT clk (2204:2204:2204) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3662:3662:3662) (3686:3686:3686))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3452:3452:3452))
        (PORT d[1] (2272:2272:2272) (2329:2329:2329))
        (PORT d[2] (3020:3020:3020) (3108:3108:3108))
        (PORT d[3] (3829:3829:3829) (3726:3726:3726))
        (PORT d[4] (3461:3461:3461) (3528:3528:3528))
        (PORT d[5] (2107:2107:2107) (2126:2126:2126))
        (PORT d[6] (3469:3469:3469) (3512:3512:3512))
        (PORT d[7] (2158:2158:2158) (2208:2208:2208))
        (PORT d[8] (4115:4115:4115) (4092:4092:4092))
        (PORT d[9] (3957:3957:3957) (4058:4058:4058))
        (PORT d[10] (3179:3179:3179) (3194:3194:3194))
        (PORT d[11] (2589:2589:2589) (2627:2627:2627))
        (PORT d[12] (3625:3625:3625) (3598:3598:3598))
        (PORT clk (2206:2206:2206) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1271:1271:1271))
        (PORT datab (2460:2460:2460) (2456:2456:2456))
        (PORT datac (2056:2056:2056) (2067:2067:2067))
        (PORT datad (983:983:983) (924:924:924))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (1987:1987:1987))
        (PORT clk (2221:2221:2221) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3135:3135:3135))
        (PORT d[1] (3293:3293:3293) (3344:3344:3344))
        (PORT d[2] (2832:2832:2832) (2838:2838:2838))
        (PORT d[3] (2765:2765:2765) (2750:2750:2750))
        (PORT d[4] (2628:2628:2628) (2677:2677:2677))
        (PORT d[5] (3116:3116:3116) (3120:3120:3120))
        (PORT d[6] (3138:3138:3138) (3130:3130:3130))
        (PORT d[7] (2961:2961:2961) (3031:3031:3031))
        (PORT d[8] (2496:2496:2496) (2538:2538:2538))
        (PORT d[9] (2617:2617:2617) (2647:2647:2647))
        (PORT d[10] (2325:2325:2325) (2376:2376:2376))
        (PORT d[11] (2530:2530:2530) (2554:2554:2554))
        (PORT d[12] (2668:2668:2668) (2633:2633:2633))
        (PORT clk (2218:2218:2218) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2675:2675:2675))
        (PORT clk (2218:2218:2218) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3676:3676:3676) (3700:3700:3700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3435:3435:3435) (3433:3433:3433))
        (PORT d[1] (2498:2498:2498) (2531:2531:2531))
        (PORT d[2] (2715:2715:2715) (2829:2829:2829))
        (PORT d[3] (3549:3549:3549) (3461:3461:3461))
        (PORT d[4] (4216:4216:4216) (4158:4158:4158))
        (PORT d[5] (2125:2125:2125) (2145:2145:2145))
        (PORT d[6] (3168:3168:3168) (3216:3216:3216))
        (PORT d[7] (2791:2791:2791) (2799:2799:2799))
        (PORT d[8] (4429:4429:4429) (4392:4392:4392))
        (PORT d[9] (3998:3998:3998) (4101:4101:4101))
        (PORT d[10] (3169:3169:3169) (3161:3161:3161))
        (PORT d[11] (2584:2584:2584) (2645:2645:2645))
        (PORT d[12] (3290:3290:3290) (3280:3280:3280))
        (PORT clk (2220:2220:2220) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (1963:1963:1963))
        (PORT clk (2195:2195:2195) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3097:3097:3097) (3052:3052:3052))
        (PORT d[1] (2895:2895:2895) (2923:2923:2923))
        (PORT d[2] (2894:2894:2894) (2919:2919:2919))
        (PORT d[3] (2438:2438:2438) (2431:2431:2431))
        (PORT d[4] (2200:2200:2200) (2225:2225:2225))
        (PORT d[5] (3439:3439:3439) (3427:3427:3427))
        (PORT d[6] (3104:3104:3104) (3102:3102:3102))
        (PORT d[7] (3011:3011:3011) (3083:3083:3083))
        (PORT d[8] (2527:2527:2527) (2559:2559:2559))
        (PORT d[9] (2250:2250:2250) (2295:2295:2295))
        (PORT d[10] (2304:2304:2304) (2357:2357:2357))
        (PORT d[11] (2558:2558:2558) (2562:2562:2562))
        (PORT d[12] (2524:2524:2524) (2526:2526:2526))
        (PORT clk (2192:2192:2192) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2479:2479:2479))
        (PORT clk (2192:2192:2192) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3650:3650:3650) (3674:3674:3674))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3409:3409:3409))
        (PORT d[1] (1969:1969:1969) (2024:2024:2024))
        (PORT d[2] (2646:2646:2646) (2758:2758:2758))
        (PORT d[3] (4174:4174:4174) (4059:4059:4059))
        (PORT d[4] (3157:3157:3157) (3231:3231:3231))
        (PORT d[5] (2147:2147:2147) (2164:2164:2164))
        (PORT d[6] (3109:3109:3109) (3162:3162:3162))
        (PORT d[7] (2470:2470:2470) (2502:2502:2502))
        (PORT d[8] (3788:3788:3788) (3777:3777:3777))
        (PORT d[9] (3370:3370:3370) (3318:3318:3318))
        (PORT d[10] (3193:3193:3193) (3212:3212:3212))
        (PORT d[11] (1988:1988:1988) (2070:2070:2070))
        (PORT d[12] (5539:5539:5539) (5292:5292:5292))
        (PORT clk (2194:2194:2194) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2091:2091:2091) (2104:2104:2104))
        (PORT datab (2463:2463:2463) (2460:2460:2460))
        (PORT datac (1342:1342:1342) (1273:1273:1273))
        (PORT datad (1007:1007:1007) (949:949:949))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2158:2158:2158) (2039:2039:2039))
        (PORT clk (2181:2181:2181) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3032:3032:3032))
        (PORT d[1] (2901:2901:2901) (2922:2922:2922))
        (PORT d[2] (2856:2856:2856) (2878:2878:2878))
        (PORT d[3] (2456:2456:2456) (2465:2465:2465))
        (PORT d[4] (2572:2572:2572) (2602:2602:2602))
        (PORT d[5] (2964:2964:2964) (2908:2908:2908))
        (PORT d[6] (3110:3110:3110) (3108:3108:3108))
        (PORT d[7] (2601:2601:2601) (2656:2656:2656))
        (PORT d[8] (2195:2195:2195) (2212:2212:2212))
        (PORT d[9] (2545:2545:2545) (2574:2574:2574))
        (PORT d[10] (2307:2307:2307) (2358:2358:2358))
        (PORT d[11] (2196:2196:2196) (2215:2215:2215))
        (PORT d[12] (2546:2546:2546) (2573:2573:2573))
        (PORT clk (2178:2178:2178) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (2837:2837:2837))
        (PORT clk (2178:2178:2178) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3636:3636:3636) (3661:3661:3661))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3132:3132:3132))
        (PORT d[1] (1977:1977:1977) (2033:2033:2033))
        (PORT d[2] (2638:2638:2638) (2750:2750:2750))
        (PORT d[3] (4171:4171:4171) (4058:4058:4058))
        (PORT d[4] (2618:2618:2618) (2729:2729:2729))
        (PORT d[5] (2159:2159:2159) (2179:2179:2179))
        (PORT d[6] (3181:3181:3181) (3230:3230:3230))
        (PORT d[7] (2434:2434:2434) (2460:2460:2460))
        (PORT d[8] (3780:3780:3780) (3768:3768:3768))
        (PORT d[9] (3033:3033:3033) (3005:3005:3005))
        (PORT d[10] (3202:3202:3202) (3226:3226:3226))
        (PORT d[11] (2317:2317:2317) (2378:2378:2378))
        (PORT d[12] (5568:5568:5568) (5323:5323:5323))
        (PORT clk (2180:2180:2180) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (1936:1936:1936))
        (PORT clk (2212:2212:2212) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (3101:3101:3101))
        (PORT d[1] (2917:2917:2917) (2977:2977:2977))
        (PORT d[2] (2795:2795:2795) (2790:2790:2790))
        (PORT d[3] (2542:2542:2542) (2551:2551:2551))
        (PORT d[4] (2279:2279:2279) (2331:2331:2331))
        (PORT d[5] (3123:3123:3123) (3128:3128:3128))
        (PORT d[6] (3154:3154:3154) (3153:3153:3153))
        (PORT d[7] (2957:2957:2957) (3029:3029:3029))
        (PORT d[8] (2505:2505:2505) (2518:2518:2518))
        (PORT d[9] (2558:2558:2558) (2586:2586:2586))
        (PORT d[10] (2286:2286:2286) (2339:2339:2339))
        (PORT d[11] (2238:2238:2238) (2253:2253:2253))
        (PORT d[12] (2649:2649:2649) (2615:2615:2615))
        (PORT clk (2209:2209:2209) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2729:2729:2729))
        (PORT clk (2209:2209:2209) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3667:3667:3667) (3691:3691:3691))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3208:3208:3208))
        (PORT d[1] (2297:2297:2297) (2353:2353:2353))
        (PORT d[2] (2648:2648:2648) (2760:2760:2760))
        (PORT d[3] (3821:3821:3821) (3717:3717:3717))
        (PORT d[4] (3454:3454:3454) (3523:3523:3523))
        (PORT d[5] (2107:2107:2107) (2128:2128:2128))
        (PORT d[6] (3161:3161:3161) (3217:3217:3217))
        (PORT d[7] (2808:2808:2808) (2817:2817:2817))
        (PORT d[8] (4122:4122:4122) (4100:4100:4100))
        (PORT d[9] (3689:3689:3689) (3817:3817:3817))
        (PORT d[10] (3188:3188:3188) (3211:3211:3211))
        (PORT d[11] (2901:2901:2901) (2918:2918:2918))
        (PORT d[12] (5196:5196:5196) (4963:4963:4963))
        (PORT clk (2211:2211:2211) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2091:2091:2091) (2103:2103:2103))
        (PORT datab (2463:2463:2463) (2460:2460:2460))
        (PORT datac (724:724:724) (681:681:681))
        (PORT datad (1312:1312:1312) (1238:1238:1238))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (2738:2738:2738) (2729:2729:2729))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1287:1287:1287))
        (PORT clk (2190:2190:2190) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2345:2345:2345))
        (PORT d[1] (2902:2902:2902) (2934:2934:2934))
        (PORT d[2] (3212:3212:3212) (3261:3261:3261))
        (PORT d[3] (2125:2125:2125) (2122:2122:2122))
        (PORT d[4] (2411:2411:2411) (2387:2387:2387))
        (PORT d[5] (3391:3391:3391) (3345:3345:3345))
        (PORT d[6] (2873:2873:2873) (2881:2881:2881))
        (PORT d[7] (2691:2691:2691) (2776:2776:2776))
        (PORT d[8] (2343:2343:2343) (2322:2322:2322))
        (PORT d[9] (2387:2387:2387) (2356:2356:2356))
        (PORT d[10] (2760:2760:2760) (2683:2683:2683))
        (PORT d[11] (2473:2473:2473) (2467:2467:2467))
        (PORT d[12] (2336:2336:2336) (2302:2302:2302))
        (PORT clk (2187:2187:2187) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2522:2522:2522))
        (PORT clk (2187:2187:2187) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2213:2213:2213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3645:3645:3645) (3668:3668:3668))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (2732:2732:2732))
        (PORT d[1] (3507:3507:3507) (3505:3505:3505))
        (PORT d[2] (2715:2715:2715) (2824:2824:2824))
        (PORT d[3] (2497:2497:2497) (2362:2362:2362))
        (PORT d[4] (3783:3783:3783) (3685:3685:3685))
        (PORT d[5] (2274:2274:2274) (2195:2195:2195))
        (PORT d[6] (2537:2537:2537) (2459:2459:2459))
        (PORT d[7] (2429:2429:2429) (2466:2466:2466))
        (PORT d[8] (3219:3219:3219) (3260:3260:3260))
        (PORT d[9] (2343:2343:2343) (2285:2285:2285))
        (PORT d[10] (2512:2512:2512) (2390:2390:2390))
        (PORT d[11] (2282:2282:2282) (2349:2349:2349))
        (PORT d[12] (2280:2280:2280) (2212:2212:2212))
        (PORT clk (2189:2189:2189) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1579:1579:1579))
        (PORT clk (2190:2190:2190) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2564:2564:2564))
        (PORT d[1] (2930:2930:2930) (2964:2964:2964))
        (PORT d[2] (3272:3272:3272) (3318:3318:3318))
        (PORT d[3] (2407:2407:2407) (2387:2387:2387))
        (PORT d[4] (2403:2403:2403) (2378:2378:2378))
        (PORT d[5] (3023:3023:3023) (2993:2993:2993))
        (PORT d[6] (2505:2505:2505) (2532:2532:2532))
        (PORT d[7] (3024:3024:3024) (3093:3093:3093))
        (PORT d[8] (2540:2540:2540) (2553:2553:2553))
        (PORT d[9] (2416:2416:2416) (2371:2371:2371))
        (PORT d[10] (2690:2690:2690) (2631:2631:2631))
        (PORT d[11] (2562:2562:2562) (2573:2573:2573))
        (PORT d[12] (2540:2540:2540) (2467:2467:2467))
        (PORT clk (2187:2187:2187) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2306:2306:2306))
        (PORT clk (2187:2187:2187) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2213:2213:2213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3645:3645:3645) (3668:3668:3668))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3025:3025:3025))
        (PORT d[1] (3216:3216:3216) (3249:3249:3249))
        (PORT d[2] (2737:2737:2737) (2847:2847:2847))
        (PORT d[3] (3555:3555:3555) (3442:3442:3442))
        (PORT d[4] (4465:4465:4465) (4334:4334:4334))
        (PORT d[5] (2593:2593:2593) (2501:2501:2501))
        (PORT d[6] (2527:2527:2527) (2444:2444:2444))
        (PORT d[7] (2481:2481:2481) (2530:2530:2530))
        (PORT d[8] (3224:3224:3224) (3268:3268:3268))
        (PORT d[9] (2368:2368:2368) (2312:2312:2312))
        (PORT d[10] (2775:2775:2775) (2646:2646:2646))
        (PORT d[11] (2564:2564:2564) (2617:2617:2617))
        (PORT d[12] (2254:2254:2254) (2174:2174:2174))
        (PORT clk (2189:2189:2189) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1612:1612:1612) (1550:1550:1550))
        (PORT datab (2460:2460:2460) (2456:2456:2456))
        (PORT datac (2056:2056:2056) (2067:2067:2067))
        (PORT datad (1464:1464:1464) (1380:1380:1380))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2739:2739:2739) (2731:2731:2731))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1310:1310:1310))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2748:2748:2748))
        (PORT d[1] (3189:3189:3189) (3224:3224:3224))
        (PORT d[2] (2711:2711:2711) (2824:2824:2824))
        (PORT d[3] (3553:3553:3553) (3443:3443:3443))
        (PORT d[4] (4462:4462:4462) (4334:4334:4334))
        (PORT d[5] (2606:2606:2606) (2517:2517:2517))
        (PORT d[6] (2588:2588:2588) (2514:2514:2514))
        (PORT d[7] (2509:2509:2509) (2547:2547:2547))
        (PORT d[8] (3194:3194:3194) (3235:3235:3235))
        (PORT d[9] (2392:2392:2392) (2337:2337:2337))
        (PORT d[10] (4164:4164:4164) (4022:4022:4022))
        (PORT d[11] (3182:3182:3182) (3220:3220:3220))
        (PORT d[12] (2552:2552:2552) (2475:2475:2475))
        (PORT clk (2195:2195:2195) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2494:2494:2494))
        (PORT clk (2195:2195:2195) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2223:2223:2223))
        (PORT d[0] (2982:2982:2982) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1639:1639:1639))
        (PORT clk (2212:2212:2212) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (1789:1789:1789))
        (PORT d[1] (3033:3033:3033) (2998:2998:2998))
        (PORT d[2] (2683:2683:2683) (2790:2790:2790))
        (PORT d[3] (2455:2455:2455) (2333:2333:2333))
        (PORT d[4] (1582:1582:1582) (1530:1530:1530))
        (PORT d[5] (1942:1942:1942) (1875:1875:1875))
        (PORT d[6] (2207:2207:2207) (2144:2144:2144))
        (PORT d[7] (1796:1796:1796) (1782:1782:1782))
        (PORT d[8] (2864:2864:2864) (2890:2890:2890))
        (PORT d[9] (2013:2013:2013) (1967:1967:1967))
        (PORT d[10] (2781:2781:2781) (2655:2655:2655))
        (PORT d[11] (2162:2162:2162) (2190:2190:2190))
        (PORT d[12] (1949:1949:1949) (1894:1894:1894))
        (PORT clk (2209:2209:2209) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (1925:1925:1925))
        (PORT clk (2209:2209:2209) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2236:2236:2236))
        (PORT d[0] (3373:3373:3373) (3342:3342:3342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2128:2128:2128) (2052:2052:2052))
        (PORT datab (2001:2001:2001) (2025:2025:2025))
        (PORT datac (1585:1585:1585) (1499:1499:1499))
        (PORT datad (972:972:972) (918:918:918))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (796:796:796) (770:770:770))
        (PORT clk (2188:2188:2188) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3404:3404:3404) (3415:3415:3415))
        (PORT d[1] (1949:1949:1949) (2008:2008:2008))
        (PORT d[2] (2911:2911:2911) (2972:2972:2972))
        (PORT d[3] (4162:4162:4162) (4049:4049:4049))
        (PORT d[4] (3159:3159:3159) (3224:3224:3224))
        (PORT d[5] (2106:2106:2106) (2127:2127:2127))
        (PORT d[6] (3479:3479:3479) (3519:3519:3519))
        (PORT d[7] (2450:2450:2450) (2468:2468:2468))
        (PORT d[8] (3785:3785:3785) (3776:3776:3776))
        (PORT d[9] (3991:3991:3991) (4091:4091:4091))
        (PORT d[10] (3249:3249:3249) (3268:3268:3268))
        (PORT d[11] (2566:2566:2566) (2604:2604:2604))
        (PORT d[12] (5526:5526:5526) (5283:5283:5283))
        (PORT clk (2185:2185:2185) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (2806:2806:2806))
        (PORT clk (2185:2185:2185) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2211:2211:2211))
        (PORT d[0] (3924:3924:3924) (3890:3890:3890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (778:778:778) (755:755:755))
        (PORT clk (2181:2181:2181) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3062:3062:3062))
        (PORT d[1] (1894:1894:1894) (1946:1946:1946))
        (PORT d[2] (2305:2305:2305) (2401:2401:2401))
        (PORT d[3] (4480:4480:4480) (4351:4351:4351))
        (PORT d[4] (2915:2915:2915) (3010:3010:3010))
        (PORT d[5] (2143:2143:2143) (2165:2165:2165))
        (PORT d[6] (3446:3446:3446) (3488:3488:3488))
        (PORT d[7] (2172:2172:2172) (2219:2219:2219))
        (PORT d[8] (3443:3443:3443) (3444:3444:3444))
        (PORT d[9] (2143:2143:2143) (2149:2149:2149))
        (PORT d[10] (3225:3225:3225) (3253:3253:3253))
        (PORT d[11] (1938:1938:1938) (2002:2002:2002))
        (PORT d[12] (2961:2961:2961) (2931:2931:2931))
        (PORT clk (2178:2178:2178) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3099:3099:3099))
        (PORT clk (2178:2178:2178) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2206:2206:2206))
        (PORT d[0] (3297:3297:3297) (3269:3269:3269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2129:2129:2129) (2053:2053:2053))
        (PORT datab (2002:2002:2002) (2026:2026:2026))
        (PORT datac (1744:1744:1744) (1727:1727:1727))
        (PORT datad (1402:1402:1402) (1367:1367:1367))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1968:1968:1968) (1948:1948:1948))
        (PORT datab (2271:2271:2271) (2179:2179:2179))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (1816:1816:1816))
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2428:2428:2428))
        (PORT d[1] (3025:3025:3025) (2948:2948:2948))
        (PORT d[2] (2781:2781:2781) (2760:2760:2760))
        (PORT d[3] (2197:2197:2197) (2196:2196:2196))
        (PORT d[4] (1992:1992:1992) (2030:2030:2030))
        (PORT d[5] (3245:3245:3245) (3194:3194:3194))
        (PORT d[6] (2706:2706:2706) (2660:2660:2660))
        (PORT d[7] (2205:2205:2205) (2221:2221:2221))
        (PORT d[8] (2415:2415:2415) (2399:2399:2399))
        (PORT d[9] (2203:2203:2203) (2220:2220:2220))
        (PORT d[10] (2347:2347:2347) (2310:2310:2310))
        (PORT d[11] (1910:1910:1910) (1925:1925:1925))
        (PORT d[12] (2438:2438:2438) (2421:2421:2421))
        (PORT clk (2223:2223:2223) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2405:2405:2405))
        (PORT clk (2223:2223:2223) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
        (PORT d[0] (3018:3018:3018) (2959:2959:2959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2240:2240:2240))
        (PORT d[1] (2403:2403:2403) (2344:2344:2344))
        (PORT d[2] (2416:2416:2416) (2376:2376:2376))
        (PORT d[3] (2080:2080:2080) (2069:2069:2069))
        (PORT d[4] (2245:2245:2245) (2272:2272:2272))
        (PORT d[5] (2478:2478:2478) (2487:2487:2487))
        (PORT d[6] (2498:2498:2498) (2514:2514:2514))
        (PORT d[7] (2706:2706:2706) (2679:2679:2679))
        (PORT d[8] (2742:2742:2742) (2702:2702:2702))
        (PORT d[9] (2746:2746:2746) (2710:2710:2710))
        (PORT d[10] (2364:2364:2364) (2334:2334:2334))
        (PORT d[11] (2172:2172:2172) (2174:2174:2174))
        (PORT d[12] (2658:2658:2658) (2712:2712:2712))
        (PORT clk (2184:2184:2184) (2169:2169:2169))
        (PORT stall (3317:3317:3317) (3478:3478:3478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2169:2169:2169))
        (PORT d[0] (1834:1834:1834) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (1850:1850:1850))
        (PORT clk (2229:2229:2229) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2780:2780:2780))
        (PORT d[1] (3152:3152:3152) (3158:3158:3158))
        (PORT d[2] (2438:2438:2438) (2439:2439:2439))
        (PORT d[3] (2208:2208:2208) (2223:2223:2223))
        (PORT d[4] (2179:2179:2179) (2210:2210:2210))
        (PORT d[5] (2841:2841:2841) (2847:2847:2847))
        (PORT d[6] (2387:2387:2387) (2359:2359:2359))
        (PORT d[7] (2232:2232:2232) (2245:2245:2245))
        (PORT d[8] (2389:2389:2389) (2371:2371:2371))
        (PORT d[9] (2204:2204:2204) (2221:2221:2221))
        (PORT d[10] (2563:2563:2563) (2559:2559:2559))
        (PORT d[11] (2106:2106:2106) (2088:2088:2088))
        (PORT d[12] (2169:2169:2169) (2178:2178:2178))
        (PORT clk (2226:2226:2226) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2162:2162:2162))
        (PORT clk (2226:2226:2226) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2256:2256:2256))
        (PORT d[0] (2802:2802:2802) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2213:2213:2213))
        (PORT d[1] (2739:2739:2739) (2708:2708:2708))
        (PORT d[2] (2398:2398:2398) (2360:2360:2360))
        (PORT d[3] (2355:2355:2355) (2317:2317:2317))
        (PORT d[4] (2205:2205:2205) (2231:2231:2231))
        (PORT d[5] (2468:2468:2468) (2454:2454:2454))
        (PORT d[6] (2491:2491:2491) (2507:2507:2507))
        (PORT d[7] (2629:2629:2629) (2585:2585:2585))
        (PORT d[8] (2976:2976:2976) (2890:2890:2890))
        (PORT d[9] (2701:2701:2701) (2665:2665:2665))
        (PORT d[10] (2378:2378:2378) (2350:2350:2350))
        (PORT d[11] (2152:2152:2152) (2155:2155:2155))
        (PORT d[12] (2665:2665:2665) (2720:2720:2720))
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (PORT stall (3348:3348:3348) (3510:3510:3510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2175:2175:2175))
        (PORT d[0] (2019:2019:2019) (1958:1958:1958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1891:1891:1891) (1940:1940:1940))
        (PORT datab (732:732:732) (684:684:684))
        (PORT datac (2335:2335:2335) (2331:2331:2331))
        (PORT datad (696:696:696) (656:656:656))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (1931:1931:1931))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2383:2383:2383))
        (PORT d[1] (2661:2661:2661) (2608:2608:2608))
        (PORT d[2] (2420:2420:2420) (2412:2412:2412))
        (PORT d[3] (2248:2248:2248) (2261:2261:2261))
        (PORT d[4] (2001:2001:2001) (2051:2051:2051))
        (PORT d[5] (3585:3585:3585) (3514:3514:3514))
        (PORT d[6] (2333:2333:2333) (2283:2283:2283))
        (PORT d[7] (2212:2212:2212) (2223:2223:2223))
        (PORT d[8] (2101:2101:2101) (2103:2103:2103))
        (PORT d[9] (2532:2532:2532) (2535:2535:2535))
        (PORT d[10] (2506:2506:2506) (2475:2475:2475))
        (PORT d[11] (1860:1860:1860) (1868:1868:1868))
        (PORT d[12] (2188:2188:2188) (2193:2193:2193))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2059:2059:2059))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (PORT d[0] (2669:2669:2669) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2192:2192:2192))
        (PORT d[1] (2420:2420:2420) (2397:2397:2397))
        (PORT d[2] (2400:2400:2400) (2361:2361:2361))
        (PORT d[3] (2266:2266:2266) (2304:2304:2304))
        (PORT d[4] (2171:2171:2171) (2195:2195:2195))
        (PORT d[5] (2196:2196:2196) (2198:2198:2198))
        (PORT d[6] (2509:2509:2509) (2523:2523:2523))
        (PORT d[7] (2588:2588:2588) (2543:2543:2543))
        (PORT d[8] (2055:2055:2055) (2040:2040:2040))
        (PORT d[9] (2731:2731:2731) (2683:2683:2683))
        (PORT d[10] (2677:2677:2677) (2633:2633:2633))
        (PORT d[11] (2154:2154:2154) (2156:2156:2156))
        (PORT d[12] (2469:2469:2469) (2457:2457:2457))
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (PORT stall (3294:3294:3294) (3464:3464:3464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2184:2184:2184))
        (PORT d[0] (1607:1607:1607) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2048:2048:2048))
        (PORT clk (2239:2239:2239) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2392:2392:2392))
        (PORT d[1] (2688:2688:2688) (2616:2616:2616))
        (PORT d[2] (2775:2775:2775) (2754:2754:2754))
        (PORT d[3] (2269:2269:2269) (2269:2269:2269))
        (PORT d[4] (2324:2324:2324) (2367:2367:2367))
        (PORT d[5] (2794:2794:2794) (2768:2768:2768))
        (PORT d[6] (2397:2397:2397) (2360:2360:2360))
        (PORT d[7] (2204:2204:2204) (2215:2215:2215))
        (PORT d[8] (2115:2115:2115) (2110:2110:2110))
        (PORT d[9] (2533:2533:2533) (2536:2536:2536))
        (PORT d[10] (2491:2491:2491) (2460:2460:2460))
        (PORT d[11] (2125:2125:2125) (2105:2105:2105))
        (PORT d[12] (2214:2214:2214) (2206:2206:2206))
        (PORT clk (2236:2236:2236) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2299:2299:2299))
        (PORT clk (2236:2236:2236) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2265:2265:2265))
        (PORT d[0] (2923:2923:2923) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2224:2224:2224))
        (PORT d[1] (2652:2652:2652) (2581:2581:2581))
        (PORT d[2] (2361:2361:2361) (2322:2322:2322))
        (PORT d[3] (2247:2247:2247) (2287:2287:2287))
        (PORT d[4] (2204:2204:2204) (2229:2229:2229))
        (PORT d[5] (2157:2157:2157) (2160:2160:2160))
        (PORT d[6] (2490:2490:2490) (2506:2506:2506))
        (PORT d[7] (2073:2073:2073) (2057:2057:2057))
        (PORT d[8] (2747:2747:2747) (2713:2713:2713))
        (PORT d[9] (2735:2735:2735) (2687:2687:2687))
        (PORT d[10] (2370:2370:2370) (2324:2324:2324))
        (PORT d[11] (2136:2136:2136) (2140:2140:2140))
        (PORT d[12] (2358:2358:2358) (2304:2304:2304))
        (PORT clk (2197:2197:2197) (2184:2184:2184))
        (PORT stall (3297:3297:3297) (3467:3467:3467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2184:2184:2184))
        (PORT d[0] (1960:1960:1960) (1922:1922:1922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1888:1888:1888) (1936:1936:1936))
        (PORT datab (401:401:401) (385:385:385))
        (PORT datac (2336:2336:2336) (2332:2332:2332))
        (PORT datad (716:716:716) (676:676:676))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2530:2530:2530) (2470:2470:2470))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2216:2216:2216))
        (PORT clk (2205:2205:2205) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2342:2342:2342))
        (PORT d[1] (2743:2743:2743) (2709:2709:2709))
        (PORT d[2] (2437:2437:2437) (2404:2404:2404))
        (PORT d[3] (1441:1441:1441) (1422:1422:1422))
        (PORT d[4] (2347:2347:2347) (2406:2406:2406))
        (PORT d[5] (2780:2780:2780) (2740:2740:2740))
        (PORT d[6] (2108:2108:2108) (2080:2080:2080))
        (PORT d[7] (2534:2534:2534) (2539:2539:2539))
        (PORT d[8] (2044:2044:2044) (2006:2006:2006))
        (PORT d[9] (2053:2053:2053) (2014:2014:2014))
        (PORT d[10] (2338:2338:2338) (2297:2297:2297))
        (PORT d[11] (2029:2029:2029) (1881:1881:1881))
        (PORT d[12] (2337:2337:2337) (2295:2295:2295))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2044:2044:2044))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (PORT d[0] (2652:2652:2652) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2041:2041:2041))
        (PORT d[1] (2418:2418:2418) (2402:2402:2402))
        (PORT d[2] (2217:2217:2217) (2139:2139:2139))
        (PORT d[3] (1861:1861:1861) (1859:1859:1859))
        (PORT d[4] (2007:2007:2007) (2033:2033:2033))
        (PORT d[5] (2177:2177:2177) (2139:2139:2139))
        (PORT d[6] (2004:2004:2004) (1953:1953:1953))
        (PORT d[7] (1753:1753:1753) (1741:1741:1741))
        (PORT d[8] (2006:2006:2006) (1970:1970:1970))
        (PORT d[9] (2530:2530:2530) (2534:2534:2534))
        (PORT d[10] (2418:2418:2418) (2371:2371:2371))
        (PORT d[11] (1701:1701:1701) (1667:1667:1667))
        (PORT d[12] (2140:2140:2140) (2148:2148:2148))
        (PORT clk (2163:2163:2163) (2151:2151:2151))
        (PORT stall (2119:2119:2119) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2151:2151:2151))
        (PORT d[0] (1577:1577:1577) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (1806:1806:1806))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (2749:2749:2749))
        (PORT d[1] (3009:3009:3009) (2951:2951:2951))
        (PORT d[2] (2454:2454:2454) (2447:2447:2447))
        (PORT d[3] (2185:2185:2185) (2186:2186:2186))
        (PORT d[4] (1980:1980:1980) (2028:2028:2028))
        (PORT d[5] (3562:3562:3562) (3491:3491:3491))
        (PORT d[6] (2726:2726:2726) (2677:2677:2677))
        (PORT d[7] (2543:2543:2543) (2575:2575:2575))
        (PORT d[8] (2517:2517:2517) (2519:2519:2519))
        (PORT d[9] (2221:2221:2221) (2235:2235:2235))
        (PORT d[10] (2353:2353:2353) (2317:2317:2317))
        (PORT d[11] (2101:2101:2101) (2083:2083:2083))
        (PORT d[12] (2521:2521:2521) (2508:2508:2508))
        (PORT clk (2218:2218:2218) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2308:2308:2308))
        (PORT clk (2218:2218:2218) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (PORT d[0] (2922:2922:2922) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2189:2189:2189))
        (PORT d[1] (2460:2460:2460) (2439:2439:2439))
        (PORT d[2] (2402:2402:2402) (2361:2361:2361))
        (PORT d[3] (2434:2434:2434) (2393:2393:2393))
        (PORT d[4] (2221:2221:2221) (2246:2246:2246))
        (PORT d[5] (2490:2490:2490) (2497:2497:2497))
        (PORT d[6] (2467:2467:2467) (2454:2454:2454))
        (PORT d[7] (2374:2374:2374) (2381:2381:2381))
        (PORT d[8] (2718:2718:2718) (2671:2671:2671))
        (PORT d[9] (2720:2720:2720) (2685:2685:2685))
        (PORT d[10] (2376:2376:2376) (2353:2353:2353))
        (PORT d[11] (2103:2103:2103) (2097:2097:2097))
        (PORT d[12] (2669:2669:2669) (2721:2721:2721))
        (PORT clk (2179:2179:2179) (2168:2168:2168))
        (PORT stall (3349:3349:3349) (3527:3527:3527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2168:2168:2168))
        (PORT d[0] (1927:1927:1927) (1872:1872:1872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2101:2101:2101) (2153:2153:2153))
        (PORT datab (2896:2896:2896) (2845:2845:2845))
        (PORT datac (1891:1891:1891) (1807:1807:1807))
        (PORT datad (691:691:691) (650:650:650))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1422:1422:1422))
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2454:2454:2454))
        (PORT d[1] (2018:2018:2018) (1922:1922:1922))
        (PORT d[2] (2646:2646:2646) (2552:2552:2552))
        (PORT d[3] (2435:2435:2435) (2396:2396:2396))
        (PORT d[4] (2158:2158:2158) (2184:2184:2184))
        (PORT d[5] (2906:2906:2906) (2819:2819:2819))
        (PORT d[6] (2561:2561:2561) (2474:2474:2474))
        (PORT d[7] (2997:2997:2997) (3064:3064:3064))
        (PORT d[8] (1911:1911:1911) (1856:1856:1856))
        (PORT d[9] (2255:2255:2255) (2188:2188:2188))
        (PORT d[10] (1887:1887:1887) (1801:1801:1801))
        (PORT d[11] (1967:1967:1967) (1910:1910:1910))
        (PORT d[12] (2153:2153:2153) (2154:2154:2154))
        (PORT clk (2243:2243:2243) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2048:2048:2048))
        (PORT clk (2243:2243:2243) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (PORT d[0] (2728:2728:2728) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2008:2008:2008))
        (PORT d[1] (2092:2092:2092) (2035:2035:2035))
        (PORT d[2] (1964:1964:1964) (1896:1896:1896))
        (PORT d[3] (2199:2199:2199) (2236:2236:2236))
        (PORT d[4] (1919:1919:1919) (1962:1962:1962))
        (PORT d[5] (1706:1706:1706) (1670:1670:1670))
        (PORT d[6] (1763:1763:1763) (1723:1723:1723))
        (PORT d[7] (2237:2237:2237) (2130:2130:2130))
        (PORT d[8] (2034:2034:2034) (1959:1959:1959))
        (PORT d[9] (2406:2406:2406) (2354:2354:2354))
        (PORT d[10] (2679:2679:2679) (2626:2626:2626))
        (PORT d[11] (2648:2648:2648) (2566:2566:2566))
        (PORT d[12] (2021:2021:2021) (1955:1955:1955))
        (PORT clk (2204:2204:2204) (2192:2192:2192))
        (PORT stall (3146:3146:3146) (3342:3342:3342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2192:2192:2192))
        (PORT d[0] (1511:1511:1511) (1424:1424:1424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1577:1577:1577))
        (PORT clk (2242:2242:2242) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2611:2611:2611))
        (PORT d[1] (2450:2450:2450) (2447:2447:2447))
        (PORT d[2] (2472:2472:2472) (2470:2470:2470))
        (PORT d[3] (2153:2153:2153) (2141:2141:2141))
        (PORT d[4] (2239:2239:2239) (2258:2258:2258))
        (PORT d[5] (2973:2973:2973) (2902:2902:2902))
        (PORT d[6] (2447:2447:2447) (2437:2437:2437))
        (PORT d[7] (2430:2430:2430) (2414:2414:2414))
        (PORT d[8] (1780:1780:1780) (1790:1790:1790))
        (PORT d[9] (2214:2214:2214) (2229:2229:2229))
        (PORT d[10] (1914:1914:1914) (1939:1939:1939))
        (PORT d[11] (2130:2130:2130) (2123:2123:2123))
        (PORT d[12] (2356:2356:2356) (2307:2307:2307))
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2320:2320:2320))
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2267:2267:2267))
        (PORT d[0] (2929:2929:2929) (2874:2874:2874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (2618:2618:2618))
        (PORT d[1] (2137:2137:2137) (2133:2133:2133))
        (PORT d[2] (2703:2703:2703) (2628:2628:2628))
        (PORT d[3] (2736:2736:2736) (2677:2677:2677))
        (PORT d[4] (2125:2125:2125) (2127:2127:2127))
        (PORT d[5] (2153:2153:2153) (2139:2139:2139))
        (PORT d[6] (2349:2349:2349) (2306:2306:2306))
        (PORT d[7] (2638:2638:2638) (2562:2562:2562))
        (PORT d[8] (2656:2656:2656) (2591:2591:2591))
        (PORT d[9] (2760:2760:2760) (2735:2735:2735))
        (PORT d[10] (2337:2337:2337) (2307:2307:2307))
        (PORT d[11] (2306:2306:2306) (2236:2236:2236))
        (PORT d[12] (2491:2491:2491) (2475:2475:2475))
        (PORT clk (2200:2200:2200) (2186:2186:2186))
        (PORT stall (2656:2656:2656) (2732:2732:2732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2186:2186:2186))
        (PORT d[0] (1970:1970:1970) (1907:1907:1907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1821:1821:1821) (1881:1881:1881))
        (PORT datab (2290:2290:2290) (2232:2232:2232))
        (PORT datac (971:971:971) (913:913:913))
        (PORT datad (1598:1598:1598) (1552:1552:1552))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3117:3117:3117) (3029:3029:3029))
        (PORT datab (688:688:688) (665:665:665))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1079:1079:1079) (959:959:959))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (336:336:336))
        (PORT datab (2448:2448:2448) (2377:2377:2377))
        (PORT datac (1744:1744:1744) (1745:1745:1745))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2365:2365:2365) (2226:2226:2226))
        (PORT datab (2601:2601:2601) (2529:2529:2529))
        (PORT datac (1728:1728:1728) (1726:1726:1726))
        (PORT datad (211:211:211) (231:231:231))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RDM\|conteudo\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2486:2486:2486) (2460:2460:2460))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (370:370:370))
        (PORT datab (1000:1000:1000) (957:957:957))
        (PORT datac (1229:1229:1229) (1160:1160:1160))
        (PORT datad (425:425:425) (455:455:455))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2309:2309:2309) (2306:2306:2306))
        (PORT datab (297:297:297) (375:375:375))
        (PORT datac (963:963:963) (922:922:922))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1006:1006:1006) (983:983:983))
        (PORT datac (1175:1175:1175) (1181:1181:1181))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1219:1219:1219))
        (PORT datab (1999:1999:1999) (1994:1994:1994))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE AC\|conteudo\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1954:1954:1954) (1864:1864:1864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1194:1194:1194))
        (PORT datab (1005:1005:1005) (963:963:963))
        (PORT datac (256:256:256) (332:332:332))
        (PORT datad (960:960:960) (930:930:930))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (496:496:496))
        (PORT datab (1696:1696:1696) (1713:1713:1713))
        (PORT datac (966:966:966) (926:926:926))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1222:1222:1222))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (612:612:612) (567:567:567))
        (PORT datad (978:978:978) (950:950:950))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux11\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1210:1210:1210))
        (PORT datab (1698:1698:1698) (1716:1716:1716))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE AC\|conteudo\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1954:1954:1954) (1864:1864:1864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (1748:1748:1748))
        (PORT clk (2225:2225:2225) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (1833:1833:1833))
        (PORT d[1] (1645:1645:1645) (1570:1570:1570))
        (PORT d[2] (3025:3025:3025) (2984:2984:2984))
        (PORT d[3] (1030:1030:1030) (994:994:994))
        (PORT d[4] (1340:1340:1340) (1288:1288:1288))
        (PORT d[5] (2503:2503:2503) (2382:2382:2382))
        (PORT d[6] (1542:1542:1542) (1457:1457:1457))
        (PORT d[7] (1507:1507:1507) (1529:1529:1529))
        (PORT d[8] (2442:2442:2442) (2423:2423:2423))
        (PORT d[9] (1917:1917:1917) (1952:1952:1952))
        (PORT d[10] (1504:1504:1504) (1418:1418:1418))
        (PORT d[11] (1723:1723:1723) (1721:1721:1721))
        (PORT d[12] (1624:1624:1624) (1566:1566:1566))
        (PORT clk (2222:2222:2222) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (1761:1761:1761))
        (PORT clk (2222:2222:2222) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3680:3680:3680) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2730:2730:2730))
        (PORT d[1] (2602:2602:2602) (2525:2525:2525))
        (PORT d[2] (1882:1882:1882) (1935:1935:1935))
        (PORT d[3] (2893:2893:2893) (2793:2793:2793))
        (PORT d[4] (2559:2559:2559) (2676:2676:2676))
        (PORT d[5] (2880:2880:2880) (2941:2941:2941))
        (PORT d[6] (3092:3092:3092) (3124:3124:3124))
        (PORT d[7] (3023:3023:3023) (3021:3021:3021))
        (PORT d[8] (2186:2186:2186) (2193:2193:2193))
        (PORT d[9] (2735:2735:2735) (2758:2758:2758))
        (PORT d[10] (3487:3487:3487) (3362:3362:3362))
        (PORT d[11] (2584:2584:2584) (2668:2668:2668))
        (PORT d[12] (4850:4850:4850) (4623:4623:4623))
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1054:1054:1054))
        (PORT clk (2250:2250:2250) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2162:2162:2162))
        (PORT d[1] (1966:1966:1966) (1875:1875:1875))
        (PORT d[2] (2310:2310:2310) (2223:2223:2223))
        (PORT d[3] (1797:1797:1797) (1790:1790:1790))
        (PORT d[4] (2195:2195:2195) (2230:2230:2230))
        (PORT d[5] (3185:3185:3185) (3084:3084:3084))
        (PORT d[6] (2938:2938:2938) (2866:2866:2866))
        (PORT d[7] (2367:2367:2367) (2436:2436:2436))
        (PORT d[8] (1651:1651:1651) (1587:1587:1587))
        (PORT d[9] (1989:1989:1989) (1903:1903:1903))
        (PORT d[10] (2355:2355:2355) (2270:2270:2270))
        (PORT d[11] (1566:1566:1566) (1504:1504:1504))
        (PORT d[12] (2129:2129:2129) (2131:2131:2131))
        (PORT clk (2247:2247:2247) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2190:2190:2190))
        (PORT clk (2247:2247:2247) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (1929:1929:1929))
        (PORT d[1] (1695:1695:1695) (1650:1650:1650))
        (PORT d[2] (1702:1702:1702) (1678:1678:1678))
        (PORT d[3] (1378:1378:1378) (1336:1336:1336))
        (PORT d[4] (1990:1990:1990) (1942:1942:1942))
        (PORT d[5] (1526:1526:1526) (1469:1469:1469))
        (PORT d[6] (1050:1050:1050) (1036:1036:1036))
        (PORT d[7] (1717:1717:1717) (1695:1695:1695))
        (PORT d[8] (1478:1478:1478) (1470:1470:1470))
        (PORT d[9] (1619:1619:1619) (1553:1553:1553))
        (PORT d[10] (1646:1646:1646) (1580:1580:1580))
        (PORT d[11] (1647:1647:1647) (1600:1600:1600))
        (PORT d[12] (1579:1579:1579) (1527:1527:1527))
        (PORT clk (2249:2249:2249) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1729:1729:1729))
        (PORT datab (2052:2052:2052) (2095:2095:2095))
        (PORT datac (1838:1838:1838) (1738:1738:1738))
        (PORT datad (1473:1473:1473) (1392:1392:1392))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (1726:1726:1726))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2485:2485:2485))
        (PORT d[1] (2474:2474:2474) (2470:2470:2470))
        (PORT d[2] (2103:2103:2103) (2089:2089:2089))
        (PORT d[3] (2142:2142:2142) (2106:2106:2106))
        (PORT d[4] (2244:2244:2244) (2265:2265:2265))
        (PORT d[5] (2405:2405:2405) (2390:2390:2390))
        (PORT d[6] (2652:2652:2652) (2608:2608:2608))
        (PORT d[7] (2091:2091:2091) (2082:2082:2082))
        (PORT d[8] (2071:2071:2071) (2050:2050:2050))
        (PORT d[9] (1918:1918:1918) (1945:1945:1945))
        (PORT d[10] (1927:1927:1927) (1961:1961:1961))
        (PORT d[11] (1826:1826:1826) (1835:1835:1835))
        (PORT d[12] (1796:1796:1796) (1788:1788:1788))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2260:2260:2260))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2403:2403:2403))
        (PORT d[1] (2370:2370:2370) (2354:2354:2354))
        (PORT d[2] (1902:1902:1902) (1964:1964:1964))
        (PORT d[3] (4388:4388:4388) (4391:4391:4391))
        (PORT d[4] (2602:2602:2602) (2690:2690:2690))
        (PORT d[5] (2384:2384:2384) (2357:2357:2357))
        (PORT d[6] (2938:2938:2938) (2782:2782:2782))
        (PORT d[7] (3119:3119:3119) (3152:3152:3152))
        (PORT d[8] (3535:3535:3535) (3568:3568:3568))
        (PORT d[9] (2491:2491:2491) (2531:2531:2531))
        (PORT d[10] (3610:3610:3610) (3649:3649:3649))
        (PORT d[11] (2113:2113:2113) (2152:2152:2152))
        (PORT d[12] (2578:2578:2578) (2527:2527:2527))
        (PORT clk (2250:2250:2250) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1701:1701:1701))
        (PORT clk (2182:2182:2182) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2692:2692:2692))
        (PORT d[1] (2545:2545:2545) (2447:2447:2447))
        (PORT d[2] (3508:3508:3508) (3519:3519:3519))
        (PORT d[3] (2395:2395:2395) (2392:2392:2392))
        (PORT d[4] (2524:2524:2524) (2523:2523:2523))
        (PORT d[5] (2992:2992:2992) (2962:2962:2962))
        (PORT d[6] (2604:2604:2604) (2555:2555:2555))
        (PORT d[7] (2683:2683:2683) (2767:2767:2767))
        (PORT d[8] (2073:2073:2073) (2049:2049:2049))
        (PORT d[9] (2512:2512:2512) (2520:2520:2520))
        (PORT d[10] (2348:2348:2348) (2293:2293:2293))
        (PORT d[11] (2335:2335:2335) (2291:2291:2291))
        (PORT d[12] (1849:1849:1849) (1862:1862:1862))
        (PORT clk (2179:2179:2179) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2325:2325:2325))
        (PORT clk (2179:2179:2179) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3637:3637:3637) (3660:3660:3660))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2632:2632:2632))
        (PORT d[1] (2675:2675:2675) (2595:2595:2595))
        (PORT d[2] (2698:2698:2698) (2799:2799:2799))
        (PORT d[3] (2499:2499:2499) (2379:2379:2379))
        (PORT d[4] (3843:3843:3843) (4040:4040:4040))
        (PORT d[5] (2001:2001:2001) (1953:1953:1953))
        (PORT d[6] (1648:1648:1648) (1620:1620:1620))
        (PORT d[7] (2765:2765:2765) (2755:2755:2755))
        (PORT d[8] (2012:2012:2012) (1974:1974:1974))
        (PORT d[9] (3084:3084:3084) (3094:3094:3094))
        (PORT d[10] (2326:2326:2326) (2238:2238:2238))
        (PORT d[11] (2390:2390:2390) (2504:2504:2504))
        (PORT d[12] (2191:2191:2191) (2125:2125:2125))
        (PORT clk (2181:2181:2181) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2122:2122:2122) (2142:2142:2142))
        (PORT datab (1225:1225:1225) (1146:1146:1146))
        (PORT datac (1679:1679:1679) (1653:1653:1653))
        (PORT datad (1687:1687:1687) (1684:1684:1684))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (1955:1955:1955))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (2829:2829:2829))
        (PORT d[1] (2547:2547:2547) (2574:2574:2574))
        (PORT d[2] (2558:2558:2558) (2586:2586:2586))
        (PORT d[3] (2496:2496:2496) (2505:2505:2505))
        (PORT d[4] (2644:2644:2644) (2678:2678:2678))
        (PORT d[5] (2851:2851:2851) (2856:2856:2856))
        (PORT d[6] (2541:2541:2541) (2572:2572:2572))
        (PORT d[7] (2568:2568:2568) (2598:2598:2598))
        (PORT d[8] (2574:2574:2574) (2600:2600:2600))
        (PORT d[9] (2555:2555:2555) (2578:2578:2578))
        (PORT d[10] (2622:2622:2622) (2637:2637:2637))
        (PORT d[11] (2539:2539:2539) (2543:2543:2543))
        (PORT d[12] (2442:2442:2442) (2449:2449:2449))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2757:2757:2757))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3702:3702:3702) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2742:2742:2742))
        (PORT d[1] (3132:3132:3132) (3110:3110:3110))
        (PORT d[2] (3374:3374:3374) (3516:3516:3516))
        (PORT d[3] (5334:5334:5334) (5308:5308:5308))
        (PORT d[4] (2517:2517:2517) (2623:2623:2623))
        (PORT d[5] (3373:3373:3373) (3505:3505:3505))
        (PORT d[6] (3336:3336:3336) (3337:3337:3337))
        (PORT d[7] (4047:4047:4047) (4051:4051:4051))
        (PORT d[8] (3928:3928:3928) (3976:3976:3976))
        (PORT d[9] (2229:2229:2229) (2268:2268:2268))
        (PORT d[10] (4220:4220:4220) (4268:4268:4268))
        (PORT d[11] (2240:2240:2240) (2287:2287:2287))
        (PORT d[12] (3565:3565:3565) (3491:3491:3491))
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1666:1666:1666))
        (PORT clk (2252:2252:2252) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2583:2583:2583))
        (PORT d[1] (2577:2577:2577) (2612:2612:2612))
        (PORT d[2] (2581:2581:2581) (2611:2611:2611))
        (PORT d[3] (2531:2531:2531) (2537:2537:2537))
        (PORT d[4] (2172:2172:2172) (2200:2200:2200))
        (PORT d[5] (2840:2840:2840) (2845:2845:2845))
        (PORT d[6] (2538:2538:2538) (2568:2568:2568))
        (PORT d[7] (2531:2531:2531) (2563:2563:2563))
        (PORT d[8] (2529:2529:2529) (2543:2543:2543))
        (PORT d[9] (2623:2623:2623) (2661:2661:2661))
        (PORT d[10] (2278:2278:2278) (2309:2309:2309))
        (PORT d[11] (2499:2499:2499) (2504:2504:2504))
        (PORT d[12] (2500:2500:2500) (2513:2513:2513))
        (PORT clk (2249:2249:2249) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (2760:2760:2760))
        (PORT clk (2249:2249:2249) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (3031:3031:3031))
        (PORT d[1] (3122:3122:3122) (3099:3099:3099))
        (PORT d[2] (3388:3388:3388) (3538:3538:3538))
        (PORT d[3] (5085:5085:5085) (5075:5075:5075))
        (PORT d[4] (3907:3907:3907) (3846:3846:3846))
        (PORT d[5] (3657:3657:3657) (3755:3755:3755))
        (PORT d[6] (3054:3054:3054) (3064:3064:3064))
        (PORT d[7] (4073:4073:4073) (4075:4075:4075))
        (PORT d[8] (3889:3889:3889) (3937:3937:3937))
        (PORT d[9] (2236:2236:2236) (2276:2276:2276))
        (PORT d[10] (4530:4530:4530) (4567:4567:4567))
        (PORT d[11] (2822:2822:2822) (2823:2823:2823))
        (PORT d[12] (3003:3003:3003) (2974:2974:2974))
        (PORT clk (2251:2251:2251) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2124:2124:2124) (2145:2145:2145))
        (PORT datab (1558:1558:1558) (1483:1483:1483))
        (PORT datac (1855:1855:1855) (1773:1773:1773))
        (PORT datad (1694:1694:1694) (1692:1692:1692))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (1942:1942:1942))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2822:2822:2822))
        (PORT d[1] (2886:2886:2886) (2898:2898:2898))
        (PORT d[2] (2495:2495:2495) (2519:2519:2519))
        (PORT d[3] (2451:2451:2451) (2451:2451:2451))
        (PORT d[4] (2285:2285:2285) (2335:2335:2335))
        (PORT d[5] (2875:2875:2875) (2881:2881:2881))
        (PORT d[6] (2593:2593:2593) (2624:2624:2624))
        (PORT d[7] (2609:2609:2609) (2653:2653:2653))
        (PORT d[8] (2259:2259:2259) (2305:2305:2305))
        (PORT d[9] (2500:2500:2500) (2510:2510:2510))
        (PORT d[10] (2300:2300:2300) (2333:2333:2333))
        (PORT d[11] (2179:2179:2179) (2199:2199:2199))
        (PORT d[12] (2194:2194:2194) (2198:2198:2198))
        (PORT clk (2250:2250:2250) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2615:2615:2615))
        (PORT clk (2250:2250:2250) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6399:6399:6399) (6268:6268:6268))
        (PORT d[1] (2768:2768:2768) (2767:2767:2767))
        (PORT d[2] (3377:3377:3377) (3520:3520:3520))
        (PORT d[3] (5041:5041:5041) (5031:5031:5031))
        (PORT d[4] (4236:4236:4236) (4158:4158:4158))
        (PORT d[5] (3352:3352:3352) (3450:3450:3450))
        (PORT d[6] (3033:3033:3033) (3050:3050:3050))
        (PORT d[7] (3726:3726:3726) (3748:3748:3748))
        (PORT d[8] (3566:3566:3566) (3631:3631:3631))
        (PORT d[9] (2494:2494:2494) (2551:2551:2551))
        (PORT d[10] (4312:4312:4312) (4361:4361:4361))
        (PORT d[11] (2775:2775:2775) (2777:2777:2777))
        (PORT d[12] (2941:2941:2941) (2899:2899:2899))
        (PORT clk (2252:2252:2252) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1776:1776:1776))
        (PORT clk (2164:2164:2164) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2738:2738:2738))
        (PORT d[1] (2604:2604:2604) (2651:2651:2651))
        (PORT d[2] (2545:2545:2545) (2578:2578:2578))
        (PORT d[3] (2528:2528:2528) (2536:2536:2536))
        (PORT d[4] (2297:2297:2297) (2354:2354:2354))
        (PORT d[5] (3016:3016:3016) (2958:2958:2958))
        (PORT d[6] (2752:2752:2752) (2744:2744:2744))
        (PORT d[7] (2581:2581:2581) (2635:2635:2635))
        (PORT d[8] (2508:2508:2508) (2534:2534:2534))
        (PORT d[9] (2582:2582:2582) (2608:2608:2608))
        (PORT d[10] (2277:2277:2277) (2337:2337:2337))
        (PORT d[11] (2303:2303:2303) (2329:2329:2329))
        (PORT d[12] (2311:2311:2311) (2363:2363:2363))
        (PORT clk (2161:2161:2161) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (2771:2771:2771))
        (PORT clk (2161:2161:2161) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2188:2188:2188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3619:3619:3619) (3643:3643:3643))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2189:2189:2189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (2857:2857:2857))
        (PORT d[1] (2340:2340:2340) (2385:2385:2385))
        (PORT d[2] (2574:2574:2574) (2647:2647:2647))
        (PORT d[3] (3649:3649:3649) (3595:3595:3595))
        (PORT d[4] (2911:2911:2911) (3003:3003:3003))
        (PORT d[5] (2119:2119:2119) (2139:2139:2139))
        (PORT d[6] (3461:3461:3461) (3499:3499:3499))
        (PORT d[7] (2176:2176:2176) (2216:2216:2216))
        (PORT d[8] (3759:3759:3759) (3745:3745:3745))
        (PORT d[9] (3025:3025:3025) (2997:2997:2997))
        (PORT d[10] (3248:3248:3248) (3274:3274:3274))
        (PORT d[11] (2290:2290:2290) (2338:2338:2338))
        (PORT d[12] (5823:5823:5823) (5560:5560:5560))
        (PORT clk (2163:2163:2163) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2186:2186:2186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1720:1720:1720) (1727:1727:1727))
        (PORT datab (2051:2051:2051) (2094:2094:2094))
        (PORT datac (1829:1829:1829) (1742:1742:1742))
        (PORT datad (1813:1813:1813) (1714:1714:1714))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (2988:2988:2988) (2973:2973:2973))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (2990:2990:2990) (2976:2976:2976))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (979:979:979) (924:924:924))
        (PORT clk (2250:2250:2250) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2370:2370:2370))
        (PORT d[1] (2747:2747:2747) (2718:2718:2718))
        (PORT d[2] (2202:2202:2202) (2244:2244:2244))
        (PORT d[3] (4399:4399:4399) (4396:4396:4396))
        (PORT d[4] (2617:2617:2617) (2741:2741:2741))
        (PORT d[5] (2070:2070:2070) (2060:2060:2060))
        (PORT d[6] (3494:3494:3494) (3289:3289:3289))
        (PORT d[7] (2467:2467:2467) (2476:2476:2476))
        (PORT d[8] (3493:3493:3493) (3518:3518:3518))
        (PORT d[9] (2481:2481:2481) (2496:2496:2496))
        (PORT d[10] (3564:3564:3564) (3608:3608:3608))
        (PORT d[11] (1957:1957:1957) (2048:2048:2048))
        (PORT d[12] (2593:2593:2593) (2558:2558:2558))
        (PORT clk (2247:2247:2247) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (2967:2967:2967))
        (PORT clk (2247:2247:2247) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2275:2275:2275))
        (PORT d[0] (2909:2909:2909) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (658:658:658) (620:620:620))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2358:2358:2358))
        (PORT d[1] (2729:2729:2729) (2705:2705:2705))
        (PORT d[2] (2209:2209:2209) (2271:2271:2271))
        (PORT d[3] (4754:4754:4754) (4739:4739:4739))
        (PORT d[4] (2649:2649:2649) (2775:2775:2775))
        (PORT d[5] (1746:1746:1746) (1752:1752:1752))
        (PORT d[6] (3502:3502:3502) (3298:3298:3298))
        (PORT d[7] (2461:2461:2461) (2469:2469:2469))
        (PORT d[8] (3789:3789:3789) (3797:3797:3797))
        (PORT d[9] (1835:1835:1835) (1849:1849:1849))
        (PORT d[10] (3563:3563:3563) (3599:3599:3599))
        (PORT d[11] (1610:1610:1610) (1689:1689:1689))
        (PORT d[12] (2600:2600:2600) (2566:2566:2566))
        (PORT clk (2242:2242:2242) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2433:2433:2433))
        (PORT clk (2242:2242:2242) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
        (PORT d[0] (3576:3576:3576) (3517:3517:3517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1001:1001:1001))
        (PORT datab (335:335:335) (432:432:432))
        (PORT datac (1428:1428:1428) (1334:1334:1334))
        (PORT datad (1321:1321:1321) (1285:1285:1285))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1321:1321:1321))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (1951:1951:1951))
        (PORT d[1] (1419:1419:1419) (1389:1389:1389))
        (PORT d[2] (1925:1925:1925) (1983:1983:1983))
        (PORT d[3] (1426:1426:1426) (1377:1377:1377))
        (PORT d[4] (1652:1652:1652) (1624:1624:1624))
        (PORT d[5] (1599:1599:1599) (1539:1539:1539))
        (PORT d[6] (1084:1084:1084) (1077:1077:1077))
        (PORT d[7] (1320:1320:1320) (1305:1305:1305))
        (PORT d[8] (1451:1451:1451) (1446:1446:1446))
        (PORT d[9] (1347:1347:1347) (1299:1299:1299))
        (PORT d[10] (1817:1817:1817) (1736:1736:1736))
        (PORT d[11] (1374:1374:1374) (1351:1351:1351))
        (PORT d[12] (1577:1577:1577) (1528:1528:1528))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1409:1409:1409))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (PORT d[0] (2514:2514:2514) (2432:2432:2432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1130:1130:1130))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2346:2346:2346))
        (PORT d[1] (1895:1895:1895) (1838:1838:1838))
        (PORT d[2] (1750:1750:1750) (1765:1765:1765))
        (PORT d[3] (1363:1363:1363) (1334:1334:1334))
        (PORT d[4] (1385:1385:1385) (1356:1356:1356))
        (PORT d[5] (1661:1661:1661) (1620:1620:1620))
        (PORT d[6] (2353:2353:2353) (2365:2365:2365))
        (PORT d[7] (1415:1415:1415) (1401:1401:1401))
        (PORT d[8] (3359:3359:3359) (3337:3337:3337))
        (PORT d[9] (1445:1445:1445) (1439:1439:1439))
        (PORT d[10] (1610:1610:1610) (1545:1545:1545))
        (PORT d[11] (1550:1550:1550) (1613:1613:1613))
        (PORT d[12] (1339:1339:1339) (1320:1320:1320))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1334:1334:1334))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (2528:2528:2528) (2416:2416:2416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1000:1000:1000))
        (PORT datab (334:334:334) (432:432:432))
        (PORT datac (1013:1013:1013) (954:954:954))
        (PORT datad (1412:1412:1412) (1278:1278:1278))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2182:2182:2182) (2117:2117:2117))
        (PORT datab (2070:2070:2070) (2057:2057:2057))
        (PORT datac (197:197:197) (230:230:230))
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1667:1667:1667) (1612:1612:1612))
        (PORT clk (2237:2237:2237) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1519:1519:1519))
        (PORT d[1] (1659:1659:1659) (1580:1580:1580))
        (PORT d[2] (1069:1069:1069) (1014:1014:1014))
        (PORT d[3] (1030:1030:1030) (980:980:980))
        (PORT d[4] (997:997:997) (955:955:955))
        (PORT d[5] (1574:1574:1574) (1489:1489:1489))
        (PORT d[6] (1622:1622:1622) (1542:1542:1542))
        (PORT d[7] (2314:2314:2314) (2383:2383:2383))
        (PORT d[8] (732:732:732) (698:698:698))
        (PORT d[9] (1018:1018:1018) (957:957:957))
        (PORT d[10] (991:991:991) (951:951:951))
        (PORT d[11] (1060:1060:1060) (1014:1014:1014))
        (PORT d[12] (1452:1452:1452) (1414:1414:1414))
        (PORT clk (2234:2234:2234) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1469:1469:1469))
        (PORT clk (2234:2234:2234) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (PORT d[0] (2156:2156:2156) (2044:2044:2044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (983:983:983) (920:920:920))
        (PORT d[1] (1017:1017:1017) (972:972:972))
        (PORT d[2] (1011:1011:1011) (951:951:951))
        (PORT d[3] (1406:1406:1406) (1391:1391:1391))
        (PORT d[4] (1880:1880:1880) (1787:1787:1787))
        (PORT d[5] (1432:1432:1432) (1386:1386:1386))
        (PORT d[6] (788:788:788) (775:775:775))
        (PORT d[7] (1373:1373:1373) (1309:1309:1309))
        (PORT d[8] (1611:1611:1611) (1511:1511:1511))
        (PORT d[9] (1686:1686:1686) (1615:1615:1615))
        (PORT d[10] (962:962:962) (915:915:915))
        (PORT d[11] (705:705:705) (680:680:680))
        (PORT d[12] (740:740:740) (708:708:708))
        (PORT clk (2195:2195:2195) (2184:2184:2184))
        (PORT stall (1477:1477:1477) (1596:1596:1596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2184:2184:2184))
        (PORT d[0] (1149:1149:1149) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1622:1622:1622))
        (PORT clk (2241:2241:2241) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1241:1241:1241))
        (PORT d[1] (1334:1334:1334) (1263:1263:1263))
        (PORT d[2] (1671:1671:1671) (1602:1602:1602))
        (PORT d[3] (1725:1725:1725) (1671:1671:1671))
        (PORT d[4] (1633:1633:1633) (1569:1569:1569))
        (PORT d[5] (1558:1558:1558) (1478:1478:1478))
        (PORT d[6] (1591:1591:1591) (1511:1511:1511))
        (PORT d[7] (2332:2332:2332) (2399:2399:2399))
        (PORT d[8] (1477:1477:1477) (1448:1448:1448))
        (PORT d[9] (1334:1334:1334) (1249:1249:1249))
        (PORT d[10] (1319:1319:1319) (1264:1264:1264))
        (PORT d[11] (1284:1284:1284) (1213:1213:1213))
        (PORT d[12] (1421:1421:1421) (1383:1383:1383))
        (PORT clk (2238:2238:2238) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1507:1507:1507))
        (PORT clk (2238:2238:2238) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2267:2267:2267))
        (PORT d[0] (2150:2150:2150) (2036:2036:2036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1601:1601:1601))
        (PORT d[1] (1360:1360:1360) (1296:1296:1296))
        (PORT d[2] (1342:1342:1342) (1269:1269:1269))
        (PORT d[3] (1726:1726:1726) (1699:1699:1699))
        (PORT d[4] (1854:1854:1854) (1757:1757:1757))
        (PORT d[5] (1423:1423:1423) (1379:1379:1379))
        (PORT d[6] (785:785:785) (776:776:776))
        (PORT d[7] (1353:1353:1353) (1292:1292:1292))
        (PORT d[8] (1009:1009:1009) (959:959:959))
        (PORT d[9] (1591:1591:1591) (1512:1512:1512))
        (PORT d[10] (1302:1302:1302) (1234:1234:1234))
        (PORT d[11] (1023:1023:1023) (986:986:986))
        (PORT d[12] (1349:1349:1349) (1296:1296:1296))
        (PORT clk (2199:2199:2199) (2186:2186:2186))
        (PORT stall (1494:1494:1494) (1611:1611:1611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2186:2186:2186))
        (PORT d[0] (891:891:891) (798:798:798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1040:1040:1040))
        (PORT datab (1028:1028:1028) (1005:1005:1005))
        (PORT datac (938:938:938) (880:880:880))
        (PORT datad (642:642:642) (602:602:602))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1663:1663:1663))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2318:2318:2318))
        (PORT d[1] (2449:2449:2449) (2448:2448:2448))
        (PORT d[2] (2518:2518:2518) (2517:2517:2517))
        (PORT d[3] (2122:2122:2122) (2117:2117:2117))
        (PORT d[4] (2145:2145:2145) (2154:2154:2154))
        (PORT d[5] (2963:2963:2963) (2906:2906:2906))
        (PORT d[6] (2196:2196:2196) (2209:2209:2209))
        (PORT d[7] (2103:2103:2103) (2121:2121:2121))
        (PORT d[8] (2097:2097:2097) (2076:2076:2076))
        (PORT d[9] (1879:1879:1879) (1908:1908:1908))
        (PORT d[10] (1910:1910:1910) (1929:1929:1929))
        (PORT d[11] (1851:1851:1851) (1861:1861:1861))
        (PORT d[12] (2411:2411:2411) (2377:2377:2377))
        (PORT clk (2245:2245:2245) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2326:2326:2326))
        (PORT clk (2245:2245:2245) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2273:2273:2273))
        (PORT d[0] (2907:2907:2907) (2857:2857:2857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2363:2363:2363))
        (PORT d[1] (2161:2161:2161) (2156:2156:2156))
        (PORT d[2] (2656:2656:2656) (2581:2581:2581))
        (PORT d[3] (2749:2749:2749) (2692:2692:2692))
        (PORT d[4] (2137:2137:2137) (2143:2143:2143))
        (PORT d[5] (2109:2109:2109) (2102:2102:2102))
        (PORT d[6] (2114:2114:2114) (2108:2108:2108))
        (PORT d[7] (2298:2298:2298) (2249:2249:2249))
        (PORT d[8] (2631:2631:2631) (2562:2562:2562))
        (PORT d[9] (2838:2838:2838) (2847:2847:2847))
        (PORT d[10] (2355:2355:2355) (2325:2325:2325))
        (PORT d[11] (2295:2295:2295) (2240:2240:2240))
        (PORT d[12] (2789:2789:2789) (2741:2741:2741))
        (PORT clk (2206:2206:2206) (2192:2192:2192))
        (PORT stall (2985:2985:2985) (3076:3076:3076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2192:2192:2192))
        (PORT d[0] (1588:1588:1588) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1612:1612:1612))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2453:2453:2453))
        (PORT d[1] (2834:2834:2834) (2814:2814:2814))
        (PORT d[2] (2089:2089:2089) (2066:2066:2066))
        (PORT d[3] (2108:2108:2108) (2088:2088:2088))
        (PORT d[4] (2231:2231:2231) (2262:2262:2262))
        (PORT d[5] (2441:2441:2441) (2422:2422:2422))
        (PORT d[6] (2623:2623:2623) (2559:2559:2559))
        (PORT d[7] (1970:1970:1970) (2013:2013:2013))
        (PORT d[8] (2012:2012:2012) (2006:2006:2006))
        (PORT d[9] (1839:1839:1839) (1862:1862:1862))
        (PORT d[10] (1565:1565:1565) (1572:1572:1572))
        (PORT d[11] (1806:1806:1806) (1818:1818:1818))
        (PORT d[12] (1784:1784:1784) (1775:1775:1775))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2005:2005:2005))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT d[0] (2623:2623:2623) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2009:2009:2009))
        (PORT d[1] (2087:2087:2087) (2074:2074:2074))
        (PORT d[2] (2011:2011:2011) (1948:1948:1948))
        (PORT d[3] (2071:2071:2071) (2029:2029:2029))
        (PORT d[4] (2529:2529:2529) (2511:2511:2511))
        (PORT d[5] (2150:2150:2150) (2141:2141:2141))
        (PORT d[6] (2471:2471:2471) (2441:2441:2441))
        (PORT d[7] (2148:2148:2148) (2135:2135:2135))
        (PORT d[8] (2729:2729:2729) (2672:2672:2672))
        (PORT d[9] (2383:2383:2383) (2356:2356:2356))
        (PORT d[10] (2372:2372:2372) (2320:2320:2320))
        (PORT d[11] (2367:2367:2367) (2301:2301:2301))
        (PORT d[12] (2397:2397:2397) (2356:2356:2356))
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (PORT stall (2625:2625:2625) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2185:2185:2185))
        (PORT d[0] (1579:1579:1579) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2179:2179:2179) (2231:2231:2231))
        (PORT datab (2293:2293:2293) (2283:2283:2283))
        (PORT datac (962:962:962) (903:903:903))
        (PORT datad (992:992:992) (940:940:940))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1586:1586:1586))
        (PORT clk (2250:2250:2250) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2485:2485:2485))
        (PORT d[1] (2464:2464:2464) (2467:2467:2467))
        (PORT d[2] (2778:2778:2778) (2761:2761:2761))
        (PORT d[3] (2141:2141:2141) (2128:2128:2128))
        (PORT d[4] (1889:1889:1889) (1931:1931:1931))
        (PORT d[5] (2505:2505:2505) (2528:2528:2528))
        (PORT d[6] (2764:2764:2764) (2735:2735:2735))
        (PORT d[7] (2373:2373:2373) (2350:2350:2350))
        (PORT d[8] (2358:2358:2358) (2335:2335:2335))
        (PORT d[9] (2518:2518:2518) (2517:2517:2517))
        (PORT d[10] (1944:1944:1944) (1975:1975:1975))
        (PORT d[11] (1825:1825:1825) (1833:1833:1833))
        (PORT d[12] (2110:2110:2110) (2092:2092:2092))
        (PORT clk (2247:2247:2247) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2014:2014:2014))
        (PORT clk (2247:2247:2247) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2276:2276:2276))
        (PORT d[0] (2627:2627:2627) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2327:2327:2327))
        (PORT d[1] (2411:2411:2411) (2378:2378:2378))
        (PORT d[2] (2347:2347:2347) (2286:2286:2286))
        (PORT d[3] (2422:2422:2422) (2377:2377:2377))
        (PORT d[4] (2161:2161:2161) (2169:2169:2169))
        (PORT d[5] (2119:2119:2119) (2113:2113:2113))
        (PORT d[6] (2491:2491:2491) (2462:2462:2462))
        (PORT d[7] (2343:2343:2343) (2305:2305:2305))
        (PORT d[8] (2370:2370:2370) (2330:2330:2330))
        (PORT d[9] (2443:2443:2443) (2415:2415:2415))
        (PORT d[10] (2323:2323:2323) (2289:2289:2289))
        (PORT d[11] (2649:2649:2649) (2569:2569:2569))
        (PORT d[12] (2426:2426:2426) (2389:2389:2389))
        (PORT clk (2208:2208:2208) (2195:2195:2195))
        (PORT stall (2885:2885:2885) (2987:2987:2987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2195:2195:2195))
        (PORT d[0] (1907:1907:1907) (1826:1826:1826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1727:1727:1727) (1696:1696:1696))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2474:2474:2474))
        (PORT d[1] (2224:2224:2224) (2247:2247:2247))
        (PORT d[2] (2835:2835:2835) (2817:2817:2817))
        (PORT d[3] (2388:2388:2388) (2355:2355:2355))
        (PORT d[4] (1965:1965:1965) (2008:2008:2008))
        (PORT d[5] (2687:2687:2687) (2646:2646:2646))
        (PORT d[6] (2491:2491:2491) (2481:2481:2481))
        (PORT d[7] (2242:2242:2242) (2276:2276:2276))
        (PORT d[8] (2385:2385:2385) (2356:2356:2356))
        (PORT d[9] (2167:2167:2167) (2176:2176:2176))
        (PORT d[10] (2182:2182:2182) (2170:2170:2170))
        (PORT d[11] (1809:1809:1809) (1816:1816:1816))
        (PORT d[12] (1796:1796:1796) (1788:1788:1788))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (1926:1926:1926))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (PORT d[0] (2524:2524:2524) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2080:2080:2080))
        (PORT d[1] (2470:2470:2470) (2455:2455:2455))
        (PORT d[2] (2015:2015:2015) (1953:1953:1953))
        (PORT d[3] (2375:2375:2375) (2326:2326:2326))
        (PORT d[4] (2482:2482:2482) (2474:2474:2474))
        (PORT d[5] (2126:2126:2126) (2119:2119:2119))
        (PORT d[6] (2151:2151:2151) (2146:2146:2146))
        (PORT d[7] (2103:2103:2103) (2090:2090:2090))
        (PORT d[8] (2329:2329:2329) (2283:2283:2283))
        (PORT d[9] (2461:2461:2461) (2431:2431:2431))
        (PORT d[10] (2376:2376:2376) (2324:2324:2324))
        (PORT d[11] (2352:2352:2352) (2288:2288:2288))
        (PORT d[12] (2418:2418:2418) (2380:2380:2380))
        (PORT clk (2209:2209:2209) (2196:2196:2196))
        (PORT stall (2903:2903:2903) (2991:2991:2991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2196:2196:2196))
        (PORT d[0] (1596:1596:1596) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2178:2178:2178) (2230:2230:2230))
        (PORT datab (2292:2292:2292) (2281:2281:2281))
        (PORT datac (655:655:655) (614:614:614))
        (PORT datad (970:970:970) (916:916:916))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2249:2249:2249) (2222:2222:2222))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1637:1637:1637))
        (PORT clk (2223:2223:2223) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1349:1349:1349))
        (PORT d[1] (1948:1948:1948) (1849:1849:1849))
        (PORT d[2] (1664:1664:1664) (1596:1596:1596))
        (PORT d[3] (1728:1728:1728) (1669:1669:1669))
        (PORT d[4] (1685:1685:1685) (1625:1625:1625))
        (PORT d[5] (1893:1893:1893) (1799:1799:1799))
        (PORT d[6] (1600:1600:1600) (1517:1517:1517))
        (PORT d[7] (1309:1309:1309) (1228:1228:1228))
        (PORT d[8] (1395:1395:1395) (1358:1358:1358))
        (PORT d[9] (1012:1012:1012) (978:978:978))
        (PORT d[10] (1079:1079:1079) (1046:1046:1046))
        (PORT d[11] (1058:1058:1058) (1015:1015:1015))
        (PORT d[12] (1405:1405:1405) (1366:1366:1366))
        (PORT clk (2220:2220:2220) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (1735:1735:1735))
        (PORT clk (2220:2220:2220) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2249:2249:2249))
        (PORT d[0] (2425:2425:2425) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1654:1654:1654) (1576:1576:1576))
        (PORT d[1] (1346:1346:1346) (1280:1280:1280))
        (PORT d[2] (1336:1336:1336) (1274:1274:1274))
        (PORT d[3] (1746:1746:1746) (1717:1717:1717))
        (PORT d[4] (1849:1849:1849) (1754:1754:1754))
        (PORT d[5] (1118:1118:1118) (1085:1085:1085))
        (PORT d[6] (807:807:807) (796:796:796))
        (PORT d[7] (1310:1310:1310) (1247:1247:1247))
        (PORT d[8] (1018:1018:1018) (971:971:971))
        (PORT d[9] (1602:1602:1602) (1519:1519:1519))
        (PORT d[10] (1342:1342:1342) (1279:1279:1279))
        (PORT d[11] (1836:1836:1836) (1742:1742:1742))
        (PORT d[12] (986:986:986) (943:943:943))
        (PORT clk (2181:2181:2181) (2168:2168:2168))
        (PORT stall (1468:1468:1468) (1594:1594:1594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2168:2168:2168))
        (PORT d[0] (1144:1144:1144) (1045:1045:1045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1357:1357:1357))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (1867:1867:1867))
        (PORT d[1] (1665:1665:1665) (1583:1583:1583))
        (PORT d[2] (2564:2564:2564) (2593:2593:2593))
        (PORT d[3] (1378:1378:1378) (1321:1321:1321))
        (PORT d[4] (1340:1340:1340) (1288:1288:1288))
        (PORT d[5] (1847:1847:1847) (1720:1720:1720))
        (PORT d[6] (1254:1254:1254) (1184:1184:1184))
        (PORT d[7] (1512:1512:1512) (1422:1422:1422))
        (PORT d[8] (1061:1061:1061) (1023:1023:1023))
        (PORT d[9] (1669:1669:1669) (1615:1615:1615))
        (PORT d[10] (1056:1056:1056) (1023:1023:1023))
        (PORT d[11] (1097:1097:1097) (1053:1053:1053))
        (PORT d[12] (1097:1097:1097) (1067:1067:1067))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1791:1791:1791))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT d[0] (2444:2444:2444) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1284:1284:1284))
        (PORT d[1] (1364:1364:1364) (1303:1303:1303))
        (PORT d[2] (1319:1319:1319) (1256:1256:1256))
        (PORT d[3] (1728:1728:1728) (1705:1705:1705))
        (PORT d[4] (1948:1948:1948) (1967:1967:1967))
        (PORT d[5] (1079:1079:1079) (1040:1040:1040))
        (PORT d[6] (822:822:822) (812:812:812))
        (PORT d[7] (1528:1528:1528) (1436:1436:1436))
        (PORT d[8] (1001:1001:1001) (946:946:946))
        (PORT d[9] (1270:1270:1270) (1207:1207:1207))
        (PORT d[10] (1639:1639:1639) (1575:1575:1575))
        (PORT d[11] (1609:1609:1609) (1527:1527:1527))
        (PORT d[12] (988:988:988) (943:943:943))
        (PORT clk (2189:2189:2189) (2178:2178:2178))
        (PORT stall (1525:1525:1525) (1644:1644:1644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2178:2178:2178))
        (PORT d[0] (1117:1117:1117) (1014:1014:1014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1363:1363:1363))
        (PORT datab (1310:1310:1310) (1303:1303:1303))
        (PORT datac (656:656:656) (614:614:614))
        (PORT datad (967:967:967) (909:909:909))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1741:1741:1741) (1602:1602:1602))
        (PORT datab (2830:2830:2830) (2741:2741:2741))
        (PORT datac (1653:1653:1653) (1638:1638:1638))
        (PORT datad (1726:1726:1726) (1602:1602:1602))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (1636:1636:1636))
        (PORT datab (260:260:260) (329:329:329))
        (PORT datac (1824:1824:1824) (1838:1838:1838))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2289:2289:2289) (2257:2257:2257))
        (PORT datab (2300:2300:2300) (2248:2248:2248))
        (PORT datac (2047:2047:2047) (2007:2007:2007))
        (PORT datad (209:209:209) (227:227:227))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RDM\|conteudo\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2487:2487:2487) (2461:2461:2461))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|writePC\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (628:628:628))
        (PORT datab (407:407:407) (402:402:402))
        (PORT datac (657:657:657) (616:616:616))
        (PORT datad (377:377:377) (367:367:367))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RincrementPC\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1516:1516:1516))
        (PORT datab (1510:1510:1510) (1460:1460:1460))
        (PORT datac (717:717:717) (715:715:715))
        (PORT datad (489:489:489) (520:520:520))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|got0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1258:1258:1258))
        (PORT datab (786:786:786) (794:794:794))
        (PORT datac (943:943:943) (945:945:945))
        (PORT datad (1044:1044:1044) (1035:1035:1035))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|got0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (947:947:947))
        (PORT datab (975:975:975) (974:974:974))
        (PORT datac (989:989:989) (975:975:975))
        (PORT datad (1046:1046:1046) (1038:1038:1038))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|got0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1369:1369:1369))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (736:736:736) (756:756:756))
        (PORT datad (886:886:886) (821:821:821))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (194:194:194) (224:224:224))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[6\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1257:1257:1257))
        (PORT datab (461:461:461) (440:440:440))
        (PORT datac (425:425:425) (451:451:451))
        (PORT datad (665:665:665) (641:641:641))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[6\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (633:633:633))
        (PORT datab (388:388:388) (379:379:379))
        (PORT datac (661:661:661) (632:632:632))
        (PORT datad (657:657:657) (624:624:624))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PC\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2632:2632:2632) (2585:2585:2585))
        (PORT sload (1773:1773:1773) (1794:1794:1794))
        (PORT ena (1312:1312:1312) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PC\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2119:2119:2119) (2121:2121:2121))
        (PORT sload (1773:1773:1773) (1794:1794:1794))
        (PORT ena (1312:1312:1312) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[6\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PC\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1032:1032:1032) (1039:1039:1039))
        (PORT sload (1773:1773:1773) (1794:1794:1794))
        (PORT ena (1312:1312:1312) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[7\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PC\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2090:2090:2090) (2082:2082:2082))
        (PORT sload (1773:1773:1773) (1794:1794:1794))
        (PORT ena (1312:1312:1312) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[8\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PC\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1432:1432:1432) (1435:1435:1435))
        (PORT sload (1773:1773:1773) (1794:1794:1794))
        (PORT ena (1312:1312:1312) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[9\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PC\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1958:1958:1958) (1935:1935:1935))
        (PORT sload (1773:1773:1773) (1794:1794:1794))
        (PORT ena (1312:1312:1312) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[10\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PC\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1633:1633:1633) (1603:1603:1603))
        (PORT sload (1773:1773:1773) (1794:1794:1794))
        (PORT ena (1312:1312:1312) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PC\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1446:1446:1446) (1467:1467:1467))
        (PORT sload (1773:1773:1773) (1794:1794:1794))
        (PORT ena (1312:1312:1312) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[12\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PC\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2250:2250:2250) (2191:2191:2191))
        (PORT sload (1773:1773:1773) (1794:1794:1794))
        (PORT ena (1312:1312:1312) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[13\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PC\|counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2988:2988:2988) (2935:2935:2935))
        (PORT sload (1773:1773:1773) (1794:1794:1794))
        (PORT ena (1312:1312:1312) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PC\|counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2395:2395:2395) (2380:2380:2380))
        (PORT sload (1773:1773:1773) (1794:1794:1794))
        (PORT ena (1312:1312:1312) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PC\|counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1829:1829:1829) (1763:1763:1763))
        (PORT sload (1773:1773:1773) (1794:1794:1794))
        (PORT ena (1312:1312:1312) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxREM\|q\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (737:737:737))
        (PORT datab (987:987:987) (956:956:956))
        (PORT datad (752:752:752) (727:727:727))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE REM\|conteudo\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1924:1924:1924))
        (PORT asdata (1556:1556:1556) (1470:1470:1470))
        (PORT ena (1393:1393:1393) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (827:827:827))
        (PORT datab (477:477:477) (513:513:513))
        (PORT datad (981:981:981) (935:935:935))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode1165w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (364:364:364))
        (PORT datab (277:277:277) (332:332:332))
        (PORT datac (244:244:244) (296:296:296))
        (PORT datad (1046:1046:1046) (1020:1020:1020))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (988:988:988))
        (PORT clk (2239:2239:2239) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2329:2329:2329))
        (PORT d[1] (2550:2550:2550) (2590:2590:2590))
        (PORT d[2] (2620:2620:2620) (2581:2581:2581))
        (PORT d[3] (2027:2027:2027) (1960:1960:1960))
        (PORT d[4] (2172:2172:2172) (2185:2185:2185))
        (PORT d[5] (2813:2813:2813) (2732:2732:2732))
        (PORT d[6] (2800:2800:2800) (2817:2817:2817))
        (PORT d[7] (2229:2229:2229) (2285:2285:2285))
        (PORT d[8] (2031:2031:2031) (1983:1983:1983))
        (PORT d[9] (2454:2454:2454) (2447:2447:2447))
        (PORT d[10] (2373:2373:2373) (2305:2305:2305))
        (PORT d[11] (2242:2242:2242) (2258:2258:2258))
        (PORT d[12] (2233:2233:2233) (2159:2159:2159))
        (PORT clk (2236:2236:2236) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2189:2189:2189))
        (PORT clk (2236:2236:2236) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1285:1285:1285))
        (PORT d[1] (4119:4119:4119) (4100:4100:4100))
        (PORT d[2] (1486:1486:1486) (1484:1484:1484))
        (PORT d[3] (2498:2498:2498) (2360:2360:2360))
        (PORT d[4] (1984:1984:1984) (1925:1925:1925))
        (PORT d[5] (1611:1611:1611) (1554:1554:1554))
        (PORT d[6] (2526:2526:2526) (2430:2430:2430))
        (PORT d[7] (2289:2289:2289) (2227:2227:2227))
        (PORT d[8] (2810:2810:2810) (2843:2843:2843))
        (PORT d[9] (1681:1681:1681) (1644:1644:1644))
        (PORT d[10] (3126:3126:3126) (2979:2979:2979))
        (PORT d[11] (1595:1595:1595) (1662:1662:1662))
        (PORT d[12] (1601:1601:1601) (1547:1547:1547))
        (PORT clk (2238:2238:2238) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1735:1735:1735))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (2926:2926:2926))
        (PORT d[1] (2900:2900:2900) (2937:2937:2937))
        (PORT d[2] (2549:2549:2549) (2577:2577:2577))
        (PORT d[3] (2834:2834:2834) (2817:2817:2817))
        (PORT d[4] (2596:2596:2596) (2621:2621:2621))
        (PORT d[5] (3094:3094:3094) (3083:3083:3083))
        (PORT d[6] (2939:2939:2939) (2976:2976:2976))
        (PORT d[7] (2905:2905:2905) (2946:2946:2946))
        (PORT d[8] (2548:2548:2548) (2590:2590:2590))
        (PORT d[9] (2599:2599:2599) (2621:2621:2621))
        (PORT d[10] (2561:2561:2561) (2582:2582:2582))
        (PORT d[11] (2528:2528:2528) (2547:2547:2547))
        (PORT d[12] (2505:2505:2505) (2513:2513:2513))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2582:2582:2582) (2554:2554:2554))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3669:3669:3669) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3318:3318:3318))
        (PORT d[1] (3145:3145:3145) (3151:3151:3151))
        (PORT d[2] (3676:3676:3676) (3796:3796:3796))
        (PORT d[3] (4293:4293:4293) (4258:4258:4258))
        (PORT d[4] (3890:3890:3890) (3814:3814:3814))
        (PORT d[5] (3707:3707:3707) (3818:3818:3818))
        (PORT d[6] (3114:3114:3114) (3153:3153:3153))
        (PORT d[7] (2455:2455:2455) (2491:2491:2491))
        (PORT d[8] (3533:3533:3533) (3551:3551:3551))
        (PORT d[9] (2499:2499:2499) (2524:2524:2524))
        (PORT d[10] (4118:4118:4118) (4115:4115:4115))
        (PORT d[11] (2593:2593:2593) (2641:2641:2641))
        (PORT d[12] (3614:3614:3614) (3576:3576:3576))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1875:1875:1875) (1923:1923:1923))
        (PORT datab (1551:1551:1551) (1398:1398:1398))
        (PORT datac (2045:2045:2045) (2071:2071:2071))
        (PORT datad (1834:1834:1834) (1726:1726:1726))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1875:1875:1875))
        (PORT clk (2218:2218:2218) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (1799:1799:1799))
        (PORT d[1] (1797:1797:1797) (1796:1796:1796))
        (PORT d[2] (1766:1766:1766) (1755:1755:1755))
        (PORT d[3] (1794:1794:1794) (1765:1765:1765))
        (PORT d[4] (1721:1721:1721) (1701:1701:1701))
        (PORT d[5] (2311:2311:2311) (2235:2235:2235))
        (PORT d[6] (2106:2106:2106) (2078:2078:2078))
        (PORT d[7] (2247:2247:2247) (2282:2282:2282))
        (PORT d[8] (2100:2100:2100) (2061:2061:2061))
        (PORT d[9] (1571:1571:1571) (1592:1592:1592))
        (PORT d[10] (2486:2486:2486) (2494:2494:2494))
        (PORT d[11] (1816:1816:1816) (1819:1819:1819))
        (PORT d[12] (2124:2124:2124) (2099:2099:2099))
        (PORT clk (2215:2215:2215) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (1862:1862:1862))
        (PORT clk (2215:2215:2215) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2768:2768:2768))
        (PORT d[1] (3158:3158:3158) (3155:3155:3155))
        (PORT d[2] (2908:2908:2908) (2952:2952:2952))
        (PORT d[3] (4740:4740:4740) (4757:4757:4757))
        (PORT d[4] (2950:2950:2950) (3055:3055:3055))
        (PORT d[5] (3309:3309:3309) (3358:3358:3358))
        (PORT d[6] (2496:2496:2496) (2554:2554:2554))
        (PORT d[7] (3424:3424:3424) (3420:3420:3420))
        (PORT d[8] (4613:4613:4613) (4653:4653:4653))
        (PORT d[9] (2459:2459:2459) (2482:2482:2482))
        (PORT d[10] (3996:3996:3996) (4055:4055:4055))
        (PORT d[11] (2275:2275:2275) (2350:2350:2350))
        (PORT d[12] (7043:7043:7043) (6823:6823:6823))
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1731:1731:1731) (1668:1668:1668))
        (PORT clk (2268:2268:2268) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (1894:1894:1894))
        (PORT d[1] (2876:2876:2876) (2884:2884:2884))
        (PORT d[2] (2199:2199:2199) (2085:2085:2085))
        (PORT d[3] (1762:1762:1762) (1735:1735:1735))
        (PORT d[4] (1747:1747:1747) (1716:1716:1716))
        (PORT d[5] (2463:2463:2463) (2331:2331:2331))
        (PORT d[6] (2453:2453:2453) (2439:2439:2439))
        (PORT d[7] (1931:1931:1931) (1974:1974:1974))
        (PORT d[8] (2087:2087:2087) (2098:2098:2098))
        (PORT d[9] (2318:2318:2318) (2255:2255:2255))
        (PORT d[10] (1882:1882:1882) (1805:1805:1805))
        (PORT d[11] (1819:1819:1819) (1810:1810:1810))
        (PORT d[12] (2247:2247:2247) (2158:2158:2158))
        (PORT clk (2265:2265:2265) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (1712:1712:1712))
        (PORT clk (2265:2265:2265) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2621:2621:2621))
        (PORT d[1] (1703:1703:1703) (1674:1674:1674))
        (PORT d[2] (1489:1489:1489) (1520:1520:1520))
        (PORT d[3] (1907:1907:1907) (1851:1851:1851))
        (PORT d[4] (1946:1946:1946) (1885:1885:1885))
        (PORT d[5] (1979:1979:1979) (1914:1914:1914))
        (PORT d[6] (2205:2205:2205) (2131:2131:2131))
        (PORT d[7] (2955:2955:2955) (3052:3052:3052))
        (PORT d[8] (3679:3679:3679) (3642:3642:3642))
        (PORT d[9] (1755:1755:1755) (1732:1732:1732))
        (PORT d[10] (2549:2549:2549) (2443:2443:2443))
        (PORT d[11] (1688:1688:1688) (1649:1649:1649))
        (PORT d[12] (1658:1658:1658) (1627:1627:1627))
        (PORT clk (2267:2267:2267) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1885:1885:1885) (1936:1936:1936))
        (PORT datab (1993:1993:1993) (1908:1908:1908))
        (PORT datac (2054:2054:2054) (2081:2081:2081))
        (PORT datad (1852:1852:1852) (1785:1785:1785))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1338:1338:1338))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2314:2314:2314))
        (PORT d[1] (2569:2569:2569) (2611:2611:2611))
        (PORT d[2] (3273:3273:3273) (3320:3320:3320))
        (PORT d[3] (2399:2399:2399) (2372:2372:2372))
        (PORT d[4] (2102:2102:2102) (2095:2095:2095))
        (PORT d[5] (3330:3330:3330) (3285:3285:3285))
        (PORT d[6] (2823:2823:2823) (2834:2834:2834))
        (PORT d[7] (2224:2224:2224) (2276:2276:2276))
        (PORT d[8] (2473:2473:2473) (2481:2481:2481))
        (PORT d[9] (2411:2411:2411) (2365:2365:2365))
        (PORT d[10] (2426:2426:2426) (2361:2361:2361))
        (PORT d[11] (2245:2245:2245) (2265:2265:2265))
        (PORT d[12] (2373:2373:2373) (2299:2299:2299))
        (PORT clk (2195:2195:2195) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2309:2309:2309))
        (PORT clk (2195:2195:2195) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3653:3653:3653) (3678:3678:3678))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (1821:1821:1821))
        (PORT d[1] (3762:3762:3762) (3760:3760:3760))
        (PORT d[2] (2080:2080:2080) (2044:2044:2044))
        (PORT d[3] (2722:2722:2722) (2581:2581:2581))
        (PORT d[4] (2132:2132:2132) (2019:2019:2019))
        (PORT d[5] (2267:2267:2267) (2187:2187:2187))
        (PORT d[6] (2262:2262:2262) (2197:2197:2197))
        (PORT d[7] (1747:1747:1747) (1727:1727:1727))
        (PORT d[8] (3193:3193:3193) (3236:3236:3236))
        (PORT d[9] (2024:2024:2024) (1977:1977:1977))
        (PORT d[10] (2762:2762:2762) (2631:2631:2631))
        (PORT d[11] (2477:2477:2477) (2483:2483:2483))
        (PORT d[12] (2240:2240:2240) (2172:2172:2172))
        (PORT clk (2197:2197:2197) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1337:1337:1337))
        (PORT clk (2205:2205:2205) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2024:2024:2024))
        (PORT d[1] (2542:2542:2542) (2586:2586:2586))
        (PORT d[2] (3254:3254:3254) (3303:3303:3303))
        (PORT d[3] (2398:2398:2398) (2378:2378:2378))
        (PORT d[4] (2367:2367:2367) (2345:2345:2345))
        (PORT d[5] (3342:3342:3342) (3296:3296:3296))
        (PORT d[6] (2849:2849:2849) (2858:2858:2858))
        (PORT d[7] (2706:2706:2706) (2799:2799:2799))
        (PORT d[8] (2338:2338:2338) (2267:2267:2267))
        (PORT d[9] (2458:2458:2458) (2466:2466:2466))
        (PORT d[10] (2400:2400:2400) (2337:2337:2337))
        (PORT d[11] (2560:2560:2560) (2567:2567:2567))
        (PORT d[12] (2362:2362:2362) (2336:2336:2336))
        (PORT clk (2202:2202:2202) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (2591:2591:2591))
        (PORT clk (2202:2202:2202) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3660:3660:3660) (3684:3684:3684))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2739:2739:2739))
        (PORT d[1] (3799:3799:3799) (3795:3795:3795))
        (PORT d[2] (3046:3046:3046) (3146:3146:3146))
        (PORT d[3] (2463:2463:2463) (2340:2340:2340))
        (PORT d[4] (3527:3527:3527) (3441:3441:3441))
        (PORT d[5] (1945:1945:1945) (1876:1876:1876))
        (PORT d[6] (2256:2256:2256) (2190:2190:2190))
        (PORT d[7] (2040:2040:2040) (2007:2007:2007))
        (PORT d[8] (3226:3226:3226) (3268:3268:3268))
        (PORT d[9] (2023:2023:2023) (1976:1976:1976))
        (PORT d[10] (2808:2808:2808) (2678:2678:2678))
        (PORT d[11] (2190:2190:2190) (2215:2215:2215))
        (PORT d[12] (2553:2553:2553) (2466:2466:2466))
        (PORT clk (2204:2204:2204) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2067:2067:2067) (1995:1995:1995))
        (PORT datab (402:402:402) (386:386:386))
        (PORT datac (2000:2000:2000) (1998:1998:1998))
        (PORT datad (686:686:686) (645:645:645))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1599:1599:1599))
        (PORT clk (2218:2218:2218) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2685:2685:2685))
        (PORT d[1] (2591:2591:2591) (2639:2639:2639))
        (PORT d[2] (2742:2742:2742) (2737:2737:2737))
        (PORT d[3] (2408:2408:2408) (2379:2379:2379))
        (PORT d[4] (2389:2389:2389) (2368:2368:2368))
        (PORT d[5] (2879:2879:2879) (2791:2791:2791))
        (PORT d[6] (3341:3341:3341) (3289:3289:3289))
        (PORT d[7] (3455:3455:3455) (3557:3557:3557))
        (PORT d[8] (2331:2331:2331) (2278:2278:2278))
        (PORT d[9] (2433:2433:2433) (2409:2409:2409))
        (PORT d[10] (2375:2375:2375) (2331:2331:2331))
        (PORT d[11] (2328:2328:2328) (2289:2289:2289))
        (PORT d[12] (2593:2593:2593) (2532:2532:2532))
        (PORT clk (2215:2215:2215) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2627:2627:2627))
        (PORT clk (2215:2215:2215) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (2998:2998:2998))
        (PORT d[1] (2004:2004:2004) (1974:1974:1974))
        (PORT d[2] (3395:3395:3395) (3513:3513:3513))
        (PORT d[3] (3215:3215:3215) (3112:3112:3112))
        (PORT d[4] (4119:4119:4119) (3997:3997:3997))
        (PORT d[5] (2927:2927:2927) (2825:2825:2825))
        (PORT d[6] (2916:2916:2916) (2832:2832:2832))
        (PORT d[7] (2241:2241:2241) (2308:2308:2308))
        (PORT d[8] (3201:3201:3201) (3240:3240:3240))
        (PORT d[9] (2691:2691:2691) (2673:2673:2673))
        (PORT d[10] (3111:3111:3111) (2971:2971:2971))
        (PORT d[11] (3165:3165:3165) (3201:3201:3201))
        (PORT d[12] (2923:2923:2923) (2835:2835:2835))
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1663:1663:1663) (1608:1608:1608))
        (PORT clk (2229:2229:2229) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2704:2704:2704))
        (PORT d[1] (2673:2673:2673) (2609:2609:2609))
        (PORT d[2] (3038:3038:3038) (3023:3023:3023))
        (PORT d[3] (2356:2356:2356) (2314:2314:2314))
        (PORT d[4] (2411:2411:2411) (2377:2377:2377))
        (PORT d[5] (3349:3349:3349) (3322:3322:3322))
        (PORT d[6] (2845:2845:2845) (2863:2863:2863))
        (PORT d[7] (3109:3109:3109) (3221:3221:3221))
        (PORT d[8] (2488:2488:2488) (2506:2506:2506))
        (PORT d[9] (2416:2416:2416) (2386:2386:2386))
        (PORT d[10] (2762:2762:2762) (2704:2704:2704))
        (PORT d[11] (2543:2543:2543) (2569:2569:2569))
        (PORT d[12] (2600:2600:2600) (2540:2540:2540))
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2534:2534:2534))
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3684:3684:3684) (3708:3708:3708))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3323:3323:3323) (3322:3322:3322))
        (PORT d[1] (3347:3347:3347) (3326:3326:3326))
        (PORT d[2] (3375:3375:3375) (3492:3492:3492))
        (PORT d[3] (3215:3215:3215) (3107:3107:3107))
        (PORT d[4] (4103:4103:4103) (3985:3985:3985))
        (PORT d[5] (3210:3210:3210) (3071:3071:3071))
        (PORT d[6] (3191:3191:3191) (3093:3093:3093))
        (PORT d[7] (2486:2486:2486) (2520:2520:2520))
        (PORT d[8] (3172:3172:3172) (3214:3214:3214))
        (PORT d[9] (2590:2590:2590) (2568:2568:2568))
        (PORT d[10] (3525:3525:3525) (3407:3407:3407))
        (PORT d[11] (2869:2869:2869) (2921:2921:2921))
        (PORT d[12] (3228:3228:3228) (3138:3138:3138))
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2335:2335:2335) (2306:2306:2306))
        (PORT datab (2370:2370:2370) (2383:2383:2383))
        (PORT datac (686:686:686) (648:648:648))
        (PORT datad (373:373:373) (350:350:350))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2747:2747:2747) (2751:2751:2751))
        (PORT datac (1243:1243:1243) (1208:1208:1208))
        (PORT datad (1558:1558:1558) (1521:1521:1521))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2749:2749:2749) (2754:2754:2754))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (736:736:736) (712:712:712))
        (PORT clk (2222:2222:2222) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3006:3006:3006) (2970:2970:2970))
        (PORT d[1] (3246:3246:3246) (3189:3189:3189))
        (PORT d[2] (2288:2288:2288) (2392:2392:2392))
        (PORT d[3] (4200:4200:4200) (4112:4112:4112))
        (PORT d[4] (2919:2919:2919) (3015:3015:3015))
        (PORT d[5] (1773:1773:1773) (1773:1773:1773))
        (PORT d[6] (4183:4183:4183) (3960:3960:3960))
        (PORT d[7] (2104:2104:2104) (2123:2123:2123))
        (PORT d[8] (3467:3467:3467) (3466:3466:3466))
        (PORT d[9] (1825:1825:1825) (1848:1848:1848))
        (PORT d[10] (3871:3871:3871) (3876:3876:3876))
        (PORT d[11] (1605:1605:1605) (1680:1680:1680))
        (PORT d[12] (3233:3233:3233) (3197:3197:3197))
        (PORT clk (2219:2219:2219) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3145:3145:3145) (3005:3005:3005))
        (PORT clk (2219:2219:2219) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2249:2249:2249))
        (PORT d[0] (3780:3780:3780) (3795:3795:3795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (442:442:442) (435:435:435))
        (PORT clk (2217:2217:2217) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2916:2916:2916))
        (PORT d[1] (3240:3240:3240) (3183:3183:3183))
        (PORT d[2] (2612:2612:2612) (2685:2685:2685))
        (PORT d[3] (3925:3925:3925) (3865:3865:3865))
        (PORT d[4] (2669:2669:2669) (2793:2793:2793))
        (PORT d[5] (2151:2151:2151) (2173:2173:2173))
        (PORT d[6] (4477:4477:4477) (4246:4246:4246))
        (PORT d[7] (2529:2529:2529) (2569:2569:2569))
        (PORT d[8] (3712:3712:3712) (3696:3696:3696))
        (PORT d[9] (1826:1826:1826) (1849:1849:1849))
        (PORT d[10] (3581:3581:3581) (3598:3598:3598))
        (PORT d[11] (1930:1930:1930) (1982:1982:1982))
        (PORT d[12] (3220:3220:3220) (3184:3184:3184))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2540:2540:2540))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (PORT d[0] (3564:3564:3564) (3556:3556:3556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2134:2134:2134) (2059:2059:2059))
        (PORT datab (2007:2007:2007) (2032:2032:2032))
        (PORT datac (1361:1361:1361) (1326:1326:1326))
        (PORT datad (1353:1353:1353) (1304:1304:1304))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (773:773:773) (745:745:745))
        (PORT clk (2228:2228:2228) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (2930:2930:2930))
        (PORT d[1] (3421:3421:3421) (3371:3371:3371))
        (PORT d[2] (2607:2607:2607) (2693:2693:2693))
        (PORT d[3] (4742:4742:4742) (4726:4726:4726))
        (PORT d[4] (2645:2645:2645) (2771:2771:2771))
        (PORT d[5] (1735:1735:1735) (1736:1736:1736))
        (PORT d[6] (4182:4182:4182) (3959:3959:3959))
        (PORT d[7] (1815:1815:1815) (1845:1845:1845))
        (PORT d[8] (3500:3500:3500) (3499:3499:3499))
        (PORT d[9] (1818:1818:1818) (1840:1840:1840))
        (PORT d[10] (3919:3919:3919) (3925:3925:3925))
        (PORT d[11] (1631:1631:1631) (1705:1705:1705))
        (PORT d[12] (3239:3239:3239) (3204:3204:3204))
        (PORT clk (2225:2225:2225) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2442:2442:2442))
        (PORT clk (2225:2225:2225) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2254:2254:2254))
        (PORT d[0] (3602:3602:3602) (3565:3565:3565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (766:766:766) (741:741:741))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3044:3044:3044))
        (PORT d[1] (2895:2895:2895) (2853:2853:2853))
        (PORT d[2] (2294:2294:2294) (2389:2389:2389))
        (PORT d[3] (3936:3936:3936) (3893:3893:3893))
        (PORT d[4] (2888:2888:2888) (2993:2993:2993))
        (PORT d[5] (2176:2176:2176) (2196:2196:2196))
        (PORT d[6] (4508:4508:4508) (4276:4276:4276))
        (PORT d[7] (2471:2471:2471) (2513:2513:2513))
        (PORT d[8] (3418:3418:3418) (3416:3416:3416))
        (PORT d[9] (2157:2157:2157) (2161:2161:2161))
        (PORT d[10] (3569:3569:3569) (3591:3591:3591))
        (PORT d[11] (1941:1941:1941) (2003:2003:2003))
        (PORT d[12] (2954:2954:2954) (2924:2924:2924))
        (PORT clk (2209:2209:2209) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3090:3090:3090) (3057:3057:3057))
        (PORT clk (2209:2209:2209) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (PORT d[0] (3296:3296:3296) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2132:2132:2132) (2057:2057:2057))
        (PORT datab (2005:2005:2005) (2029:2029:2029))
        (PORT datac (1088:1088:1088) (975:975:975))
        (PORT datad (1332:1332:1332) (1201:1201:1201))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1822:1822:1822) (1740:1740:1740))
        (PORT datab (2270:2270:2270) (2178:2178:2178))
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2030:2030:2030) (1969:1969:1969))
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (1926:1926:1926))
        (PORT d[1] (1945:1945:1945) (1858:1858:1858))
        (PORT d[2] (1313:1313:1313) (1251:1251:1251))
        (PORT d[3] (1359:1359:1359) (1292:1292:1292))
        (PORT d[4] (1644:1644:1644) (1568:1568:1568))
        (PORT d[5] (1607:1607:1607) (1538:1538:1538))
        (PORT d[6] (1909:1909:1909) (1814:1814:1814))
        (PORT d[7] (2304:2304:2304) (2349:2349:2349))
        (PORT d[8] (2095:2095:2095) (2106:2106:2106))
        (PORT d[9] (1553:1553:1553) (1568:1568:1568))
        (PORT d[10] (1511:1511:1511) (1519:1519:1519))
        (PORT d[11] (2074:2074:2074) (2061:2061:2061))
        (PORT d[12] (1543:1543:1543) (1463:1463:1463))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1513:1513:1513))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2265:2265:2265))
        (PORT d[0] (2175:2175:2175) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1507:1507:1507))
        (PORT d[1] (1654:1654:1654) (1563:1563:1563))
        (PORT d[2] (1852:1852:1852) (1733:1733:1733))
        (PORT d[3] (1026:1026:1026) (979:979:979))
        (PORT d[4] (982:982:982) (943:943:943))
        (PORT d[5] (2007:2007:2007) (1959:1959:1959))
        (PORT d[6] (2048:2048:2048) (2024:2024:2024))
        (PORT d[7] (1948:1948:1948) (1867:1867:1867))
        (PORT d[8] (1569:1569:1569) (1498:1498:1498))
        (PORT d[9] (1865:1865:1865) (1762:1762:1762))
        (PORT d[10] (1925:1925:1925) (1839:1839:1839))
        (PORT d[11] (1585:1585:1585) (1496:1496:1496))
        (PORT d[12] (1759:1759:1759) (1752:1752:1752))
        (PORT clk (2199:2199:2199) (2184:2184:2184))
        (PORT stall (1686:1686:1686) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2184:2184:2184))
        (PORT d[0] (1212:1212:1212) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (1922:1922:1922))
        (PORT clk (2251:2251:2251) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1641:1641:1641))
        (PORT d[1] (1634:1634:1634) (1563:1563:1563))
        (PORT d[2] (1915:1915:1915) (1805:1805:1805))
        (PORT d[3] (1911:1911:1911) (1823:1823:1823))
        (PORT d[4] (1626:1626:1626) (1561:1561:1561))
        (PORT d[5] (2178:2178:2178) (2075:2075:2075))
        (PORT d[6] (2084:2084:2084) (2059:2059:2059))
        (PORT d[7] (2304:2304:2304) (2349:2349:2349))
        (PORT d[8] (1589:1589:1589) (1495:1495:1495))
        (PORT d[9] (1506:1506:1506) (1520:1520:1520))
        (PORT d[10] (1563:1563:1563) (1497:1497:1497))
        (PORT d[11] (2191:2191:2191) (2184:2184:2184))
        (PORT d[12] (1565:1565:1565) (1502:1502:1502))
        (PORT clk (2248:2248:2248) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1591:1591:1591))
        (PORT clk (2248:2248:2248) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2275:2275:2275))
        (PORT d[0] (2245:2245:2245) (2145:2145:2145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1553:1553:1553))
        (PORT d[1] (1639:1639:1639) (1546:1546:1546))
        (PORT d[2] (1226:1226:1226) (1155:1155:1155))
        (PORT d[3] (1266:1266:1266) (1188:1188:1188))
        (PORT d[4] (1011:1011:1011) (971:971:971))
        (PORT d[5] (2020:2020:2020) (1973:1973:1973))
        (PORT d[6] (2079:2079:2079) (2055:2055:2055))
        (PORT d[7] (1648:1648:1648) (1586:1586:1586))
        (PORT d[8] (1997:1997:1997) (1935:1935:1935))
        (PORT d[9] (1871:1871:1871) (1769:1769:1769))
        (PORT d[10] (1337:1337:1337) (1277:1277:1277))
        (PORT d[11] (1523:1523:1523) (1423:1423:1423))
        (PORT d[12] (1567:1567:1567) (1482:1482:1482))
        (PORT clk (2209:2209:2209) (2194:2194:2194))
        (PORT stall (2362:2362:2362) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2194:2194:2194))
        (PORT d[0] (836:836:836) (733:733:733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1299:1299:1299))
        (PORT datab (1286:1286:1286) (1247:1247:1247))
        (PORT datac (652:652:652) (610:610:610))
        (PORT datad (981:981:981) (921:921:921))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (1954:1954:1954))
        (PORT clk (2238:2238:2238) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1640:1640:1640))
        (PORT d[1] (1358:1358:1358) (1293:1293:1293))
        (PORT d[2] (1940:1940:1940) (1829:1829:1829))
        (PORT d[3] (742:742:742) (708:708:708))
        (PORT d[4] (965:965:965) (921:921:921))
        (PORT d[5] (2189:2189:2189) (2081:2081:2081))
        (PORT d[6] (2352:2352:2352) (2304:2304:2304))
        (PORT d[7] (2279:2279:2279) (2316:2316:2316))
        (PORT d[8] (2419:2419:2419) (2419:2419:2419))
        (PORT d[9] (1013:1013:1013) (960:960:960))
        (PORT d[10] (1775:1775:1775) (1766:1766:1766))
        (PORT d[11] (1849:1849:1849) (1851:1851:1851))
        (PORT d[12] (1261:1261:1261) (1190:1190:1190))
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1413:1413:1413))
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2262:2262:2262))
        (PORT d[0] (2083:2083:2083) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1041:1041:1041))
        (PORT d[1] (1081:1081:1081) (1030:1030:1030))
        (PORT d[2] (1078:1078:1078) (1014:1014:1014))
        (PORT d[3] (665:665:665) (632:632:632))
        (PORT d[4] (1585:1585:1585) (1514:1514:1514))
        (PORT d[5] (2059:2059:2059) (2010:2010:2010))
        (PORT d[6] (2014:2014:2014) (1990:1990:1990))
        (PORT d[7] (2006:2006:2006) (1897:1897:1897))
        (PORT d[8] (1300:1300:1300) (1212:1212:1212))
        (PORT d[9] (1872:1872:1872) (1770:1770:1770))
        (PORT d[10] (1829:1829:1829) (1715:1715:1715))
        (PORT d[11] (1207:1207:1207) (1122:1122:1122))
        (PORT d[12] (2049:2049:2049) (2024:2024:2024))
        (PORT clk (2196:2196:2196) (2181:2181:2181))
        (PORT stall (1526:1526:1526) (1632:1632:1632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2181:2181:2181))
        (PORT d[0] (1286:1286:1286) (1140:1140:1140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (1937:1937:1937))
        (PORT clk (2232:2232:2232) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1682:1682:1682) (1612:1612:1612))
        (PORT d[1] (1624:1624:1624) (1547:1547:1547))
        (PORT d[2] (1920:1920:1920) (1809:1809:1809))
        (PORT d[3] (979:979:979) (934:934:934))
        (PORT d[4] (1304:1304:1304) (1262:1262:1262))
        (PORT d[5] (2173:2173:2173) (2068:2068:2068))
        (PORT d[6] (2055:2055:2055) (2028:2028:2028))
        (PORT d[7] (1530:1530:1530) (1554:1554:1554))
        (PORT d[8] (2192:2192:2192) (2064:2064:2064))
        (PORT d[9] (1525:1525:1525) (1533:1533:1533))
        (PORT d[10] (1548:1548:1548) (1466:1466:1466))
        (PORT d[11] (2083:2083:2083) (2068:2068:2068))
        (PORT d[12] (1576:1576:1576) (1515:1515:1515))
        (PORT clk (2229:2229:2229) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (1731:1731:1731))
        (PORT clk (2229:2229:2229) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2258:2258:2258))
        (PORT d[0] (2385:2385:2385) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1290:1290:1290))
        (PORT d[1] (1649:1649:1649) (1565:1565:1565))
        (PORT d[2] (1543:1543:1543) (1454:1454:1454))
        (PORT d[3] (995:995:995) (945:945:945))
        (PORT d[4] (1340:1340:1340) (1294:1294:1294))
        (PORT d[5] (1634:1634:1634) (1562:1562:1562))
        (PORT d[6] (1693:1693:1693) (1672:1672:1672))
        (PORT d[7] (1701:1701:1701) (1612:1612:1612))
        (PORT d[8] (1581:1581:1581) (1505:1505:1505))
        (PORT d[9] (1338:1338:1338) (1283:1283:1283))
        (PORT d[10] (1848:1848:1848) (1734:1734:1734))
        (PORT d[11] (1612:1612:1612) (1532:1532:1532))
        (PORT d[12] (1642:1642:1642) (1572:1572:1572))
        (PORT clk (2190:2190:2190) (2177:2177:2177))
        (PORT stall (2039:2039:2039) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2177:2177:2177))
        (PORT d[0] (1103:1103:1103) (990:990:990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1277:1277:1277))
        (PORT datab (1220:1220:1220) (1192:1192:1192))
        (PORT datac (676:676:676) (630:630:630))
        (PORT datad (977:977:977) (915:915:915))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1622:1622:1622))
        (PORT clk (2244:2244:2244) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (2798:2798:2798))
        (PORT d[1] (2345:2345:2345) (2244:2244:2244))
        (PORT d[2] (2620:2620:2620) (2518:2518:2518))
        (PORT d[3] (1806:1806:1806) (1809:1809:1809))
        (PORT d[4] (1918:1918:1918) (1968:1968:1968))
        (PORT d[5] (2880:2880:2880) (2794:2794:2794))
        (PORT d[6] (2528:2528:2528) (2435:2435:2435))
        (PORT d[7] (3020:3020:3020) (3081:3081:3081))
        (PORT d[8] (1698:1698:1698) (1653:1653:1653))
        (PORT d[9] (1972:1972:1972) (1924:1924:1924))
        (PORT d[10] (2191:2191:2191) (2111:2111:2111))
        (PORT d[11] (1986:1986:1986) (1927:1927:1927))
        (PORT d[12] (2064:2064:2064) (2019:2019:2019))
        (PORT clk (2241:2241:2241) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2055:2055:2055))
        (PORT clk (2241:2241:2241) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2267:2267:2267))
        (PORT d[0] (2716:2716:2716) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2287:2287:2287))
        (PORT d[1] (2086:2086:2086) (2029:2029:2029))
        (PORT d[2] (2276:2276:2276) (2195:2195:2195))
        (PORT d[3] (2211:2211:2211) (2243:2243:2243))
        (PORT d[4] (1907:1907:1907) (1951:1951:1951))
        (PORT d[5] (1986:1986:1986) (1929:1929:1929))
        (PORT d[6] (2054:2054:2054) (1995:1995:1995))
        (PORT d[7] (2187:2187:2187) (2109:2109:2109))
        (PORT d[8] (2067:2067:2067) (1990:1990:1990))
        (PORT d[9] (2420:2420:2420) (2367:2367:2367))
        (PORT d[10] (2245:2245:2245) (2142:2142:2142))
        (PORT d[11] (2652:2652:2652) (2572:2572:2572))
        (PORT d[12] (2648:2648:2648) (2700:2700:2700))
        (PORT clk (2202:2202:2202) (2186:2186:2186))
        (PORT stall (3181:3181:3181) (3381:3381:3381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2186:2186:2186))
        (PORT d[0] (1811:1811:1811) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1771:1771:1771))
        (PORT clk (2244:2244:2244) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2865:2865:2865))
        (PORT d[1] (2839:2839:2839) (2850:2850:2850))
        (PORT d[2] (2530:2530:2530) (2557:2557:2557))
        (PORT d[3] (2423:2423:2423) (2411:2411:2411))
        (PORT d[4] (2269:2269:2269) (2316:2316:2316))
        (PORT d[5] (2875:2875:2875) (2879:2879:2879))
        (PORT d[6] (2584:2584:2584) (2614:2614:2614))
        (PORT d[7] (2905:2905:2905) (2960:2960:2960))
        (PORT d[8] (2208:2208:2208) (2246:2246:2246))
        (PORT d[9] (2277:2277:2277) (2326:2326:2326))
        (PORT d[10] (2596:2596:2596) (2614:2614:2614))
        (PORT d[11] (2492:2492:2492) (2499:2499:2499))
        (PORT d[12] (2506:2506:2506) (2516:2516:2516))
        (PORT clk (2241:2241:2241) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2471:2471:2471))
        (PORT clk (2241:2241:2241) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2270:2270:2270))
        (PORT d[0] (3040:3040:3040) (3025:3025:3025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2221:2221:2221))
        (PORT d[1] (2397:2397:2397) (2378:2378:2378))
        (PORT d[2] (2383:2383:2383) (2358:2358:2358))
        (PORT d[3] (2754:2754:2754) (2729:2729:2729))
        (PORT d[4] (2256:2256:2256) (2298:2298:2298))
        (PORT d[5] (2494:2494:2494) (2504:2504:2504))
        (PORT d[6] (2748:2748:2748) (2740:2740:2740))
        (PORT d[7] (2770:2770:2770) (2736:2736:2736))
        (PORT d[8] (2971:2971:2971) (2905:2905:2905))
        (PORT d[9] (2813:2813:2813) (2822:2822:2822))
        (PORT d[10] (2685:2685:2685) (2659:2659:2659))
        (PORT d[11] (2693:2693:2693) (2659:2659:2659))
        (PORT d[12] (2829:2829:2829) (2862:2862:2862))
        (PORT clk (2202:2202:2202) (2189:2189:2189))
        (PORT stall (3111:3111:3111) (3243:3243:3243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2189:2189:2189))
        (PORT d[0] (2011:2011:2011) (1992:1992:1992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1465:1465:1465) (1484:1484:1484))
        (PORT datab (1721:1721:1721) (1699:1699:1699))
        (PORT datac (905:905:905) (833:833:833))
        (PORT datad (1976:1976:1976) (1937:1937:1937))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1316:1316:1316))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (1973:1973:1973))
        (PORT d[1] (2147:2147:2147) (2166:2166:2166))
        (PORT d[2] (2336:2336:2336) (2313:2313:2313))
        (PORT d[3] (1727:1727:1727) (1704:1704:1704))
        (PORT d[4] (2099:2099:2099) (2067:2067:2067))
        (PORT d[5] (2380:2380:2380) (2262:2262:2262))
        (PORT d[6] (2743:2743:2743) (2715:2715:2715))
        (PORT d[7] (1931:1931:1931) (1973:1973:1973))
        (PORT d[8] (1974:1974:1974) (1927:1927:1927))
        (PORT d[9] (2016:2016:2016) (1967:1967:1967))
        (PORT d[10] (2364:2364:2364) (2292:2292:2292))
        (PORT d[11] (2109:2109:2109) (2108:2108:2108))
        (PORT d[12] (2212:2212:2212) (2135:2135:2135))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (1963:1963:1963))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (PORT d[0] (2677:2677:2677) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2231:2231:2231))
        (PORT d[1] (2250:2250:2250) (2136:2136:2136))
        (PORT d[2] (1692:1692:1692) (1632:1632:1632))
        (PORT d[3] (2009:2009:2009) (1942:1942:1942))
        (PORT d[4] (1698:1698:1698) (1672:1672:1672))
        (PORT d[5] (2081:2081:2081) (2029:2029:2029))
        (PORT d[6] (2506:2506:2506) (2491:2491:2491))
        (PORT d[7] (2592:2592:2592) (2492:2492:2492))
        (PORT d[8] (2525:2525:2525) (2424:2424:2424))
        (PORT d[9] (2446:2446:2446) (2439:2439:2439))
        (PORT d[10] (2279:2279:2279) (2210:2210:2210))
        (PORT d[11] (1936:1936:1936) (1851:1851:1851))
        (PORT d[12] (2424:2424:2424) (2418:2418:2418))
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (PORT stall (2932:2932:2932) (3022:3022:3022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2207:2207:2207))
        (PORT d[0] (1771:1771:1771) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (1967:1967:1967))
        (PORT clk (2229:2229:2229) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1365:1365:1365))
        (PORT d[1] (1638:1638:1638) (1563:1563:1563))
        (PORT d[2] (1620:1620:1620) (1519:1519:1519))
        (PORT d[3] (1599:1599:1599) (1524:1524:1524))
        (PORT d[4] (1361:1361:1361) (1312:1312:1312))
        (PORT d[5] (2473:2473:2473) (2353:2353:2353))
        (PORT d[6] (1567:1567:1567) (1497:1497:1497))
        (PORT d[7] (1554:1554:1554) (1577:1577:1577))
        (PORT d[8] (2420:2420:2420) (2404:2404:2404))
        (PORT d[9] (1916:1916:1916) (1948:1948:1948))
        (PORT d[10] (1557:1557:1557) (1463:1463:1463))
        (PORT d[11] (1799:1799:1799) (1800:1800:1800))
        (PORT d[12] (1591:1591:1591) (1533:1533:1533))
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (1981:1981:1981))
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2254:2254:2254))
        (PORT d[0] (2692:2692:2692) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1322:1322:1322))
        (PORT d[1] (1682:1682:1682) (1597:1597:1597))
        (PORT d[2] (1818:1818:1818) (1690:1690:1690))
        (PORT d[3] (967:967:967) (923:923:923))
        (PORT d[4] (1039:1039:1039) (1019:1019:1019))
        (PORT d[5] (1627:1627:1627) (1554:1554:1554))
        (PORT d[6] (2114:2114:2114) (2101:2101:2101))
        (PORT d[7] (1619:1619:1619) (1532:1532:1532))
        (PORT d[8] (1588:1588:1588) (1513:1513:1513))
        (PORT d[9] (1338:1338:1338) (1287:1287:1287))
        (PORT d[10] (1645:1645:1645) (1567:1567:1567))
        (PORT d[11] (1619:1619:1619) (1540:1540:1540))
        (PORT d[12] (1619:1619:1619) (1546:1546:1546))
        (PORT clk (2187:2187:2187) (2173:2173:2173))
        (PORT stall (1935:1935:1935) (2106:2106:2106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2173:2173:2173))
        (PORT d[0] (1075:1075:1075) (958:958:958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1644:1644:1644))
        (PORT datab (1929:1929:1929) (1871:1871:1871))
        (PORT datac (689:689:689) (645:645:645))
        (PORT datad (1646:1646:1646) (1591:1591:1591))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (1881:1881:1881))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (867:867:867) (783:783:783))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1920:1920:1920) (1882:1882:1882))
        (PORT datab (1687:1687:1687) (1569:1569:1569))
        (PORT datac (1545:1545:1545) (1510:1510:1510))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (PORT datab (1661:1661:1661) (1623:1623:1623))
        (PORT datac (1781:1781:1781) (1697:1697:1697))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1876:1876:1876) (1811:1811:1811))
        (PORT datab (2115:2115:2115) (2067:2067:2067))
        (PORT datac (1420:1420:1420) (1414:1414:1414))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RDM\|conteudo\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1979:1979:1979) (1912:1912:1912))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1195:1195:1195))
        (PORT datab (298:298:298) (376:376:376))
        (PORT datac (968:968:968) (928:928:928))
        (PORT datad (259:259:259) (324:324:324))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1001:1001:1001))
        (PORT datab (1397:1397:1397) (1403:1403:1403))
        (PORT datac (967:967:967) (927:927:927))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1144:1144:1144) (1136:1136:1136))
        (PORT datac (352:352:352) (342:342:342))
        (PORT datad (972:972:972) (943:943:943))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1214:1214:1214))
        (PORT datab (1398:1398:1398) (1404:1404:1404))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE AC\|conteudo\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1954:1954:1954) (1864:1864:1864))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (370:370:370))
        (PORT datab (1024:1024:1024) (982:982:982))
        (PORT datad (1135:1135:1135) (1139:1139:1139))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (803:803:803) (799:799:799))
        (PORT datac (711:711:711) (694:694:694))
        (PORT datad (864:864:864) (807:807:807))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux15\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (802:802:802) (798:798:798))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE AC\|conteudo\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE AC\|conteudo\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2311:2311:2311))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1551:1551:1551) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (972:972:972))
        (PORT clk (2234:2234:2234) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2004:2004:2004))
        (PORT d[1] (2786:2786:2786) (2802:2802:2802))
        (PORT d[2] (2997:2997:2997) (2952:2952:2952))
        (PORT d[3] (2093:2093:2093) (2090:2090:2090))
        (PORT d[4] (2176:2176:2176) (2187:2187:2187))
        (PORT d[5] (2800:2800:2800) (2696:2696:2696))
        (PORT d[6] (2813:2813:2813) (2827:2827:2827))
        (PORT d[7] (3018:3018:3018) (3094:3094:3094))
        (PORT d[8] (2274:2274:2274) (2206:2206:2206))
        (PORT d[9] (2461:2461:2461) (2454:2454:2454))
        (PORT d[10] (2080:2080:2080) (2024:2024:2024))
        (PORT d[11] (2588:2588:2588) (2595:2595:2595))
        (PORT d[12] (2370:2370:2370) (2343:2343:2343))
        (PORT clk (2231:2231:2231) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2199:2199:2199))
        (PORT clk (2231:2231:2231) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1510:1510:1510))
        (PORT d[1] (4083:4083:4083) (4069:4069:4069))
        (PORT d[2] (1423:1423:1423) (1419:1419:1419))
        (PORT d[3] (2485:2485:2485) (2346:2346:2346))
        (PORT d[4] (1996:1996:1996) (1936:1936:1936))
        (PORT d[5] (1612:1612:1612) (1555:1555:1555))
        (PORT d[6] (2233:2233:2233) (2142:2142:2142))
        (PORT d[7] (2282:2282:2282) (2220:2220:2220))
        (PORT d[8] (2815:2815:2815) (2841:2841:2841))
        (PORT d[9] (1707:1707:1707) (1669:1669:1669))
        (PORT d[10] (3081:3081:3081) (2938:2938:2938))
        (PORT d[11] (1621:1621:1621) (1687:1687:1687))
        (PORT d[12] (2224:2224:2224) (2146:2146:2146))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1643:1643:1643))
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2702:2702:2702))
        (PORT d[1] (2635:2635:2635) (2576:2576:2576))
        (PORT d[2] (3368:3368:3368) (3337:3337:3337))
        (PORT d[3] (2427:2427:2427) (2423:2423:2423))
        (PORT d[4] (2464:2464:2464) (2439:2439:2439))
        (PORT d[5] (3355:3355:3355) (3321:3321:3321))
        (PORT d[6] (3182:3182:3182) (3189:3189:3189))
        (PORT d[7] (3387:3387:3387) (3468:3468:3468))
        (PORT d[8] (2448:2448:2448) (2413:2413:2413))
        (PORT d[9] (2637:2637:2637) (2582:2582:2582))
        (PORT d[10] (2428:2428:2428) (2382:2382:2382))
        (PORT d[11] (2671:2671:2671) (2625:2625:2625))
        (PORT d[12] (2632:2632:2632) (2567:2567:2567))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2561:2561:2561))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3426:3426:3426))
        (PORT d[1] (2227:2227:2227) (2288:2288:2288))
        (PORT d[2] (3049:3049:3049) (3183:3183:3183))
        (PORT d[3] (3472:3472:3472) (3336:3336:3336))
        (PORT d[4] (4085:4085:4085) (3967:3967:3967))
        (PORT d[5] (3279:3279:3279) (3167:3167:3167))
        (PORT d[6] (3804:3804:3804) (3855:3855:3855))
        (PORT d[7] (2525:2525:2525) (2564:2564:2564))
        (PORT d[8] (3205:3205:3205) (3249:3249:3249))
        (PORT d[9] (4151:4151:4151) (4299:4299:4299))
        (PORT d[10] (3190:3190:3190) (3083:3083:3083))
        (PORT d[11] (2539:2539:2539) (2602:2602:2602))
        (PORT d[12] (3256:3256:3256) (3153:3153:3153))
        (PORT clk (2240:2240:2240) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (983:983:983))
        (PORT datab (2079:2079:2079) (2101:2101:2101))
        (PORT datac (1822:1822:1822) (1879:1879:1879))
        (PORT datad (1962:1962:1962) (1897:1897:1897))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (1713:1713:1713))
        (PORT clk (2225:2225:2225) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (2892:2892:2892))
        (PORT d[1] (3169:3169:3169) (3194:3194:3194))
        (PORT d[2] (2556:2556:2556) (2581:2581:2581))
        (PORT d[3] (2552:2552:2552) (2566:2566:2566))
        (PORT d[4] (2480:2480:2480) (2498:2498:2498))
        (PORT d[5] (3214:3214:3214) (3205:3205:3205))
        (PORT d[6] (3215:3215:3215) (3230:3230:3230))
        (PORT d[7] (2886:2886:2886) (2912:2912:2912))
        (PORT d[8] (2558:2558:2558) (2614:2614:2614))
        (PORT d[9] (2566:2566:2566) (2589:2589:2589))
        (PORT d[10] (2578:2578:2578) (2594:2594:2594))
        (PORT d[11] (2489:2489:2489) (2492:2492:2492))
        (PORT d[12] (2473:2473:2473) (2485:2485:2485))
        (PORT clk (2222:2222:2222) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2443:2443:2443))
        (PORT clk (2222:2222:2222) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3680:3680:3680) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3363:3363:3363))
        (PORT d[1] (3129:3129:3129) (3141:3141:3141))
        (PORT d[2] (2954:2954:2954) (3026:3026:3026))
        (PORT d[3] (4952:4952:4952) (4889:4889:4889))
        (PORT d[4] (2952:2952:2952) (3074:3074:3074))
        (PORT d[5] (4040:4040:4040) (4138:4138:4138))
        (PORT d[6] (3106:3106:3106) (3144:3144:3144))
        (PORT d[7] (2495:2495:2495) (2524:2524:2524))
        (PORT d[8] (3214:3214:3214) (3254:3254:3254))
        (PORT d[9] (2481:2481:2481) (2507:2507:2507))
        (PORT d[10] (4138:4138:4138) (4136:4136:4136))
        (PORT d[11] (2255:2255:2255) (2314:2314:2314))
        (PORT d[12] (3699:3699:3699) (3672:3672:3672))
        (PORT clk (2224:2224:2224) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1660:1660:1660))
        (PORT clk (2188:2188:2188) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2446:2446:2446))
        (PORT d[1] (2913:2913:2913) (2939:2939:2939))
        (PORT d[2] (2834:2834:2834) (2835:2835:2835))
        (PORT d[3] (2454:2454:2454) (2466:2466:2466))
        (PORT d[4] (2331:2331:2331) (2381:2381:2381))
        (PORT d[5] (3082:3082:3082) (3054:3054:3054))
        (PORT d[6] (2802:2802:2802) (2787:2787:2787))
        (PORT d[7] (2266:2266:2266) (2326:2326:2326))
        (PORT d[8] (2441:2441:2441) (2437:2437:2437))
        (PORT d[9] (2519:2519:2519) (2507:2507:2507))
        (PORT d[10] (2254:2254:2254) (2300:2300:2300))
        (PORT d[11] (2421:2421:2421) (2395:2395:2395))
        (PORT d[12] (2457:2457:2457) (2430:2430:2430))
        (PORT clk (2185:2185:2185) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2741:2741:2741) (2661:2661:2661))
        (PORT clk (2185:2185:2185) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3643:3643:3643) (3666:3666:3666))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (3153:3153:3153))
        (PORT d[1] (2126:2126:2126) (2149:2149:2149))
        (PORT d[2] (2948:2948:2948) (3002:3002:3002))
        (PORT d[3] (3612:3612:3612) (3564:3564:3564))
        (PORT d[4] (2862:2862:2862) (2948:2948:2948))
        (PORT d[5] (2099:2099:2099) (2118:2118:2118))
        (PORT d[6] (3449:3449:3449) (3489:3489:3489))
        (PORT d[7] (2451:2451:2451) (2490:2490:2490))
        (PORT d[8] (3430:3430:3430) (3427:3427:3427))
        (PORT d[9] (2755:2755:2755) (2735:2735:2735))
        (PORT d[10] (3596:3596:3596) (3614:3614:3614))
        (PORT d[11] (1939:1939:1939) (2002:2002:2002))
        (PORT d[12] (3213:3213:3213) (3151:3151:3151))
        (PORT clk (2187:2187:2187) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1887:1887:1887) (1938:1938:1938))
        (PORT datab (2093:2093:2093) (2117:2117:2117))
        (PORT datac (1585:1585:1585) (1512:1512:1512))
        (PORT datad (1009:1009:1009) (949:949:949))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (1671:1671:1671))
        (PORT clk (2217:2217:2217) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3441:3441:3441) (3409:3409:3409))
        (PORT d[1] (3182:3182:3182) (3196:3196:3196))
        (PORT d[2] (2572:2572:2572) (2612:2612:2612))
        (PORT d[3] (2530:2530:2530) (2535:2535:2535))
        (PORT d[4] (2234:2234:2234) (2267:2267:2267))
        (PORT d[5] (3341:3341:3341) (3295:3295:3295))
        (PORT d[6] (3099:3099:3099) (3095:3095:3095))
        (PORT d[7] (2669:2669:2669) (2758:2758:2758))
        (PORT d[8] (2493:2493:2493) (2516:2516:2516))
        (PORT d[9] (2570:2570:2570) (2602:2602:2602))
        (PORT d[10] (2319:2319:2319) (2371:2371:2371))
        (PORT d[11] (2563:2563:2563) (2586:2586:2586))
        (PORT d[12] (2492:2492:2492) (2496:2496:2496))
        (PORT clk (2214:2214:2214) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2724:2724:2724))
        (PORT clk (2214:2214:2214) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3672:3672:3672) (3695:3695:3695))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (3151:3151:3151))
        (PORT d[1] (2265:2265:2265) (2321:2321:2321))
        (PORT d[2] (2967:2967:2967) (3066:3066:3066))
        (PORT d[3] (3832:3832:3832) (3727:3727:3727))
        (PORT d[4] (2886:2886:2886) (2999:2999:2999))
        (PORT d[5] (2152:2152:2152) (2169:2169:2169))
        (PORT d[6] (3160:3160:3160) (3216:3216:3216))
        (PORT d[7] (2202:2202:2202) (2249:2249:2249))
        (PORT d[8] (4123:4123:4123) (4101:4101:4101))
        (PORT d[9] (3981:3981:3981) (4079:4079:4079))
        (PORT d[10] (3150:3150:3150) (3164:3164:3164))
        (PORT d[11] (2577:2577:2577) (2639:2639:2639))
        (PORT d[12] (4888:4888:4888) (4668:4668:4668))
        (PORT clk (2216:2216:2216) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (1924:1924:1924))
        (PORT clk (2227:2227:2227) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3387:3387:3387))
        (PORT d[1] (2926:2926:2926) (2974:2974:2974))
        (PORT d[2] (2867:2867:2867) (2891:2891:2891))
        (PORT d[3] (2853:2853:2853) (2843:2843:2843))
        (PORT d[4] (2559:2559:2559) (2611:2611:2611))
        (PORT d[5] (3051:3051:3051) (3047:3047:3047))
        (PORT d[6] (3140:3140:3140) (3140:3140:3140))
        (PORT d[7] (2954:2954:2954) (3023:3023:3023))
        (PORT d[8] (2816:2816:2816) (2823:2823:2823))
        (PORT d[9] (2592:2592:2592) (2624:2624:2624))
        (PORT d[10] (2562:2562:2562) (2600:2600:2600))
        (PORT d[11] (2508:2508:2508) (2530:2530:2530))
        (PORT d[12] (2626:2626:2626) (2689:2689:2689))
        (PORT clk (2224:2224:2224) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2680:2680:2680))
        (PORT clk (2224:2224:2224) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3485:3485:3485))
        (PORT d[1] (2270:2270:2270) (2315:2315:2315))
        (PORT d[2] (2638:2638:2638) (2743:2743:2743))
        (PORT d[3] (3536:3536:3536) (3447:3447:3447))
        (PORT d[4] (4239:4239:4239) (4194:4194:4194))
        (PORT d[5] (2386:2386:2386) (2402:2402:2402))
        (PORT d[6] (2865:2865:2865) (2930:2930:2930))
        (PORT d[7] (3903:3903:3903) (3973:3973:3973))
        (PORT d[8] (4449:4449:4449) (4412:4412:4412))
        (PORT d[9] (3951:3951:3951) (4053:4053:4053))
        (PORT d[10] (2835:2835:2835) (2837:2837:2837))
        (PORT d[11] (2603:2603:2603) (2660:2660:2660))
        (PORT d[12] (4893:4893:4893) (4669:4669:4669))
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1876:1876:1876) (1925:1925:1925))
        (PORT datab (2084:2084:2084) (2107:2107:2107))
        (PORT datac (1536:1536:1536) (1465:1465:1465))
        (PORT datad (1641:1641:1641) (1583:1583:1583))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2748:2748:2748) (2753:2753:2753))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1747:1747:1747) (1737:1737:1737))
        (PORT clk (2220:2220:2220) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1809:1809:1809))
        (PORT d[1] (2096:2096:2096) (2075:2075:2075))
        (PORT d[2] (2043:2043:2043) (2005:2005:2005))
        (PORT d[3] (2075:2075:2075) (2022:2022:2022))
        (PORT d[4] (1687:1687:1687) (1664:1664:1664))
        (PORT d[5] (2430:2430:2430) (2387:2387:2387))
        (PORT d[6] (2338:2338:2338) (2288:2288:2288))
        (PORT d[7] (2253:2253:2253) (2288:2288:2288))
        (PORT d[8] (2333:2333:2333) (2304:2304:2304))
        (PORT d[9] (1575:1575:1575) (1596:1596:1596))
        (PORT d[10] (1764:1764:1764) (1730:1730:1730))
        (PORT d[11] (2113:2113:2113) (2099:2099:2099))
        (PORT d[12] (1813:1813:1813) (1803:1803:1803))
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2356:2356:2356))
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3675:3675:3675) (3700:3700:3700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2409:2409:2409))
        (PORT d[1] (2790:2790:2790) (2798:2798:2798))
        (PORT d[2] (2562:2562:2562) (2615:2615:2615))
        (PORT d[3] (5035:5035:5035) (5032:5032:5032))
        (PORT d[4] (2586:2586:2586) (2670:2670:2670))
        (PORT d[5] (2118:2118:2118) (2119:2119:2119))
        (PORT d[6] (2502:2502:2502) (2561:2561:2561))
        (PORT d[7] (3138:3138:3138) (3168:3168:3168))
        (PORT d[8] (3857:3857:3857) (3908:3908:3908))
        (PORT d[9] (2508:2508:2508) (2524:2524:2524))
        (PORT d[10] (3930:3930:3930) (3994:3994:3994))
        (PORT d[11] (2045:2045:2045) (2128:2128:2128))
        (PORT d[12] (7044:7044:7044) (6824:6824:6824))
        (PORT clk (2219:2219:2219) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2015:2015:2015))
        (PORT clk (2231:2231:2231) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3152:3152:3152))
        (PORT d[1] (2947:2947:2947) (3016:3016:3016))
        (PORT d[2] (2837:2837:2837) (2850:2850:2850))
        (PORT d[3] (2794:2794:2794) (2802:2802:2802))
        (PORT d[4] (2509:2509:2509) (2541:2541:2541))
        (PORT d[5] (3067:3067:3067) (3059:3059:3059))
        (PORT d[6] (3125:3125:3125) (3119:3119:3119))
        (PORT d[7] (2941:2941:2941) (3010:3010:3010))
        (PORT d[8] (2547:2547:2547) (2582:2582:2582))
        (PORT d[9] (2518:2518:2518) (2556:2556:2556))
        (PORT d[10] (2557:2557:2557) (2594:2594:2594))
        (PORT d[11] (2527:2527:2527) (2550:2550:2550))
        (PORT d[12] (2752:2752:2752) (2759:2759:2759))
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2576:2576:2576))
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3416:3416:3416) (3426:3426:3426))
        (PORT d[1] (3308:3308:3308) (3267:3267:3267))
        (PORT d[2] (2659:2659:2659) (2771:2771:2771))
        (PORT d[3] (3514:3514:3514) (3424:3424:3424))
        (PORT d[4] (4236:4236:4236) (4189:4189:4189))
        (PORT d[5] (2362:2362:2362) (2377:2377:2377))
        (PORT d[6] (3185:3185:3185) (3235:3235:3235))
        (PORT d[7] (2479:2479:2479) (2517:2517:2517))
        (PORT d[8] (4450:4450:4450) (4413:4413:4413))
        (PORT d[9] (3706:3706:3706) (3836:3836:3836))
        (PORT d[10] (2834:2834:2834) (2836:2836:2836))
        (PORT d[11] (2291:2291:2291) (2371:2371:2371))
        (PORT d[12] (4545:4545:4545) (4331:4331:4331))
        (PORT clk (2230:2230:2230) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1881:1881:1881) (1931:1931:1931))
        (PORT datab (2088:2088:2088) (2112:2112:2112))
        (PORT datac (1619:1619:1619) (1551:1551:1551))
        (PORT datad (1942:1942:1942) (1835:1835:1835))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2748:2748:2748) (2752:2752:2752))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1439:1439:1439))
        (PORT clk (2245:2245:2245) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1476:1476:1476))
        (PORT d[1] (4409:4409:4409) (4371:4371:4371))
        (PORT d[2] (1472:1472:1472) (1468:1468:1468))
        (PORT d[3] (2527:2527:2527) (2391:2391:2391))
        (PORT d[4] (1988:1988:1988) (1933:1933:1933))
        (PORT d[5] (1873:1873:1873) (1798:1798:1798))
        (PORT d[6] (2198:2198:2198) (2125:2125:2125))
        (PORT d[7] (2288:2288:2288) (2228:2228:2228))
        (PORT d[8] (3050:3050:3050) (3041:3041:3041))
        (PORT d[9] (1671:1671:1671) (1635:1635:1635))
        (PORT d[10] (3097:3097:3097) (2955:2955:2955))
        (PORT d[11] (1616:1616:1616) (1685:1685:1685))
        (PORT d[12] (1851:1851:1851) (1779:1779:1779))
        (PORT clk (2242:2242:2242) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2224:2224:2224))
        (PORT clk (2242:2242:2242) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2271:2271:2271))
        (PORT d[0] (2346:2346:2346) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1423:1423:1423))
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3401:3401:3401) (3382:3382:3382))
        (PORT d[1] (3437:3437:3437) (3422:3422:3422))
        (PORT d[2] (2834:2834:2834) (2901:2901:2901))
        (PORT d[3] (5224:5224:5224) (5139:5139:5139))
        (PORT d[4] (2896:2896:2896) (2989:2989:2989))
        (PORT d[5] (4077:4077:4077) (4175:4175:4175))
        (PORT d[6] (3908:3908:3908) (3869:3869:3869))
        (PORT d[7] (2205:2205:2205) (2259:2259:2259))
        (PORT d[8] (3511:3511:3511) (3528:3528:3528))
        (PORT d[9] (2214:2214:2214) (2255:2255:2255))
        (PORT d[10] (4169:4169:4169) (4167:4167:4167))
        (PORT d[11] (2257:2257:2257) (2319:2319:2319))
        (PORT d[12] (3703:3703:3703) (3679:3679:3679))
        (PORT clk (2227:2227:2227) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3389:3389:3389))
        (PORT clk (2227:2227:2227) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
        (PORT d[0] (3689:3689:3689) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2063:2063:2063))
        (PORT datab (2009:2009:2009) (2035:2035:2035))
        (PORT datac (678:678:678) (640:640:640))
        (PORT datad (1935:1935:1935) (1872:1872:1872))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1355:1355:1355))
        (PORT clk (2201:2201:2201) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (3156:3156:3156))
        (PORT d[1] (1928:1928:1928) (1986:1986:1986))
        (PORT d[2] (2951:2951:2951) (3038:3038:3038))
        (PORT d[3] (3878:3878:3878) (3776:3776:3776))
        (PORT d[4] (3479:3479:3479) (3552:3552:3552))
        (PORT d[5] (2128:2128:2128) (2146:2146:2146))
        (PORT d[6] (3466:3466:3466) (3511:3511:3511))
        (PORT d[7] (2152:2152:2152) (2208:2208:2208))
        (PORT d[8] (4098:4098:4098) (4077:4077:4077))
        (PORT d[9] (3986:3986:3986) (4089:4089:4089))
        (PORT d[10] (3208:3208:3208) (3227:3227:3227))
        (PORT d[11] (2586:2586:2586) (2626:2626:2626))
        (PORT d[12] (5202:5202:5202) (4971:4971:4971))
        (PORT clk (2198:2198:2198) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2565:2565:2565))
        (PORT clk (2198:2198:2198) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2226:2226:2226))
        (PORT d[0] (3151:3151:3151) (3131:3131:3131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (792:792:792) (766:766:766))
        (PORT clk (2195:2195:2195) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3152:3152:3152))
        (PORT d[1] (2957:2957:2957) (2907:2907:2907))
        (PORT d[2] (2279:2279:2279) (2376:2376:2376))
        (PORT d[3] (4304:4304:4304) (4253:4253:4253))
        (PORT d[4] (2866:2866:2866) (2954:2954:2954))
        (PORT d[5] (2111:2111:2111) (2133:2133:2133))
        (PORT d[6] (2473:2473:2473) (2515:2515:2515))
        (PORT d[7] (2521:2521:2521) (2561:2561:2561))
        (PORT d[8] (3127:3127:3127) (3140:3140:3140))
        (PORT d[9] (2137:2137:2137) (2143:2143:2143))
        (PORT d[10] (3593:3593:3593) (3614:3614:3614))
        (PORT d[11] (1963:1963:1963) (2025:2025:2025))
        (PORT d[12] (2925:2925:2925) (2882:2882:2882))
        (PORT clk (2192:2192:2192) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (2720:2720:2720))
        (PORT clk (2192:2192:2192) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2219:2219:2219))
        (PORT d[0] (3456:3456:3456) (3481:3481:3481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2062:2062:2062))
        (PORT datab (2009:2009:2009) (2034:2034:2034))
        (PORT datac (1754:1754:1754) (1742:1742:1742))
        (PORT datad (1410:1410:1410) (1284:1284:1284))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1892:1892:1892) (1860:1860:1860))
        (PORT datab (2271:2271:2271) (2179:2179:2179))
        (PORT datac (194:194:194) (224:224:224))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1014:1014:1014))
        (PORT clk (2238:2238:2238) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2275:2275:2275))
        (PORT d[1] (2522:2522:2522) (2538:2538:2538))
        (PORT d[2] (2928:2928:2928) (2870:2870:2870))
        (PORT d[3] (1995:1995:1995) (1936:1936:1936))
        (PORT d[4] (2186:2186:2186) (2211:2211:2211))
        (PORT d[5] (2583:2583:2583) (2496:2496:2496))
        (PORT d[6] (2806:2806:2806) (2823:2823:2823))
        (PORT d[7] (3070:3070:3070) (3146:3146:3146))
        (PORT d[8] (2321:2321:2321) (2257:2257:2257))
        (PORT d[9] (2351:2351:2351) (2287:2287:2287))
        (PORT d[10] (2452:2452:2452) (2383:2383:2383))
        (PORT d[11] (2589:2589:2589) (2596:2596:2596))
        (PORT d[12] (2215:2215:2215) (2139:2139:2139))
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (1916:1916:1916))
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2262:2262:2262))
        (PORT d[0] (2530:2530:2530) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (1922:1922:1922))
        (PORT d[1] (2559:2559:2559) (2568:2568:2568))
        (PORT d[2] (2623:2623:2623) (2549:2549:2549))
        (PORT d[3] (1701:1701:1701) (1646:1646:1646))
        (PORT d[4] (2002:2002:2002) (1952:1952:1952))
        (PORT d[5] (2072:2072:2072) (2050:2050:2050))
        (PORT d[6] (2281:2281:2281) (2196:2196:2196))
        (PORT d[7] (2006:2006:2006) (1958:1958:1958))
        (PORT d[8] (2828:2828:2828) (2709:2709:2709))
        (PORT d[9] (2691:2691:2691) (2662:2662:2662))
        (PORT d[10] (1966:1966:1966) (1917:1917:1917))
        (PORT d[11] (2255:2255:2255) (2159:2159:2159))
        (PORT d[12] (2428:2428:2428) (2409:2409:2409))
        (PORT clk (2196:2196:2196) (2181:2181:2181))
        (PORT stall (3168:3168:3168) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2181:2181:2181))
        (PORT d[0] (2020:2020:2020) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1407:1407:1407))
        (PORT clk (2242:2242:2242) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1344:1344:1344) (1279:1279:1279))
        (PORT d[1] (995:995:995) (945:945:945))
        (PORT d[2] (1638:1638:1638) (1553:1553:1553))
        (PORT d[3] (1316:1316:1316) (1251:1251:1251))
        (PORT d[4] (1634:1634:1634) (1569:1569:1569))
        (PORT d[5] (3020:3020:3020) (2857:2857:2857))
        (PORT d[6] (2782:2782:2782) (2771:2771:2771))
        (PORT d[7] (1923:1923:1923) (1966:1966:1966))
        (PORT d[8] (2095:2095:2095) (2105:2105:2105))
        (PORT d[9] (1530:1530:1530) (1545:1545:1545))
        (PORT d[10] (1559:1559:1559) (1497:1497:1497))
        (PORT d[11] (2191:2191:2191) (2186:2186:2186))
        (PORT d[12] (1571:1571:1571) (1508:1508:1508))
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1175:1175:1175))
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2267:2267:2267))
        (PORT d[0] (1830:1830:1830) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1511:1511:1511))
        (PORT d[1] (1661:1661:1661) (1569:1569:1569))
        (PORT d[2] (1557:1557:1557) (1462:1462:1462))
        (PORT d[3] (1035:1035:1035) (998:998:998))
        (PORT d[4] (1508:1508:1508) (1426:1426:1426))
        (PORT d[5] (1685:1685:1685) (1651:1651:1651))
        (PORT d[6] (2327:2327:2327) (2290:2290:2290))
        (PORT d[7] (1944:1944:1944) (1834:1834:1834))
        (PORT d[8] (1877:1877:1877) (1790:1790:1790))
        (PORT d[9] (1370:1370:1370) (1308:1308:1308))
        (PORT d[10] (2236:2236:2236) (2134:2134:2134))
        (PORT d[11] (1593:1593:1593) (1505:1505:1505))
        (PORT d[12] (1589:1589:1589) (1506:1506:1506))
        (PORT clk (2200:2200:2200) (2186:2186:2186))
        (PORT stall (1956:1956:1956) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2186:2186:2186))
        (PORT d[0] (1190:1190:1190) (1075:1075:1075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1682:1682:1682))
        (PORT datab (1665:1665:1665) (1622:1622:1622))
        (PORT datac (1793:1793:1793) (1693:1693:1693))
        (PORT datad (1235:1235:1235) (1155:1155:1155))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1417:1417:1417))
        (PORT clk (2266:2266:2266) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (1907:1907:1907))
        (PORT d[1] (2561:2561:2561) (2585:2585:2585))
        (PORT d[2] (2190:2190:2190) (2074:2074:2074))
        (PORT d[3] (1730:1730:1730) (1707:1707:1707))
        (PORT d[4] (2091:2091:2091) (2058:2058:2058))
        (PORT d[5] (2718:2718:2718) (2582:2582:2582))
        (PORT d[6] (2119:2119:2119) (2124:2124:2124))
        (PORT d[7] (1912:1912:1912) (1956:1956:1956))
        (PORT d[8] (2056:2056:2056) (2012:2012:2012))
        (PORT d[9] (2280:2280:2280) (2213:2213:2213))
        (PORT d[10] (2311:2311:2311) (2240:2240:2240))
        (PORT d[11] (1880:1880:1880) (1884:1884:1884))
        (PORT d[12] (2227:2227:2227) (2133:2133:2133))
        (PORT clk (2263:2263:2263) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (1903:1903:1903))
        (PORT clk (2263:2263:2263) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2291:2291:2291))
        (PORT d[0] (2570:2570:2570) (2457:2457:2457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2213:2213:2213))
        (PORT d[1] (2235:2235:2235) (2120:2120:2120))
        (PORT d[2] (2033:2033:2033) (1964:1964:1964))
        (PORT d[3] (2047:2047:2047) (1981:1981:1981))
        (PORT d[4] (1410:1410:1410) (1397:1397:1397))
        (PORT d[5] (1977:1977:1977) (1912:1912:1912))
        (PORT d[6] (2038:2038:2038) (2030:2030:2030))
        (PORT d[7] (1719:1719:1719) (1672:1672:1672))
        (PORT d[8] (2215:2215:2215) (2128:2128:2128))
        (PORT d[9] (2268:2268:2268) (2165:2165:2165))
        (PORT d[10] (2247:2247:2247) (2172:2172:2172))
        (PORT d[11] (1881:1881:1881) (1796:1796:1796))
        (PORT d[12] (2403:2403:2403) (2397:2397:2397))
        (PORT clk (2224:2224:2224) (2210:2210:2210))
        (PORT stall (2699:2699:2699) (2761:2761:2761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2210:2210:2210))
        (PORT d[0] (1720:1720:1720) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1063:1063:1063))
        (PORT clk (2260:2260:2260) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2181:2181:2181))
        (PORT d[1] (2469:2469:2469) (2468:2468:2468))
        (PORT d[2] (2679:2679:2679) (2642:2642:2642))
        (PORT d[3] (1710:1710:1710) (1680:1680:1680))
        (PORT d[4] (2203:2203:2203) (2227:2227:2227))
        (PORT d[5] (2527:2527:2527) (2405:2405:2405))
        (PORT d[6] (2711:2711:2711) (2681:2681:2681))
        (PORT d[7] (1906:1906:1906) (1950:1950:1950))
        (PORT d[8] (1686:1686:1686) (1628:1628:1628))
        (PORT d[9] (2300:2300:2300) (2238:2238:2238))
        (PORT d[10] (2332:2332:2332) (2262:2262:2262))
        (PORT d[11] (1832:1832:1832) (1849:1849:1849))
        (PORT d[12] (2207:2207:2207) (2129:2129:2129))
        (PORT clk (2257:2257:2257) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (1877:1877:1877))
        (PORT clk (2257:2257:2257) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2284:2284:2284))
        (PORT d[0] (2538:2538:2538) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2232:2232:2232))
        (PORT d[1] (2597:2597:2597) (2473:2473:2473))
        (PORT d[2] (1685:1685:1685) (1624:1624:1624))
        (PORT d[3] (1675:1675:1675) (1625:1625:1625))
        (PORT d[4] (1428:1428:1428) (1430:1430:1430))
        (PORT d[5] (2027:2027:2027) (1987:1987:1987))
        (PORT d[6] (2309:2309:2309) (2264:2264:2264))
        (PORT d[7] (2592:2592:2592) (2491:2491:2491))
        (PORT d[8] (2517:2517:2517) (2413:2413:2413))
        (PORT d[9] (2768:2768:2768) (2725:2725:2725))
        (PORT d[10] (2228:2228:2228) (2148:2148:2148))
        (PORT d[11] (1936:1936:1936) (1849:1849:1849))
        (PORT d[12] (2447:2447:2447) (2438:2438:2438))
        (PORT clk (2218:2218:2218) (2203:2203:2203))
        (PORT stall (2683:2683:2683) (2738:2738:2738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2203:2203:2203))
        (PORT d[0] (1755:1755:1755) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1688:1688:1688))
        (PORT datab (1921:1921:1921) (1863:1863:1863))
        (PORT datac (652:652:652) (610:610:610))
        (PORT datad (995:995:995) (936:936:936))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1392:1392:1392))
        (PORT clk (2267:2267:2267) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (1908:1908:1908))
        (PORT d[1] (2838:2838:2838) (2851:2851:2851))
        (PORT d[2] (1928:1928:1928) (1828:1828:1828))
        (PORT d[3] (1999:1999:1999) (1944:1944:1944))
        (PORT d[4] (1869:1869:1869) (1905:1905:1905))
        (PORT d[5] (2757:2757:2757) (2620:2620:2620))
        (PORT d[6] (2172:2172:2172) (2180:2180:2180))
        (PORT d[7] (1905:1905:1905) (1949:1949:1949))
        (PORT d[8] (2025:2025:2025) (1981:1981:1981))
        (PORT d[9] (2011:2011:2011) (1957:1957:1957))
        (PORT d[10] (2022:2022:2022) (1962:1962:1962))
        (PORT d[11] (1842:1842:1842) (1847:1847:1847))
        (PORT d[12] (2215:2215:2215) (2142:2142:2142))
        (PORT clk (2264:2264:2264) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1759:1759:1759))
        (PORT clk (2264:2264:2264) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2292:2292:2292))
        (PORT d[0] (2443:2443:2443) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (1935:1935:1935))
        (PORT d[1] (2287:2287:2287) (2181:2181:2181))
        (PORT d[2] (2011:2011:2011) (1940:1940:1940))
        (PORT d[3] (1923:1923:1923) (1824:1824:1824))
        (PORT d[4] (1435:1435:1435) (1426:1426:1426))
        (PORT d[5] (1988:1988:1988) (1936:1936:1936))
        (PORT d[6] (1990:1990:1990) (1913:1913:1913))
        (PORT d[7] (2120:2120:2120) (2030:2030:2030))
        (PORT d[8] (2166:2166:2166) (2039:2039:2039))
        (PORT d[9] (2242:2242:2242) (2141:2141:2141))
        (PORT d[10] (2284:2284:2284) (2207:2207:2207))
        (PORT d[11] (2174:2174:2174) (2074:2074:2074))
        (PORT d[12] (2146:2146:2146) (2157:2157:2157))
        (PORT clk (2225:2225:2225) (2211:2211:2211))
        (PORT stall (2954:2954:2954) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2211:2211:2211))
        (PORT d[0] (1735:1735:1735) (1606:1606:1606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1734:1734:1734) (1723:1723:1723))
        (PORT clk (2226:2226:2226) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2143:2143:2143))
        (PORT d[1] (2388:2388:2388) (2354:2354:2354))
        (PORT d[2] (2076:2076:2076) (2051:2051:2051))
        (PORT d[3] (2081:2081:2081) (2032:2032:2032))
        (PORT d[4] (2299:2299:2299) (2330:2330:2330))
        (PORT d[5] (2443:2443:2443) (2402:2402:2402))
        (PORT d[6] (2426:2426:2426) (2422:2422:2422))
        (PORT d[7] (2512:2512:2512) (2523:2523:2523))
        (PORT d[8] (2026:2026:2026) (2015:2015:2015))
        (PORT d[9] (1864:1864:1864) (1861:1861:1861))
        (PORT d[10] (1532:1532:1532) (1540:1540:1540))
        (PORT d[11] (2175:2175:2175) (2174:2174:2174))
        (PORT d[12] (1718:1718:1718) (1702:1702:1702))
        (PORT clk (2223:2223:2223) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2018:2018:2018))
        (PORT clk (2223:2223:2223) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2252:2252:2252))
        (PORT d[0] (2630:2630:2630) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (1790:1790:1790))
        (PORT d[1] (2430:2430:2430) (2401:2401:2401))
        (PORT d[2] (1983:1983:1983) (1920:1920:1920))
        (PORT d[3] (2062:2062:2062) (2017:2017:2017))
        (PORT d[4] (2031:2031:2031) (1995:1995:1995))
        (PORT d[5] (2400:2400:2400) (2381:2381:2381))
        (PORT d[6] (2130:2130:2130) (2115:2115:2115))
        (PORT d[7] (2286:2286:2286) (2246:2246:2246))
        (PORT d[8] (2326:2326:2326) (2274:2274:2274))
        (PORT d[9] (2410:2410:2410) (2380:2380:2380))
        (PORT d[10] (2382:2382:2382) (2329:2329:2329))
        (PORT d[11] (2037:2037:2037) (1981:1981:1981))
        (PORT d[12] (2408:2408:2408) (2365:2365:2365))
        (PORT clk (2184:2184:2184) (2171:2171:2171))
        (PORT stall (2625:2625:2625) (2700:2700:2700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2171:2171:2171))
        (PORT d[0] (1572:1572:1572) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1676:1676:1676))
        (PORT datab (1662:1662:1662) (1619:1619:1619))
        (PORT datac (1255:1255:1255) (1176:1176:1176))
        (PORT datad (1647:1647:1647) (1595:1595:1595))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (1670:1670:1670))
        (PORT clk (2268:2268:2268) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1672:1672:1672) (1604:1604:1604))
        (PORT d[1] (2881:2881:2881) (2889:2889:2889))
        (PORT d[2] (2231:2231:2231) (2118:2118:2118))
        (PORT d[3] (2304:2304:2304) (2201:2201:2201))
        (PORT d[4] (2061:2061:2061) (2014:2014:2014))
        (PORT d[5] (2447:2447:2447) (2335:2335:2335))
        (PORT d[6] (2446:2446:2446) (2447:2447:2447))
        (PORT d[7] (1932:1932:1932) (1981:1981:1981))
        (PORT d[8] (2397:2397:2397) (2343:2343:2343))
        (PORT d[9] (2357:2357:2357) (2293:2293:2293))
        (PORT d[10] (2180:2180:2180) (2090:2090:2090))
        (PORT d[11] (1830:1830:1830) (1837:1837:1837))
        (PORT d[12] (2190:2190:2190) (2104:2104:2104))
        (PORT clk (2265:2265:2265) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1477:1477:1477))
        (PORT clk (2265:2265:2265) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2294:2294:2294))
        (PORT d[0] (2129:2129:2129) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2231:2231:2231))
        (PORT d[1] (1926:1926:1926) (1826:1826:1826))
        (PORT d[2] (1881:1881:1881) (1772:1772:1772))
        (PORT d[3] (1319:1319:1319) (1268:1268:1268))
        (PORT d[4] (1604:1604:1604) (1521:1521:1521))
        (PORT d[5] (2002:2002:2002) (1950:1950:1950))
        (PORT d[6] (1984:1984:1984) (1897:1897:1897))
        (PORT d[7] (2166:2166:2166) (2074:2074:2074))
        (PORT d[8] (1896:1896:1896) (1815:1815:1815))
        (PORT d[9] (1912:1912:1912) (1816:1816:1816))
        (PORT d[10] (1909:1909:1909) (1850:1850:1850))
        (PORT d[11] (2188:2188:2188) (2092:2092:2092))
        (PORT d[12] (1939:1939:1939) (1850:1850:1850))
        (PORT clk (2226:2226:2226) (2213:2213:2213))
        (PORT stall (2974:2974:2974) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2213:2213:2213))
        (PORT d[0] (1359:1359:1359) (1227:1227:1227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1062:1062:1062))
        (PORT clk (2244:2244:2244) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (1980:1980:1980))
        (PORT d[1] (2198:2198:2198) (2217:2217:2217))
        (PORT d[2] (2666:2666:2666) (2632:2632:2632))
        (PORT d[3] (2024:2024:2024) (1975:1975:1975))
        (PORT d[4] (1765:1765:1765) (1753:1753:1753))
        (PORT d[5] (2735:2735:2735) (2595:2595:2595))
        (PORT d[6] (2446:2446:2446) (2439:2439:2439))
        (PORT d[7] (1931:1931:1931) (1975:1975:1975))
        (PORT d[8] (2328:2328:2328) (2265:2265:2265))
        (PORT d[9] (2318:2318:2318) (2235:2235:2235))
        (PORT d[10] (2006:2006:2006) (1948:1948:1948))
        (PORT d[11] (2573:2573:2573) (2582:2582:2582))
        (PORT d[12] (2138:2138:2138) (2129:2129:2129))
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2142:2142:2142))
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2269:2269:2269))
        (PORT d[0] (2826:2826:2826) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (1956:1956:1956))
        (PORT d[1] (2577:2577:2577) (2455:2455:2455))
        (PORT d[2] (2347:2347:2347) (2209:2209:2209))
        (PORT d[3] (1991:1991:1991) (1923:1923:1923))
        (PORT d[4] (1711:1711:1711) (1691:1691:1691))
        (PORT d[5] (2316:2316:2316) (2257:2257:2257))
        (PORT d[6] (1978:1978:1978) (1902:1902:1902))
        (PORT d[7] (2553:2553:2553) (2453:2453:2453))
        (PORT d[8] (2518:2518:2518) (2415:2415:2415))
        (PORT d[9] (2712:2712:2712) (2679:2679:2679))
        (PORT d[10] (2271:2271:2271) (2205:2205:2205))
        (PORT d[11] (2247:2247:2247) (2151:2151:2151))
        (PORT d[12] (2162:2162:2162) (2167:2167:2167))
        (PORT clk (2202:2202:2202) (2188:2188:2188))
        (PORT stall (2964:2964:2964) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2188:2188:2188))
        (PORT d[0] (1494:1494:1494) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1683:1683:1683) (1677:1677:1677))
        (PORT datab (1663:1663:1663) (1619:1619:1619))
        (PORT datac (1139:1139:1139) (1041:1041:1041))
        (PORT datad (1605:1605:1605) (1504:1504:1504))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1598:1598:1598) (1581:1581:1581))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1597:1597:1597) (1580:1580:1580))
        (PORT datac (1136:1136:1136) (1051:1051:1051))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1895:1895:1895) (1853:1853:1853))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datac (1982:1982:1982) (1938:1938:1938))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1102:1102:1102))
        (PORT datab (1660:1660:1660) (1636:1636:1636))
        (PORT datac (1285:1285:1285) (1230:1230:1230))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RDM\|conteudo\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2001:2001:2001) (1914:1914:1914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PC\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1633:1633:1633) (1601:1601:1601))
        (PORT sload (1773:1773:1773) (1794:1794:1794))
        (PORT ena (1312:1312:1312) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PC\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2019:2019:2019) (1989:1989:1989))
        (PORT sload (1773:1773:1773) (1794:1794:1794))
        (PORT ena (1312:1312:1312) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PC\|counter\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PC\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2341:2341:2341) (2329:2329:2329))
        (PORT sload (1773:1773:1773) (1794:1794:1794))
        (PORT ena (1312:1312:1312) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PC\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (2617:2617:2617) (2597:2597:2597))
        (PORT sload (1773:1773:1773) (1794:1794:1794))
        (PORT ena (1312:1312:1312) (1241:1241:1241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxREM\|q\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (730:730:730))
        (PORT datac (1714:1714:1714) (1733:1733:1733))
        (PORT datad (942:942:942) (890:890:890))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE REM\|conteudo\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1655:1655:1655) (1591:1591:1591))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1208:1208:1208))
        (PORT datab (2021:2021:2021) (1993:1993:1993))
        (PORT datac (252:252:252) (324:324:324))
        (PORT datad (1190:1190:1190) (1116:1116:1116))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0_bypass\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (624:624:624) (602:602:602))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1655:1655:1655) (1591:1591:1591))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1917:1917:1917))
        (PORT asdata (985:985:985) (950:950:950))
        (PORT ena (1655:1655:1655) (1591:1591:1591))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0_bypass\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (336:336:336))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datad (232:232:232) (293:293:293))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0_bypass\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1550:1550:1550) (1464:1464:1464))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1917:1917:1917))
        (PORT asdata (1652:1652:1652) (1582:1582:1582))
        (PORT ena (1655:1655:1655) (1591:1591:1591))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0_bypass\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (379:379:379) (379:379:379))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1655:1655:1655) (1591:1591:1591))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (336:336:336))
        (PORT datab (261:261:261) (330:330:330))
        (PORT datad (232:232:232) (293:293:293))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0_bypass\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (655:655:655) (614:614:614))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2254:2254:2254))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2194:2194:2194) (2064:2064:2064))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1906:1906:1906))
        (PORT asdata (752:752:752) (733:733:733))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2254:2254:2254))
        (PORT asdata (1581:1581:1581) (1510:1510:1510))
        (PORT ena (2194:2194:2194) (2064:2064:2064))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0_bypass\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1906:1906:1906))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (335:335:335))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0_bypass\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (936:936:936) (891:891:891))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0_bypass\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1917:1917:1917))
        (PORT asdata (1031:1031:1031) (992:992:992))
        (PORT ena (1655:1655:1655) (1591:1591:1591))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0_bypass\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (694:694:694) (668:668:668))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1655:1655:1655) (1591:1591:1591))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (265:265:265) (334:334:334))
        (PORT datad (231:231:231) (292:292:292))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (637:637:637))
        (PORT datab (667:667:667) (635:635:635))
        (PORT datac (890:890:890) (837:837:837))
        (PORT datad (350:350:350) (335:335:335))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT asdata (1008:1008:1008) (958:958:958))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2259:2259:2259))
        (PORT asdata (602:602:602) (636:636:636))
        (PORT ena (1644:1644:1644) (1554:1554:1554))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0_bypass\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (243:243:243) (290:290:290))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1924:1924:1924))
        (PORT asdata (1040:1040:1040) (1017:1017:1017))
        (PORT ena (1393:1393:1393) (1357:1357:1357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1924:1924:1924))
        (PORT asdata (974:974:974) (940:940:940))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (764:764:764))
        (PORT datab (422:422:422) (454:454:454))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT asdata (998:998:998) (958:958:958))
        (PORT ena (1912:1912:1912) (1827:1827:1827))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT asdata (971:971:971) (932:932:932))
        (PORT ena (1912:1912:1912) (1827:1827:1827))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (337:337:337))
        (PORT datab (262:262:262) (330:330:330))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT asdata (1535:1535:1535) (1432:1432:1432))
        (PORT ena (1912:1912:1912) (1827:1827:1827))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0_bypass\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (245:245:245) (298:298:298))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT asdata (981:981:981) (942:942:942))
        (PORT ena (1912:1912:1912) (1827:1827:1827))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (733:733:733) (741:741:741))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT asdata (1029:1029:1029) (985:985:985))
        (PORT ena (1912:1912:1912) (1827:1827:1827))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT asdata (1641:1641:1641) (1589:1589:1589))
        (PORT ena (1912:1912:1912) (1827:1827:1827))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (944:944:944))
        (PORT datab (705:705:705) (684:684:684))
        (PORT datac (678:678:678) (645:645:645))
        (PORT datad (668:668:668) (638:638:638))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (916:916:916))
        (PORT datad (643:643:643) (613:613:613))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2067:2067:2067))
        (PORT clk (2205:2205:2205) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3153:3153:3153))
        (PORT d[1] (2736:2736:2736) (2729:2729:2729))
        (PORT d[2] (2815:2815:2815) (2824:2824:2824))
        (PORT d[3] (2269:2269:2269) (2292:2292:2292))
        (PORT d[4] (2524:2524:2524) (2553:2553:2553))
        (PORT d[5] (3110:3110:3110) (3064:3064:3064))
        (PORT d[6] (2731:2731:2731) (2710:2710:2710))
        (PORT d[7] (2437:2437:2437) (2422:2422:2422))
        (PORT d[8] (2322:2322:2322) (2364:2364:2364))
        (PORT d[9] (2464:2464:2464) (2447:2447:2447))
        (PORT d[10] (2411:2411:2411) (2408:2408:2408))
        (PORT d[11] (2410:2410:2410) (2392:2392:2392))
        (PORT d[12] (2426:2426:2426) (2421:2421:2421))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2503:2503:2503))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3660:3660:3660) (3687:3687:3687))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5650:5650:5650) (5476:5476:5476))
        (PORT d[1] (4345:4345:4345) (4429:4429:4429))
        (PORT d[2] (2996:2996:2996) (3091:3091:3091))
        (PORT d[3] (5511:5511:5511) (5432:5432:5432))
        (PORT d[4] (5853:5853:5853) (5715:5715:5715))
        (PORT d[5] (2974:2974:2974) (3061:3061:3061))
        (PORT d[6] (3505:3505:3505) (3552:3552:3552))
        (PORT d[7] (3753:3753:3753) (3758:3758:3758))
        (PORT d[8] (5084:5084:5084) (5218:5218:5218))
        (PORT d[9] (4331:4331:4331) (4161:4161:4161))
        (PORT d[10] (5062:5062:5062) (5180:5180:5180))
        (PORT d[11] (3691:3691:3691) (3799:3799:3799))
        (PORT d[12] (5935:5935:5935) (5728:5728:5728))
        (PORT clk (2204:2204:2204) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2117:2117:2117) (2091:2091:2091))
        (PORT clk (2199:2199:2199) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (2925:2925:2925))
        (PORT d[1] (2750:2750:2750) (2743:2743:2743))
        (PORT d[2] (2875:2875:2875) (2888:2888:2888))
        (PORT d[3] (2275:2275:2275) (2292:2292:2292))
        (PORT d[4] (2512:2512:2512) (2542:2542:2542))
        (PORT d[5] (2508:2508:2508) (2509:2509:2509))
        (PORT d[6] (2729:2729:2729) (2691:2691:2691))
        (PORT d[7] (2785:2785:2785) (2768:2768:2768))
        (PORT d[8] (2435:2435:2435) (2421:2421:2421))
        (PORT d[9] (2404:2404:2404) (2379:2379:2379))
        (PORT d[10] (2449:2449:2449) (2466:2466:2466))
        (PORT d[11] (2593:2593:2593) (2559:2559:2559))
        (PORT d[12] (2514:2514:2514) (2532:2532:2532))
        (PORT clk (2196:2196:2196) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2574:2574:2574))
        (PORT clk (2196:2196:2196) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3654:3654:3654) (3679:3679:3679))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6373:6373:6373) (6216:6216:6216))
        (PORT d[1] (4993:4993:4993) (5073:5073:5073))
        (PORT d[2] (2666:2666:2666) (2772:2772:2772))
        (PORT d[3] (3854:3854:3854) (3777:3777:3777))
        (PORT d[4] (5345:5345:5345) (5250:5250:5250))
        (PORT d[5] (3416:3416:3416) (3544:3544:3544))
        (PORT d[6] (3574:3574:3574) (3671:3671:3671))
        (PORT d[7] (3526:3526:3526) (3575:3575:3575))
        (PORT d[8] (3950:3950:3950) (4013:4013:4013))
        (PORT d[9] (4339:4339:4339) (4203:4203:4203))
        (PORT d[10] (4681:4681:4681) (4770:4770:4770))
        (PORT d[11] (3432:3432:3432) (3560:3560:3560))
        (PORT d[12] (6748:6748:6748) (6588:6588:6588))
        (PORT clk (2198:2198:2198) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2684:2684:2684) (2599:2599:2599))
        (PORT datab (2788:2788:2788) (2684:2684:2684))
        (PORT datac (1658:1658:1658) (1618:1618:1618))
        (PORT datad (1740:1740:1740) (1632:1632:1632))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2053:2053:2053))
        (PORT clk (2215:2215:2215) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3332:3332:3332))
        (PORT d[1] (2785:2785:2785) (2785:2785:2785))
        (PORT d[2] (2794:2794:2794) (2802:2802:2802))
        (PORT d[3] (2191:2191:2191) (2215:2215:2215))
        (PORT d[4] (2505:2505:2505) (2536:2536:2536))
        (PORT d[5] (2789:2789:2789) (2763:2763:2763))
        (PORT d[6] (2739:2739:2739) (2713:2713:2713))
        (PORT d[7] (2456:2456:2456) (2451:2451:2451))
        (PORT d[8] (2334:2334:2334) (2370:2370:2370))
        (PORT d[9] (2497:2497:2497) (2477:2477:2477))
        (PORT d[10] (2407:2407:2407) (2412:2412:2412))
        (PORT d[11] (2371:2371:2371) (2353:2353:2353))
        (PORT d[12] (2449:2449:2449) (2447:2447:2447))
        (PORT clk (2212:2212:2212) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2468:2468:2468))
        (PORT clk (2212:2212:2212) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5647:5647:5647) (5451:5451:5451))
        (PORT d[1] (4366:4366:4366) (4450:4450:4450))
        (PORT d[2] (2985:2985:2985) (3078:3078:3078))
        (PORT d[3] (5487:5487:5487) (5403:5403:5403))
        (PORT d[4] (5823:5823:5823) (5672:5672:5672))
        (PORT d[5] (2681:2681:2681) (2784:2784:2784))
        (PORT d[6] (2915:2915:2915) (2990:2990:2990))
        (PORT d[7] (3848:3848:3848) (3851:3851:3851))
        (PORT d[8] (5417:5417:5417) (5542:5542:5542))
        (PORT d[9] (4427:4427:4427) (4309:4309:4309))
        (PORT d[10] (5431:5431:5431) (5542:5542:5542))
        (PORT d[11] (3447:3447:3447) (3590:3590:3590))
        (PORT d[12] (5583:5583:5583) (5385:5385:5385))
        (PORT clk (2214:2214:2214) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2034:2034:2034))
        (PORT clk (2213:2213:2213) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3314:3314:3314) (3349:3349:3349))
        (PORT d[1] (2772:2772:2772) (2765:2765:2765))
        (PORT d[2] (2834:2834:2834) (2840:2840:2840))
        (PORT d[3] (2287:2287:2287) (2310:2310:2310))
        (PORT d[4] (2501:2501:2501) (2535:2535:2535))
        (PORT d[5] (3036:3036:3036) (2999:2999:2999))
        (PORT d[6] (2756:2756:2756) (2730:2730:2730))
        (PORT d[7] (3031:3031:3031) (2977:2977:2977))
        (PORT d[8] (2589:2589:2589) (2608:2608:2608))
        (PORT d[9] (2457:2457:2457) (2440:2440:2440))
        (PORT d[10] (2454:2454:2454) (2458:2458:2458))
        (PORT d[11] (2386:2386:2386) (2365:2365:2365))
        (PORT d[12] (2419:2419:2419) (2417:2417:2417))
        (PORT clk (2210:2210:2210) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2699:2699:2699))
        (PORT clk (2210:2210:2210) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5555:5555:5555) (5365:5365:5365))
        (PORT d[1] (4399:4399:4399) (4482:4482:4482))
        (PORT d[2] (2959:2959:2959) (3047:3047:3047))
        (PORT d[3] (5490:5490:5490) (5410:5410:5410))
        (PORT d[4] (5930:5930:5930) (5795:5795:5795))
        (PORT d[5] (2673:2673:2673) (2778:2778:2778))
        (PORT d[6] (3223:3223:3223) (3284:3284:3284))
        (PORT d[7] (3479:3479:3479) (3507:3507:3507))
        (PORT d[8] (5148:5148:5148) (5284:5284:5284))
        (PORT d[9] (4407:4407:4407) (4282:4282:4282))
        (PORT d[10] (5119:5119:5119) (5237:5237:5237))
        (PORT d[11] (3439:3439:3439) (3582:3582:3582))
        (PORT d[12] (5591:5591:5591) (5393:5393:5393))
        (PORT clk (2212:2212:2212) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[8\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2685:2685:2685) (2599:2599:2599))
        (PORT datab (2789:2789:2789) (2686:2686:2686))
        (PORT datac (1605:1605:1605) (1480:1480:1480))
        (PORT datad (1629:1629:1629) (1603:1603:1603))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (1984:1984:1984))
        (PORT clk (2231:2231:2231) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2576:2576:2576))
        (PORT d[1] (2247:2247:2247) (2159:2159:2159))
        (PORT d[2] (2961:2961:2961) (2850:2850:2850))
        (PORT d[3] (2125:2125:2125) (2097:2097:2097))
        (PORT d[4] (2202:2202:2202) (2223:2223:2223))
        (PORT d[5] (2562:2562:2562) (2488:2488:2488))
        (PORT d[6] (2930:2930:2930) (2866:2866:2866))
        (PORT d[7] (2992:2992:2992) (3032:3032:3032))
        (PORT d[8] (2058:2058:2058) (2006:2006:2006))
        (PORT d[9] (1986:1986:1986) (1934:1934:1934))
        (PORT d[10] (2164:2164:2164) (2075:2075:2075))
        (PORT d[11] (1941:1941:1941) (1879:1879:1879))
        (PORT d[12] (2050:2050:2050) (2009:2009:2009))
        (PORT clk (2228:2228:2228) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2023:2023:2023))
        (PORT clk (2228:2228:2228) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1310:1310:1310))
        (PORT d[1] (2072:2072:2072) (2019:2019:2019))
        (PORT d[2] (1419:1419:1419) (1392:1392:1392))
        (PORT d[3] (2240:2240:2240) (2145:2145:2145))
        (PORT d[4] (1983:1983:1983) (1922:1922:1922))
        (PORT d[5] (1628:1628:1628) (1590:1590:1590))
        (PORT d[6] (1369:1369:1369) (1355:1355:1355))
        (PORT d[7] (1450:1450:1450) (1442:1442:1442))
        (PORT d[8] (1627:1627:1627) (1587:1587:1587))
        (PORT d[9] (1299:1299:1299) (1263:1263:1263))
        (PORT d[10] (2902:2902:2902) (2792:2792:2792))
        (PORT d[11] (2704:2704:2704) (2799:2799:2799))
        (PORT d[12] (1834:1834:1834) (1777:1777:1777))
        (PORT clk (2230:2230:2230) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (1738:1738:1738))
        (PORT clk (2236:2236:2236) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (2814:2814:2814))
        (PORT d[1] (2301:2301:2301) (2202:2202:2202))
        (PORT d[2] (2975:2975:2975) (2863:2863:2863))
        (PORT d[3] (2237:2237:2237) (2286:2286:2286))
        (PORT d[4] (1788:1788:1788) (1777:1777:1777))
        (PORT d[5] (2857:2857:2857) (2768:2768:2768))
        (PORT d[6] (2964:2964:2964) (2896:2896:2896))
        (PORT d[7] (3035:3035:3035) (3100:3100:3100))
        (PORT d[8] (2025:2025:2025) (1974:1974:1974))
        (PORT d[9] (2292:2292:2292) (2226:2226:2226))
        (PORT d[10] (1864:1864:1864) (1790:1790:1790))
        (PORT d[11] (1946:1946:1946) (1891:1891:1891))
        (PORT d[12] (1795:1795:1795) (1815:1815:1815))
        (PORT clk (2233:2233:2233) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2184:2184:2184))
        (PORT clk (2233:2233:2233) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1327:1327:1327))
        (PORT d[1] (2039:2039:2039) (1985:1985:1985))
        (PORT d[2] (1397:1397:1397) (1390:1390:1390))
        (PORT d[3] (1430:1430:1430) (1395:1395:1395))
        (PORT d[4] (2009:2009:2009) (1947:1947:1947))
        (PORT d[5] (1318:1318:1318) (1296:1296:1296))
        (PORT d[6] (1331:1331:1331) (1318:1318:1318))
        (PORT d[7] (1424:1424:1424) (1418:1418:1418))
        (PORT d[8] (1666:1666:1666) (1629:1629:1629))
        (PORT d[9] (1301:1301:1301) (1263:1263:1263))
        (PORT d[10] (1902:1902:1902) (1808:1808:1808))
        (PORT d[11] (2683:2683:2683) (2781:2781:2781))
        (PORT d[12] (1880:1880:1880) (1818:1818:1818))
        (PORT clk (2235:2235:2235) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1580:1580:1580))
        (PORT datab (1663:1663:1663) (1636:1636:1636))
        (PORT datac (652:652:652) (610:610:610))
        (PORT datad (964:964:964) (907:907:907))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (1977:1977:1977))
        (PORT clk (2209:2209:2209) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3225:3225:3225))
        (PORT d[1] (3133:3133:3133) (3116:3116:3116))
        (PORT d[2] (2828:2828:2828) (2836:2836:2836))
        (PORT d[3] (2281:2281:2281) (2303:2303:2303))
        (PORT d[4] (2500:2500:2500) (2522:2522:2522))
        (PORT d[5] (3352:3352:3352) (3288:3288:3288))
        (PORT d[6] (2731:2731:2731) (2709:2709:2709))
        (PORT d[7] (2764:2764:2764) (2748:2748:2748))
        (PORT d[8] (2577:2577:2577) (2595:2595:2595))
        (PORT d[9] (2472:2472:2472) (2457:2457:2457))
        (PORT d[10] (2425:2425:2425) (2420:2420:2420))
        (PORT d[11] (2396:2396:2396) (2378:2378:2378))
        (PORT d[12] (2427:2427:2427) (2422:2422:2422))
        (PORT clk (2206:2206:2206) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2442:2442:2442))
        (PORT clk (2206:2206:2206) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3664:3664:3664) (3690:3690:3690))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5638:5638:5638) (5448:5448:5448))
        (PORT d[1] (4366:4366:4366) (4449:4449:4449))
        (PORT d[2] (2983:2983:2983) (3070:3070:3070))
        (PORT d[3] (5511:5511:5511) (5431:5431:5431))
        (PORT d[4] (5878:5878:5878) (5745:5745:5745))
        (PORT d[5] (3239:3239:3239) (3290:3290:3290))
        (PORT d[6] (3209:3209:3209) (3274:3274:3274))
        (PORT d[7] (3478:3478:3478) (3503:3503:3503))
        (PORT d[8] (4848:4848:4848) (5012:5012:5012))
        (PORT d[9] (4694:4694:4694) (4553:4553:4553))
        (PORT d[10] (5103:5103:5103) (5220:5220:5220))
        (PORT d[11] (3467:3467:3467) (3594:3594:3594))
        (PORT d[12] (5959:5959:5959) (5751:5751:5751))
        (PORT clk (2208:2208:2208) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (1998:1998:1998))
        (PORT clk (2220:2220:2220) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2695:2695:2695))
        (PORT d[1] (3054:3054:3054) (3040:3040:3040))
        (PORT d[2] (3179:3179:3179) (3182:3182:3182))
        (PORT d[3] (2234:2234:2234) (2256:2256:2256))
        (PORT d[4] (2506:2506:2506) (2537:2537:2537))
        (PORT d[5] (2469:2469:2469) (2467:2467:2467))
        (PORT d[6] (2452:2452:2452) (2428:2428:2428))
        (PORT d[7] (2477:2477:2477) (2475:2475:2475))
        (PORT d[8] (2663:2663:2663) (2605:2605:2605))
        (PORT d[9] (2333:2333:2333) (2301:2301:2301))
        (PORT d[10] (2433:2433:2433) (2404:2404:2404))
        (PORT d[11] (2462:2462:2462) (2426:2426:2426))
        (PORT d[12] (2398:2398:2398) (2383:2383:2383))
        (PORT clk (2217:2217:2217) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2770:2770:2770))
        (PORT clk (2217:2217:2217) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3675:3675:3675) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6101:6101:6101) (5966:5966:5966))
        (PORT d[1] (4694:4694:4694) (4796:4796:4796))
        (PORT d[2] (2928:2928:2928) (3023:3023:3023))
        (PORT d[3] (4161:4161:4161) (4068:4068:4068))
        (PORT d[4] (5692:5692:5692) (5589:5589:5589))
        (PORT d[5] (3748:3748:3748) (3867:3867:3867))
        (PORT d[6] (3885:3885:3885) (3967:3967:3967))
        (PORT d[7] (3410:3410:3410) (3429:3429:3429))
        (PORT d[8] (4263:4263:4263) (4313:4313:4313))
        (PORT d[9] (4318:4318:4318) (4145:4145:4145))
        (PORT d[10] (4287:4287:4287) (4360:4360:4360))
        (PORT d[11] (3762:3762:3762) (3882:3882:3882))
        (PORT d[12] (7257:7257:7257) (7047:7047:7047))
        (PORT clk (2219:2219:2219) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2684:2684:2684) (2599:2599:2599))
        (PORT datab (2788:2788:2788) (2684:2684:2684))
        (PORT datac (1695:1695:1695) (1574:1574:1574))
        (PORT datad (1894:1894:1894) (1837:1837:1837))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2971:2971:2971) (2802:2802:2802))
        (PORT datac (1598:1598:1598) (1551:1551:1551))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[8\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2974:2974:2974) (2806:2806:2806))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1316:1316:1316))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4365:4365:4365) (4198:4198:4198))
        (PORT d[1] (4103:4103:4103) (4109:4109:4109))
        (PORT d[2] (2839:2839:2839) (2886:2886:2886))
        (PORT d[3] (4845:4845:4845) (4620:4620:4620))
        (PORT d[4] (4677:4677:4677) (4486:4486:4486))
        (PORT d[5] (3399:3399:3399) (3513:3513:3513))
        (PORT d[6] (2812:2812:2812) (2854:2854:2854))
        (PORT d[7] (3752:3752:3752) (3773:3773:3773))
        (PORT d[8] (4666:4666:4666) (4770:4770:4770))
        (PORT d[9] (4400:4400:4400) (4272:4272:4272))
        (PORT d[10] (5487:5487:5487) (5629:5629:5629))
        (PORT d[11] (3352:3352:3352) (3469:3469:3469))
        (PORT d[12] (4146:4146:4146) (4010:4010:4010))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2577:2577:2577))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT d[0] (3523:3523:3523) (3449:3449:3449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1722:1722:1722))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5665:5665:5665) (5494:5494:5494))
        (PORT d[1] (4368:4368:4368) (4453:4453:4453))
        (PORT d[2] (2965:2965:2965) (3053:3053:3053))
        (PORT d[3] (5502:5502:5502) (5424:5424:5424))
        (PORT d[4] (5533:5533:5533) (5411:5411:5411))
        (PORT d[5] (2672:2672:2672) (2779:2779:2779))
        (PORT d[6] (3201:3201:3201) (3259:3259:3259))
        (PORT d[7] (3477:3477:3477) (3506:3506:3506))
        (PORT d[8] (5128:5128:5128) (5275:5275:5275))
        (PORT d[9] (4255:4255:4255) (4096:4096:4096))
        (PORT d[10] (5109:5109:5109) (5228:5228:5228))
        (PORT d[11] (3457:3457:3457) (3598:3598:3598))
        (PORT d[12] (5925:5925:5925) (5719:5719:5719))
        (PORT clk (2208:2208:2208) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3312:3312:3312))
        (PORT clk (2208:2208:2208) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2237:2237:2237))
        (PORT d[0] (3643:3643:3643) (3595:3595:3595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[8\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2293:2293:2293) (2221:2221:2221))
        (PORT datab (1681:1681:1681) (1677:1677:1677))
        (PORT datac (1581:1581:1581) (1537:1537:1537))
        (PORT datad (1714:1714:1714) (1695:1695:1695))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1108:1108:1108))
        (PORT clk (2157:2157:2157) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3145:3145:3145) (3179:3179:3179))
        (PORT d[1] (4051:4051:4051) (4132:4132:4132))
        (PORT d[2] (3013:3013:3013) (3132:3132:3132))
        (PORT d[3] (4874:4874:4874) (4797:4797:4797))
        (PORT d[4] (3988:3988:3988) (3931:3931:3931))
        (PORT d[5] (3307:3307:3307) (3391:3391:3391))
        (PORT d[6] (2882:2882:2882) (2951:2951:2951))
        (PORT d[7] (3421:3421:3421) (3437:3437:3437))
        (PORT d[8] (4675:4675:4675) (4783:4783:4783))
        (PORT d[9] (3924:3924:3924) (3739:3739:3739))
        (PORT d[10] (5392:5392:5392) (5490:5490:5490))
        (PORT d[11] (3014:3014:3014) (3131:3131:3131))
        (PORT d[12] (5627:5627:5627) (5466:5466:5466))
        (PORT clk (2154:2154:2154) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3320:3320:3320) (3266:3266:3266))
        (PORT clk (2154:2154:2154) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2183:2183:2183))
        (PORT d[0] (3228:3228:3228) (3172:3172:3172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1272:1272:1272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1291:1291:1291))
        (PORT clk (2235:2235:2235) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3670:3670:3670))
        (PORT d[1] (4314:4314:4314) (4391:4391:4391))
        (PORT d[2] (2851:2851:2851) (2926:2926:2926))
        (PORT d[3] (5504:5504:5504) (5253:5253:5253))
        (PORT d[4] (4475:4475:4475) (4381:4381:4381))
        (PORT d[5] (3106:3106:3106) (3231:3231:3231))
        (PORT d[6] (2898:2898:2898) (2883:2883:2883))
        (PORT d[7] (4066:4066:4066) (4085:4085:4085))
        (PORT d[8] (4671:4671:4671) (4782:4782:4782))
        (PORT d[9] (4586:4586:4586) (4380:4380:4380))
        (PORT d[10] (5793:5793:5793) (5911:5911:5911))
        (PORT d[11] (3540:3540:3540) (3712:3712:3712))
        (PORT d[12] (4769:4769:4769) (4598:4598:4598))
        (PORT clk (2232:2232:2232) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2706:2706:2706))
        (PORT clk (2232:2232:2232) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2261:2261:2261))
        (PORT d[0] (3738:3738:3738) (3650:3650:3650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[8\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2293:2293:2293) (2221:2221:2221))
        (PORT datab (1681:1681:1681) (1620:1620:1620))
        (PORT datac (2180:2180:2180) (2092:2092:2092))
        (PORT datad (1651:1651:1651) (1641:1641:1641))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (251:251:251) (283:283:283))
        (PORT datac (254:254:254) (326:326:326))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1540:1540:1540))
        (PORT clk (2184:2184:2184) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2259:2259:2259))
        (PORT d[1] (2530:2530:2530) (2540:2540:2540))
        (PORT d[2] (2654:2654:2654) (2625:2625:2625))
        (PORT d[3] (2325:2325:2325) (2275:2275:2275))
        (PORT d[4] (2015:2015:2015) (1984:1984:1984))
        (PORT d[5] (2796:2796:2796) (2679:2679:2679))
        (PORT d[6] (2324:2324:2324) (2219:2219:2219))
        (PORT d[7] (2175:2175:2175) (2209:2209:2209))
        (PORT d[8] (2039:2039:2039) (2085:2085:2085))
        (PORT d[9] (1864:1864:1864) (1898:1898:1898))
        (PORT d[10] (2231:2231:2231) (2164:2164:2164))
        (PORT d[11] (2169:2169:2169) (2184:2184:2184))
        (PORT d[12] (1924:1924:1924) (1871:1871:1871))
        (PORT clk (2181:2181:2181) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (1847:1847:1847))
        (PORT clk (2181:2181:2181) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2208:2208:2208))
        (PORT d[0] (2495:2495:2495) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2265:2265:2265))
        (PORT d[1] (1681:1681:1681) (1609:1609:1609))
        (PORT d[2] (2507:2507:2507) (2374:2374:2374))
        (PORT d[3] (1904:1904:1904) (1827:1827:1827))
        (PORT d[4] (2242:2242:2242) (2143:2143:2143))
        (PORT d[5] (1946:1946:1946) (1858:1858:1858))
        (PORT d[6] (1800:1800:1800) (1809:1809:1809))
        (PORT d[7] (2218:2218:2218) (2118:2118:2118))
        (PORT d[8] (2250:2250:2250) (2172:2172:2172))
        (PORT d[9] (1965:1965:1965) (1920:1920:1920))
        (PORT d[10] (1912:1912:1912) (1856:1856:1856))
        (PORT d[11] (2596:2596:2596) (2472:2472:2472))
        (PORT d[12] (2318:2318:2318) (2247:2247:2247))
        (PORT clk (2142:2142:2142) (2127:2127:2127))
        (PORT stall (2977:2977:2977) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2127:2127:2127))
        (PORT d[0] (1545:1545:1545) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1336:1336:1336))
        (PORT clk (2175:2175:2175) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (2920:2920:2920))
        (PORT d[1] (2674:2674:2674) (2727:2727:2727))
        (PORT d[2] (2541:2541:2541) (2580:2580:2580))
        (PORT d[3] (2210:2210:2210) (2216:2216:2216))
        (PORT d[4] (2403:2403:2403) (2394:2394:2394))
        (PORT d[5] (2421:2421:2421) (2388:2388:2388))
        (PORT d[6] (1630:1630:1630) (1568:1568:1568))
        (PORT d[7] (2717:2717:2717) (2776:2776:2776))
        (PORT d[8] (2005:2005:2005) (1935:1935:1935))
        (PORT d[9] (2111:2111:2111) (2083:2083:2083))
        (PORT d[10] (2066:2066:2066) (2006:2006:2006))
        (PORT d[11] (2245:2245:2245) (2162:2162:2162))
        (PORT d[12] (2076:2076:2076) (2035:2035:2035))
        (PORT clk (2172:2172:2172) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2074:2074:2074))
        (PORT clk (2172:2172:2172) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2200:2200:2200))
        (PORT d[0] (2648:2648:2648) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2113:2113:2113))
        (PORT d[1] (2294:2294:2294) (2185:2185:2185))
        (PORT d[2] (1934:1934:1934) (1843:1843:1843))
        (PORT d[3] (1778:1778:1778) (1779:1779:1779))
        (PORT d[4] (2348:2348:2348) (2368:2368:2368))
        (PORT d[5] (1346:1346:1346) (1291:1291:1291))
        (PORT d[6] (1642:1642:1642) (1567:1567:1567))
        (PORT d[7] (1634:1634:1634) (1554:1554:1554))
        (PORT d[8] (1969:1969:1969) (1888:1888:1888))
        (PORT d[9] (1913:1913:1913) (1857:1857:1857))
        (PORT d[10] (2581:2581:2581) (2512:2512:2512))
        (PORT d[11] (1991:1991:1991) (1977:1977:1977))
        (PORT d[12] (2377:2377:2377) (2357:2357:2357))
        (PORT clk (2133:2133:2133) (2119:2119:2119))
        (PORT stall (2114:2114:2114) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2119:2119:2119))
        (PORT d[0] (1786:1786:1786) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2072:2072:2072) (2104:2104:2104))
        (PORT datab (1942:1942:1942) (1917:1917:1917))
        (PORT datac (1374:1374:1374) (1253:1253:1253))
        (PORT datad (372:372:372) (349:349:349))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1348:1348:1348))
        (PORT clk (2175:2175:2175) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2558:2558:2558))
        (PORT d[1] (3009:3009:3009) (3052:3052:3052))
        (PORT d[2] (2613:2613:2613) (2653:2653:2653))
        (PORT d[3] (2217:2217:2217) (2224:2224:2224))
        (PORT d[4] (2131:2131:2131) (2138:2138:2138))
        (PORT d[5] (2382:2382:2382) (2351:2351:2351))
        (PORT d[6] (1283:1283:1283) (1228:1228:1228))
        (PORT d[7] (2199:2199:2199) (2080:2080:2080))
        (PORT d[8] (1725:1725:1725) (1671:1671:1671))
        (PORT d[9] (2472:2472:2472) (2438:2438:2438))
        (PORT d[10] (2076:2076:2076) (2014:2014:2014))
        (PORT d[11] (2151:2151:2151) (2053:2053:2053))
        (PORT d[12] (2013:2013:2013) (1976:1976:1976))
        (PORT clk (2172:2172:2172) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2153:2153:2153))
        (PORT clk (2172:2172:2172) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2200:2200:2200))
        (PORT d[0] (2818:2818:2818) (2707:2707:2707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (1842:1842:1842))
        (PORT d[1] (2313:2313:2313) (2202:2202:2202))
        (PORT d[2] (1932:1932:1932) (1846:1846:1846))
        (PORT d[3] (1743:1743:1743) (1746:1746:1746))
        (PORT d[4] (2600:2600:2600) (2604:2604:2604))
        (PORT d[5] (1337:1337:1337) (1285:1285:1285))
        (PORT d[6] (1438:1438:1438) (1402:1402:1402))
        (PORT d[7] (1542:1542:1542) (1457:1457:1457))
        (PORT d[8] (1669:1669:1669) (1602:1602:1602))
        (PORT d[9] (1704:1704:1704) (1672:1672:1672))
        (PORT d[10] (2587:2587:2587) (2519:2519:2519))
        (PORT d[11] (2318:2318:2318) (2285:2285:2285))
        (PORT d[12] (1670:1670:1670) (1634:1634:1634))
        (PORT clk (2133:2133:2133) (2119:2119:2119))
        (PORT stall (2143:2143:2143) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2119:2119:2119))
        (PORT d[0] (1544:1544:1544) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1333:1333:1333))
        (PORT clk (2196:2196:2196) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2630:2630:2630))
        (PORT d[1] (2625:2625:2625) (2678:2678:2678))
        (PORT d[2] (2544:2544:2544) (2580:2580:2580))
        (PORT d[3] (2193:2193:2193) (2193:2193:2193))
        (PORT d[4] (2164:2164:2164) (2174:2174:2174))
        (PORT d[5] (2814:2814:2814) (2680:2680:2680))
        (PORT d[6] (1611:1611:1611) (1547:1547:1547))
        (PORT d[7] (2720:2720:2720) (2793:2793:2793))
        (PORT d[8] (1797:1797:1797) (1764:1764:1764))
        (PORT d[9] (2404:2404:2404) (2367:2367:2367))
        (PORT d[10] (2330:2330:2330) (2308:2308:2308))
        (PORT d[11] (2559:2559:2559) (2460:2460:2460))
        (PORT d[12] (2074:2074:2074) (2031:2031:2031))
        (PORT clk (2193:2193:2193) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2510:2510:2510))
        (PORT clk (2193:2193:2193) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2220:2220:2220))
        (PORT d[0] (3079:3079:3079) (3064:3064:3064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2235:2235:2235))
        (PORT d[1] (1635:1635:1635) (1573:1573:1573))
        (PORT d[2] (2190:2190:2190) (2074:2074:2074))
        (PORT d[3] (1768:1768:1768) (1760:1760:1760))
        (PORT d[4] (2317:2317:2317) (2340:2340:2340))
        (PORT d[5] (1679:1679:1679) (1612:1612:1612))
        (PORT d[6] (1618:1618:1618) (1573:1573:1573))
        (PORT d[7] (1916:1916:1916) (1823:1823:1823))
        (PORT d[8] (1929:1929:1929) (1836:1836:1836))
        (PORT d[9] (2062:2062:2062) (2021:2021:2021))
        (PORT d[10] (2021:2021:2021) (1994:1994:1994))
        (PORT d[11] (2322:2322:2322) (2296:2296:2296))
        (PORT d[12] (2403:2403:2403) (2391:2391:2391))
        (PORT clk (2154:2154:2154) (2139:2139:2139))
        (PORT stall (2397:2397:2397) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2139:2139:2139))
        (PORT d[0] (1861:1861:1861) (1796:1796:1796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (702:702:702))
        (PORT datab (1942:1942:1942) (1916:1916:1916))
        (PORT datac (2043:2043:2043) (2071:2071:2071))
        (PORT datad (935:935:935) (855:855:855))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1343:1343:1343))
        (PORT clk (2207:2207:2207) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (3168:3168:3168))
        (PORT d[1] (2613:2613:2613) (2663:2663:2663))
        (PORT d[2] (2576:2576:2576) (2612:2612:2612))
        (PORT d[3] (1920:1920:1920) (1933:1933:1933))
        (PORT d[4] (2104:2104:2104) (2116:2116:2116))
        (PORT d[5] (2820:2820:2820) (2687:2687:2687))
        (PORT d[6] (1936:1936:1936) (1857:1857:1857))
        (PORT d[7] (2371:2371:2371) (2447:2447:2447))
        (PORT d[8] (2028:2028:2028) (1984:1984:1984))
        (PORT d[9] (2411:2411:2411) (2375:2375:2375))
        (PORT d[10] (2336:2336:2336) (2315:2315:2315))
        (PORT d[11] (2591:2591:2591) (2492:2492:2492))
        (PORT d[12] (2064:2064:2064) (2025:2025:2025))
        (PORT clk (2204:2204:2204) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2310:2310:2310))
        (PORT clk (2204:2204:2204) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2233:2233:2233))
        (PORT d[0] (2816:2816:2816) (2713:2713:2713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2516:2516:2516))
        (PORT d[1] (1911:1911:1911) (1833:1833:1833))
        (PORT d[2] (2256:2256:2256) (2136:2136:2136))
        (PORT d[3] (2104:2104:2104) (2085:2085:2085))
        (PORT d[4] (2503:2503:2503) (2524:2524:2524))
        (PORT d[5] (2239:2239:2239) (2118:2118:2118))
        (PORT d[6] (1616:1616:1616) (1574:1574:1574))
        (PORT d[7] (2224:2224:2224) (2122:2122:2122))
        (PORT d[8] (2560:2560:2560) (2445:2445:2445))
        (PORT d[9] (1978:1978:1978) (1922:1922:1922))
        (PORT d[10] (2298:2298:2298) (2250:2250:2250))
        (PORT d[11] (2348:2348:2348) (2309:2309:2309))
        (PORT d[12] (2479:2479:2479) (2462:2462:2462))
        (PORT clk (2165:2165:2165) (2152:2152:2152))
        (PORT stall (2650:2650:2650) (2827:2827:2827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2152:2152:2152))
        (PORT d[0] (1757:1757:1757) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1654:1654:1654))
        (PORT clk (2201:2201:2201) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2621:2621:2621))
        (PORT d[1] (2611:2611:2611) (2645:2645:2645))
        (PORT d[2] (2850:2850:2850) (2870:2870:2870))
        (PORT d[3] (1910:1910:1910) (1938:1938:1938))
        (PORT d[4] (2390:2390:2390) (2382:2382:2382))
        (PORT d[5] (2662:2662:2662) (2613:2613:2613))
        (PORT d[6] (1935:1935:1935) (1857:1857:1857))
        (PORT d[7] (2404:2404:2404) (2481:2481:2481))
        (PORT d[8] (2230:2230:2230) (2249:2249:2249))
        (PORT d[9] (2295:2295:2295) (2359:2359:2359))
        (PORT d[10] (2319:2319:2319) (2288:2288:2288))
        (PORT d[11] (2534:2534:2534) (2425:2425:2425))
        (PORT d[12] (2054:2054:2054) (2019:2019:2019))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2169:2169:2169))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2227:2227:2227))
        (PORT d[0] (2831:2831:2831) (2723:2723:2723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2499:2499:2499))
        (PORT d[1] (1957:1957:1957) (1868:1868:1868))
        (PORT d[2] (2216:2216:2216) (2111:2111:2111))
        (PORT d[3] (2024:2024:2024) (2002:2002:2002))
        (PORT d[4] (2472:2472:2472) (2498:2498:2498))
        (PORT d[5] (2200:2200:2200) (2083:2083:2083))
        (PORT d[6] (1910:1910:1910) (1850:1850:1850))
        (PORT d[7] (1917:1917:1917) (1824:1824:1824))
        (PORT d[8] (2326:2326:2326) (2236:2236:2236))
        (PORT d[9] (1994:1994:1994) (1954:1954:1954))
        (PORT d[10] (2293:2293:2293) (2238:2238:2238))
        (PORT d[11] (2342:2342:2342) (2303:2303:2303))
        (PORT d[12] (2447:2447:2447) (2431:2431:2431))
        (PORT clk (2159:2159:2159) (2146:2146:2146))
        (PORT stall (2643:2643:2643) (2820:2820:2820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2146:2146:2146))
        (PORT d[0] (1698:1698:1698) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2073:2073:2073) (2105:2105:2105))
        (PORT datab (1942:1942:1942) (1917:1917:1917))
        (PORT datac (984:984:984) (929:929:929))
        (PORT datad (919:919:919) (843:843:843))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (1884:1884:1884) (1818:1818:1818))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (1668:1668:1668))
        (PORT clk (2216:2216:2216) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2638:2638:2638))
        (PORT d[1] (2658:2658:2658) (2708:2708:2708))
        (PORT d[2] (3113:3113:3113) (3109:3109:3109))
        (PORT d[3] (1887:1887:1887) (1902:1902:1902))
        (PORT d[4] (2519:2519:2519) (2537:2537:2537))
        (PORT d[5] (3473:3473:3473) (3466:3466:3466))
        (PORT d[6] (1905:1905:1905) (1819:1819:1819))
        (PORT d[7] (2321:2321:2321) (2396:2396:2396))
        (PORT d[8] (2476:2476:2476) (2444:2444:2444))
        (PORT d[9] (2348:2348:2348) (2410:2410:2410))
        (PORT d[10] (2509:2509:2509) (2431:2431:2431))
        (PORT d[11] (2492:2492:2492) (2403:2403:2403))
        (PORT d[12] (2098:2098:2098) (2059:2059:2059))
        (PORT clk (2213:2213:2213) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2125:2125:2125))
        (PORT clk (2213:2213:2213) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (PORT d[0] (2784:2784:2784) (2679:2679:2679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2754:2754:2754))
        (PORT d[1] (1994:1994:1994) (1936:1936:1936))
        (PORT d[2] (2428:2428:2428) (2284:2284:2284))
        (PORT d[3] (2042:2042:2042) (2019:2019:2019))
        (PORT d[4] (2603:2603:2603) (2612:2612:2612))
        (PORT d[5] (2593:2593:2593) (2604:2604:2604))
        (PORT d[6] (1624:1624:1624) (1577:1577:1577))
        (PORT d[7] (2257:2257:2257) (2154:2154:2154))
        (PORT d[8] (2604:2604:2604) (2493:2493:2493))
        (PORT d[9] (2563:2563:2563) (2613:2613:2613))
        (PORT d[10] (2767:2767:2767) (2756:2756:2756))
        (PORT d[11] (2319:2319:2319) (2276:2276:2276))
        (PORT d[12] (2386:2386:2386) (2375:2375:2375))
        (PORT clk (2174:2174:2174) (2161:2161:2161))
        (PORT stall (2836:2836:2836) (2952:2952:2952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2161:2161:2161))
        (PORT d[0] (1859:1859:1859) (1766:1766:1766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2129:2129:2129))
        (PORT clk (2183:2183:2183) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3220:3220:3220))
        (PORT d[1] (2745:2745:2745) (2731:2731:2731))
        (PORT d[2] (2807:2807:2807) (2817:2817:2817))
        (PORT d[3] (1973:1973:1973) (2011:2011:2011))
        (PORT d[4] (2450:2450:2450) (2458:2458:2458))
        (PORT d[5] (3124:3124:3124) (3097:3097:3097))
        (PORT d[6] (2442:2442:2442) (2432:2432:2432))
        (PORT d[7] (2139:2139:2139) (2143:2143:2143))
        (PORT d[8] (2265:2265:2265) (2278:2278:2278))
        (PORT d[9] (2437:2437:2437) (2420:2420:2420))
        (PORT d[10] (2485:2485:2485) (2487:2487:2487))
        (PORT d[11] (2258:2258:2258) (2215:2215:2215))
        (PORT d[12] (2435:2435:2435) (2428:2428:2428))
        (PORT clk (2180:2180:2180) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2448:2448:2448))
        (PORT clk (2180:2180:2180) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2210:2210:2210))
        (PORT d[0] (3038:3038:3038) (3002:3002:3002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2415:2415:2415))
        (PORT d[1] (2751:2751:2751) (2693:2693:2693))
        (PORT d[2] (2662:2662:2662) (2632:2632:2632))
        (PORT d[3] (1848:1848:1848) (1857:1857:1857))
        (PORT d[4] (2606:2606:2606) (2619:2619:2619))
        (PORT d[5] (2222:2222:2222) (2221:2221:2221))
        (PORT d[6] (2078:2078:2078) (2064:2064:2064))
        (PORT d[7] (2452:2452:2452) (2457:2457:2457))
        (PORT d[8] (2290:2290:2290) (2230:2230:2230))
        (PORT d[9] (2192:2192:2192) (2196:2196:2196))
        (PORT d[10] (3059:3059:3059) (3000:3000:3000))
        (PORT d[11] (1828:1828:1828) (1843:1843:1843))
        (PORT d[12] (2545:2545:2545) (2565:2565:2565))
        (PORT clk (2141:2141:2141) (2129:2129:2129))
        (PORT stall (3206:3206:3206) (3317:3317:3317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2129:2129:2129))
        (PORT d[0] (1988:1988:1988) (1933:1933:1933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (977:977:977))
        (PORT datab (1942:1942:1942) (1916:1916:1916))
        (PORT datac (2043:2043:2043) (2070:2070:2070))
        (PORT datad (1629:1629:1629) (1472:1472:1472))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1885:1885:1885) (1819:1819:1819))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (292:292:292))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (231:231:231) (302:302:302))
        (PORT datad (1216:1216:1216) (1130:1130:1130))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1466:1466:1466))
        (PORT datab (990:990:990) (922:922:922))
        (PORT datac (1367:1367:1367) (1276:1276:1276))
        (PORT datad (210:210:210) (228:228:228))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RDM\|conteudo\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1874:1874:1874) (1771:1771:1771))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (682:682:682))
        (PORT datab (440:440:440) (477:477:477))
        (PORT datac (721:721:721) (699:699:699))
        (PORT datad (951:951:951) (899:899:899))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1371:1371:1371))
        (PORT datab (689:689:689) (683:683:683))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (954:954:954) (901:901:901))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (776:776:776))
        (PORT datab (809:809:809) (795:795:795))
        (PORT datac (958:958:958) (908:908:908))
        (PORT datad (1599:1599:1599) (1557:1557:1557))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (683:683:683))
        (PORT datab (219:219:219) (246:246:246))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1237:1237:1237))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1686:1686:1686) (1620:1620:1620))
        (PORT datad (359:359:359) (344:344:344))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1375:1375:1375))
        (PORT datab (1725:1725:1725) (1652:1652:1652))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE AC\|conteudo\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1600:1600:1600) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (731:731:731) (716:716:716))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (520:520:520))
        (PORT datab (219:219:219) (246:246:246))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (670:670:670))
        (PORT datab (427:427:427) (398:398:398))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (700:700:700) (693:693:693))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (709:709:709))
        (PORT datab (1052:1052:1052) (1001:1001:1001))
        (PORT datac (964:964:964) (922:922:922))
        (PORT datad (1011:1011:1011) (975:975:975))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1606:1606:1606))
        (PORT datab (693:693:693) (696:696:696))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1018:1018:1018) (984:984:984))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (561:561:561))
        (PORT datab (1693:1693:1693) (1634:1634:1634))
        (PORT datac (1038:1038:1038) (1014:1014:1014))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1606:1606:1606))
        (PORT datab (1682:1682:1682) (1620:1620:1620))
        (PORT datad (355:355:355) (339:339:339))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE AC\|conteudo\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2110:2110:2110) (2045:2045:2045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (413:413:413))
        (PORT datab (685:685:685) (672:672:672))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (409:409:409))
        (PORT datab (696:696:696) (688:688:688))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (741:741:741))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (727:727:727))
        (PORT datab (1454:1454:1454) (1364:1364:1364))
        (PORT datac (261:261:261) (337:337:337))
        (PORT datad (768:768:768) (759:759:759))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (728:728:728))
        (PORT datab (1024:1024:1024) (981:981:981))
        (PORT datac (675:675:675) (624:624:624))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (384:384:384))
        (PORT datab (803:803:803) (799:799:799))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ffN\|conteudo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1592:1592:1592) (1571:1571:1571))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (674:674:674))
        (PORT datab (1055:1055:1055) (1003:1003:1003))
        (PORT datac (674:674:674) (681:681:681))
        (PORT datad (1016:1016:1016) (981:981:981))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2034:2034:2034) (2024:2024:2024))
        (PORT datab (728:728:728) (737:737:737))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1015:1015:1015) (980:980:980))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1689:1689:1689) (1630:1630:1630))
        (PORT datac (1038:1038:1038) (1013:1013:1013))
        (PORT datad (603:603:603) (550:550:550))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2031:2031:2031) (2021:2021:2021))
        (PORT datab (1692:1692:1692) (1633:1633:1633))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE AC\|conteudo\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2110:2110:2110) (2045:2045:2045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (1724:1724:1724))
        (PORT clk (2179:2179:2179) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3060:3060:3060))
        (PORT d[1] (3319:3319:3319) (3396:3396:3396))
        (PORT d[2] (3096:3096:3096) (3087:3087:3087))
        (PORT d[3] (2563:2563:2563) (2574:2574:2574))
        (PORT d[4] (2369:2369:2369) (2430:2430:2430))
        (PORT d[5] (2774:2774:2774) (2755:2755:2755))
        (PORT d[6] (2900:2900:2900) (2953:2953:2953))
        (PORT d[7] (2579:2579:2579) (2615:2615:2615))
        (PORT d[8] (2541:2541:2541) (2578:2578:2578))
        (PORT d[9] (2589:2589:2589) (2616:2616:2616))
        (PORT d[10] (2693:2693:2693) (2667:2667:2667))
        (PORT d[11] (2267:2267:2267) (2298:2298:2298))
        (PORT d[12] (2541:2541:2541) (2570:2570:2570))
        (PORT clk (2176:2176:2176) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2471:2471:2471))
        (PORT clk (2176:2176:2176) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3634:3634:3634) (3658:3658:3658))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3408:3408:3408) (3434:3434:3434))
        (PORT d[1] (1989:1989:1989) (2051:2051:2051))
        (PORT d[2] (2663:2663:2663) (2760:2760:2760))
        (PORT d[3] (3361:3361:3361) (3190:3190:3190))
        (PORT d[4] (4306:4306:4306) (4284:4284:4284))
        (PORT d[5] (3597:3597:3597) (3689:3689:3689))
        (PORT d[6] (4385:4385:4385) (4488:4488:4488))
        (PORT d[7] (3225:3225:3225) (3262:3262:3262))
        (PORT d[8] (4452:4452:4452) (4464:4464:4464))
        (PORT d[9] (3943:3943:3943) (4049:4049:4049))
        (PORT d[10] (3433:3433:3433) (3411:3411:3411))
        (PORT d[11] (3576:3576:3576) (3642:3642:3642))
        (PORT d[12] (4901:4901:4901) (4807:4807:4807))
        (PORT clk (2178:2178:2178) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (1706:1706:1706))
        (PORT clk (2164:2164:2164) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3057:3057:3057))
        (PORT d[1] (3035:3035:3035) (3099:3099:3099))
        (PORT d[2] (3133:3133:3133) (3124:3124:3124))
        (PORT d[3] (2556:2556:2556) (2586:2586:2586))
        (PORT d[4] (2300:2300:2300) (2352:2352:2352))
        (PORT d[5] (2678:2678:2678) (2655:2655:2655))
        (PORT d[6] (3243:3243:3243) (3277:3277:3277))
        (PORT d[7] (2595:2595:2595) (2627:2627:2627))
        (PORT d[8] (2538:2538:2538) (2573:2573:2573))
        (PORT d[9] (2564:2564:2564) (2593:2593:2593))
        (PORT d[10] (2452:2452:2452) (2440:2440:2440))
        (PORT d[11] (2562:2562:2562) (2576:2576:2576))
        (PORT d[12] (2522:2522:2522) (2550:2550:2550))
        (PORT clk (2161:2161:2161) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2586:2586:2586))
        (PORT clk (2161:2161:2161) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2188:2188:2188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3619:3619:3619) (3643:3643:3643))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2189:2189:2189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3449:3449:3449))
        (PORT d[1] (2011:2011:2011) (2075:2075:2075))
        (PORT d[2] (2576:2576:2576) (2643:2643:2643))
        (PORT d[3] (3947:3947:3947) (3736:3736:3736))
        (PORT d[4] (4684:4684:4684) (4640:4640:4640))
        (PORT d[5] (3611:3611:3611) (3708:3708:3708))
        (PORT d[6] (4701:4701:4701) (4791:4791:4791))
        (PORT d[7] (3173:3173:3173) (3210:3210:3210))
        (PORT d[8] (3456:3456:3456) (3441:3441:3441))
        (PORT d[9] (3935:3935:3935) (4039:4039:4039))
        (PORT d[10] (3969:3969:3969) (3898:3898:3898))
        (PORT d[11] (3708:3708:3708) (3842:3842:3842))
        (PORT d[12] (4909:4909:4909) (4815:4815:4815))
        (PORT clk (2163:2163:2163) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2186:2186:2186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[14\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1152:1152:1152))
        (PORT datab (1783:1783:1783) (1828:1828:1828))
        (PORT datac (2427:2427:2427) (2463:2463:2463))
        (PORT datad (991:991:991) (935:935:935))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1736:1736:1736))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3097:3097:3097) (3087:3087:3087))
        (PORT d[1] (3277:3277:3277) (3324:3324:3324))
        (PORT d[2] (3145:3145:3145) (3124:3124:3124))
        (PORT d[3] (2554:2554:2554) (2566:2566:2566))
        (PORT d[4] (2353:2353:2353) (2403:2403:2403))
        (PORT d[5] (3330:3330:3330) (3306:3306:3306))
        (PORT d[6] (3054:3054:3054) (3021:3021:3021))
        (PORT d[7] (2628:2628:2628) (2673:2673:2673))
        (PORT d[8] (2588:2588:2588) (2623:2623:2623))
        (PORT d[9] (2503:2503:2503) (2502:2502:2502))
        (PORT d[10] (2716:2716:2716) (2695:2695:2695))
        (PORT d[11] (2607:2607:2607) (2627:2627:2627))
        (PORT d[12] (2432:2432:2432) (2441:2441:2441))
        (PORT clk (2195:2195:2195) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2581:2581:2581))
        (PORT clk (2195:2195:2195) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3653:3653:3653) (3678:3678:3678))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3314:3314:3314))
        (PORT d[1] (1969:1969:1969) (2028:2028:2028))
        (PORT d[2] (3008:3008:3008) (3102:3102:3102))
        (PORT d[3] (3907:3907:3907) (3692:3692:3692))
        (PORT d[4] (4688:4688:4688) (4655:4655:4655))
        (PORT d[5] (3841:3841:3841) (3888:3888:3888))
        (PORT d[6] (4046:4046:4046) (4157:4157:4157))
        (PORT d[7] (3173:3173:3173) (3215:3215:3215))
        (PORT d[8] (4115:4115:4115) (4143:4143:4143))
        (PORT d[9] (4268:4268:4268) (4358:4358:4358))
        (PORT d[10] (3412:3412:3412) (3389:3389:3389))
        (PORT d[11] (3410:3410:3410) (3548:3548:3548))
        (PORT d[12] (4824:4824:4824) (4703:4703:4703))
        (PORT clk (2197:2197:2197) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1429:1429:1429))
        (PORT clk (2171:2171:2171) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (3044:3044:3044))
        (PORT d[1] (3018:3018:3018) (2973:2973:2973))
        (PORT d[2] (2774:2774:2774) (2776:2776:2776))
        (PORT d[3] (2355:2355:2355) (2395:2395:2395))
        (PORT d[4] (2369:2369:2369) (2429:2429:2429))
        (PORT d[5] (2963:2963:2963) (2905:2905:2905))
        (PORT d[6] (2732:2732:2732) (2710:2710:2710))
        (PORT d[7] (2571:2571:2571) (2607:2607:2607))
        (PORT d[8] (2521:2521:2521) (2552:2552:2552))
        (PORT d[9] (2563:2563:2563) (2593:2593:2593))
        (PORT d[10] (2688:2688:2688) (2666:2666:2666))
        (PORT d[11] (2551:2551:2551) (2559:2559:2559))
        (PORT d[12] (2542:2542:2542) (2557:2557:2557))
        (PORT clk (2168:2168:2168) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2627:2627:2627))
        (PORT clk (2168:2168:2168) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3626:3626:3626) (3652:3652:3652))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2198:2198:2198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3190:3190:3190))
        (PORT d[1] (1978:1978:1978) (2041:2041:2041))
        (PORT d[2] (2647:2647:2647) (2725:2725:2725))
        (PORT d[3] (3612:3612:3612) (3429:3429:3429))
        (PORT d[4] (4635:4635:4635) (4599:4599:4599))
        (PORT d[5] (3656:3656:3656) (3750:3750:3750))
        (PORT d[6] (4370:4370:4370) (4471:4471:4471))
        (PORT d[7] (3193:3193:3193) (3231:3231:3231))
        (PORT d[8] (3459:3459:3459) (3463:3463:3463))
        (PORT d[9] (3868:3868:3868) (3956:3956:3956))
        (PORT d[10] (3655:3655:3655) (3598:3598:3598))
        (PORT d[11] (3556:3556:3556) (3625:3625:3625))
        (PORT d[12] (4908:4908:4908) (4815:4815:4815))
        (PORT clk (2170:2170:2170) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[14\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1575:1575:1575) (1471:1471:1471))
        (PORT datab (1782:1782:1782) (1826:1826:1826))
        (PORT datac (2429:2429:2429) (2466:2466:2466))
        (PORT datad (983:983:983) (927:927:927))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (1757:1757:1757))
        (PORT clk (2191:2191:2191) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3094:3094:3094))
        (PORT d[1] (3020:3020:3020) (3087:3087:3087))
        (PORT d[2] (2796:2796:2796) (2809:2809:2809))
        (PORT d[3] (2570:2570:2570) (2581:2581:2581))
        (PORT d[4] (2374:2374:2374) (2433:2433:2433))
        (PORT d[5] (2748:2748:2748) (2732:2732:2732))
        (PORT d[6] (3046:3046:3046) (3011:3011:3011))
        (PORT d[7] (2653:2653:2653) (2700:2700:2700))
        (PORT d[8] (2587:2587:2587) (2623:2623:2623))
        (PORT d[9] (2514:2514:2514) (2527:2527:2527))
        (PORT d[10] (2507:2507:2507) (2530:2530:2530))
        (PORT d[11] (2575:2575:2575) (2596:2596:2596))
        (PORT d[12] (2419:2419:2419) (2427:2427:2427))
        (PORT clk (2188:2188:2188) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2775:2775:2775))
        (PORT clk (2188:2188:2188) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3646:3646:3646) (3672:3672:3672))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3626:3626:3626) (3562:3562:3562))
        (PORT d[1] (1981:1981:1981) (2039:2039:2039))
        (PORT d[2] (3015:3015:3015) (3110:3110:3110))
        (PORT d[3] (3902:3902:3902) (3807:3807:3807))
        (PORT d[4] (4307:4307:4307) (4284:4284:4284))
        (PORT d[5] (3627:3627:3627) (3726:3726:3726))
        (PORT d[6] (4385:4385:4385) (4486:4486:4486))
        (PORT d[7] (3204:3204:3204) (3246:3246:3246))
        (PORT d[8] (3440:3440:3440) (3444:3444:3444))
        (PORT d[9] (4687:4687:4687) (4792:4792:4792))
        (PORT d[10] (3458:3458:3458) (3433:3433:3433))
        (PORT d[11] (3379:3379:3379) (3525:3525:3525))
        (PORT d[12] (4624:4624:4624) (4546:4546:4546))
        (PORT clk (2190:2190:2190) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1452:1452:1452))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3547:3547:3547) (3548:3548:3548))
        (PORT d[1] (2998:2998:2998) (2970:2970:2970))
        (PORT d[2] (2835:2835:2835) (2849:2849:2849))
        (PORT d[3] (2309:2309:2309) (2365:2365:2365))
        (PORT d[4] (2526:2526:2526) (2547:2547:2547))
        (PORT d[5] (4147:4147:4147) (4125:4125:4125))
        (PORT d[6] (2761:2761:2761) (2749:2749:2749))
        (PORT d[7] (2914:2914:2914) (2926:2926:2926))
        (PORT d[8] (2264:2264:2264) (2312:2312:2312))
        (PORT d[9] (2545:2545:2545) (2543:2543:2543))
        (PORT d[10] (2571:2571:2571) (2572:2572:2572))
        (PORT d[11] (2460:2460:2460) (2460:2460:2460))
        (PORT d[12] (2602:2602:2602) (2611:2611:2611))
        (PORT clk (2253:2253:2253) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2586:2586:2586))
        (PORT clk (2253:2253:2253) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4258:4258:4258) (4315:4315:4315))
        (PORT d[1] (4300:4300:4300) (4385:4385:4385))
        (PORT d[2] (2317:2317:2317) (2411:2411:2411))
        (PORT d[3] (3437:3437:3437) (3343:3343:3343))
        (PORT d[4] (4595:4595:4595) (4536:4536:4536))
        (PORT d[5] (4008:4008:4008) (4157:4157:4157))
        (PORT d[6] (2771:2771:2771) (2806:2806:2806))
        (PORT d[7] (3492:3492:3492) (3552:3552:3552))
        (PORT d[8] (3562:3562:3562) (3622:3622:3622))
        (PORT d[9] (3472:3472:3472) (3499:3499:3499))
        (PORT d[10] (3942:3942:3942) (3992:3992:3992))
        (PORT d[11] (3341:3341:3341) (3454:3454:3454))
        (PORT d[12] (7148:7148:7148) (7000:7000:7000))
        (PORT clk (2255:2255:2255) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[14\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1301:1301:1301))
        (PORT datab (1779:1779:1779) (1824:1824:1824))
        (PORT datac (2431:2431:2431) (2468:2468:2468))
        (PORT datad (1878:1878:1878) (1801:1801:1801))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1487:1487:1487) (1466:1466:1466))
        (PORT clk (2255:2255:2255) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3543:3543:3543) (3542:3542:3542))
        (PORT d[1] (2741:2741:2741) (2736:2736:2736))
        (PORT d[2] (2882:2882:2882) (2892:2892:2892))
        (PORT d[3] (2329:2329:2329) (2387:2387:2387))
        (PORT d[4] (2533:2533:2533) (2567:2567:2567))
        (PORT d[5] (4133:4133:4133) (4112:4112:4112))
        (PORT d[6] (2782:2782:2782) (2767:2767:2767))
        (PORT d[7] (2906:2906:2906) (2917:2917:2917))
        (PORT d[8] (2297:2297:2297) (2345:2345:2345))
        (PORT d[9] (2521:2521:2521) (2520:2520:2520))
        (PORT d[10] (2657:2657:2657) (2611:2611:2611))
        (PORT d[11] (2508:2508:2508) (2513:2513:2513))
        (PORT d[12] (2578:2578:2578) (2588:2588:2588))
        (PORT clk (2252:2252:2252) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2407:2407:2407))
        (PORT clk (2252:2252:2252) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4188:4188:4188) (4248:4248:4248))
        (PORT d[1] (4312:4312:4312) (4394:4394:4394))
        (PORT d[2] (2612:2612:2612) (2700:2700:2700))
        (PORT d[3] (3679:3679:3679) (3552:3552:3552))
        (PORT d[4] (4403:4403:4403) (4379:4379:4379))
        (PORT d[5] (4316:4316:4316) (4435:4435:4435))
        (PORT d[6] (2710:2710:2710) (2722:2722:2722))
        (PORT d[7] (3795:3795:3795) (3839:3839:3839))
        (PORT d[8] (4420:4420:4420) (4404:4404:4404))
        (PORT d[9] (3736:3736:3736) (3752:3752:3752))
        (PORT d[10] (3908:3908:3908) (3960:3960:3960))
        (PORT d[11] (3628:3628:3628) (3725:3725:3725))
        (PORT d[12] (2201:2201:2201) (2248:2248:2248))
        (PORT clk (2254:2254:2254) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1780:1780:1780))
        (PORT clk (2203:2203:2203) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (3143:3143:3143))
        (PORT d[1] (3284:3284:3284) (3332:3332:3332))
        (PORT d[2] (2810:2810:2810) (2816:2816:2816))
        (PORT d[3] (2541:2541:2541) (2552:2552:2552))
        (PORT d[4] (2318:2318:2318) (2377:2377:2377))
        (PORT d[5] (3291:3291:3291) (3251:3251:3251))
        (PORT d[6] (3040:3040:3040) (3008:3008:3008))
        (PORT d[7] (2922:2922:2922) (2963:2963:2963))
        (PORT d[8] (2569:2569:2569) (2602:2602:2602))
        (PORT d[9] (2572:2572:2572) (2595:2595:2595))
        (PORT d[10] (2714:2714:2714) (2691:2691:2691))
        (PORT d[11] (2517:2517:2517) (2530:2530:2530))
        (PORT d[12] (2410:2410:2410) (2416:2416:2416))
        (PORT clk (2200:2200:2200) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2687:2687:2687))
        (PORT clk (2200:2200:2200) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3658:3658:3658) (3683:3683:3683))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3306:3306:3306))
        (PORT d[1] (1976:1976:1976) (2036:2036:2036))
        (PORT d[2] (2994:2994:2994) (3088:3088:3088))
        (PORT d[3] (3938:3938:3938) (3838:3838:3838))
        (PORT d[4] (5018:5018:5018) (4963:4963:4963))
        (PORT d[5] (3666:3666:3666) (3763:3763:3763))
        (PORT d[6] (4020:4020:4020) (4132:4132:4132))
        (PORT d[7] (3160:3160:3160) (3203:3203:3203))
        (PORT d[8] (4133:4133:4133) (4159:4159:4159))
        (PORT d[9] (4681:4681:4681) (4785:4785:4785))
        (PORT d[10] (3117:3117:3117) (3096:3096:3096))
        (PORT d[11] (3429:3429:3429) (3572:3572:3572))
        (PORT d[12] (4481:4481:4481) (4364:4364:4364))
        (PORT clk (2202:2202:2202) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[14\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1971:1971:1971) (1924:1924:1924))
        (PORT datab (1774:1774:1774) (1817:1817:1817))
        (PORT datac (2436:2436:2436) (2474:2474:2474))
        (PORT datad (1282:1282:1282) (1209:1209:1209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[14\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2615:2615:2615) (2611:2611:2611))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[14\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2614:2614:2614) (2610:2610:2610))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (769:769:769) (744:744:744))
        (PORT clk (2196:2196:2196) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2574:2574:2574))
        (PORT d[1] (2314:2314:2314) (2391:2391:2391))
        (PORT d[2] (2611:2611:2611) (2694:2694:2694))
        (PORT d[3] (3010:3010:3010) (2860:2860:2860))
        (PORT d[4] (3539:3539:3539) (3726:3726:3726))
        (PORT d[5] (3633:3633:3633) (3735:3735:3735))
        (PORT d[6] (5003:5003:5003) (5084:5084:5084))
        (PORT d[7] (3025:3025:3025) (3136:3136:3136))
        (PORT d[8] (3136:3136:3136) (3142:3142:3142))
        (PORT d[9] (3933:3933:3933) (4040:4040:4040))
        (PORT d[10] (4076:4076:4076) (4035:4035:4035))
        (PORT d[11] (4025:4025:4025) (4144:4144:4144))
        (PORT d[12] (5162:5162:5162) (5038:5038:5038))
        (PORT clk (2193:2193:2193) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2260:2260:2260))
        (PORT clk (2193:2193:2193) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2224:2224:2224))
        (PORT d[0] (2843:2843:2843) (2763:2763:2763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1078:1078:1078) (1033:1033:1033))
        (PORT clk (2164:2164:2164) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3439:3439:3439))
        (PORT d[1] (2305:2305:2305) (2359:2359:2359))
        (PORT d[2] (2626:2626:2626) (2708:2708:2708))
        (PORT d[3] (3037:3037:3037) (2884:2884:2884))
        (PORT d[4] (4680:4680:4680) (4649:4649:4649))
        (PORT d[5] (3614:3614:3614) (3709:3709:3709))
        (PORT d[6] (4707:4707:4707) (4800:4800:4800))
        (PORT d[7] (2990:2990:2990) (3097:3097:3097))
        (PORT d[8] (4753:4753:4753) (4763:4763:4763))
        (PORT d[9] (3952:3952:3952) (4060:4060:4060))
        (PORT d[10] (3750:3750:3750) (3718:3718:3718))
        (PORT d[11] (3727:3727:3727) (3866:3866:3866))
        (PORT d[12] (5114:5114:5114) (4990:4990:4990))
        (PORT clk (2161:2161:2161) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2514:2514:2514))
        (PORT clk (2161:2161:2161) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2188:2188:2188))
        (PORT d[0] (3459:3459:3459) (3358:3358:3358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[14\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2116:2116:2116) (2000:2000:2000))
        (PORT datab (1904:1904:1904) (1799:1799:1799))
        (PORT datac (1470:1470:1470) (1387:1387:1387))
        (PORT datad (1656:1656:1656) (1607:1607:1607))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1397:1397:1397))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3863:3863:3863) (3918:3918:3918))
        (PORT d[1] (4270:4270:4270) (4313:4313:4313))
        (PORT d[2] (2956:2956:2956) (3047:3047:3047))
        (PORT d[3] (3367:3367:3367) (3241:3241:3241))
        (PORT d[4] (4520:4520:4520) (4451:4451:4451))
        (PORT d[5] (4028:4028:4028) (4152:4152:4152))
        (PORT d[6] (2862:2862:2862) (2935:2935:2935))
        (PORT d[7] (4196:4196:4196) (4247:4247:4247))
        (PORT d[8] (3450:3450:3450) (3474:3474:3474))
        (PORT d[9] (3505:3505:3505) (3581:3581:3581))
        (PORT d[10] (3848:3848:3848) (3864:3864:3864))
        (PORT d[11] (3081:3081:3081) (3206:3206:3206))
        (PORT d[12] (3655:3655:3655) (3639:3639:3639))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3008:3008:3008) (2945:2945:2945))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (PORT d[0] (3519:3519:3519) (3516:3516:3516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1419:1419:1419))
        (PORT clk (2207:2207:2207) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3868:3868:3868) (3927:3927:3927))
        (PORT d[1] (4232:4232:4232) (4275:4275:4275))
        (PORT d[2] (2657:2657:2657) (2758:2758:2758))
        (PORT d[3] (3090:3090:3090) (2979:2979:2979))
        (PORT d[4] (4233:4233:4233) (4179:4179:4179))
        (PORT d[5] (4060:4060:4060) (4182:4182:4182))
        (PORT d[6] (3142:3142:3142) (3201:3201:3201))
        (PORT d[7] (3867:3867:3867) (3938:3938:3938))
        (PORT d[8] (3465:3465:3465) (3486:3486:3486))
        (PORT d[9] (3807:3807:3807) (3849:3849:3849))
        (PORT d[10] (3537:3537:3537) (3573:3573:3573))
        (PORT d[11] (3099:3099:3099) (3222:3222:3222))
        (PORT d[12] (3631:3631:3631) (3616:3616:3616))
        (PORT clk (2204:2204:2204) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (2920:2920:2920))
        (PORT clk (2204:2204:2204) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
        (PORT d[0] (3020:3020:3020) (3006:3006:3006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[14\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2116:2116:2116) (2000:2000:2000))
        (PORT datab (1905:1905:1905) (1800:1800:1800))
        (PORT datac (1723:1723:1723) (1713:1713:1713))
        (PORT datad (1676:1676:1676) (1635:1635:1635))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (261:261:261))
        (PORT datab (1956:1956:1956) (1920:1920:1920))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (193:193:193) (216:216:216))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1313:1313:1313))
        (PORT clk (2227:2227:2227) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2464:2464:2464))
        (PORT d[1] (2284:2284:2284) (2219:2219:2219))
        (PORT d[2] (2106:2106:2106) (2082:2082:2082))
        (PORT d[3] (2249:2249:2249) (2268:2268:2268))
        (PORT d[4] (2132:2132:2132) (2110:2110:2110))
        (PORT d[5] (2753:2753:2753) (2746:2746:2746))
        (PORT d[6] (2691:2691:2691) (2632:2632:2632))
        (PORT d[7] (2200:2200:2200) (2214:2214:2214))
        (PORT d[8] (2532:2532:2532) (2532:2532:2532))
        (PORT d[9] (2029:2029:2029) (1994:1994:1994))
        (PORT d[10] (2014:2014:2014) (1859:1859:1859))
        (PORT d[11] (2213:2213:2213) (2237:2237:2237))
        (PORT d[12] (2063:2063:2063) (2017:2017:2017))
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (1755:1755:1755))
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2252:2252:2252))
        (PORT d[0] (2348:2348:2348) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2023:2023:2023))
        (PORT d[1] (2078:2078:2078) (1928:1928:1928))
        (PORT d[2] (2214:2214:2214) (2127:2127:2127))
        (PORT d[3] (1782:1782:1782) (1763:1763:1763))
        (PORT d[4] (2337:2337:2337) (2346:2346:2346))
        (PORT d[5] (2199:2199:2199) (2190:2190:2190))
        (PORT d[6] (1845:1845:1845) (1736:1736:1736))
        (PORT d[7] (2387:2387:2387) (2374:2374:2374))
        (PORT d[8] (2092:2092:2092) (1942:1942:1942))
        (PORT d[9] (2151:2151:2151) (2164:2164:2164))
        (PORT d[10] (2306:2306:2306) (2249:2249:2249))
        (PORT d[11] (1458:1458:1458) (1460:1460:1460))
        (PORT d[12] (1804:1804:1804) (1807:1807:1807))
        (PORT clk (2185:2185:2185) (2171:2171:2171))
        (PORT stall (2232:2232:2232) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2171:2171:2171))
        (PORT d[0] (1574:1574:1574) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (1800:1800:1800))
        (PORT clk (2238:2238:2238) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3251:3251:3251))
        (PORT d[1] (2664:2664:2664) (2636:2636:2636))
        (PORT d[2] (2518:2518:2518) (2522:2522:2522))
        (PORT d[3] (2345:2345:2345) (2400:2400:2400))
        (PORT d[4] (2194:2194:2194) (2213:2213:2213))
        (PORT d[5] (3731:3731:3731) (3736:3736:3736))
        (PORT d[6] (2750:2750:2750) (2724:2724:2724))
        (PORT d[7] (2938:2938:2938) (2963:2963:2963))
        (PORT d[8] (2654:2654:2654) (2697:2697:2697))
        (PORT d[9] (2543:2543:2543) (2542:2542:2542))
        (PORT d[10] (2678:2678:2678) (2615:2615:2615))
        (PORT d[11] (2405:2405:2405) (2371:2371:2371))
        (PORT d[12] (2492:2492:2492) (2484:2484:2484))
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2434:2434:2434))
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2262:2262:2262))
        (PORT d[0] (3025:3025:3025) (2988:2988:2988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2499:2499:2499))
        (PORT d[1] (2429:2429:2429) (2403:2403:2403))
        (PORT d[2] (2486:2486:2486) (2369:2369:2369))
        (PORT d[3] (2151:2151:2151) (2130:2130:2130))
        (PORT d[4] (2719:2719:2719) (2744:2744:2744))
        (PORT d[5] (2886:2886:2886) (2900:2900:2900))
        (PORT d[6] (2100:2100:2100) (2084:2084:2084))
        (PORT d[7] (2673:2673:2673) (2663:2663:2663))
        (PORT d[8] (1843:1843:1843) (1841:1841:1841))
        (PORT d[9] (2746:2746:2746) (2714:2714:2714))
        (PORT d[10] (2401:2401:2401) (2365:2365:2365))
        (PORT d[11] (2702:2702:2702) (2664:2664:2664))
        (PORT d[12] (2140:2140:2140) (2146:2146:2146))
        (PORT clk (2196:2196:2196) (2181:2181:2181))
        (PORT stall (3231:3231:3231) (3394:3394:3394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2181:2181:2181))
        (PORT d[0] (2024:2024:2024) (1996:1996:1996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2084:2084:2084) (2127:2127:2127))
        (PORT datab (2067:2067:2067) (2099:2099:2099))
        (PORT datac (1244:1244:1244) (1153:1153:1153))
        (PORT datad (2032:2032:2032) (1921:1921:1921))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (1834:1834:1834))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2930:2930:2930))
        (PORT d[1] (2672:2672:2672) (2632:2632:2632))
        (PORT d[2] (2492:2492:2492) (2503:2503:2503))
        (PORT d[3] (2296:2296:2296) (2323:2323:2323))
        (PORT d[4] (2208:2208:2208) (2227:2227:2227))
        (PORT d[5] (4033:4033:4033) (4003:4003:4003))
        (PORT d[6] (2743:2743:2743) (2712:2712:2712))
        (PORT d[7] (2949:2949:2949) (2971:2971:2971))
        (PORT d[8] (2315:2315:2315) (2366:2366:2366))
        (PORT d[9] (2209:2209:2209) (2203:2203:2203))
        (PORT d[10] (2551:2551:2551) (2464:2464:2464))
        (PORT d[11] (2251:2251:2251) (2300:2300:2300))
        (PORT d[12] (2203:2203:2203) (2213:2213:2213))
        (PORT clk (2236:2236:2236) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2534:2534:2534))
        (PORT clk (2236:2236:2236) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (PORT d[0] (3196:3196:3196) (3112:3112:3112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2517:2517:2517))
        (PORT d[1] (2398:2398:2398) (2372:2372:2372))
        (PORT d[2] (2543:2543:2543) (2433:2433:2433))
        (PORT d[3] (2142:2142:2142) (2132:2132:2132))
        (PORT d[4] (2694:2694:2694) (2719:2719:2719))
        (PORT d[5] (2912:2912:2912) (2924:2924:2924))
        (PORT d[6] (2409:2409:2409) (2379:2379:2379))
        (PORT d[7] (2680:2680:2680) (2670:2670:2670))
        (PORT d[8] (2714:2714:2714) (2703:2703:2703))
        (PORT d[9] (2784:2784:2784) (2750:2750:2750))
        (PORT d[10] (2327:2327:2327) (2290:2290:2290))
        (PORT d[11] (2940:2940:2940) (2858:2858:2858))
        (PORT d[12] (2064:2064:2064) (2056:2056:2056))
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (PORT stall (2947:2947:2947) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2186:2186:2186))
        (PORT d[0] (2014:2014:2014) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1497:1497:1497))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (2902:2902:2902))
        (PORT d[1] (2362:2362:2362) (2350:2350:2350))
        (PORT d[2] (2510:2510:2510) (2519:2519:2519))
        (PORT d[3] (2334:2334:2334) (2395:2395:2395))
        (PORT d[4] (2189:2189:2189) (2209:2209:2209))
        (PORT d[5] (4024:4024:4024) (3995:3995:3995))
        (PORT d[6] (3052:3052:3052) (3008:3008:3008))
        (PORT d[7] (2593:2593:2593) (2631:2631:2631))
        (PORT d[8] (2289:2289:2289) (2341:2341:2341))
        (PORT d[9] (2387:2387:2387) (2350:2350:2350))
        (PORT d[10] (2671:2671:2671) (2610:2610:2610))
        (PORT d[11] (2283:2283:2283) (2331:2331:2331))
        (PORT d[12] (2225:2225:2225) (2243:2243:2243))
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2190:2190:2190))
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (PORT d[0] (2879:2879:2879) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2509:2509:2509))
        (PORT d[1] (2605:2605:2605) (2544:2544:2544))
        (PORT d[2] (2832:2832:2832) (2737:2737:2737))
        (PORT d[3] (2170:2170:2170) (2198:2198:2198))
        (PORT d[4] (3002:3002:3002) (3047:3047:3047))
        (PORT d[5] (2570:2570:2570) (2598:2598:2598))
        (PORT d[6] (2518:2518:2518) (2439:2439:2439))
        (PORT d[7] (2806:2806:2806) (2811:2811:2811))
        (PORT d[8] (2942:2942:2942) (2893:2893:2893))
        (PORT d[9] (2868:2868:2868) (2863:2863:2863))
        (PORT d[10] (2620:2620:2620) (2567:2567:2567))
        (PORT d[11] (2901:2901:2901) (2829:2829:2829))
        (PORT d[12] (2191:2191:2191) (2202:2202:2202))
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (PORT stall (3307:3307:3307) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (PORT d[0] (2054:2054:2054) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2084:2084:2084) (2126:2126:2126))
        (PORT datab (1666:1666:1666) (1615:1615:1615))
        (PORT datac (2032:2032:2032) (2067:2067:2067))
        (PORT datad (1454:1454:1454) (1429:1429:1429))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1437:1437:1437))
        (PORT clk (2257:2257:2257) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (3519:3519:3519))
        (PORT d[1] (2691:2691:2691) (2663:2663:2663))
        (PORT d[2] (2838:2838:2838) (2855:2855:2855))
        (PORT d[3] (2345:2345:2345) (2400:2400:2400))
        (PORT d[4] (2518:2518:2518) (2549:2549:2549))
        (PORT d[5] (3515:3515:3515) (3530:3530:3530))
        (PORT d[6] (3070:3070:3070) (3031:3031:3031))
        (PORT d[7] (2883:2883:2883) (2895:2895:2895))
        (PORT d[8] (2274:2274:2274) (2320:2320:2320))
        (PORT d[9] (2546:2546:2546) (2543:2543:2543))
        (PORT d[10] (2570:2570:2570) (2571:2571:2571))
        (PORT d[11] (2458:2458:2458) (2464:2464:2464))
        (PORT d[12] (2602:2602:2602) (2611:2611:2611))
        (PORT clk (2254:2254:2254) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2370:2370:2370))
        (PORT clk (2254:2254:2254) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
        (PORT d[0] (2961:2961:2961) (2921:2921:2921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2805:2805:2805))
        (PORT d[1] (2443:2443:2443) (2418:2418:2418))
        (PORT d[2] (2775:2775:2775) (2679:2679:2679))
        (PORT d[3] (2241:2241:2241) (2272:2272:2272))
        (PORT d[4] (2669:2669:2669) (2722:2722:2722))
        (PORT d[5] (2534:2534:2534) (2561:2561:2561))
        (PORT d[6] (3076:3076:3076) (3017:3017:3017))
        (PORT d[7] (2699:2699:2699) (2682:2682:2682))
        (PORT d[8] (2790:2790:2790) (2786:2786:2786))
        (PORT d[9] (2776:2776:2776) (2768:2768:2768))
        (PORT d[10] (2696:2696:2696) (2651:2651:2651))
        (PORT d[11] (2924:2924:2924) (2855:2855:2855))
        (PORT d[12] (2496:2496:2496) (2497:2497:2497))
        (PORT clk (2215:2215:2215) (2202:2202:2202))
        (PORT stall (2988:2988:2988) (3143:3143:3143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2202:2202:2202))
        (PORT d[0] (1729:1729:1729) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1409:1409:1409))
        (PORT clk (2225:2225:2225) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (2723:2723:2723))
        (PORT d[1] (2270:2270:2270) (2208:2208:2208))
        (PORT d[2] (2120:2120:2120) (2096:2096:2096))
        (PORT d[3] (1930:1930:1930) (1945:1945:1945))
        (PORT d[4] (1802:1802:1802) (1814:1814:1814))
        (PORT d[5] (2443:2443:2443) (2447:2447:2447))
        (PORT d[6] (2745:2745:2745) (2718:2718:2718))
        (PORT d[7] (2171:2171:2171) (2181:2181:2181))
        (PORT d[8] (2295:2295:2295) (2337:2337:2337))
        (PORT d[9] (2372:2372:2372) (2320:2320:2320))
        (PORT d[10] (2026:2026:2026) (1980:1980:1980))
        (PORT d[11] (2188:2188:2188) (2218:2218:2218))
        (PORT d[12] (2074:2074:2074) (2028:2028:2028))
        (PORT clk (2222:2222:2222) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (1985:1985:1985))
        (PORT clk (2222:2222:2222) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2251:2251:2251))
        (PORT d[0] (2610:2610:2610) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (1768:1768:1768))
        (PORT d[1] (2087:2087:2087) (2051:2051:2051))
        (PORT d[2] (2165:2165:2165) (2080:2080:2080))
        (PORT d[3] (1803:1803:1803) (1773:1773:1773))
        (PORT d[4] (2033:2033:2033) (2061:2061:2061))
        (PORT d[5] (2499:2499:2499) (2493:2493:2493))
        (PORT d[6] (1803:1803:1803) (1673:1673:1673))
        (PORT d[7] (2395:2395:2395) (2382:2382:2382))
        (PORT d[8] (2366:2366:2366) (2300:2300:2300))
        (PORT d[9] (2200:2200:2200) (2234:2234:2234))
        (PORT d[10] (2046:2046:2046) (2007:2007:2007))
        (PORT d[11] (1483:1483:1483) (1483:1483:1483))
        (PORT d[12] (1852:1852:1852) (1856:1856:1856))
        (PORT clk (2183:2183:2183) (2170:2170:2170))
        (PORT stall (2473:2473:2473) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2170:2170:2170))
        (PORT d[0] (1553:1553:1553) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2082:2082:2082) (2124:2124:2124))
        (PORT datab (1593:1593:1593) (1508:1508:1508))
        (PORT datac (2029:2029:2029) (2064:2064:2064))
        (PORT datad (1026:1026:1026) (982:982:982))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2820:2820:2820) (2730:2730:2730))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1389:1389:1389))
        (PORT clk (2224:2224:2224) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2505:2505:2505))
        (PORT d[1] (2321:2321:2321) (2263:2263:2263))
        (PORT d[2] (2104:2104:2104) (2082:2082:2082))
        (PORT d[3] (1923:1923:1923) (1937:1937:1937))
        (PORT d[4] (2075:2075:2075) (2072:2072:2072))
        (PORT d[5] (3118:3118:3118) (3095:3095:3095))
        (PORT d[6] (2417:2417:2417) (2365:2365:2365))
        (PORT d[7] (2208:2208:2208) (2222:2222:2222))
        (PORT d[8] (2572:2572:2572) (2571:2571:2571))
        (PORT d[9] (2352:2352:2352) (2302:2302:2302))
        (PORT d[10] (2025:2025:2025) (1979:1979:1979))
        (PORT d[11] (2421:2421:2421) (2396:2396:2396))
        (PORT d[12] (2117:2117:2117) (2095:2095:2095))
        (PORT clk (2221:2221:2221) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1744:1744:1744))
        (PORT clk (2221:2221:2221) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
        (PORT d[0] (2357:2357:2357) (2324:2324:2324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2019:2019:2019))
        (PORT d[1] (2391:2391:2391) (2239:2239:2239))
        (PORT d[2] (2222:2222:2222) (2117:2117:2117))
        (PORT d[3] (1482:1482:1482) (1480:1480:1480))
        (PORT d[4] (2007:2007:2007) (2035:2035:2035))
        (PORT d[5] (2115:2115:2115) (2085:2085:2085))
        (PORT d[6] (1838:1838:1838) (1727:1727:1727))
        (PORT d[7] (2053:2053:2053) (2023:2023:2023))
        (PORT d[8] (2347:2347:2347) (2279:2279:2279))
        (PORT d[9] (2177:2177:2177) (2187:2187:2187))
        (PORT d[10] (2054:2054:2054) (2017:2017:2017))
        (PORT d[11] (1437:1437:1437) (1437:1437:1437))
        (PORT d[12] (1829:1829:1829) (1834:1834:1834))
        (PORT clk (2182:2182:2182) (2169:2169:2169))
        (PORT stall (2156:2156:2156) (2349:2349:2349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2169:2169:2169))
        (PORT d[0] (1306:1306:1306) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (1800:1800:1800))
        (PORT clk (2240:2240:2240) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3259:3259:3259))
        (PORT d[1] (2687:2687:2687) (2658:2658:2658))
        (PORT d[2] (2837:2837:2837) (2833:2833:2833))
        (PORT d[3] (2302:2302:2302) (2326:2326:2326))
        (PORT d[4] (2151:2151:2151) (2167:2167:2167))
        (PORT d[5] (3834:3834:3834) (3868:3868:3868))
        (PORT d[6] (2769:2769:2769) (2742:2742:2742))
        (PORT d[7] (2977:2977:2977) (3002:3002:3002))
        (PORT d[8] (2661:2661:2661) (2705:2705:2705))
        (PORT d[9] (2154:2154:2154) (2153:2153:2153))
        (PORT d[10] (2606:2606:2606) (2539:2539:2539))
        (PORT d[11] (2399:2399:2399) (2364:2364:2364))
        (PORT d[12] (2231:2231:2231) (2238:2238:2238))
        (PORT clk (2237:2237:2237) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2566:2566:2566))
        (PORT clk (2237:2237:2237) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (PORT d[0] (2911:2911:2911) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2519:2519:2519))
        (PORT d[1] (2700:2700:2700) (2655:2655:2655))
        (PORT d[2] (2425:2425:2425) (2314:2314:2314))
        (PORT d[3] (2108:2108:2108) (2098:2098:2098))
        (PORT d[4] (2408:2408:2408) (2449:2449:2449))
        (PORT d[5] (2482:2482:2482) (2447:2447:2447))
        (PORT d[6] (2293:2293:2293) (2238:2238:2238))
        (PORT d[7] (2432:2432:2432) (2439:2439:2439))
        (PORT d[8] (1824:1824:1824) (1821:1821:1821))
        (PORT d[9] (2469:2469:2469) (2451:2451:2451))
        (PORT d[10] (2395:2395:2395) (2359:2359:2359))
        (PORT d[11] (2067:2067:2067) (2053:2053:2053))
        (PORT d[12] (2162:2162:2162) (2169:2169:2169))
        (PORT clk (2198:2198:2198) (2184:2184:2184))
        (PORT stall (3253:3253:3253) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2184:2184:2184))
        (PORT d[0] (1827:1827:1827) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2080:2080:2080) (2122:2122:2122))
        (PORT datab (1269:1269:1269) (1190:1190:1190))
        (PORT datac (2027:2027:2027) (2062:2062:2062))
        (PORT datad (1743:1743:1743) (1727:1727:1727))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (2832:2832:2832) (2743:2743:2743))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (496:496:496))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (1822:1822:1822) (1836:1836:1836))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2063:2063:2063) (2042:2042:2042))
        (PORT datab (2298:2298:2298) (2246:2246:2246))
        (PORT datac (2050:2050:2050) (2011:2011:2011))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RDM\|conteudo\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2487:2487:2487) (2461:2461:2461))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RI\|conteudo\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1921:1921:1921))
        (PORT asdata (2641:2641:2641) (2593:2593:2593))
        (PORT ena (1387:1387:1387) (1352:1352:1352))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RopULA\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (570:570:570))
        (PORT datab (531:531:531) (559:559:559))
        (PORT datac (452:452:452) (491:491:491))
        (PORT datad (731:731:731) (738:738:738))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RopULA\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (622:622:622))
        (PORT datab (529:529:529) (556:556:556))
        (PORT datac (622:622:622) (586:586:586))
        (PORT datad (477:477:477) (525:525:525))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|opULA\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datac (655:655:655) (624:624:624))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1247:1247:1247))
        (PORT datab (289:289:289) (362:362:362))
        (PORT datac (703:703:703) (701:701:701))
        (PORT datad (709:709:709) (692:692:692))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (440:440:440) (477:477:477))
        (PORT datac (1267:1267:1267) (1207:1207:1207))
        (PORT datad (1603:1603:1603) (1589:1589:1589))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1687:1687:1687) (1621:1621:1621))
        (PORT datad (383:383:383) (364:364:364))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE AC\|conteudo\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1600:1600:1600) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (1814:1814:1814))
        (PORT clk (2233:2233:2233) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2928:2928:2928) (2933:2933:2933))
        (PORT d[1] (2962:2962:2962) (3019:3019:3019))
        (PORT d[2] (3180:3180:3180) (3202:3202:3202))
        (PORT d[3] (2543:2543:2543) (2532:2532:2532))
        (PORT d[4] (2471:2471:2471) (2490:2490:2490))
        (PORT d[5] (3007:3007:3007) (2970:2970:2970))
        (PORT d[6] (2277:2277:2277) (2204:2204:2204))
        (PORT d[7] (2690:2690:2690) (2751:2751:2751))
        (PORT d[8] (2378:2378:2378) (2339:2339:2339))
        (PORT d[9] (2590:2590:2590) (2504:2504:2504))
        (PORT d[10] (2515:2515:2515) (2413:2413:2413))
        (PORT d[11] (2455:2455:2455) (2359:2359:2359))
        (PORT d[12] (2319:2319:2319) (2268:2268:2268))
        (PORT clk (2230:2230:2230) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2461:2461:2461))
        (PORT clk (2230:2230:2230) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3320:3320:3320) (3294:3294:3294))
        (PORT d[1] (4336:4336:4336) (4408:4408:4408))
        (PORT d[2] (2655:2655:2655) (2755:2755:2755))
        (PORT d[3] (5500:5500:5500) (5246:5246:5246))
        (PORT d[4] (4483:4483:4483) (4380:4380:4380))
        (PORT d[5] (3098:3098:3098) (3220:3220:3220))
        (PORT d[6] (2651:2651:2651) (2663:2663:2663))
        (PORT d[7] (4112:4112:4112) (4129:4129:4129))
        (PORT d[8] (4935:4935:4935) (5001:5001:5001))
        (PORT d[9] (3850:3850:3850) (3888:3888:3888))
        (PORT d[10] (5514:5514:5514) (5657:5657:5657))
        (PORT d[11] (3145:3145:3145) (3299:3299:3299))
        (PORT d[12] (4768:4768:4768) (4610:4610:4610))
        (PORT clk (2232:2232:2232) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1517:1517:1517))
        (PORT clk (2242:2242:2242) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2354:2354:2354))
        (PORT d[1] (2852:2852:2852) (2855:2855:2855))
        (PORT d[2] (2689:2689:2689) (2679:2679:2679))
        (PORT d[3] (2551:2551:2551) (2449:2449:2449))
        (PORT d[4] (2308:2308:2308) (2265:2265:2265))
        (PORT d[5] (3518:3518:3518) (3518:3518:3518))
        (PORT d[6] (3025:3025:3025) (2985:2985:2985))
        (PORT d[7] (2509:2509:2509) (2515:2515:2515))
        (PORT d[8] (2313:2313:2313) (2361:2361:2361))
        (PORT d[9] (2221:2221:2221) (2269:2269:2269))
        (PORT d[10] (2043:2043:2043) (2020:2020:2020))
        (PORT d[11] (2535:2535:2535) (2540:2540:2540))
        (PORT d[12] (2305:2305:2305) (2266:2266:2266))
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2190:2190:2190))
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4835:4835:4835) (4614:4614:4614))
        (PORT d[1] (3658:3658:3658) (3714:3714:3714))
        (PORT d[2] (2548:2548:2548) (2587:2587:2587))
        (PORT d[3] (4764:4764:4764) (4584:4584:4584))
        (PORT d[4] (4430:4430:4430) (4320:4320:4320))
        (PORT d[5] (3025:3025:3025) (3148:3148:3148))
        (PORT d[6] (3292:3292:3292) (3260:3260:3260))
        (PORT d[7] (3850:3850:3850) (3890:3890:3890))
        (PORT d[8] (4459:4459:4459) (4583:4583:4583))
        (PORT d[9] (3098:3098:3098) (3139:3139:3139))
        (PORT d[10] (4804:4804:4804) (4642:4642:4642))
        (PORT d[11] (2687:2687:2687) (2812:2812:2812))
        (PORT d[12] (5609:5609:5609) (5407:5407:5407))
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2227:2227:2227) (2211:2211:2211))
        (PORT datab (2335:2335:2335) (2299:2299:2299))
        (PORT datac (669:669:669) (629:629:629))
        (PORT datad (1720:1720:1720) (1559:1559:1559))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (1790:1790:1790))
        (PORT clk (2231:2231:2231) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2891:2891:2891))
        (PORT d[1] (2965:2965:2965) (3017:3017:3017))
        (PORT d[2] (2912:2912:2912) (2959:2959:2959))
        (PORT d[3] (2536:2536:2536) (2526:2526:2526))
        (PORT d[4] (2479:2479:2479) (2500:2500:2500))
        (PORT d[5] (3153:3153:3153) (3162:3162:3162))
        (PORT d[6] (2561:2561:2561) (2469:2469:2469))
        (PORT d[7] (2374:2374:2374) (2449:2449:2449))
        (PORT d[8] (2451:2451:2451) (2423:2423:2423))
        (PORT d[9] (2561:2561:2561) (2478:2478:2478))
        (PORT d[10] (2612:2612:2612) (2517:2517:2517))
        (PORT d[11] (2451:2451:2451) (2347:2347:2347))
        (PORT d[12] (2495:2495:2495) (2500:2500:2500))
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2314:2314:2314))
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3045:3045:3045))
        (PORT d[1] (4469:4469:4469) (4462:4462:4462))
        (PORT d[2] (2610:2610:2610) (2710:2710:2710))
        (PORT d[3] (5186:5186:5186) (4949:4949:4949))
        (PORT d[4] (4523:4523:4523) (4429:4429:4429))
        (PORT d[5] (3103:3103:3103) (3230:3230:3230))
        (PORT d[6] (2481:2481:2481) (2538:2538:2538))
        (PORT d[7] (3754:3754:3754) (3788:3788:3788))
        (PORT d[8] (4640:4640:4640) (4731:4731:4731))
        (PORT d[9] (4409:4409:4409) (4300:4300:4300))
        (PORT d[10] (5505:5505:5505) (5647:5647:5647))
        (PORT d[11] (3142:3142:3142) (3300:3300:3300))
        (PORT d[12] (4466:4466:4466) (4314:4314:4314))
        (PORT clk (2230:2230:2230) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (1813:1813:1813))
        (PORT clk (2232:2232:2232) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3144:3144:3144))
        (PORT d[1] (2924:2924:2924) (2982:2982:2982))
        (PORT d[2] (2909:2909:2909) (2954:2954:2954))
        (PORT d[3] (2177:2177:2177) (2197:2197:2197))
        (PORT d[4] (2447:2447:2447) (2443:2443:2443))
        (PORT d[5] (3052:3052:3052) (3019:3019:3019))
        (PORT d[6] (2298:2298:2298) (2220:2220:2220))
        (PORT d[7] (2653:2653:2653) (2715:2715:2715))
        (PORT d[8] (2421:2421:2421) (2374:2374:2374))
        (PORT d[9] (2600:2600:2600) (2514:2514:2514))
        (PORT d[10] (2348:2348:2348) (2282:2282:2282))
        (PORT d[11] (2240:2240:2240) (2164:2164:2164))
        (PORT d[12] (2493:2493:2493) (2504:2504:2504))
        (PORT clk (2229:2229:2229) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2889:2889:2889))
        (PORT clk (2229:2229:2229) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3687:3687:3687) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2765:2765:2765))
        (PORT d[1] (4161:4161:4161) (4163:4163:4163))
        (PORT d[2] (2665:2665:2665) (2768:2768:2768))
        (PORT d[3] (5551:5551:5551) (5305:5305:5305))
        (PORT d[4] (4763:4763:4763) (4657:4657:4657))
        (PORT d[5] (3085:3085:3085) (3209:3209:3209))
        (PORT d[6] (2774:2774:2774) (2815:2815:2815))
        (PORT d[7] (3784:3784:3784) (3824:3824:3824))
        (PORT d[8] (4682:4682:4682) (4767:4767:4767))
        (PORT d[9] (3518:3518:3518) (3571:3571:3571))
        (PORT d[10] (5513:5513:5513) (5656:5656:5656))
        (PORT d[11] (3135:3135:3135) (3292:3292:3292))
        (PORT d[12] (4794:4794:4794) (4634:4634:4634))
        (PORT clk (2231:2231:2231) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[9\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2225:2225:2225) (2209:2209:2209))
        (PORT datab (2334:2334:2334) (2298:2298:2298))
        (PORT datac (663:663:663) (623:623:623))
        (PORT datad (372:372:372) (349:349:349))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1775:1775:1775))
        (PORT clk (2226:2226:2226) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2638:2638:2638))
        (PORT d[1] (2936:2936:2936) (2994:2994:2994))
        (PORT d[2] (2957:2957:2957) (3004:3004:3004))
        (PORT d[3] (2239:2239:2239) (2246:2246:2246))
        (PORT d[4] (2491:2491:2491) (2515:2515:2515))
        (PORT d[5] (3160:3160:3160) (3170:3170:3170))
        (PORT d[6] (2625:2625:2625) (2531:2531:2531))
        (PORT d[7] (2339:2339:2339) (2414:2414:2414))
        (PORT d[8] (2458:2458:2458) (2425:2425:2425))
        (PORT d[9] (2430:2430:2430) (2410:2410:2410))
        (PORT d[10] (2646:2646:2646) (2564:2564:2564))
        (PORT d[11] (2475:2475:2475) (2374:2374:2374))
        (PORT d[12] (2483:2483:2483) (2489:2489:2489))
        (PORT clk (2223:2223:2223) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2549:2549:2549))
        (PORT clk (2223:2223:2223) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3090:3090:3090))
        (PORT d[1] (4465:4465:4465) (4461:4461:4461))
        (PORT d[2] (2598:2598:2598) (2696:2696:2696))
        (PORT d[3] (5178:5178:5178) (4941:4941:4941))
        (PORT d[4] (4516:4516:4516) (4406:4406:4406))
        (PORT d[5] (3132:3132:3132) (3263:3263:3263))
        (PORT d[6] (2762:2762:2762) (2800:2800:2800))
        (PORT d[7] (4080:4080:4080) (4087:4087:4087))
        (PORT d[8] (4365:4365:4365) (4484:4484:4484))
        (PORT d[9] (3516:3516:3516) (3587:3587:3587))
        (PORT d[10] (5470:5470:5470) (5612:5612:5612))
        (PORT d[11] (3459:3459:3459) (3598:3598:3598))
        (PORT d[12] (4426:4426:4426) (4275:4275:4275))
        (PORT clk (2225:2225:2225) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1530:1530:1530))
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2626:2626:2626))
        (PORT d[1] (2801:2801:2801) (2806:2806:2806))
        (PORT d[2] (2893:2893:2893) (2934:2934:2934))
        (PORT d[3] (2319:2319:2319) (2256:2256:2256))
        (PORT d[4] (2069:2069:2069) (2045:2045:2045))
        (PORT d[5] (3217:3217:3217) (3237:3237:3237))
        (PORT d[6] (2758:2758:2758) (2731:2731:2731))
        (PORT d[7] (2471:2471:2471) (2481:2481:2481))
        (PORT d[8] (2341:2341:2341) (2384:2384:2384))
        (PORT d[9] (2431:2431:2431) (2439:2439:2439))
        (PORT d[10] (2346:2346:2346) (2313:2313:2313))
        (PORT d[11] (2536:2536:2536) (2540:2540:2540))
        (PORT d[12] (1986:1986:1986) (1968:1968:1968))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2168:2168:2168))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4817:4817:4817) (4595:4595:4595))
        (PORT d[1] (3650:3650:3650) (3705:3705:3705))
        (PORT d[2] (2284:2284:2284) (2355:2355:2355))
        (PORT d[3] (4763:4763:4763) (4583:4583:4583))
        (PORT d[4] (4861:4861:4861) (4796:4796:4796))
        (PORT d[5] (2588:2588:2588) (2681:2681:2681))
        (PORT d[6] (3310:3310:3310) (3277:3277:3277))
        (PORT d[7] (3785:3785:3785) (3808:3808:3808))
        (PORT d[8] (4426:4426:4426) (4551:4551:4551))
        (PORT d[9] (4434:4434:4434) (4324:4324:4324))
        (PORT d[10] (4764:4764:4764) (4601:4601:4601))
        (PORT d[11] (2685:2685:2685) (2811:2811:2811))
        (PORT d[12] (5860:5860:5860) (5649:5649:5649))
        (PORT clk (2240:2240:2240) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[9\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2226:2226:2226) (2210:2210:2210))
        (PORT datab (2335:2335:2335) (2299:2299:2299))
        (PORT datac (677:677:677) (637:637:637))
        (PORT datad (1289:1289:1289) (1246:1246:1246))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (3369:3369:3369) (3218:3218:3218))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (1813:1813:1813))
        (PORT clk (2213:2213:2213) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3329:3329:3329))
        (PORT d[1] (3081:3081:3081) (3055:3055:3055))
        (PORT d[2] (2840:2840:2840) (2847:2847:2847))
        (PORT d[3] (1974:1974:1974) (2013:2013:2013))
        (PORT d[4] (2465:2465:2465) (2488:2488:2488))
        (PORT d[5] (3119:3119:3119) (3087:3087:3087))
        (PORT d[6] (2461:2461:2461) (2449:2449:2449))
        (PORT d[7] (2443:2443:2443) (2424:2424:2424))
        (PORT d[8] (2541:2541:2541) (2561:2561:2561))
        (PORT d[9] (2510:2510:2510) (2493:2493:2493))
        (PORT d[10] (2441:2441:2441) (2442:2442:2442))
        (PORT d[11] (2384:2384:2384) (2368:2368:2368))
        (PORT d[12] (2454:2454:2454) (2451:2451:2451))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2503:2503:2503))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5263:5263:5263) (5088:5088:5088))
        (PORT d[1] (4346:4346:4346) (4429:4429:4429))
        (PORT d[2] (3252:3252:3252) (3320:3320:3320))
        (PORT d[3] (5116:5116:5116) (5048:5048:5048))
        (PORT d[4] (5564:5564:5564) (5441:5441:5441))
        (PORT d[5] (3246:3246:3246) (3297:3297:3297))
        (PORT d[6] (3541:3541:3541) (3587:3587:3587))
        (PORT d[7] (3467:3467:3467) (3493:3493:3493))
        (PORT d[8] (5169:5169:5169) (5308:5308:5308))
        (PORT d[9] (4727:4727:4727) (4587:4587:4587))
        (PORT d[10] (5038:5038:5038) (5151:5151:5151))
        (PORT d[11] (3426:3426:3426) (3557:3557:3557))
        (PORT d[12] (5660:5660:5660) (5490:5490:5490))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1815:1815:1815))
        (PORT clk (2214:2214:2214) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3331:3331:3331))
        (PORT d[1] (3088:3088:3088) (3073:3073:3073))
        (PORT d[2] (2805:2805:2805) (2811:2811:2811))
        (PORT d[3] (2227:2227:2227) (2238:2238:2238))
        (PORT d[4] (2474:2474:2474) (2497:2497:2497))
        (PORT d[5] (3352:3352:3352) (3283:3283:3283))
        (PORT d[6] (2763:2763:2763) (2735:2735:2735))
        (PORT d[7] (2780:2780:2780) (2757:2757:2757))
        (PORT d[8] (2602:2602:2602) (2620:2620:2620))
        (PORT d[9] (2463:2463:2463) (2447:2447:2447))
        (PORT d[10] (2430:2430:2430) (2435:2435:2435))
        (PORT d[11] (2365:2365:2365) (2347:2347:2347))
        (PORT d[12] (2502:2502:2502) (2502:2502:2502))
        (PORT clk (2211:2211:2211) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2769:2769:2769))
        (PORT clk (2211:2211:2211) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3669:3669:3669) (3695:3695:3695))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5947:5947:5947) (5738:5738:5738))
        (PORT d[1] (5488:5488:5488) (5631:5631:5631))
        (PORT d[2] (2696:2696:2696) (2808:2808:2808))
        (PORT d[3] (5181:5181:5181) (5117:5117:5117))
        (PORT d[4] (5822:5822:5822) (5654:5654:5654))
        (PORT d[5] (2696:2696:2696) (2801:2801:2801))
        (PORT d[6] (2890:2890:2890) (2966:2966:2966))
        (PORT d[7] (3783:3783:3783) (3793:3793:3793))
        (PORT d[8] (5405:5405:5405) (5530:5530:5530))
        (PORT d[9] (4544:4544:4544) (4353:4353:4353))
        (PORT d[10] (5449:5449:5449) (5558:5558:5558))
        (PORT d[11] (3724:3724:3724) (3849:3849:3849))
        (PORT d[12] (5348:5348:5348) (5183:5183:5183))
        (PORT clk (2213:2213:2213) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2226:2226:2226) (2210:2210:2210))
        (PORT datab (2335:2335:2335) (2299:2299:2299))
        (PORT datac (1636:1636:1636) (1573:1573:1573))
        (PORT datad (1365:1365:1365) (1221:1221:1221))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[9\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (3364:3364:3364) (3213:3213:3213))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1684:1684:1684) (1625:1625:1625))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5900:5900:5900) (5694:5694:5694))
        (PORT d[1] (5753:5753:5753) (5872:5872:5872))
        (PORT d[2] (3432:3432:3432) (3573:3573:3573))
        (PORT d[3] (5160:5160:5160) (5091:5091:5091))
        (PORT d[4] (5834:5834:5834) (5685:5685:5685))
        (PORT d[5] (2577:2577:2577) (2671:2671:2671))
        (PORT d[6] (2891:2891:2891) (2966:2966:2966))
        (PORT d[7] (3834:3834:3834) (3845:3845:3845))
        (PORT d[8] (5421:5421:5421) (5547:5547:5547))
        (PORT d[9] (4556:4556:4556) (4352:4352:4352))
        (PORT d[10] (5487:5487:5487) (5598:5598:5598))
        (PORT d[11] (3197:3197:3197) (3351:3351:3351))
        (PORT d[12] (5329:5329:5329) (5166:5166:5166))
        (PORT clk (2213:2213:2213) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (2929:2929:2929))
        (PORT clk (2213:2213:2213) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT d[0] (3588:3588:3588) (3535:3535:3535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2018:2018:2018))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5690:5690:5690) (5550:5550:5550))
        (PORT d[1] (5060:5060:5060) (5175:5175:5175))
        (PORT d[2] (3297:3297:3297) (3366:3366:3366))
        (PORT d[3] (4182:4182:4182) (4127:4127:4127))
        (PORT d[4] (5656:5656:5656) (5569:5569:5569))
        (PORT d[5] (3344:3344:3344) (3441:3441:3441))
        (PORT d[6] (3246:3246:3246) (3350:3350:3350))
        (PORT d[7] (3560:3560:3560) (3608:3608:3608))
        (PORT d[8] (4322:4322:4322) (4408:4408:4408))
        (PORT d[9] (4653:4653:4653) (4512:4512:4512))
        (PORT d[10] (4655:4655:4655) (4749:4749:4749))
        (PORT d[11] (3699:3699:3699) (3827:3827:3827))
        (PORT d[12] (6348:6348:6348) (6175:6175:6175))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (2822:2822:2822))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (PORT d[0] (3290:3290:3290) (3275:3275:3275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[9\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2705:2705:2705) (2653:2653:2653))
        (PORT datab (2827:2827:2827) (2896:2896:2896))
        (PORT datac (1673:1673:1673) (1649:1649:1649))
        (PORT datad (1958:1958:1958) (1911:1911:1911))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1055:1055:1055) (1007:1007:1007))
        (PORT clk (2234:2234:2234) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3512:3512:3512))
        (PORT d[1] (4161:4161:4161) (4167:4167:4167))
        (PORT d[2] (2663:2663:2663) (2765:2765:2765))
        (PORT d[3] (5801:5801:5801) (5542:5542:5542))
        (PORT d[4] (4737:4737:4737) (4629:4629:4629))
        (PORT d[5] (3133:3133:3133) (3256:3256:3256))
        (PORT d[6] (2804:2804:2804) (2846:2846:2846))
        (PORT d[7] (4057:4057:4057) (4076:4076:4076))
        (PORT d[8] (4660:4660:4660) (4771:4771:4771))
        (PORT d[9] (3861:3861:3861) (3902:3902:3902))
        (PORT d[10] (5788:5788:5788) (5906:5906:5906))
        (PORT d[11] (3536:3536:3536) (3707:3707:3707))
        (PORT d[12] (5071:5071:5071) (4883:4883:4883))
        (PORT clk (2231:2231:2231) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (2847:2847:2847))
        (PORT clk (2231:2231:2231) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2260:2260:2260))
        (PORT d[0] (3117:3117:3117) (3040:3040:3040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1356:1356:1356))
        (PORT clk (2244:2244:2244) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4908:4908:4908) (4694:4694:4694))
        (PORT d[1] (3914:3914:3914) (3970:3970:3970))
        (PORT d[2] (2446:2446:2446) (2485:2485:2485))
        (PORT d[3] (5062:5062:5062) (4878:4878:4878))
        (PORT d[4] (4555:4555:4555) (4521:4521:4521))
        (PORT d[5] (3066:3066:3066) (3189:3189:3189))
        (PORT d[6] (3267:3267:3267) (3228:3228:3228))
        (PORT d[7] (3855:3855:3855) (3898:3898:3898))
        (PORT d[8] (4717:4717:4717) (4808:4808:4808))
        (PORT d[9] (3963:3963:3963) (3907:3907:3907))
        (PORT d[10] (4988:4988:4988) (4788:4788:4788))
        (PORT d[11] (2737:2737:2737) (2864:2864:2864))
        (PORT d[12] (5613:5613:5613) (5435:5435:5435))
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3073:3073:3073))
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2269:2269:2269))
        (PORT d[0] (3126:3126:3126) (3033:3033:3033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2705:2705:2705) (2652:2652:2652))
        (PORT datab (2829:2829:2829) (2898:2898:2898))
        (PORT datac (1558:1558:1558) (1470:1470:1470))
        (PORT datad (1487:1487:1487) (1397:1397:1397))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (275:275:275))
        (PORT datab (1820:1820:1820) (1698:1698:1698))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1877:1877:1877))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1877:1877:1877))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1406:1406:1406))
        (PORT clk (2175:2175:2175) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2655:2655:2655))
        (PORT d[1] (2202:2202:2202) (2222:2222:2222))
        (PORT d[2] (2783:2783:2783) (2793:2793:2793))
        (PORT d[3] (2105:2105:2105) (2087:2087:2087))
        (PORT d[4] (2447:2447:2447) (2437:2437:2437))
        (PORT d[5] (3888:3888:3888) (3907:3907:3907))
        (PORT d[6] (2143:2143:2143) (2141:2141:2141))
        (PORT d[7] (2763:2763:2763) (2720:2720:2720))
        (PORT d[8] (2284:2284:2284) (2312:2312:2312))
        (PORT d[9] (2244:2244:2244) (2272:2272:2272))
        (PORT d[10] (2086:2086:2086) (2085:2085:2085))
        (PORT d[11] (2144:2144:2144) (2131:2131:2131))
        (PORT d[12] (2090:2090:2090) (2089:2089:2089))
        (PORT clk (2172:2172:2172) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2263:2263:2263))
        (PORT clk (2172:2172:2172) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2200:2200:2200))
        (PORT d[0] (2891:2891:2891) (2817:2817:2817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (1789:1789:1789))
        (PORT d[1] (1716:1716:1716) (1698:1698:1698))
        (PORT d[2] (2555:2555:2555) (2474:2474:2474))
        (PORT d[3] (2289:2289:2289) (2240:2240:2240))
        (PORT d[4] (2541:2541:2541) (2476:2476:2476))
        (PORT d[5] (2556:2556:2556) (2466:2466:2466))
        (PORT d[6] (2443:2443:2443) (2419:2419:2419))
        (PORT d[7] (2577:2577:2577) (2474:2474:2474))
        (PORT d[8] (2573:2573:2573) (2506:2506:2506))
        (PORT d[9] (2118:2118:2118) (2117:2117:2117))
        (PORT d[10] (2715:2715:2715) (2671:2671:2671))
        (PORT d[11] (2526:2526:2526) (2444:2444:2444))
        (PORT d[12] (2114:2114:2114) (2115:2115:2115))
        (PORT clk (2133:2133:2133) (2119:2119:2119))
        (PORT stall (2922:2922:2922) (3016:3016:3016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2119:2119:2119))
        (PORT d[0] (1982:1982:1982) (1942:1942:1942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (711:711:711) (668:668:668))
        (PORT clk (2192:2192:2192) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2050:2050:2050))
        (PORT d[1] (2504:2504:2504) (2514:2514:2514))
        (PORT d[2] (2528:2528:2528) (2558:2558:2558))
        (PORT d[3] (2281:2281:2281) (2197:2197:2197))
        (PORT d[4] (1953:1953:1953) (1915:1915:1915))
        (PORT d[5] (2464:2464:2464) (2359:2359:2359))
        (PORT d[6] (2365:2365:2365) (2259:2259:2259))
        (PORT d[7] (2199:2199:2199) (2227:2227:2227))
        (PORT d[8] (1998:1998:1998) (2039:2039:2039))
        (PORT d[9] (2157:2157:2157) (2154:2154:2154))
        (PORT d[10] (2231:2231:2231) (2165:2165:2165))
        (PORT d[11] (2169:2169:2169) (2180:2180:2180))
        (PORT d[12] (1942:1942:1942) (1900:1900:1900))
        (PORT clk (2189:2189:2189) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2344:2344:2344))
        (PORT clk (2189:2189:2189) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2217:2217:2217))
        (PORT d[0] (2739:2739:2739) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2255:2255:2255))
        (PORT d[1] (1753:1753:1753) (1743:1743:1743))
        (PORT d[2] (2250:2250:2250) (2143:2143:2143))
        (PORT d[3] (1945:1945:1945) (1863:1863:1863))
        (PORT d[4] (2243:2243:2243) (2143:2143:2143))
        (PORT d[5] (2277:2277:2277) (2177:2177:2177))
        (PORT d[6] (1828:1828:1828) (1835:1835:1835))
        (PORT d[7] (2220:2220:2220) (2120:2120:2120))
        (PORT d[8] (2139:2139:2139) (2037:2037:2037))
        (PORT d[9] (1788:1788:1788) (1761:1761:1761))
        (PORT d[10] (2201:2201:2201) (2123:2123:2123))
        (PORT d[11] (2484:2484:2484) (2493:2493:2493))
        (PORT d[12] (2286:2286:2286) (2217:2217:2217))
        (PORT clk (2150:2150:2150) (2136:2136:2136))
        (PORT stall (2910:2910:2910) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2136:2136:2136))
        (PORT d[0] (1568:1568:1568) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2189:2189:2189) (2244:2244:2244))
        (PORT datab (2123:2123:2123) (2041:2041:2041))
        (PORT datac (1360:1360:1360) (1324:1324:1324))
        (PORT datad (1210:1210:1210) (1123:1123:1123))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1393:1393:1393))
        (PORT clk (2166:2166:2166) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2390:2390:2390))
        (PORT d[1] (2456:2456:2456) (2459:2459:2459))
        (PORT d[2] (2762:2762:2762) (2771:2771:2771))
        (PORT d[3] (2401:2401:2401) (2382:2382:2382))
        (PORT d[4] (2363:2363:2363) (2338:2338:2338))
        (PORT d[5] (2388:2388:2388) (2354:2354:2354))
        (PORT d[6] (2467:2467:2467) (2454:2454:2454))
        (PORT d[7] (1874:1874:1874) (1896:1896:1896))
        (PORT d[8] (2291:2291:2291) (2320:2320:2320))
        (PORT d[9] (2251:2251:2251) (2280:2280:2280))
        (PORT d[10] (2126:2126:2126) (2124:2124:2124))
        (PORT d[11] (2423:2423:2423) (2400:2400:2400))
        (PORT d[12] (2331:2331:2331) (2288:2288:2288))
        (PORT clk (2163:2163:2163) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2309:2309:2309))
        (PORT clk (2163:2163:2163) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2191:2191:2191))
        (PORT d[0] (2917:2917:2917) (2863:2863:2863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2018:2018:2018))
        (PORT d[1] (1788:1788:1788) (1779:1779:1779))
        (PORT d[2] (2301:2301:2301) (2234:2234:2234))
        (PORT d[3] (2610:2610:2610) (2532:2532:2532))
        (PORT d[4] (2304:2304:2304) (2267:2267:2267))
        (PORT d[5] (2550:2550:2550) (2459:2459:2459))
        (PORT d[6] (2087:2087:2087) (2076:2076:2076))
        (PORT d[7] (2777:2777:2777) (2631:2631:2631))
        (PORT d[8] (2622:2622:2622) (2545:2545:2545))
        (PORT d[9] (2427:2427:2427) (2415:2415:2415))
        (PORT d[10] (2714:2714:2714) (2671:2671:2671))
        (PORT d[11] (2541:2541:2541) (2586:2586:2586))
        (PORT d[12] (2394:2394:2394) (2371:2371:2371))
        (PORT clk (2124:2124:2124) (2110:2110:2110))
        (PORT stall (2915:2915:2915) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2110:2110:2110))
        (PORT d[0] (1597:1597:1597) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (944:944:944))
        (PORT clk (2178:2178:2178) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (2690:2690:2690))
        (PORT d[1] (2191:2191:2191) (2214:2214:2214))
        (PORT d[2] (2429:2429:2429) (2410:2410:2410))
        (PORT d[3] (2000:2000:2000) (1961:1961:1961))
        (PORT d[4] (1679:1679:1679) (1661:1661:1661))
        (PORT d[5] (2810:2810:2810) (2695:2695:2695))
        (PORT d[6] (1992:1992:1992) (1893:1893:1893))
        (PORT d[7] (2201:2201:2201) (2233:2233:2233))
        (PORT d[8] (2009:2009:2009) (2051:2051:2051))
        (PORT d[9] (1879:1879:1879) (1912:1912:1912))
        (PORT d[10] (2258:2258:2258) (2196:2196:2196))
        (PORT d[11] (2131:2131:2131) (2142:2142:2142))
        (PORT d[12] (1962:1962:1962) (1921:1921:1921))
        (PORT clk (2175:2175:2175) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (1847:1847:1847))
        (PORT clk (2175:2175:2175) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2200:2200:2200))
        (PORT d[0] (2484:2484:2484) (2401:2401:2401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2290:2290:2290))
        (PORT d[1] (1803:1803:1803) (1797:1797:1797))
        (PORT d[2] (2208:2208:2208) (2094:2094:2094))
        (PORT d[3] (1613:1613:1613) (1540:1540:1540))
        (PORT d[4] (1618:1618:1618) (1561:1561:1561))
        (PORT d[5] (1958:1958:1958) (1875:1875:1875))
        (PORT d[6] (1807:1807:1807) (1815:1815:1815))
        (PORT d[7] (2163:2163:2163) (2046:2046:2046))
        (PORT d[8] (2244:2244:2244) (2166:2166:2166))
        (PORT d[9] (1713:1713:1713) (1676:1676:1676))
        (PORT d[10] (2210:2210:2210) (2137:2137:2137))
        (PORT d[11] (2291:2291:2291) (2186:2186:2186))
        (PORT d[12] (2226:2226:2226) (2126:2126:2126))
        (PORT clk (2136:2136:2136) (2119:2119:2119))
        (PORT stall (2596:2596:2596) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2119:2119:2119))
        (PORT d[0] (1431:1431:1431) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2120:2120:2120))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2169:2169:2169) (2242:2242:2242))
        (PORT datab (2143:2143:2143) (2067:2067:2067))
        (PORT datac (1367:1367:1367) (1341:1341:1341))
        (PORT datad (983:983:983) (927:927:927))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1486:1486:1486))
        (PORT clk (2172:2172:2172) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3228:3228:3228))
        (PORT d[1] (2730:2730:2730) (2698:2698:2698))
        (PORT d[2] (2854:2854:2854) (2863:2863:2863))
        (PORT d[3] (1970:1970:1970) (2009:2009:2009))
        (PORT d[4] (2468:2468:2468) (2473:2473:2473))
        (PORT d[5] (2427:2427:2427) (2398:2398:2398))
        (PORT d[6] (2463:2463:2463) (2447:2447:2447))
        (PORT d[7] (2458:2458:2458) (2447:2447:2447))
        (PORT d[8] (2190:2190:2190) (2207:2207:2207))
        (PORT d[9] (2427:2427:2427) (2412:2412:2412))
        (PORT d[10] (2401:2401:2401) (2405:2405:2405))
        (PORT d[11] (2582:2582:2582) (2521:2521:2521))
        (PORT d[12] (2408:2408:2408) (2404:2404:2404))
        (PORT clk (2169:2169:2169) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2140:2140:2140))
        (PORT clk (2169:2169:2169) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2197:2197:2197))
        (PORT d[0] (2729:2729:2729) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2198:2198:2198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2455:2455:2455))
        (PORT d[1] (2859:2859:2859) (2858:2858:2858))
        (PORT d[2] (2625:2625:2625) (2596:2596:2596))
        (PORT d[3] (1846:1846:1846) (1853:1853:1853))
        (PORT d[4] (2358:2358:2358) (2381:2381:2381))
        (PORT d[5] (2508:2508:2508) (2496:2496:2496))
        (PORT d[6] (1782:1782:1782) (1790:1790:1790))
        (PORT d[7] (2410:2410:2410) (2378:2378:2378))
        (PORT d[8] (2327:2327:2327) (2266:2266:2266))
        (PORT d[9] (2145:2145:2145) (2152:2152:2152))
        (PORT d[10] (2722:2722:2722) (2686:2686:2686))
        (PORT d[11] (1849:1849:1849) (1863:1863:1863))
        (PORT d[12] (2179:2179:2179) (2193:2193:2193))
        (PORT clk (2130:2130:2130) (2116:2116:2116))
        (PORT stall (3209:3209:3209) (3323:3323:3323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2116:2116:2116))
        (PORT d[0] (1723:1723:1723) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2117:2117:2117))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1493:1493:1493))
        (PORT clk (2189:2189:2189) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (3014:3014:3014))
        (PORT d[1] (3010:3010:3010) (2979:2979:2979))
        (PORT d[2] (2798:2798:2798) (2795:2795:2795))
        (PORT d[3] (2002:2002:2002) (2036:2036:2036))
        (PORT d[4] (2175:2175:2175) (2196:2196:2196))
        (PORT d[5] (3378:3378:3378) (3333:3333:3333))
        (PORT d[6] (2439:2439:2439) (2432:2432:2432))
        (PORT d[7] (2512:2512:2512) (2493:2493:2493))
        (PORT d[8] (2245:2245:2245) (2263:2263:2263))
        (PORT d[9] (2444:2444:2444) (2427:2427:2427))
        (PORT d[10] (2461:2461:2461) (2464:2464:2464))
        (PORT d[11] (2317:2317:2317) (2277:2277:2277))
        (PORT d[12] (2467:2467:2467) (2458:2458:2458))
        (PORT clk (2186:2186:2186) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (2767:2767:2767))
        (PORT clk (2186:2186:2186) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2216:2216:2216))
        (PORT d[0] (3353:3353:3353) (3321:3321:3321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (2758:2758:2758))
        (PORT d[1] (2825:2825:2825) (2765:2765:2765))
        (PORT d[2] (2675:2675:2675) (2646:2646:2646))
        (PORT d[3] (1861:1861:1861) (1870:1870:1870))
        (PORT d[4] (2380:2380:2380) (2398:2398:2398))
        (PORT d[5] (2473:2473:2473) (2455:2455:2455))
        (PORT d[6] (2310:2310:2310) (2270:2270:2270))
        (PORT d[7] (2475:2475:2475) (2477:2477:2477))
        (PORT d[8] (2043:2043:2043) (1996:1996:1996))
        (PORT d[9] (2494:2494:2494) (2509:2509:2509))
        (PORT d[10] (2465:2465:2465) (2428:2428:2428))
        (PORT d[11] (2181:2181:2181) (2182:2182:2182))
        (PORT d[12] (2509:2509:2509) (2512:2512:2512))
        (PORT clk (2147:2147:2147) (2135:2135:2135))
        (PORT stall (3025:3025:3025) (3067:3067:3067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2135:2135:2135))
        (PORT d[0] (1897:1897:1897) (1828:1828:1828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (571:571:571))
        (PORT datab (1858:1858:1858) (1905:1905:1905))
        (PORT datac (2373:2373:2373) (2397:2397:2397))
        (PORT datad (696:696:696) (659:659:659))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (741:741:741) (705:705:705))
        (PORT clk (2199:2199:2199) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2450:2450:2450))
        (PORT d[1] (2156:2156:2156) (2175:2175:2175))
        (PORT d[2] (2697:2697:2697) (2675:2675:2675))
        (PORT d[3] (2062:2062:2062) (2024:2024:2024))
        (PORT d[4] (1719:1719:1719) (1705:1705:1705))
        (PORT d[5] (2781:2781:2781) (2653:2653:2653))
        (PORT d[6] (2340:2340:2340) (2236:2236:2236))
        (PORT d[7] (2137:2137:2137) (2160:2160:2160))
        (PORT d[8] (2273:2273:2273) (2313:2313:2313))
        (PORT d[9] (1953:1953:1953) (1989:1989:1989))
        (PORT d[10] (1952:1952:1952) (1907:1907:1907))
        (PORT d[11] (2163:2163:2163) (2177:2177:2177))
        (PORT d[12] (1620:1620:1620) (1592:1592:1592))
        (PORT clk (2196:2196:2196) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2266:2266:2266))
        (PORT clk (2196:2196:2196) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2223:2223:2223))
        (PORT d[0] (2902:2902:2902) (2844:2844:2844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2612:2612:2612))
        (PORT d[1] (1787:1787:1787) (1770:1770:1770))
        (PORT d[2] (2521:2521:2521) (2387:2387:2387))
        (PORT d[3] (1910:1910:1910) (1834:1834:1834))
        (PORT d[4] (2051:2051:2051) (2004:2004:2004))
        (PORT d[5] (2541:2541:2541) (2423:2423:2423))
        (PORT d[6] (2100:2100:2100) (2092:2092:2092))
        (PORT d[7] (2524:2524:2524) (2409:2409:2409))
        (PORT d[8] (2202:2202:2202) (2122:2122:2122))
        (PORT d[9] (2285:2285:2285) (2213:2213:2213))
        (PORT d[10] (1945:1945:1945) (1873:1873:1873))
        (PORT d[11] (2602:2602:2602) (2479:2479:2479))
        (PORT d[12] (2296:2296:2296) (2224:2224:2224))
        (PORT clk (2157:2157:2157) (2142:2142:2142))
        (PORT stall (2928:2928:2928) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2142:2142:2142))
        (PORT d[0] (1481:1481:1481) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1051:1051:1051) (994:994:994))
        (PORT clk (2216:2216:2216) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2399:2399:2399))
        (PORT d[1] (2453:2453:2453) (2447:2447:2447))
        (PORT d[2] (3064:3064:3064) (3036:3036:3036))
        (PORT d[3] (2006:2006:2006) (1966:1966:1966))
        (PORT d[4] (1720:1720:1720) (1710:1710:1710))
        (PORT d[5] (2801:2801:2801) (2673:2673:2673))
        (PORT d[6] (2725:2725:2725) (2691:2691:2691))
        (PORT d[7] (1889:1889:1889) (1940:1940:1940))
        (PORT d[8] (1969:1969:1969) (1998:1998:1998))
        (PORT d[9] (1925:1925:1925) (1959:1959:1959))
        (PORT d[10] (2392:2392:2392) (2356:2356:2356))
        (PORT d[11] (2156:2156:2156) (2171:2171:2171))
        (PORT d[12] (2200:2200:2200) (2118:2118:2118))
        (PORT clk (2213:2213:2213) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2495:2495:2495))
        (PORT clk (2213:2213:2213) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2241:2241:2241))
        (PORT d[0] (2942:2942:2942) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2252:2252:2252))
        (PORT d[1] (1824:1824:1824) (1820:1820:1820))
        (PORT d[2] (2638:2638:2638) (2554:2554:2554))
        (PORT d[3] (2438:2438:2438) (2310:2310:2310))
        (PORT d[4] (2091:2091:2091) (2047:2047:2047))
        (PORT d[5] (2596:2596:2596) (2478:2478:2478))
        (PORT d[6] (2050:2050:2050) (2018:2018:2018))
        (PORT d[7] (2531:2531:2531) (2413:2413:2413))
        (PORT d[8] (2228:2228:2228) (2146:2146:2146))
        (PORT d[9] (2277:2277:2277) (2215:2215:2215))
        (PORT d[10] (2223:2223:2223) (2143:2143:2143))
        (PORT d[11] (2510:2510:2510) (2531:2531:2531))
        (PORT d[12] (2289:2289:2289) (2217:2217:2217))
        (PORT clk (2174:2174:2174) (2160:2160:2160))
        (PORT stall (2930:2930:2930) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2160:2160:2160))
        (PORT d[0] (1830:1830:1830) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2185:2185:2185) (2239:2239:2239))
        (PORT datab (2125:2125:2125) (2043:2043:2043))
        (PORT datac (887:887:887) (814:814:814))
        (PORT datad (1191:1191:1191) (1107:1107:1107))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2155:2155:2155) (2073:2073:2073))
        (PORT datac (1218:1218:1218) (1173:1173:1173))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2156:2156:2156) (2074:2074:2074))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (389:389:389) (371:371:371))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (337:337:337))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1811:1811:1811) (1697:1697:1697))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1799:1799:1799) (1801:1801:1801))
        (PORT datab (2262:2262:2262) (2230:2230:2230))
        (PORT datac (1525:1525:1525) (1449:1449:1449))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RDM\|conteudo\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1877:1877:1877))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2184:2184:2184) (2067:2067:2067))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RI\|conteudo\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT asdata (2242:2242:2242) (2197:2197:2197))
        (PORT ena (1856:1856:1856) (1787:1787:1787))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteAC\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (406:406:406))
        (PORT datad (260:260:260) (325:325:325))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RopULA\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (275:275:275))
        (PORT datab (299:299:299) (376:376:376))
        (PORT datac (360:360:360) (355:355:355))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RopULA\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (782:782:782))
        (PORT datab (533:533:533) (561:561:561))
        (PORT datac (452:452:452) (490:490:490))
        (PORT datad (476:476:476) (524:524:524))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|opULA\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (687:687:687) (654:654:654))
        (PORT datac (193:193:193) (225:225:225))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (645:645:645) (608:608:608))
        (PORT datad (217:217:217) (240:240:240))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2286:2286:2286) (2249:2249:2249))
        (PORT datab (1683:1683:1683) (1622:1622:1622))
        (PORT datac (1037:1037:1037) (1012:1012:1012))
        (PORT datad (698:698:698) (701:701:701))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (672:672:672))
        (PORT datab (727:727:727) (736:736:736))
        (PORT datac (1456:1456:1456) (1358:1358:1358))
        (PORT datad (1012:1012:1012) (977:977:977))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2283:2283:2283) (2245:2245:2245))
        (PORT datab (1059:1059:1059) (1012:1012:1012))
        (PORT datac (415:415:415) (443:443:443))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1688:1688:1688) (1628:1628:1628))
        (PORT datac (627:627:627) (564:564:564))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE AC\|conteudo\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2110:2110:2110) (2045:2045:2045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1689:1689:1689))
        (PORT clk (2238:2238:2238) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (3529:3529:3529))
        (PORT d[1] (3006:3006:3006) (2979:2979:2979))
        (PORT d[2] (2853:2853:2853) (2869:2869:2869))
        (PORT d[3] (2561:2561:2561) (2576:2576:2576))
        (PORT d[4] (2346:2346:2346) (2408:2408:2408))
        (PORT d[5] (3465:3465:3465) (3482:3482:3482))
        (PORT d[6] (3056:3056:3056) (3024:3024:3024))
        (PORT d[7] (2615:2615:2615) (2656:2656:2656))
        (PORT d[8] (2598:2598:2598) (2644:2644:2644))
        (PORT d[9] (2588:2588:2588) (2612:2612:2612))
        (PORT d[10] (2735:2735:2735) (2716:2716:2716))
        (PORT d[11] (2515:2515:2515) (2545:2545:2545))
        (PORT d[12] (2494:2494:2494) (2496:2496:2496))
        (PORT clk (2235:2235:2235) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2466:2466:2466))
        (PORT clk (2235:2235:2235) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3910:3910:3910) (3991:3991:3991))
        (PORT d[1] (4638:4638:4638) (4710:4710:4710))
        (PORT d[2] (2997:2997:2997) (3078:3078:3078))
        (PORT d[3] (3715:3715:3715) (3565:3565:3565))
        (PORT d[4] (4883:4883:4883) (4797:4797:4797))
        (PORT d[5] (4892:4892:4892) (4989:4989:4989))
        (PORT d[6] (3507:3507:3507) (3546:3546:3546))
        (PORT d[7] (4636:4636:4636) (4611:4611:4611))
        (PORT d[8] (4078:4078:4078) (4075:4075:4075))
        (PORT d[9] (4390:4390:4390) (4367:4367:4367))
        (PORT d[10] (3943:3943:3943) (3994:3994:3994))
        (PORT d[11] (3493:3493:3493) (3605:3605:3605))
        (PORT d[12] (5037:5037:5037) (4980:4980:4980))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1549:1549:1549))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3491:3491:3491) (3466:3466:3466))
        (PORT d[1] (3028:3028:3028) (2989:2989:2989))
        (PORT d[2] (2859:2859:2859) (2871:2871:2871))
        (PORT d[3] (2555:2555:2555) (2572:2572:2572))
        (PORT d[4] (2578:2578:2578) (2628:2628:2628))
        (PORT d[5] (3476:3476:3476) (3475:3475:3475))
        (PORT d[6] (2758:2758:2758) (2742:2742:2742))
        (PORT d[7] (2633:2633:2633) (2672:2672:2672))
        (PORT d[8] (2624:2624:2624) (2659:2659:2659))
        (PORT d[9] (2570:2570:2570) (2596:2596:2596))
        (PORT d[10] (2741:2741:2741) (2719:2719:2719))
        (PORT d[11] (2541:2541:2541) (2564:2564:2564))
        (PORT d[12] (2425:2425:2425) (2431:2431:2431))
        (PORT clk (2242:2242:2242) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (2946:2946:2946))
        (PORT clk (2242:2242:2242) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3920:3920:3920) (4000:4000:4000))
        (PORT d[1] (4632:4632:4632) (4704:4704:4704))
        (PORT d[2] (2975:2975:2975) (3045:3045:3045))
        (PORT d[3] (3425:3425:3425) (3328:3328:3328))
        (PORT d[4] (4999:4999:4999) (4945:4945:4945))
        (PORT d[5] (4028:4028:4028) (4183:4183:4183))
        (PORT d[6] (2839:2839:2839) (2883:2883:2883))
        (PORT d[7] (4124:4124:4124) (4157:4157:4157))
        (PORT d[8] (4099:4099:4099) (4098:4098:4098))
        (PORT d[9] (4339:4339:4339) (4319:4319:4319))
        (PORT d[10] (3924:3924:3924) (3975:3975:3975))
        (PORT d[11] (4002:4002:4002) (4081:4081:4081))
        (PORT d[12] (5292:5292:5292) (5217:5217:5217))
        (PORT clk (2244:2244:2244) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[13\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1455:1455:1455) (1418:1418:1418))
        (PORT datab (1756:1756:1756) (1785:1785:1785))
        (PORT datac (2677:2677:2677) (2689:2689:2689))
        (PORT datad (1590:1590:1590) (1521:1521:1521))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1525:1525:1525))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3508:3508:3508))
        (PORT d[1] (3000:3000:3000) (2973:2973:2973))
        (PORT d[2] (2852:2852:2852) (2847:2847:2847))
        (PORT d[3] (2359:2359:2359) (2402:2402:2402))
        (PORT d[4] (2361:2361:2361) (2424:2424:2424))
        (PORT d[5] (3807:3807:3807) (3798:3798:3798))
        (PORT d[6] (2680:2680:2680) (2654:2654:2654))
        (PORT d[7] (2860:2860:2860) (2868:2868:2868))
        (PORT d[8] (2298:2298:2298) (2346:2346:2346))
        (PORT d[9] (2474:2474:2474) (2480:2480:2480))
        (PORT d[10] (2759:2759:2759) (2739:2739:2739))
        (PORT d[11] (2228:2228:2228) (2257:2257:2257))
        (PORT d[12] (2476:2476:2476) (2479:2479:2479))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (2769:2769:2769))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3905:3905:3905) (3992:3992:3992))
        (PORT d[1] (4638:4638:4638) (4709:4709:4709))
        (PORT d[2] (2652:2652:2652) (2740:2740:2740))
        (PORT d[3] (3421:3421:3421) (3322:3322:3322))
        (PORT d[4] (4713:4713:4713) (4677:4677:4677))
        (PORT d[5] (4577:4577:4577) (4692:4692:4692))
        (PORT d[6] (2520:2520:2520) (2580:2580:2580))
        (PORT d[7] (3808:3808:3808) (3853:3853:3853))
        (PORT d[8] (4439:4439:4439) (4421:4421:4421))
        (PORT d[9] (3776:3776:3776) (3796:3796:3796))
        (PORT d[10] (3901:3901:3901) (3953:3953:3953))
        (PORT d[11] (4312:4312:4312) (4414:4414:4414))
        (PORT d[12] (2202:2202:2202) (2249:2249:2249))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (1828:1828:1828))
        (PORT clk (2242:2242:2242) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3494:3494:3494) (3470:3470:3470))
        (PORT d[1] (2729:2729:2729) (2721:2721:2721))
        (PORT d[2] (2840:2840:2840) (2855:2855:2855))
        (PORT d[3] (2574:2574:2574) (2591:2591:2591))
        (PORT d[4] (2342:2342:2342) (2410:2410:2410))
        (PORT d[5] (3468:3468:3468) (3466:3466:3466))
        (PORT d[6] (2759:2759:2759) (2743:2743:2743))
        (PORT d[7] (2647:2647:2647) (2686:2686:2686))
        (PORT d[8] (2625:2625:2625) (2660:2660:2660))
        (PORT d[9] (2570:2570:2570) (2595:2595:2595))
        (PORT d[10] (2559:2559:2559) (2489:2489:2489))
        (PORT d[11] (2158:2158:2158) (2180:2180:2180))
        (PORT d[12] (2358:2358:2358) (2356:2356:2356))
        (PORT clk (2239:2239:2239) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (2776:2776:2776))
        (PORT clk (2239:2239:2239) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4260:4260:4260) (4333:4333:4333))
        (PORT d[1] (2666:2666:2666) (2761:2761:2761))
        (PORT d[2] (2972:2972:2972) (3046:3046:3046))
        (PORT d[3] (3746:3746:3746) (3595:3595:3595))
        (PORT d[4] (5062:5062:5062) (5014:5014:5014))
        (PORT d[5] (4333:4333:4333) (4467:4467:4467))
        (PORT d[6] (2819:2819:2819) (2865:2865:2865))
        (PORT d[7] (4153:4153:4153) (4209:4209:4209))
        (PORT d[8] (4117:4117:4117) (4114:4114:4114))
        (PORT d[9] (4352:4352:4352) (4330:4330:4330))
        (PORT d[10] (3912:3912:3912) (3964:3964:3964))
        (PORT d[11] (4030:4030:4030) (4151:4151:4151))
        (PORT d[12] (5038:5038:5038) (4982:4982:4982))
        (PORT clk (2241:2241:2241) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[13\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1865:1865:1865) (1770:1770:1770))
        (PORT datab (1752:1752:1752) (1780:1780:1780))
        (PORT datac (2671:2671:2671) (2682:2682:2682))
        (PORT datad (1624:1624:1624) (1556:1556:1556))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1335:1335:1335))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2454:2454:2454))
        (PORT d[1] (3000:3000:3000) (2933:2933:2933))
        (PORT d[2] (2743:2743:2743) (2703:2703:2703))
        (PORT d[3] (2422:2422:2422) (2406:2406:2406))
        (PORT d[4] (2001:2001:2001) (2049:2049:2049))
        (PORT d[5] (2973:2973:2973) (2944:2944:2944))
        (PORT d[6] (2698:2698:2698) (2657:2657:2657))
        (PORT d[7] (2586:2586:2586) (2618:2618:2618))
        (PORT d[8] (2525:2525:2525) (2526:2526:2526))
        (PORT d[9] (2187:2187:2187) (2197:2197:2197))
        (PORT d[10] (2382:2382:2382) (2348:2348:2348))
        (PORT d[11] (2152:2152:2152) (2133:2133:2133))
        (PORT d[12] (2058:2058:2058) (2047:2047:2047))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2214:2214:2214))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3695:3695:3695))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2497:2497:2497))
        (PORT d[1] (2288:2288:2288) (2366:2366:2366))
        (PORT d[2] (2634:2634:2634) (2717:2717:2717))
        (PORT d[3] (3881:3881:3881) (3683:3683:3683))
        (PORT d[4] (3496:3496:3496) (3680:3680:3680))
        (PORT d[5] (3944:3944:3944) (4028:4028:4028))
        (PORT d[6] (2393:2393:2393) (2263:2263:2263))
        (PORT d[7] (3649:3649:3649) (3722:3722:3722))
        (PORT d[8] (3128:3128:3128) (3137:3137:3137))
        (PORT d[9] (3911:3911:3911) (4014:4014:4014))
        (PORT d[10] (4412:4412:4412) (4345:4345:4345))
        (PORT d[11] (4346:4346:4346) (4454:4454:4454))
        (PORT d[12] (5457:5457:5457) (5318:5318:5318))
        (PORT clk (2212:2212:2212) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (1828:1828:1828))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3380:3380:3380))
        (PORT d[1] (2988:2988:2988) (2962:2962:2962))
        (PORT d[2] (2872:2872:2872) (2888:2888:2888))
        (PORT d[3] (2571:2571:2571) (2586:2586:2586))
        (PORT d[4] (2340:2340:2340) (2404:2404:2404))
        (PORT d[5] (3483:3483:3483) (3500:3500:3500))
        (PORT d[6] (3076:3076:3076) (3043:3043:3043))
        (PORT d[7] (3169:3169:3169) (3173:3173:3173))
        (PORT d[8] (2583:2583:2583) (2632:2632:2632))
        (PORT d[9] (2548:2548:2548) (2573:2573:2573))
        (PORT d[10] (2761:2761:2761) (2742:2742:2742))
        (PORT d[11] (2534:2534:2534) (2564:2564:2564))
        (PORT d[12] (2474:2474:2474) (2479:2479:2479))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2750:2750:2750))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3877:3877:3877) (3958:3958:3958))
        (PORT d[1] (4278:4278:4278) (4319:4319:4319))
        (PORT d[2] (3004:3004:3004) (3094:3094:3094))
        (PORT d[3] (3438:3438:3438) (3310:3310:3310))
        (PORT d[4] (4539:4539:4539) (4469:4469:4469))
        (PORT d[5] (4338:4338:4338) (4477:4477:4477))
        (PORT d[6] (3117:3117:3117) (3171:3171:3171))
        (PORT d[7] (4480:4480:4480) (4493:4493:4493))
        (PORT d[8] (3782:3782:3782) (3790:3790:3790))
        (PORT d[9] (3524:3524:3524) (3602:3602:3602))
        (PORT d[10] (3878:3878:3878) (3893:3893:3893))
        (PORT d[11] (3148:3148:3148) (3270:3270:3270))
        (PORT d[12] (4688:4688:4688) (4646:4646:4646))
        (PORT clk (2223:2223:2223) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[13\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (655:655:655))
        (PORT datab (2709:2709:2709) (2718:2718:2718))
        (PORT datac (1721:1721:1721) (1753:1753:1753))
        (PORT datad (1534:1534:1534) (1459:1459:1459))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1391:1391:1391) (1335:1335:1335))
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2676:2676:2676))
        (PORT d[1] (2872:2872:2872) (2779:2779:2779))
        (PORT d[2] (2460:2460:2460) (2455:2455:2455))
        (PORT d[3] (2301:2301:2301) (2346:2346:2346))
        (PORT d[4] (2027:2027:2027) (2076:2076:2076))
        (PORT d[5] (3228:3228:3228) (3175:3175:3175))
        (PORT d[6] (2993:2993:2993) (2936:2936:2936))
        (PORT d[7] (2606:2606:2606) (2638:2638:2638))
        (PORT d[8] (2522:2522:2522) (2540:2540:2540))
        (PORT d[9] (2176:2176:2176) (2191:2191:2191))
        (PORT d[10] (2350:2350:2350) (2317:2317:2317))
        (PORT d[11] (2120:2120:2120) (2103:2103:2103))
        (PORT d[12] (2203:2203:2203) (2209:2209:2209))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2408:2408:2408) (2326:2326:2326))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3662:3662:3662) (3692:3692:3692))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2265:2265:2265))
        (PORT d[1] (2659:2659:2659) (2695:2695:2695))
        (PORT d[2] (2606:2606:2606) (2677:2677:2677))
        (PORT d[3] (3058:3058:3058) (2906:2906:2906))
        (PORT d[4] (3510:3510:3510) (3695:3695:3695))
        (PORT d[5] (3624:3624:3624) (3719:3719:3719))
        (PORT d[6] (2074:2074:2074) (1969:1969:1969))
        (PORT d[7] (3069:3069:3069) (3178:3178:3178))
        (PORT d[8] (3149:3149:3149) (3154:3154:3154))
        (PORT d[9] (3659:3659:3659) (3781:3781:3781))
        (PORT d[10] (4420:4420:4420) (4358:4358:4358))
        (PORT d[11] (3003:3003:3003) (3115:3115:3115))
        (PORT d[12] (5451:5451:5451) (5311:5311:5311))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (1846:1846:1846))
        (PORT clk (2230:2230:2230) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3184:3184:3184))
        (PORT d[1] (2738:2738:2738) (2727:2727:2727))
        (PORT d[2] (2866:2866:2866) (2881:2881:2881))
        (PORT d[3] (2534:2534:2534) (2549:2549:2549))
        (PORT d[4] (2542:2542:2542) (2575:2575:2575))
        (PORT d[5] (3428:3428:3428) (3426:3426:3426))
        (PORT d[6] (3075:3075:3075) (3043:3043:3043))
        (PORT d[7] (3170:3170:3170) (3161:3161:3161))
        (PORT d[8] (2640:2640:2640) (2687:2687:2687))
        (PORT d[9] (2591:2591:2591) (2618:2618:2618))
        (PORT d[10] (2761:2761:2761) (2742:2742:2742))
        (PORT d[11] (2567:2567:2567) (2593:2593:2593))
        (PORT d[12] (2448:2448:2448) (2455:2455:2455))
        (PORT clk (2227:2227:2227) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (2904:2904:2904))
        (PORT clk (2227:2227:2227) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4182:4182:4182) (4222:4222:4222))
        (PORT d[1] (4552:4552:4552) (4571:4571:4571))
        (PORT d[2] (2979:2979:2979) (3071:3071:3071))
        (PORT d[3] (3391:3391:3391) (3253:3253:3253))
        (PORT d[4] (4871:4871:4871) (4787:4787:4787))
        (PORT d[5] (4333:4333:4333) (4437:4437:4437))
        (PORT d[6] (3184:3184:3184) (3236:3236:3236))
        (PORT d[7] (4216:4216:4216) (4265:4265:4265))
        (PORT d[8] (3765:3765:3765) (3775:3775:3775))
        (PORT d[9] (3546:3546:3546) (3612:3612:3612))
        (PORT d[10] (3858:3858:3858) (3875:3875:3875))
        (PORT d[11] (3427:3427:3427) (3542:3542:3542))
        (PORT d[12] (2416:2416:2416) (2457:2457:2457))
        (PORT clk (2229:2229:2229) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[13\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (912:912:912))
        (PORT datab (1754:1754:1754) (1783:1783:1783))
        (PORT datac (2674:2674:2674) (2686:2686:2686))
        (PORT datad (1516:1516:1516) (1415:1415:1415))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[13\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (2388:2388:2388) (2401:2401:2401))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[13\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (2388:2388:2388) (2401:2401:2401))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (985:985:985))
        (PORT clk (2191:2191:2191) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2524:2524:2524))
        (PORT d[1] (2626:2626:2626) (2664:2664:2664))
        (PORT d[2] (2291:2291:2291) (2394:2394:2394))
        (PORT d[3] (3310:3310:3310) (3145:3145:3145))
        (PORT d[4] (4285:4285:4285) (4235:4235:4235))
        (PORT d[5] (3621:3621:3621) (3719:3719:3719))
        (PORT d[6] (5029:5029:5029) (5108:5108:5108))
        (PORT d[7] (3059:3059:3059) (3169:3169:3169))
        (PORT d[8] (2811:2811:2811) (2840:2840:2840))
        (PORT d[9] (3934:3934:3934) (4041:4041:4041))
        (PORT d[10] (4373:4373:4373) (4317:4317:4317))
        (PORT d[11] (4073:4073:4073) (4197:4197:4197))
        (PORT d[12] (5436:5436:5436) (5299:5299:5299))
        (PORT clk (2188:2188:2188) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2558:2558:2558))
        (PORT clk (2188:2188:2188) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2217:2217:2217))
        (PORT d[0] (3155:3155:3155) (3128:3128:3128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (1778:1778:1778))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4211:4211:4211) (4286:4286:4286))
        (PORT d[1] (4341:4341:4341) (4428:4428:4428))
        (PORT d[2] (2658:2658:2658) (2749:2749:2749))
        (PORT d[3] (3747:3747:3747) (3638:3638:3638))
        (PORT d[4] (4750:4750:4750) (4715:4715:4715))
        (PORT d[5] (4587:4587:4587) (4704:4704:4704))
        (PORT d[6] (2498:2498:2498) (2563:2563:2563))
        (PORT d[7] (4076:4076:4076) (4100:4100:4100))
        (PORT d[8] (3535:3535:3535) (3592:3592:3592))
        (PORT d[9] (4069:4069:4069) (4064:4064:4064))
        (PORT d[10] (3958:3958:3958) (4006:4006:4006))
        (PORT d[11] (3646:3646:3646) (3745:3745:3745))
        (PORT d[12] (2504:2504:2504) (2534:2534:2534))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (2806:2806:2806))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (PORT d[0] (3394:3394:3394) (3390:3390:3390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[13\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1660:1660:1660))
        (PORT datab (2201:2201:2201) (2087:2087:2087))
        (PORT datac (1278:1278:1278) (1206:1206:1206))
        (PORT datad (1483:1483:1483) (1407:1407:1407))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1342:1342:1342))
        (PORT clk (2211:2211:2211) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3261:3261:3261))
        (PORT d[1] (4080:4080:4080) (4051:4051:4051))
        (PORT d[2] (2937:2937:2937) (3020:3020:3020))
        (PORT d[3] (3550:3550:3550) (3466:3466:3466))
        (PORT d[4] (4640:4640:4640) (4606:4606:4606))
        (PORT d[5] (3540:3540:3540) (3606:3606:3606))
        (PORT d[6] (3687:3687:3687) (3804:3804:3804))
        (PORT d[7] (4065:4065:4065) (4091:4091:4091))
        (PORT d[8] (3146:3146:3146) (3172:3172:3172))
        (PORT d[9] (4312:4312:4312) (4434:4434:4434))
        (PORT d[10] (2780:2780:2780) (2781:2781:2781))
        (PORT d[11] (3416:3416:3416) (3563:3563:3563))
        (PORT d[12] (4461:4461:4461) (4346:4346:4346))
        (PORT clk (2208:2208:2208) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (2651:2651:2651))
        (PORT clk (2208:2208:2208) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2236:2236:2236))
        (PORT d[0] (3431:3431:3431) (3330:3330:3330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1317:1317:1317))
        (PORT clk (2215:2215:2215) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (2994:2994:2994))
        (PORT d[1] (2276:2276:2276) (2329:2329:2329))
        (PORT d[2] (2978:2978:2978) (3059:3059:3059))
        (PORT d[3] (3576:3576:3576) (3479:3479:3479))
        (PORT d[4] (4337:4337:4337) (4315:4315:4315))
        (PORT d[5] (3226:3226:3226) (3305:3305:3305))
        (PORT d[6] (3686:3686:3686) (3803:3803:3803))
        (PORT d[7] (4082:4082:4082) (4104:4104:4104))
        (PORT d[8] (3913:3913:3913) (3971:3971:3971))
        (PORT d[9] (4038:4038:4038) (4178:4178:4178))
        (PORT d[10] (2779:2779:2779) (2780:2780:2780))
        (PORT d[11] (3449:3449:3449) (3595:3595:3595))
        (PORT d[12] (4163:4163:4163) (4064:4064:4064))
        (PORT clk (2212:2212:2212) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2339:2339:2339))
        (PORT clk (2212:2212:2212) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2239:2239:2239))
        (PORT d[0] (3186:3186:3186) (3118:3118:3118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[13\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1660:1660:1660))
        (PORT datab (2201:2201:2201) (2088:2088:2088))
        (PORT datac (1657:1657:1657) (1601:1601:1601))
        (PORT datad (1637:1637:1637) (1593:1593:1593))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (260:260:260))
        (PORT datab (2581:2581:2581) (2502:2502:2502))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (754:754:754) (732:732:732))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2437:2437:2437))
        (PORT d[1] (2679:2679:2679) (2629:2629:2629))
        (PORT d[2] (2732:2732:2732) (2711:2711:2711))
        (PORT d[3] (2280:2280:2280) (2292:2292:2292))
        (PORT d[4] (2001:2001:2001) (2052:2052:2052))
        (PORT d[5] (2797:2797:2797) (2812:2812:2812))
        (PORT d[6] (2366:2366:2366) (2336:2336:2336))
        (PORT d[7] (2191:2191:2191) (2205:2205:2205))
        (PORT d[8] (2404:2404:2404) (2377:2377:2377))
        (PORT d[9] (2558:2558:2558) (2558:2558:2558))
        (PORT d[10] (2538:2538:2538) (2507:2507:2507))
        (PORT d[11] (2125:2125:2125) (2109:2109:2109))
        (PORT d[12] (2112:2112:2112) (2106:2106:2106))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2303:2303:2303))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (PORT d[0] (2949:2949:2949) (2857:2857:2857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2190:2190:2190))
        (PORT d[1] (2771:2771:2771) (2740:2740:2740))
        (PORT d[2] (2406:2406:2406) (2366:2366:2366))
        (PORT d[3] (2132:2132:2132) (2112:2112:2112))
        (PORT d[4] (2206:2206:2206) (2229:2229:2229))
        (PORT d[5] (2521:2521:2521) (2529:2529:2529))
        (PORT d[6] (2517:2517:2517) (2534:2534:2534))
        (PORT d[7] (2565:2565:2565) (2577:2577:2577))
        (PORT d[8] (2690:2690:2690) (2645:2645:2645))
        (PORT d[9] (2756:2756:2756) (2714:2714:2714))
        (PORT d[10] (2387:2387:2387) (2359:2359:2359))
        (PORT d[11] (1856:1856:1856) (1869:1869:1869))
        (PORT d[12] (2715:2715:2715) (2663:2663:2663))
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (PORT stall (3312:3312:3312) (3472:3472:3472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2181:2181:2181))
        (PORT d[0] (1892:1892:1892) (1826:1826:1826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1081:1081:1081))
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2121:2121:2121))
        (PORT d[1] (2320:2320:2320) (2276:2276:2276))
        (PORT d[2] (2726:2726:2726) (2700:2700:2700))
        (PORT d[3] (1950:1950:1950) (1979:1979:1979))
        (PORT d[4] (2357:2357:2357) (2401:2401:2401))
        (PORT d[5] (2792:2792:2792) (2776:2776:2776))
        (PORT d[6] (2384:2384:2384) (2349:2349:2349))
        (PORT d[7] (2184:2184:2184) (2200:2200:2200))
        (PORT d[8] (1841:1841:1841) (1865:1865:1865))
        (PORT d[9] (2378:2378:2378) (2324:2324:2324))
        (PORT d[10] (2197:2197:2197) (2181:2181:2181))
        (PORT d[11] (2075:2075:2075) (2056:2056:2056))
        (PORT d[12] (2181:2181:2181) (2173:2173:2173))
        (PORT clk (2238:2238:2238) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2053:2053:2053))
        (PORT clk (2238:2238:2238) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (PORT d[0] (2635:2635:2635) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2196:2196:2196))
        (PORT d[1] (2118:2118:2118) (2089:2089:2089))
        (PORT d[2] (2392:2392:2392) (2354:2354:2354))
        (PORT d[3] (2561:2561:2561) (2585:2585:2585))
        (PORT d[4] (2348:2348:2348) (2376:2376:2376))
        (PORT d[5] (2223:2223:2223) (2227:2227:2227))
        (PORT d[6] (2529:2529:2529) (2545:2545:2545))
        (PORT d[7] (2422:2422:2422) (2411:2411:2411))
        (PORT d[8] (2688:2688:2688) (2650:2650:2650))
        (PORT d[9] (2391:2391:2391) (2370:2370:2370))
        (PORT d[10] (2370:2370:2370) (2325:2325:2325))
        (PORT d[11] (2429:2429:2429) (2409:2409:2409))
        (PORT d[12] (2363:2363:2363) (2330:2330:2330))
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (PORT stall (2723:2723:2723) (2958:2958:2958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (PORT d[0] (1674:1674:1674) (1623:1623:1623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2099:2099:2099) (2152:2152:2152))
        (PORT datab (402:402:402) (387:387:387))
        (PORT datac (2860:2860:2860) (2811:2811:2811))
        (PORT datad (1179:1179:1179) (1071:1071:1071))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (1876:1876:1876))
        (PORT clk (2236:2236:2236) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (2891:2891:2891))
        (PORT d[1] (3002:3002:3002) (2956:2956:2956))
        (PORT d[2] (2538:2538:2538) (2543:2543:2543))
        (PORT d[3] (1971:1971:1971) (2014:2014:2014))
        (PORT d[4] (2172:2172:2172) (2178:2178:2178))
        (PORT d[5] (3835:3835:3835) (3868:3868:3868))
        (PORT d[6] (2443:2443:2443) (2429:2429:2429))
        (PORT d[7] (2225:2225:2225) (2230:2230:2230))
        (PORT d[8] (2170:2170:2170) (2090:2090:2090))
        (PORT d[9] (2331:2331:2331) (2290:2290:2290))
        (PORT d[10] (2436:2436:2436) (2407:2407:2407))
        (PORT d[11] (2386:2386:2386) (2352:2352:2352))
        (PORT d[12] (2225:2225:2225) (2231:2231:2231))
        (PORT clk (2233:2233:2233) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2430:2430:2430))
        (PORT clk (2233:2233:2233) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2263:2263:2263))
        (PORT d[0] (2992:2992:2992) (2959:2959:2959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2463:2463:2463))
        (PORT d[1] (2470:2470:2470) (2449:2449:2449))
        (PORT d[2] (2216:2216:2216) (2127:2127:2127))
        (PORT d[3] (1830:1830:1830) (1840:1840:1840))
        (PORT d[4] (2401:2401:2401) (2443:2443:2443))
        (PORT d[5] (2531:2531:2531) (2509:2509:2509))
        (PORT d[6] (2072:2072:2072) (2055:2055:2055))
        (PORT d[7] (2733:2733:2733) (2714:2714:2714))
        (PORT d[8] (2674:2674:2674) (2633:2633:2633))
        (PORT d[9] (2620:2620:2620) (2675:2675:2675))
        (PORT d[10] (2396:2396:2396) (2360:2360:2360))
        (PORT d[11] (1805:1805:1805) (1815:1815:1815))
        (PORT d[12] (2195:2195:2195) (2202:2202:2202))
        (PORT clk (2194:2194:2194) (2182:2182:2182))
        (PORT stall (3285:3285:3285) (3445:3445:3445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2182:2182:2182))
        (PORT d[0] (1907:1907:1907) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1344:1344:1344))
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2479:2479:2479))
        (PORT d[1] (2681:2681:2681) (2641:2641:2641))
        (PORT d[2] (2105:2105:2105) (2083:2083:2083))
        (PORT d[3] (1640:1640:1640) (1660:1660:1660))
        (PORT d[4] (2113:2113:2113) (2108:2108:2108))
        (PORT d[5] (3099:3099:3099) (3079:3079:3079))
        (PORT d[6] (2116:2116:2116) (2088:2088:2088))
        (PORT d[7] (2428:2428:2428) (2422:2422:2422))
        (PORT d[8] (1760:1760:1760) (1626:1626:1626))
        (PORT d[9] (2055:2055:2055) (2019:2019:2019))
        (PORT d[10] (1781:1781:1781) (1651:1651:1651))
        (PORT d[11] (1743:1743:1743) (1613:1613:1613))
        (PORT d[12] (2084:2084:2084) (2064:2064:2064))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (2026:2026:2026))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (PORT d[0] (2637:2637:2637) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2033:2033:2033))
        (PORT d[1] (2089:2089:2089) (2047:2047:2047))
        (PORT d[2] (1946:1946:1946) (1867:1867:1867))
        (PORT d[3] (1431:1431:1431) (1425:1425:1425))
        (PORT d[4] (2294:2294:2294) (2303:2303:2303))
        (PORT d[5] (2112:2112:2112) (2081:2081:2081))
        (PORT d[6] (1791:1791:1791) (1680:1680:1680))
        (PORT d[7] (2327:2327:2327) (2268:2268:2268))
        (PORT d[8] (1362:1362:1362) (1341:1341:1341))
        (PORT d[9] (1832:1832:1832) (1858:1858:1858))
        (PORT d[10] (2087:2087:2087) (2049:2049:2049))
        (PORT d[11] (1440:1440:1440) (1437:1437:1437))
        (PORT d[12] (1855:1855:1855) (1859:1859:1859))
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (PORT stall (2170:2170:2170) (2373:2373:2373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2167:2167:2167))
        (PORT d[0] (1539:1539:1539) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1676:1676:1676) (1690:1690:1690))
        (PORT datab (1981:1981:1981) (1855:1855:1855))
        (PORT datac (1610:1610:1610) (1539:1539:1539))
        (PORT datad (371:371:371) (348:348:348))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1510:1510:1510))
        (PORT clk (2258:2258:2258) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2520:2520:2520))
        (PORT d[1] (2699:2699:2699) (2665:2665:2665))
        (PORT d[2] (2539:2539:2539) (2549:2549:2549))
        (PORT d[3] (2382:2382:2382) (2440:2440:2440))
        (PORT d[4] (2503:2503:2503) (2529:2529:2529))
        (PORT d[5] (3706:3706:3706) (3709:3709:3709))
        (PORT d[6] (3064:3064:3064) (3024:3024:3024))
        (PORT d[7] (2629:2629:2629) (2668:2668:2668))
        (PORT d[8] (2169:2169:2169) (2205:2205:2205))
        (PORT d[9] (2533:2533:2533) (2529:2529:2529))
        (PORT d[10] (2563:2563:2563) (2563:2563:2563))
        (PORT d[11] (2136:2136:2136) (2157:2157:2157))
        (PORT d[12] (2252:2252:2252) (2266:2266:2266))
        (PORT clk (2255:2255:2255) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2433:2433:2433))
        (PORT clk (2255:2255:2255) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2284:2284:2284))
        (PORT d[0] (3050:3050:3050) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2541:2541:2541))
        (PORT d[1] (2412:2412:2412) (2387:2387:2387))
        (PORT d[2] (2513:2513:2513) (2440:2440:2440))
        (PORT d[3] (2222:2222:2222) (2255:2255:2255))
        (PORT d[4] (2676:2676:2676) (2729:2729:2729))
        (PORT d[5] (2572:2572:2572) (2599:2599:2599))
        (PORT d[6] (2759:2759:2759) (2755:2755:2755))
        (PORT d[7] (2604:2604:2604) (2538:2538:2538))
        (PORT d[8] (2848:2848:2848) (2841:2841:2841))
        (PORT d[9] (2781:2781:2781) (2773:2773:2773))
        (PORT d[10] (2388:2388:2388) (2355:2355:2355))
        (PORT d[11] (2406:2406:2406) (2392:2392:2392))
        (PORT d[12] (2191:2191:2191) (2199:2199:2199))
        (PORT clk (2216:2216:2216) (2203:2203:2203))
        (PORT stall (3280:3280:3280) (3443:3443:3443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2203:2203:2203))
        (PORT d[0] (2020:2020:2020) (1986:1986:1986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1763:1763:1763))
        (PORT clk (2258:2258:2258) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3582:3582:3582) (3586:3586:3586))
        (PORT d[1] (2690:2690:2690) (2655:2655:2655))
        (PORT d[2] (2859:2859:2859) (2875:2875:2875))
        (PORT d[3] (2299:2299:2299) (2360:2360:2360))
        (PORT d[4] (2524:2524:2524) (2560:2560:2560))
        (PORT d[5] (3789:3789:3789) (3796:3796:3796))
        (PORT d[6] (3076:3076:3076) (3048:3048:3048))
        (PORT d[7] (2616:2616:2616) (2655:2655:2655))
        (PORT d[8] (2312:2312:2312) (2364:2364:2364))
        (PORT d[9] (2492:2492:2492) (2487:2487:2487))
        (PORT d[10] (2518:2518:2518) (2517:2517:2517))
        (PORT d[11] (2233:2233:2233) (2261:2261:2261))
        (PORT d[12] (2257:2257:2257) (2277:2277:2277))
        (PORT clk (2255:2255:2255) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2305:2305:2305))
        (PORT clk (2255:2255:2255) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2284:2284:2284))
        (PORT d[0] (2924:2924:2924) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (2823:2823:2823))
        (PORT d[1] (2588:2588:2588) (2530:2530:2530))
        (PORT d[2] (2833:2833:2833) (2739:2739:2739))
        (PORT d[3] (2248:2248:2248) (2279:2279:2279))
        (PORT d[4] (2677:2677:2677) (2730:2730:2730))
        (PORT d[5] (2558:2558:2558) (2584:2584:2584))
        (PORT d[6] (2714:2714:2714) (2676:2676:2676))
        (PORT d[7] (2739:2739:2739) (2720:2720:2720))
        (PORT d[8] (2962:2962:2962) (2915:2915:2915))
        (PORT d[9] (2799:2799:2799) (2795:2795:2795))
        (PORT d[10] (2387:2387:2387) (2355:2355:2355))
        (PORT d[11] (2907:2907:2907) (2837:2837:2837))
        (PORT d[12] (2216:2216:2216) (2222:2222:2222))
        (PORT clk (2216:2216:2216) (2203:2203:2203))
        (PORT stall (3292:3292:3292) (3464:3464:3464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2203:2203:2203))
        (PORT d[0] (2141:2141:2141) (2052:2052:2052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2099:2099:2099) (2152:2152:2152))
        (PORT datab (2892:2892:2892) (2841:2841:2841))
        (PORT datac (1614:1614:1614) (1560:1560:1560))
        (PORT datad (1713:1713:1713) (1671:1671:1671))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1546:1546:1546))
        (PORT clk (2249:2249:2249) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (3525:3525:3525))
        (PORT d[1] (3002:3002:3002) (2978:2978:2978))
        (PORT d[2] (2870:2870:2870) (2882:2882:2882))
        (PORT d[3] (2321:2321:2321) (2383:2383:2383))
        (PORT d[4] (2330:2330:2330) (2393:2393:2393))
        (PORT d[5] (3960:3960:3960) (3906:3906:3906))
        (PORT d[6] (2751:2751:2751) (2733:2733:2733))
        (PORT d[7] (2906:2906:2906) (2909:2909:2909))
        (PORT d[8] (2592:2592:2592) (2628:2628:2628))
        (PORT d[9] (2723:2723:2723) (2668:2668:2668))
        (PORT d[10] (2753:2753:2753) (2733:2733:2733))
        (PORT d[11] (2221:2221:2221) (2250:2250:2250))
        (PORT d[12] (2437:2437:2437) (2442:2442:2442))
        (PORT clk (2246:2246:2246) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2415:2415:2415))
        (PORT clk (2246:2246:2246) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2274:2274:2274))
        (PORT d[0] (3003:3003:3003) (2969:2969:2969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (2863:2863:2863))
        (PORT d[1] (2801:2801:2801) (2779:2779:2779))
        (PORT d[2] (2530:2530:2530) (2457:2457:2457))
        (PORT d[3] (2444:2444:2444) (2451:2451:2451))
        (PORT d[4] (2376:2376:2376) (2444:2444:2444))
        (PORT d[5] (2556:2556:2556) (2567:2567:2567))
        (PORT d[6] (2481:2481:2481) (2490:2490:2490))
        (PORT d[7] (2517:2517:2517) (2525:2525:2525))
        (PORT d[8] (2773:2773:2773) (2761:2761:2761))
        (PORT d[9] (2777:2777:2777) (2774:2774:2774))
        (PORT d[10] (3008:3008:3008) (2947:2947:2947))
        (PORT d[11] (2741:2741:2741) (2699:2699:2699))
        (PORT d[12] (2737:2737:2737) (2726:2726:2726))
        (PORT clk (2207:2207:2207) (2193:2193:2193))
        (PORT stall (2964:2964:2964) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2193:2193:2193))
        (PORT d[0] (2071:2071:2071) (2064:2064:2064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1912:1912:1912))
        (PORT clk (2237:2237:2237) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (2869:2869:2869))
        (PORT d[1] (2675:2675:2675) (2629:2629:2629))
        (PORT d[2] (2531:2531:2531) (2536:2536:2536))
        (PORT d[3] (2315:2315:2315) (2340:2340:2340))
        (PORT d[4] (2166:2166:2166) (2186:2186:2186))
        (PORT d[5] (4092:4092:4092) (4080:4080:4080))
        (PORT d[6] (2753:2753:2753) (2725:2725:2725))
        (PORT d[7] (2977:2977:2977) (3001:3001:3001))
        (PORT d[8] (2628:2628:2628) (2674:2674:2674))
        (PORT d[9] (2428:2428:2428) (2387:2387:2387))
        (PORT d[10] (2402:2402:2402) (2353:2353:2353))
        (PORT d[11] (2551:2551:2551) (2582:2582:2582))
        (PORT d[12] (2191:2191:2191) (2198:2198:2198))
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2647:2647:2647))
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2262:2262:2262))
        (PORT d[0] (2966:2966:2966) (2911:2911:2911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2265:2265:2265))
        (PORT d[1] (2790:2790:2790) (2750:2750:2750))
        (PORT d[2] (2450:2450:2450) (2335:2335:2335))
        (PORT d[3] (2134:2134:2134) (2124:2124:2124))
        (PORT d[4] (2409:2409:2409) (2449:2449:2449))
        (PORT d[5] (2886:2886:2886) (2901:2901:2901))
        (PORT d[6] (2213:2213:2213) (2151:2151:2151))
        (PORT d[7] (2751:2751:2751) (2757:2757:2757))
        (PORT d[8] (1829:1829:1829) (1827:1827:1827))
        (PORT d[9] (2733:2733:2733) (2703:2703:2703))
        (PORT d[10] (2386:2386:2386) (2349:2349:2349))
        (PORT d[11] (2050:2050:2050) (2046:2046:2046))
        (PORT d[12] (2155:2155:2155) (2161:2161:2161))
        (PORT clk (2195:2195:2195) (2181:2181:2181))
        (PORT stall (2607:2607:2607) (2772:2772:2772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2181:2181:2181))
        (PORT d[0] (1919:1919:1919) (1859:1859:1859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2099:2099:2099) (2151:2151:2151))
        (PORT datab (2891:2891:2891) (2840:2840:2840))
        (PORT datac (1397:1397:1397) (1365:1365:1365))
        (PORT datad (1766:1766:1766) (1748:1748:1748))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3117:3117:3117) (3028:3028:3028))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1242:1242:1242) (1189:1189:1189))
        (PORT datac (3084:3084:3084) (2995:2995:2995))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (752:752:752))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (1747:1747:1747) (1749:1749:1749))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2310:2310:2310) (2251:2251:2251))
        (PORT datab (2599:2599:2599) (2526:2526:2526))
        (PORT datac (1727:1727:1727) (1724:1724:1724))
        (PORT datad (212:212:212) (232:232:232))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RDM\|conteudo\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1915:1915:1915))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2486:2486:2486) (2460:2460:2460))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RI\|conteudo\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT asdata (2332:2332:2332) (2313:2313:2313))
        (PORT ena (1856:1856:1856) (1787:1787:1787))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DECOD\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (383:383:383))
        (PORT datab (298:298:298) (376:376:376))
        (PORT datad (656:656:656) (658:658:658))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DECOD\|Decoder0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (779:779:779))
        (PORT datab (908:908:908) (823:823:823))
        (PORT datac (709:709:709) (728:728:728))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|got0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (780:780:780))
        (PORT datab (741:741:741) (757:757:757))
        (PORT datac (711:711:711) (717:717:717))
        (PORT datad (730:730:730) (725:725:725))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|got0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (778:778:778))
        (PORT datab (742:742:742) (758:758:758))
        (PORT datac (713:713:713) (719:719:719))
        (PORT datad (728:728:728) (743:743:743))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (722:722:722) (730:730:730))
        (PORT datad (706:706:706) (717:717:717))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (656:656:656))
        (PORT datab (771:771:771) (770:770:770))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (782:782:782))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (575:575:575) (530:530:530))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|writePC\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1031:1031:1031))
        (PORT datab (412:412:412) (408:408:408))
        (PORT datac (925:925:925) (878:878:878))
        (PORT datad (633:633:633) (578:578:578))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|always0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1071:1071:1071) (978:978:978))
        (PORT datac (1547:1547:1547) (1502:1502:1502))
        (PORT datad (414:414:414) (406:406:406))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|always0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (989:989:989))
        (PORT datab (232:232:232) (265:265:265))
        (PORT datac (190:190:190) (221:221:221))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (463:463:463))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (643:643:643) (598:598:598))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (935:935:935) (913:913:913))
        (PORT datad (728:728:728) (701:701:701))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UC\|t1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1340:1340:1340) (1279:1279:1279))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (897:897:897))
        (PORT datab (287:287:287) (357:357:357))
        (PORT datac (1414:1414:1414) (1341:1341:1341))
        (PORT datad (210:210:210) (228:228:228))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t7\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (982:982:982) (928:928:928))
        (PORT datad (479:479:479) (515:515:515))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (533:533:533) (553:553:553))
        (PORT datad (725:725:725) (727:727:727))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (274:274:274))
        (PORT datab (426:426:426) (403:403:403))
        (PORT datad (695:695:695) (670:670:670))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UC\|t6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (533:533:533) (554:554:554))
        (PORT datad (725:725:725) (727:727:727))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (726:726:726))
        (PORT datab (752:752:752) (755:755:755))
        (PORT datac (620:620:620) (567:567:567))
        (PORT datad (213:213:213) (233:233:233))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (276:276:276))
        (PORT datad (756:756:756) (757:757:757))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UC\|t8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1301:1301:1301) (1238:1238:1238))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|selectRDM\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (759:759:759))
        (PORT datab (765:765:765) (744:744:744))
        (PORT datad (299:299:299) (381:381:381))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|selectRDM\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (618:618:618))
        (PORT datab (643:643:643) (609:609:609))
        (PORT datac (922:922:922) (868:868:868))
        (PORT datad (900:900:900) (825:825:825))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|selectRDM\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (404:404:404))
        (PORT datab (534:534:534) (573:573:573))
        (PORT datac (582:582:582) (529:529:529))
        (PORT datad (294:294:294) (369:369:369))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RselectRDM\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (805:805:805))
        (PORT datab (812:812:812) (823:823:823))
        (PORT datac (735:735:735) (754:754:754))
        (PORT datad (734:734:734) (710:710:710))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|selectRDM\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (451:451:451) (426:426:426))
        (PORT datac (389:389:389) (370:370:370))
        (PORT datad (876:876:876) (801:801:801))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (1897:1897:1897))
        (PORT clk (2244:2244:2244) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (2986:2986:2986))
        (PORT d[1] (2659:2659:2659) (2602:2602:2602))
        (PORT d[2] (3281:3281:3281) (3336:3336:3336))
        (PORT d[3] (2695:2695:2695) (2629:2629:2629))
        (PORT d[4] (2497:2497:2497) (2471:2471:2471))
        (PORT d[5] (3232:3232:3232) (3171:3171:3171))
        (PORT d[6] (3064:3064:3064) (3058:3058:3058))
        (PORT d[7] (3130:3130:3130) (3232:3232:3232))
        (PORT d[8] (2618:2618:2618) (2579:2579:2579))
        (PORT d[9] (2717:2717:2717) (2689:2689:2689))
        (PORT d[10] (2662:2662:2662) (2595:2595:2595))
        (PORT d[11] (2678:2678:2678) (2633:2633:2633))
        (PORT d[12] (2647:2647:2647) (2595:2595:2595))
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2735:2735:2735))
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3699:3699:3699) (3724:3724:3724))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3387:3387:3387) (3393:3393:3393))
        (PORT d[1] (2313:2313:2313) (2276:2276:2276))
        (PORT d[2] (3332:3332:3332) (3434:3434:3434))
        (PORT d[3] (3199:3199:3199) (3083:3083:3083))
        (PORT d[4] (3759:3759:3759) (3657:3657:3657))
        (PORT d[5] (3287:3287:3287) (3175:3175:3175))
        (PORT d[6] (3778:3778:3778) (3830:3830:3830))
        (PORT d[7] (2523:2523:2523) (2579:2579:2579))
        (PORT d[8] (3513:3513:3513) (3543:3543:3543))
        (PORT d[9] (4131:4131:4131) (4278:4278:4278))
        (PORT d[10] (3435:3435:3435) (3280:3280:3280))
        (PORT d[11] (2539:2539:2539) (2601:2601:2601))
        (PORT d[12] (3256:3256:3256) (3153:3153:3153))
        (PORT clk (2243:2243:2243) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1563:1563:1563))
        (PORT clk (2205:2205:2205) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2674:2674:2674))
        (PORT d[1] (2577:2577:2577) (2622:2622:2622))
        (PORT d[2] (3293:3293:3293) (3335:3335:3335))
        (PORT d[3] (2428:2428:2428) (2395:2395:2395))
        (PORT d[4] (2138:2138:2138) (2130:2130:2130))
        (PORT d[5] (2892:2892:2892) (2815:2815:2815))
        (PORT d[6] (2553:2553:2553) (2589:2589:2589))
        (PORT d[7] (2762:2762:2762) (2847:2847:2847))
        (PORT d[8] (2464:2464:2464) (2482:2482:2482))
        (PORT d[9] (2602:2602:2602) (2528:2528:2528))
        (PORT d[10] (2772:2772:2772) (2713:2713:2713))
        (PORT d[11] (2311:2311:2311) (2279:2279:2279))
        (PORT d[12] (2444:2444:2444) (2352:2352:2352))
        (PORT clk (2202:2202:2202) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2553:2553:2553))
        (PORT clk (2202:2202:2202) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3660:3660:3660) (3684:3684:3684))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3016:3016:3016))
        (PORT d[1] (3519:3519:3519) (3533:3533:3533))
        (PORT d[2] (3085:3085:3085) (3179:3179:3179))
        (PORT d[3] (2804:2804:2804) (2652:2652:2652))
        (PORT d[4] (4482:4482:4482) (4351:4351:4351))
        (PORT d[5] (2615:2615:2615) (2525:2525:2525))
        (PORT d[6] (2536:2536:2536) (2454:2454:2454))
        (PORT d[7] (2483:2483:2483) (2534:2534:2534))
        (PORT d[8] (3175:3175:3175) (3217:3217:3217))
        (PORT d[9] (2677:2677:2677) (2608:2608:2608))
        (PORT d[10] (2808:2808:2808) (2679:2679:2679))
        (PORT d[11] (3183:3183:3183) (3219:3219:3219))
        (PORT d[12] (2594:2594:2594) (2512:2512:2512))
        (PORT clk (2204:2204:2204) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[12\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2974:2974:2974) (2933:2933:2933))
        (PORT datab (2185:2185:2185) (2226:2226:2226))
        (PORT datac (950:950:950) (895:895:895))
        (PORT datad (1283:1283:1283) (1209:1209:1209))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1596:1596:1596))
        (PORT clk (2225:2225:2225) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (2932:2932:2932))
        (PORT d[1] (2907:2907:2907) (2939:2939:2939))
        (PORT d[2] (3292:3292:3292) (3348:3348:3348))
        (PORT d[3] (2358:2358:2358) (2312:2312:2312))
        (PORT d[4] (2445:2445:2445) (2422:2422:2422))
        (PORT d[5] (3029:3029:3029) (2987:2987:2987))
        (PORT d[6] (3029:3029:3029) (3022:3022:3022))
        (PORT d[7] (3480:3480:3480) (3580:3580:3580))
        (PORT d[8] (2339:2339:2339) (2284:2284:2284))
        (PORT d[9] (2411:2411:2411) (2371:2371:2371))
        (PORT d[10] (2762:2762:2762) (2705:2705:2705))
        (PORT d[11] (2366:2366:2366) (2296:2296:2296))
        (PORT d[12] (2599:2599:2599) (2539:2539:2539))
        (PORT clk (2222:2222:2222) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2564:2564:2564))
        (PORT clk (2222:2222:2222) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3680:3680:3680) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3061:3061:3061))
        (PORT d[1] (3502:3502:3502) (3521:3521:3521))
        (PORT d[2] (3408:3408:3408) (3527:3527:3527))
        (PORT d[3] (3181:3181:3181) (3076:3076:3076))
        (PORT d[4] (4111:4111:4111) (3989:3989:3989))
        (PORT d[5] (2941:2941:2941) (2840:2840:2840))
        (PORT d[6] (3177:3177:3177) (3077:3077:3077))
        (PORT d[7] (2496:2496:2496) (2546:2546:2546))
        (PORT d[8] (3180:3180:3180) (3221:3221:3221))
        (PORT d[9] (2723:2723:2723) (2653:2653:2653))
        (PORT d[10] (3119:3119:3119) (2980:2980:2980))
        (PORT d[11] (2870:2870:2870) (2922:2922:2922))
        (PORT d[12] (2930:2930:2930) (2843:2843:2843))
        (PORT clk (2224:2224:2224) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1016:1016:1016))
        (PORT clk (2230:2230:2230) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2342:2342:2342))
        (PORT d[1] (2555:2555:2555) (2595:2595:2595))
        (PORT d[2] (2627:2627:2627) (2566:2566:2566))
        (PORT d[3] (2411:2411:2411) (2377:2377:2377))
        (PORT d[4] (2179:2179:2179) (2190:2190:2190))
        (PORT d[5] (3381:3381:3381) (3333:3333:3333))
        (PORT d[6] (2539:2539:2539) (2569:2569:2569))
        (PORT d[7] (2740:2740:2740) (2831:2831:2831))
        (PORT d[8] (2301:2301:2301) (2229:2229:2229))
        (PORT d[9] (2495:2495:2495) (2486:2486:2486))
        (PORT d[10] (2308:2308:2308) (2226:2226:2226))
        (PORT d[11] (2612:2612:2612) (2618:2618:2618))
        (PORT d[12] (2350:2350:2350) (2325:2325:2325))
        (PORT clk (2227:2227:2227) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2481:2481:2481))
        (PORT clk (2227:2227:2227) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1801:1801:1801))
        (PORT d[1] (3806:3806:3806) (3803:3803:3803))
        (PORT d[2] (1819:1819:1819) (1799:1799:1799))
        (PORT d[3] (1838:1838:1838) (1741:1741:1741))
        (PORT d[4] (1684:1684:1684) (1643:1643:1643))
        (PORT d[5] (1969:1969:1969) (1899:1899:1899))
        (PORT d[6] (1899:1899:1899) (1847:1847:1847))
        (PORT d[7] (2269:2269:2269) (2204:2204:2204))
        (PORT d[8] (2860:2860:2860) (2884:2884:2884))
        (PORT d[9] (2000:2000:2000) (1951:1951:1951))
        (PORT d[10] (2784:2784:2784) (2656:2656:2656))
        (PORT d[11] (2188:2188:2188) (2213:2213:2213))
        (PORT d[12] (1911:1911:1911) (1853:1853:1853))
        (PORT clk (2229:2229:2229) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[12\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2974:2974:2974) (2933:2933:2933))
        (PORT datab (2185:2185:2185) (2226:2226:2226))
        (PORT datac (975:975:975) (913:913:913))
        (PORT datad (1615:1615:1615) (1568:1568:1568))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[12\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2683:2683:2683) (2692:2692:2692))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1650:1650:1650))
        (PORT clk (2238:2238:2238) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2707:2707:2707))
        (PORT d[1] (2665:2665:2665) (2607:2607:2607))
        (PORT d[2] (3071:3071:3071) (3056:3056:3056))
        (PORT d[3] (2388:2388:2388) (2338:2338:2338))
        (PORT d[4] (2430:2430:2430) (2405:2405:2405))
        (PORT d[5] (3538:3538:3538) (3464:3464:3464))
        (PORT d[6] (2925:2925:2925) (2966:2966:2966))
        (PORT d[7] (3297:3297:3297) (3378:3378:3378))
        (PORT d[8] (2506:2506:2506) (2542:2542:2542))
        (PORT d[9] (2702:2702:2702) (2647:2647:2647))
        (PORT d[10] (2655:2655:2655) (2587:2587:2587))
        (PORT d[11] (2571:2571:2571) (2595:2595:2595))
        (PORT d[12] (2645:2645:2645) (2588:2588:2588))
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2333:2333:2333))
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3402:3402:3402))
        (PORT d[1] (2169:2169:2169) (2203:2203:2203))
        (PORT d[2] (3063:3063:3063) (3196:3196:3196))
        (PORT d[3] (3436:3436:3436) (3296:3296:3296))
        (PORT d[4] (4358:4358:4358) (4220:4220:4220))
        (PORT d[5] (3264:3264:3264) (3151:3151:3151))
        (PORT d[6] (3232:3232:3232) (3131:3131:3131))
        (PORT d[7] (2503:2503:2503) (2557:2557:2557))
        (PORT d[8] (3195:3195:3195) (3239:3239:3239))
        (PORT d[9] (4125:4125:4125) (4275:4275:4275))
        (PORT d[10] (3454:3454:3454) (3297:3297:3297))
        (PORT d[11] (2847:2847:2847) (2897:2897:2897))
        (PORT d[12] (3249:3249:3249) (3145:3145:3145))
        (PORT clk (2237:2237:2237) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1360:1360:1360))
        (PORT clk (2182:2182:2182) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2355:2355:2355))
        (PORT d[1] (2570:2570:2570) (2612:2612:2612))
        (PORT d[2] (2945:2945:2945) (3010:3010:3010))
        (PORT d[3] (2421:2421:2421) (2401:2401:2401))
        (PORT d[4] (2435:2435:2435) (2411:2411:2411))
        (PORT d[5] (2596:2596:2596) (2517:2517:2517))
        (PORT d[6] (2545:2545:2545) (2580:2580:2580))
        (PORT d[7] (2685:2685:2685) (2774:2774:2774))
        (PORT d[8] (2338:2338:2338) (2303:2303:2303))
        (PORT d[9] (2365:2365:2365) (2326:2326:2326))
        (PORT d[10] (2381:2381:2381) (2337:2337:2337))
        (PORT d[11] (2588:2588:2588) (2596:2596:2596))
        (PORT d[12] (2306:2306:2306) (2282:2282:2282))
        (PORT clk (2179:2179:2179) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2526:2526:2526))
        (PORT clk (2179:2179:2179) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3637:3637:3637) (3660:3660:3660))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2701:2701:2701))
        (PORT d[1] (3208:3208:3208) (3240:3240:3240))
        (PORT d[2] (3054:3054:3054) (3152:3152:3152))
        (PORT d[3] (3525:3525:3525) (3405:3405:3405))
        (PORT d[4] (3782:3782:3782) (3677:3677:3677))
        (PORT d[5] (2275:2275:2275) (2196:2196:2196))
        (PORT d[6] (2550:2550:2550) (2474:2474:2474))
        (PORT d[7] (2187:2187:2187) (2256:2256:2256))
        (PORT d[8] (3198:3198:3198) (3239:3239:3239))
        (PORT d[9] (2712:2712:2712) (2641:2641:2641))
        (PORT d[10] (4172:4172:4172) (4029:4029:4029))
        (PORT d[11] (2551:2551:2551) (2605:2605:2605))
        (PORT d[12] (2281:2281:2281) (2213:2213:2213))
        (PORT clk (2181:2181:2181) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[12\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2974:2974:2974) (2933:2933:2933))
        (PORT datab (2185:2185:2185) (2226:2226:2226))
        (PORT datac (939:939:939) (879:879:879))
        (PORT datad (1269:1269:1269) (1194:1194:1194))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1720:1720:1720) (1651:1651:1651))
        (PORT clk (2212:2212:2212) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2618:2618:2618))
        (PORT d[1] (2887:2887:2887) (2925:2925:2925))
        (PORT d[2] (3291:3291:3291) (3340:3340:3340))
        (PORT d[3] (2130:2130:2130) (2129:2129:2129))
        (PORT d[4] (2428:2428:2428) (2403:2403:2403))
        (PORT d[5] (2906:2906:2906) (2813:2813:2813))
        (PORT d[6] (3084:3084:3084) (3047:3047:3047))
        (PORT d[7] (3456:3456:3456) (3557:3557:3557))
        (PORT d[8] (2231:2231:2231) (2265:2265:2265))
        (PORT d[9] (2372:2372:2372) (2329:2329:2329))
        (PORT d[10] (2741:2741:2741) (2681:2681:2681))
        (PORT d[11] (2141:2141:2141) (2158:2158:2158))
        (PORT d[12] (2612:2612:2612) (2549:2549:2549))
        (PORT clk (2209:2209:2209) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2375:2375:2375))
        (PORT clk (2209:2209:2209) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3667:3667:3667) (3691:3691:3691))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (3020:3020:3020))
        (PORT d[1] (3532:3532:3532) (3546:3546:3546))
        (PORT d[2] (3426:3426:3426) (3543:3543:3543))
        (PORT d[3] (3215:3215:3215) (3111:3111:3111))
        (PORT d[4] (4120:4120:4120) (3998:3998:3998))
        (PORT d[5] (3158:3158:3158) (3021:3021:3021))
        (PORT d[6] (2915:2915:2915) (2831:2831:2831))
        (PORT d[7] (2525:2525:2525) (2576:2576:2576))
        (PORT d[8] (3181:3181:3181) (3223:3223:3223))
        (PORT d[9] (2691:2691:2691) (2622:2622:2622))
        (PORT d[10] (3097:3097:3097) (2956:2956:2956))
        (PORT d[11] (1909:1909:1909) (1986:1986:1986))
        (PORT d[12] (2876:2876:2876) (2787:2787:2787))
        (PORT clk (2211:2211:2211) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2021:2021:2021))
        (PORT clk (2236:2236:2236) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3065:3065:3065) (3041:3041:3041))
        (PORT d[1] (2923:2923:2923) (2833:2833:2833))
        (PORT d[2] (2935:2935:2935) (2980:2980:2980))
        (PORT d[3] (2631:2631:2631) (2691:2691:2691))
        (PORT d[4] (2497:2497:2497) (2507:2507:2507))
        (PORT d[5] (3136:3136:3136) (3051:3051:3051))
        (PORT d[6] (2954:2954:2954) (2908:2908:2908))
        (PORT d[7] (3465:3465:3465) (3600:3600:3600))
        (PORT d[8] (2505:2505:2505) (2535:2535:2535))
        (PORT d[9] (2670:2670:2670) (2626:2626:2626))
        (PORT d[10] (2512:2512:2512) (2432:2432:2432))
        (PORT d[11] (2610:2610:2610) (2550:2550:2550))
        (PORT d[12] (2210:2210:2210) (2239:2239:2239))
        (PORT clk (2233:2233:2233) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2259:2259:2259))
        (PORT clk (2233:2233:2233) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3715:3715:3715))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2659:2659:2659))
        (PORT d[1] (3676:3676:3676) (3564:3564:3564))
        (PORT d[2] (2630:2630:2630) (2728:2728:2728))
        (PORT d[3] (3220:3220:3220) (3156:3156:3156))
        (PORT d[4] (4716:4716:4716) (4702:4702:4702))
        (PORT d[5] (3197:3197:3197) (3240:3240:3240))
        (PORT d[6] (2946:2946:2946) (2876:2876:2876))
        (PORT d[7] (2893:2893:2893) (2963:2963:2963))
        (PORT d[8] (3628:3628:3628) (3703:3703:3703))
        (PORT d[9] (4250:4250:4250) (4351:4351:4351))
        (PORT d[10] (2965:2965:2965) (2894:2894:2894))
        (PORT d[11] (2707:2707:2707) (2820:2820:2820))
        (PORT d[12] (4019:4019:4019) (3949:3949:3949))
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[12\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2975:2975:2975) (2934:2934:2934))
        (PORT datab (2185:2185:2185) (2226:2226:2226))
        (PORT datac (980:980:980) (928:928:928))
        (PORT datad (1383:1383:1383) (1249:1249:1249))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[12\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2684:2684:2684) (2694:2694:2694))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (435:435:435) (424:424:424))
        (PORT clk (2234:2234:2234) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3083:3083:3083))
        (PORT d[1] (1966:1966:1966) (1944:1944:1944))
        (PORT d[2] (3351:3351:3351) (3457:3457:3457))
        (PORT d[3] (2870:2870:2870) (2777:2777:2777))
        (PORT d[4] (3791:3791:3791) (3683:3683:3683))
        (PORT d[5] (2947:2947:2947) (2848:2848:2848))
        (PORT d[6] (3229:3229:3229) (3130:3130:3130))
        (PORT d[7] (2252:2252:2252) (2324:2324:2324))
        (PORT d[8] (3214:3214:3214) (3257:3257:3257))
        (PORT d[9] (4157:4157:4157) (4306:4306:4306))
        (PORT d[10] (3550:3550:3550) (3431:3431:3431))
        (PORT d[11] (2885:2885:2885) (2936:2936:2936))
        (PORT d[12] (3244:3244:3244) (3158:3158:3158))
        (PORT clk (2231:2231:2231) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (2862:2862:2862))
        (PORT clk (2231:2231:2231) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2257:2257:2257))
        (PORT d[0] (3224:3224:3224) (3108:3108:3108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (788:788:788) (763:763:763))
        (PORT clk (2248:2248:2248) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3675:3675:3675))
        (PORT d[1] (2021:2021:2021) (2005:2005:2005))
        (PORT d[2] (3025:3025:3025) (3145:3145:3145))
        (PORT d[3] (3159:3159:3159) (3046:3046:3046))
        (PORT d[4] (4338:4338:4338) (4203:4203:4203))
        (PORT d[5] (3285:3285:3285) (3176:3176:3176))
        (PORT d[6] (3801:3801:3801) (3853:3853:3853))
        (PORT d[7] (2522:2522:2522) (2579:2579:2579))
        (PORT d[8] (3197:3197:3197) (3243:3243:3243))
        (PORT d[9] (4093:4093:4093) (4247:4247:4247))
        (PORT d[10] (3195:3195:3195) (3087:3087:3087))
        (PORT d[11] (2554:2554:2554) (2617:2617:2617))
        (PORT d[12] (3561:3561:3561) (3465:3465:3465))
        (PORT clk (2245:2245:2245) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (2840:2840:2840))
        (PORT clk (2245:2245:2245) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2272:2272:2272))
        (PORT d[0] (3406:3406:3406) (3403:3403:3403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[12\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2130:2130:2130) (2054:2054:2054))
        (PORT datab (2003:2003:2003) (2027:2027:2027))
        (PORT datac (1630:1630:1630) (1572:1572:1572))
        (PORT datad (1625:1625:1625) (1549:1549:1549))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1079:1079:1079) (1038:1038:1038))
        (PORT clk (2253:2253:2253) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3367:3367:3367))
        (PORT d[1] (2030:2030:2030) (2013:2013:2013))
        (PORT d[2] (2990:2990:2990) (3111:3111:3111))
        (PORT d[3] (3117:3117:3117) (2995:2995:2995))
        (PORT d[4] (4115:4115:4115) (3997:3997:3997))
        (PORT d[5] (3595:3595:3595) (3469:3469:3469))
        (PORT d[6] (3517:3517:3517) (3586:3586:3586))
        (PORT d[7] (2620:2620:2620) (2617:2617:2617))
        (PORT d[8] (3561:3561:3561) (3592:3592:3592))
        (PORT d[9] (4358:4358:4358) (4478:4478:4478))
        (PORT d[10] (3146:3146:3146) (3032:3032:3032))
        (PORT d[11] (2446:2446:2446) (2489:2489:2489))
        (PORT d[12] (3601:3601:3601) (3501:3501:3501))
        (PORT clk (2250:2250:2250) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3059:3059:3059) (3021:3021:3021))
        (PORT clk (2250:2250:2250) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2276:2276:2276))
        (PORT d[0] (3580:3580:3580) (3400:3400:3400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1052:1052:1052))
        (PORT clk (2250:2250:2250) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3138:3138:3138))
        (PORT d[1] (2272:2272:2272) (2239:2239:2239))
        (PORT d[2] (3049:3049:3049) (3170:3170:3170))
        (PORT d[3] (2886:2886:2886) (2784:2784:2784))
        (PORT d[4] (4628:4628:4628) (4597:4597:4597))
        (PORT d[5] (3583:3583:3583) (3457:3457:3457))
        (PORT d[6] (3249:3249:3249) (3344:3344:3344))
        (PORT d[7] (2748:2748:2748) (2770:2770:2770))
        (PORT d[8] (3198:3198:3198) (3244:3244:3244))
        (PORT d[9] (4320:4320:4320) (4442:4442:4442))
        (PORT d[10] (2888:2888:2888) (2809:2809:2809))
        (PORT d[11] (2515:2515:2515) (2578:2578:2578))
        (PORT d[12] (3595:3595:3595) (3495:3495:3495))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (2748:2748:2748))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2273:2273:2273))
        (PORT d[0] (3768:3768:3768) (3694:3694:3694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[12\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2125:2125:2125) (2048:2048:2048))
        (PORT datab (1998:1998:1998) (2022:2022:2022))
        (PORT datac (1679:1679:1679) (1629:1629:1629))
        (PORT datad (1875:1875:1875) (1775:1775:1775))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1831:1831:1831) (1740:1740:1740))
        (PORT datab (2271:2271:2271) (2179:2179:2179))
        (PORT datac (193:193:193) (223:223:223))
        (PORT datad (198:198:198) (219:219:219))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2311:2311:2311))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (1778:1778:1778))
        (PORT clk (2233:2233:2233) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2474:2474:2474))
        (PORT d[1] (2988:2988:2988) (2916:2916:2916))
        (PORT d[2] (2746:2746:2746) (2726:2726:2726))
        (PORT d[3] (2306:2306:2306) (2318:2318:2318))
        (PORT d[4] (2268:2268:2268) (2291:2291:2291))
        (PORT d[5] (3546:3546:3546) (3478:3478:3478))
        (PORT d[6] (2413:2413:2413) (2383:2383:2383))
        (PORT d[7] (2229:2229:2229) (2241:2241:2241))
        (PORT d[8] (2234:2234:2234) (2250:2250:2250))
        (PORT d[9] (2569:2569:2569) (2568:2568:2568))
        (PORT d[10] (2482:2482:2482) (2452:2452:2452))
        (PORT d[11] (2144:2144:2144) (2127:2127:2127))
        (PORT d[12] (2079:2079:2079) (2074:2074:2074))
        (PORT clk (2230:2230:2230) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2150:2150:2150))
        (PORT clk (2230:2230:2230) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2259:2259:2259))
        (PORT d[0] (2755:2755:2755) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2483:2483:2483))
        (PORT d[1] (2432:2432:2432) (2411:2411:2411))
        (PORT d[2] (2424:2424:2424) (2384:2384:2384))
        (PORT d[3] (2121:2121:2121) (2142:2142:2142))
        (PORT d[4] (1903:1903:1903) (1954:1954:1954))
        (PORT d[5] (2495:2495:2495) (2504:2504:2504))
        (PORT d[6] (2510:2510:2510) (2524:2524:2524))
        (PORT d[7] (2315:2315:2315) (2290:2290:2290))
        (PORT d[8] (2433:2433:2433) (2417:2417:2417))
        (PORT d[9] (2415:2415:2415) (2398:2398:2398))
        (PORT d[10] (2386:2386:2386) (2358:2358:2358))
        (PORT d[11] (1860:1860:1860) (1881:1881:1881))
        (PORT d[12] (2698:2698:2698) (2752:2752:2752))
        (PORT clk (2191:2191:2191) (2178:2178:2178))
        (PORT stall (3355:3355:3355) (3519:3519:3519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2178:2178:2178))
        (PORT d[0] (1885:1885:1885) (1823:1823:1823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (981:981:981))
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2324:2324:2324))
        (PORT d[1] (2535:2535:2535) (2548:2548:2548))
        (PORT d[2] (2514:2514:2514) (2379:2379:2379))
        (PORT d[3] (1737:1737:1737) (1711:1711:1711))
        (PORT d[4] (1707:1707:1707) (1689:1689:1689))
        (PORT d[5] (3152:3152:3152) (3050:3050:3050))
        (PORT d[6] (2451:2451:2451) (2440:2440:2440))
        (PORT d[7] (2271:2271:2271) (2327:2327:2327))
        (PORT d[8] (2328:2328:2328) (2264:2264:2264))
        (PORT d[9] (1999:1999:1999) (1953:1953:1953))
        (PORT d[10] (2420:2420:2420) (2353:2353:2353))
        (PORT d[11] (2540:2540:2540) (2549:2549:2549))
        (PORT d[12] (2043:2043:2043) (1928:1928:1928))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2196:2196:2196))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2265:2265:2265))
        (PORT d[0] (2845:2845:2845) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2218:2218:2218))
        (PORT d[1] (2538:2538:2538) (2553:2553:2553))
        (PORT d[2] (2648:2648:2648) (2575:2575:2575))
        (PORT d[3] (1705:1705:1705) (1655:1655:1655))
        (PORT d[4] (2080:2080:2080) (2035:2035:2035))
        (PORT d[5] (2404:2404:2404) (2331:2331:2331))
        (PORT d[6] (2595:2595:2595) (2484:2484:2484))
        (PORT d[7] (2572:2572:2572) (2468:2468:2468))
        (PORT d[8] (2554:2554:2554) (2445:2445:2445))
        (PORT d[9] (2699:2699:2699) (2672:2672:2672))
        (PORT d[10] (2259:2259:2259) (2194:2194:2194))
        (PORT d[11] (2254:2254:2254) (2159:2159:2159))
        (PORT d[12] (2390:2390:2390) (2381:2381:2381))
        (PORT clk (2199:2199:2199) (2184:2184:2184))
        (PORT stall (2951:2951:2951) (3026:3026:3026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2184:2184:2184))
        (PORT d[0] (1771:1771:1771) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1465:1465:1465) (1483:1483:1483))
        (PORT datab (1721:1721:1721) (1700:1700:1700))
        (PORT datac (1378:1378:1378) (1340:1340:1340))
        (PORT datad (1508:1508:1508) (1389:1389:1389))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1457:1457:1457))
        (PORT clk (2239:2239:2239) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2708:2708:2708))
        (PORT d[1] (2247:2247:2247) (2167:2167:2167))
        (PORT d[2] (2654:2654:2654) (2561:2561:2561))
        (PORT d[3] (2108:2108:2108) (2091:2091:2091))
        (PORT d[4] (2219:2219:2219) (2243:2243:2243))
        (PORT d[5] (2897:2897:2897) (2809:2809:2809))
        (PORT d[6] (2639:2639:2639) (2585:2585:2585))
        (PORT d[7] (2706:2706:2706) (2783:2783:2783))
        (PORT d[8] (2010:2010:2010) (1959:1959:1959))
        (PORT d[9] (2011:2011:2011) (1949:1949:1949))
        (PORT d[10] (2161:2161:2161) (2049:2049:2049))
        (PORT d[11] (2006:2006:2006) (1944:1944:1944))
        (PORT d[12] (2043:2043:2043) (2002:2002:2002))
        (PORT clk (2236:2236:2236) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2216:2216:2216))
        (PORT clk (2236:2236:2236) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2266:2266:2266))
        (PORT d[0] (2861:2861:2861) (2770:2770:2770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2028:2028:2028))
        (PORT d[1] (2073:2073:2073) (2017:2017:2017))
        (PORT d[2] (1969:1969:1969) (1911:1911:1911))
        (PORT d[3] (2352:2352:2352) (2314:2314:2314))
        (PORT d[4] (1913:1913:1913) (1957:1957:1957))
        (PORT d[5] (1952:1952:1952) (1884:1884:1884))
        (PORT d[6] (2066:2066:2066) (2006:2006:2006))
        (PORT d[7] (2207:2207:2207) (2140:2140:2140))
        (PORT d[8] (2370:2370:2370) (2287:2287:2287))
        (PORT d[9] (2426:2426:2426) (2374:2374:2374))
        (PORT d[10] (2341:2341:2341) (2311:2311:2311))
        (PORT d[11] (2691:2691:2691) (2609:2609:2609))
        (PORT d[12] (2672:2672:2672) (2720:2720:2720))
        (PORT clk (2197:2197:2197) (2185:2185:2185))
        (PORT stall (2896:2896:2896) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2185:2185:2185))
        (PORT d[0] (1838:1838:1838) (1745:1745:1745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1635:1635:1635) (1569:1569:1569))
        (PORT clk (2268:2268:2268) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (1862:1862:1862))
        (PORT d[1] (2901:2901:2901) (2908:2908:2908))
        (PORT d[2] (2232:2232:2232) (2115:2115:2115))
        (PORT d[3] (1978:1978:1978) (1918:1918:1918))
        (PORT d[4] (2162:2162:2162) (2184:2184:2184))
        (PORT d[5] (2725:2725:2725) (2590:2590:2590))
        (PORT d[6] (2421:2421:2421) (2409:2409:2409))
        (PORT d[7] (1891:1891:1891) (1934:1934:1934))
        (PORT d[8] (2126:2126:2126) (2135:2135:2135))
        (PORT d[9] (2285:2285:2285) (2220:2220:2220))
        (PORT d[10] (2196:2196:2196) (2107:2107:2107))
        (PORT d[11] (1829:1829:1829) (1836:1836:1836))
        (PORT d[12] (2212:2212:2212) (2123:2123:2123))
        (PORT clk (2265:2265:2265) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (1748:1748:1748))
        (PORT clk (2265:2265:2265) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2293:2293:2293))
        (PORT d[0] (2409:2409:2409) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2228:2228:2228))
        (PORT d[1] (1942:1942:1942) (1843:1843:1843))
        (PORT d[2] (1977:1977:1977) (1908:1908:1908))
        (PORT d[3] (1666:1666:1666) (1611:1611:1611))
        (PORT d[4] (1395:1395:1395) (1396:1396:1396))
        (PORT d[5] (1719:1719:1719) (1686:1686:1686))
        (PORT d[6] (2199:2199:2199) (2200:2200:2200))
        (PORT d[7] (1648:1648:1648) (1582:1582:1582))
        (PORT d[8] (2239:2239:2239) (2104:2104:2104))
        (PORT d[9] (2218:2218:2218) (2112:2112:2112))
        (PORT d[10] (1943:1943:1943) (1889:1889:1889))
        (PORT d[11] (2163:2163:2163) (2063:2063:2063))
        (PORT d[12] (2271:2271:2271) (2174:2174:2174))
        (PORT clk (2226:2226:2226) (2212:2212:2212))
        (PORT stall (2773:2773:2773) (2885:2885:2885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2212:2212:2212))
        (PORT d[0] (1450:1450:1450) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1485:1485:1485))
        (PORT datab (1719:1719:1719) (1697:1697:1697))
        (PORT datac (957:957:957) (882:882:882))
        (PORT datad (1428:1428:1428) (1316:1316:1316))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1654:1654:1654))
        (PORT clk (2255:2255:2255) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (1890:1890:1890))
        (PORT d[1] (1263:1263:1263) (1190:1190:1190))
        (PORT d[2] (2234:2234:2234) (2120:2120:2120))
        (PORT d[3] (1732:1732:1732) (1707:1707:1707))
        (PORT d[4] (2059:2059:2059) (2016:2016:2016))
        (PORT d[5] (2461:2461:2461) (2345:2345:2345))
        (PORT d[6] (2449:2449:2449) (2451:2451:2451))
        (PORT d[7] (1963:1963:1963) (2019:2019:2019))
        (PORT d[8] (2376:2376:2376) (2324:2324:2324))
        (PORT d[9] (2353:2353:2353) (2290:2290:2290))
        (PORT d[10] (1902:1902:1902) (1822:1822:1822))
        (PORT d[11] (1737:1737:1737) (1738:1738:1738))
        (PORT d[12] (1945:1945:1945) (1885:1885:1885))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1475:1475:1475))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (PORT d[0] (2071:2071:2071) (1963:1963:1963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (1778:1778:1778))
        (PORT d[1] (1905:1905:1905) (1801:1801:1801))
        (PORT d[2] (1898:1898:1898) (1788:1788:1788))
        (PORT d[3] (1331:1331:1331) (1267:1267:1267))
        (PORT d[4] (1296:1296:1296) (1244:1244:1244))
        (PORT d[5] (1745:1745:1745) (1711:1711:1711))
        (PORT d[6] (2375:2375:2375) (2337:2337:2337))
        (PORT d[7] (1944:1944:1944) (1874:1874:1874))
        (PORT d[8] (1898:1898:1898) (1812:1812:1812))
        (PORT d[9] (1900:1900:1900) (1803:1803:1803))
        (PORT d[10] (2233:2233:2233) (2132:2132:2132))
        (PORT d[11] (1910:1910:1910) (1807:1807:1807))
        (PORT d[12] (1996:1996:1996) (1963:1963:1963))
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (PORT stall (2665:2665:2665) (2727:2727:2727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (PORT d[0] (1388:1388:1388) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (1714:1714:1714))
        (PORT clk (2255:2255:2255) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1521:1521:1521))
        (PORT d[1] (2169:2169:2169) (2190:2190:2190))
        (PORT d[2] (1640:1640:1640) (1562:1562:1562))
        (PORT d[3] (2229:2229:2229) (2127:2127:2127))
        (PORT d[4] (2116:2116:2116) (2074:2074:2074))
        (PORT d[5] (2251:2251:2251) (2132:2132:2132))
        (PORT d[6] (2774:2774:2774) (2763:2763:2763))
        (PORT d[7] (1997:1997:1997) (2053:2053:2053))
        (PORT d[8] (2074:2074:2074) (2084:2084:2084))
        (PORT d[9] (1923:1923:1923) (1836:1836:1836))
        (PORT d[10] (1901:1901:1901) (1821:1821:1821))
        (PORT d[11] (2101:2101:2101) (2070:2070:2070))
        (PORT d[12] (2182:2182:2182) (2107:2107:2107))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1420:1420:1420))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (PORT d[0] (2096:2096:2096) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1801:1801:1801))
        (PORT d[1] (1680:1680:1680) (1598:1598:1598))
        (PORT d[2] (1556:1556:1556) (1459:1459:1459))
        (PORT d[3] (1626:1626:1626) (1541:1541:1541))
        (PORT d[4] (1665:1665:1665) (1639:1639:1639))
        (PORT d[5] (2004:2004:2004) (1952:1952:1952))
        (PORT d[6] (2406:2406:2406) (2368:2368:2368))
        (PORT d[7] (1989:1989:1989) (1911:1911:1911))
        (PORT d[8] (1897:1897:1897) (1811:1811:1811))
        (PORT d[9] (1881:1881:1881) (1781:1781:1781))
        (PORT d[10] (2264:2264:2264) (2163:2163:2163))
        (PORT d[11] (1896:1896:1896) (1792:1792:1792))
        (PORT d[12] (2031:2031:2031) (2010:2010:2010))
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (PORT stall (2081:2081:2081) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2202:2202:2202))
        (PORT d[0] (1380:1380:1380) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1436:1436:1436))
        (PORT datab (1375:1375:1375) (1392:1392:1392))
        (PORT datac (1151:1151:1151) (1055:1055:1055))
        (PORT datad (1476:1476:1476) (1362:1362:1362))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1783:1783:1783))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (1850:1850:1850))
        (PORT d[1] (1305:1305:1305) (1241:1241:1241))
        (PORT d[2] (1646:1646:1646) (1578:1578:1578))
        (PORT d[3] (1889:1889:1889) (1920:1920:1920))
        (PORT d[4] (1351:1351:1351) (1309:1309:1309))
        (PORT d[5] (2561:2561:2561) (2452:2452:2452))
        (PORT d[6] (1931:1931:1931) (1830:1830:1830))
        (PORT d[7] (2685:2685:2685) (2751:2751:2751))
        (PORT d[8] (1773:1773:1773) (1725:1725:1725))
        (PORT d[9] (1095:1095:1095) (1082:1082:1082))
        (PORT d[10] (1345:1345:1345) (1292:1292:1292))
        (PORT d[11] (1596:1596:1596) (1516:1516:1516))
        (PORT d[12] (1355:1355:1355) (1310:1310:1310))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1468:1468:1468))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (PORT d[0] (2152:2152:2152) (2052:2052:2052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1478:1478:1478))
        (PORT d[1] (1954:1954:1954) (1872:1872:1872))
        (PORT d[2] (1338:1338:1338) (1268:1268:1268))
        (PORT d[3] (2223:2223:2223) (2262:2262:2262))
        (PORT d[4] (1576:1576:1576) (1498:1498:1498))
        (PORT d[5] (1787:1787:1787) (1734:1734:1734))
        (PORT d[6] (1099:1099:1099) (1080:1080:1080))
        (PORT d[7] (1866:1866:1866) (1784:1784:1784))
        (PORT d[8] (1065:1065:1065) (1019:1019:1019))
        (PORT d[9] (1361:1361:1361) (1307:1307:1307))
        (PORT d[10] (1342:1342:1342) (1292:1292:1292))
        (PORT d[11] (1073:1073:1073) (1036:1036:1036))
        (PORT d[12] (1314:1314:1314) (1273:1273:1273))
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (PORT stall (2051:2051:2051) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2193:2193:2193))
        (PORT d[0] (1184:1184:1184) (1096:1096:1096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (1868:1868:1868))
        (PORT clk (2243:2243:2243) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2163:2163:2163))
        (PORT d[1] (1224:1224:1224) (1159:1159:1159))
        (PORT d[2] (1647:1647:1647) (1565:1565:1565))
        (PORT d[3] (1317:1317:1317) (1252:1252:1252))
        (PORT d[4] (2092:2092:2092) (2049:2049:2049))
        (PORT d[5] (2145:2145:2145) (2028:2028:2028))
        (PORT d[6] (2781:2781:2781) (2771:2771:2771))
        (PORT d[7] (1967:1967:1967) (2019:2019:2019))
        (PORT d[8] (1641:1641:1641) (1548:1548:1548))
        (PORT d[9] (1556:1556:1556) (1570:1570:1570))
        (PORT d[10] (1862:1862:1862) (1783:1783:1783))
        (PORT d[11] (1471:1471:1471) (1465:1465:1465))
        (PORT d[12] (1318:1318:1318) (1260:1260:1260))
        (PORT clk (2240:2240:2240) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1488:1488:1488))
        (PORT clk (2240:2240:2240) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2269:2269:2269))
        (PORT d[0] (2143:2143:2143) (2042:2042:2042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (1769:1769:1769))
        (PORT d[1] (1687:1687:1687) (1596:1596:1596))
        (PORT d[2] (1557:1557:1557) (1463:1463:1463))
        (PORT d[3] (1301:1301:1301) (1247:1247:1247))
        (PORT d[4] (1404:1404:1404) (1388:1388:1388))
        (PORT d[5] (2004:2004:2004) (1950:1950:1950))
        (PORT d[6] (2341:2341:2341) (2305:2305:2305))
        (PORT d[7] (1893:1893:1893) (1818:1818:1818))
        (PORT d[8] (1609:1609:1609) (1537:1537:1537))
        (PORT d[9] (1323:1323:1323) (1273:1273:1273))
        (PORT d[10] (2282:2282:2282) (2179:2179:2179))
        (PORT d[11] (1626:1626:1626) (1537:1537:1537))
        (PORT d[12] (1589:1589:1589) (1507:1507:1507))
        (PORT clk (2201:2201:2201) (2188:2188:2188))
        (PORT stall (2321:2321:2321) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2188:2188:2188))
        (PORT d[0] (1163:1163:1163) (1053:1053:1053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1434:1434:1434))
        (PORT datab (1373:1373:1373) (1390:1390:1390))
        (PORT datac (899:899:899) (831:831:831))
        (PORT datad (1434:1434:1434) (1319:1319:1319))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (1262:1262:1262) (1256:1256:1256))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1923:1923:1923) (1885:1885:1885))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1013:1013:1013) (966:966:966))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1750:1750:1750) (1777:1777:1777))
        (PORT datab (265:265:265) (334:334:334))
        (PORT datac (1625:1625:1625) (1590:1590:1590))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1875:1875:1875) (1810:1810:1810))
        (PORT datab (1615:1615:1615) (1566:1566:1566))
        (PORT datac (1422:1422:1422) (1416:1416:1416))
        (PORT datad (210:210:210) (228:228:228))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RDM\|conteudo\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1979:1979:1979) (1912:1912:1912))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RI\|conteudo\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1921:1921:1921))
        (PORT asdata (2240:2240:2240) (2179:2179:2179))
        (PORT ena (1387:1387:1387) (1352:1352:1352))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RopULA\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (723:723:723))
        (PORT datab (729:729:729) (733:733:733))
        (PORT datac (348:348:348) (341:341:341))
        (PORT datad (365:365:365) (352:352:352))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (755:755:755))
        (PORT datab (994:994:994) (999:999:999))
        (PORT datac (1016:1016:1016) (970:970:970))
        (PORT datad (707:707:707) (693:693:693))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (712:712:712))
        (PORT datab (996:996:996) (1001:1001:1001))
        (PORT datac (1184:1184:1184) (1166:1166:1166))
        (PORT datad (1005:1005:1005) (965:965:965))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1021:1021:1021))
        (PORT datab (710:710:710) (716:716:716))
        (PORT datac (661:661:661) (658:658:658))
        (PORT datad (782:782:782) (772:772:772))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (996:996:996) (1002:1002:1002))
        (PORT datac (685:685:685) (687:687:687))
        (PORT datad (784:784:784) (773:773:773))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (997:997:997))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (393:393:393) (376:376:376))
        (PORT datad (364:364:364) (351:351:351))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE AC\|conteudo\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2301:2301:2301))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1772:1772:1772) (1729:1729:1729))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2316:2316:2316))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (1793:1793:1793))
        (PORT clk (2233:2233:2233) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3059:3059:3059))
        (PORT d[1] (2647:2647:2647) (2573:2573:2573))
        (PORT d[2] (2929:2929:2929) (2973:2973:2973))
        (PORT d[3] (2461:2461:2461) (2446:2446:2446))
        (PORT d[4] (2491:2491:2491) (2500:2500:2500))
        (PORT d[5] (3339:3339:3339) (3306:3306:3306))
        (PORT d[6] (2705:2705:2705) (2676:2676:2676))
        (PORT d[7] (3564:3564:3564) (3624:3624:3624))
        (PORT d[8] (2361:2361:2361) (2335:2335:2335))
        (PORT d[9] (2354:2354:2354) (2314:2314:2314))
        (PORT d[10] (2227:2227:2227) (2166:2166:2166))
        (PORT d[11] (2357:2357:2357) (2312:2312:2312))
        (PORT d[12] (2375:2375:2375) (2353:2353:2353))
        (PORT clk (2230:2230:2230) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2570:2570:2570))
        (PORT clk (2230:2230:2230) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2652:2652:2652))
        (PORT d[1] (3650:3650:3650) (3547:3547:3547))
        (PORT d[2] (2932:2932:2932) (3020:3020:3020))
        (PORT d[3] (3232:3232:3232) (3165:3165:3165))
        (PORT d[4] (5015:5015:5015) (4982:4982:4982))
        (PORT d[5] (3006:3006:3006) (2924:2924:2924))
        (PORT d[6] (3464:3464:3464) (3527:3527:3527))
        (PORT d[7] (2887:2887:2887) (2951:2951:2951))
        (PORT d[8] (3615:3615:3615) (3688:3688:3688))
        (PORT d[9] (2601:2601:2601) (2654:2654:2654))
        (PORT d[10] (2999:2999:2999) (2927:2927:2927))
        (PORT d[11] (2683:2683:2683) (2797:2797:2797))
        (PORT d[12] (3225:3225:3225) (3132:3132:3132))
        (PORT clk (2232:2232:2232) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1455:1455:1455))
        (PORT clk (2189:2189:2189) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3126:3126:3126) (3094:3094:3094))
        (PORT d[1] (2578:2578:2578) (2504:2504:2504))
        (PORT d[2] (3553:3553:3553) (3563:3563:3563))
        (PORT d[3] (2095:2095:2095) (2110:2110:2110))
        (PORT d[4] (2479:2479:2479) (2478:2478:2478))
        (PORT d[5] (3227:3227:3227) (3115:3115:3115))
        (PORT d[6] (2611:2611:2611) (2559:2559:2559))
        (PORT d[7] (2661:2661:2661) (2743:2743:2743))
        (PORT d[8] (2327:2327:2327) (2291:2291:2291))
        (PORT d[9] (2633:2633:2633) (2535:2535:2535))
        (PORT d[10] (2199:2199:2199) (2134:2134:2134))
        (PORT d[11] (2323:2323:2323) (2281:2281:2281))
        (PORT d[12] (1828:1828:1828) (1852:1852:1852))
        (PORT clk (2186:2186:2186) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2494:2494:2494))
        (PORT clk (2186:2186:2186) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3644:3644:3644) (3669:3669:3669))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (2587:2587:2587))
        (PORT d[1] (2674:2674:2674) (2601:2601:2601))
        (PORT d[2] (2940:2940:2940) (3026:3026:3026))
        (PORT d[3] (2573:2573:2573) (2460:2460:2460))
        (PORT d[4] (3848:3848:3848) (4043:4043:4043))
        (PORT d[5] (2349:2349:2349) (2295:2295:2295))
        (PORT d[6] (2005:2005:2005) (1974:1974:1974))
        (PORT d[7] (2074:2074:2074) (2063:2063:2063))
        (PORT d[8] (1949:1949:1949) (1901:1901:1901))
        (PORT d[9] (2853:2853:2853) (2878:2878:2878))
        (PORT d[10] (2627:2627:2627) (2533:2533:2533))
        (PORT d[11] (2707:2707:2707) (2812:2812:2812))
        (PORT d[12] (2552:2552:2552) (2477:2477:2477))
        (PORT clk (2188:2188:2188) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[11\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2906:2906:2906) (2797:2797:2797))
        (PORT datab (1046:1046:1046) (979:979:979))
        (PORT datac (2255:2255:2255) (2237:2237:2237))
        (PORT datad (948:948:948) (897:897:897))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (1782:1782:1782))
        (PORT clk (2215:2215:2215) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3108:3108:3108))
        (PORT d[1] (2913:2913:2913) (2822:2822:2822))
        (PORT d[2] (2927:2927:2927) (2970:2970:2970))
        (PORT d[3] (2438:2438:2438) (2440:2440:2440))
        (PORT d[4] (2307:2307:2307) (2358:2358:2358))
        (PORT d[5] (2899:2899:2899) (2807:2807:2807))
        (PORT d[6] (2965:2965:2965) (2920:2920:2920))
        (PORT d[7] (3917:3917:3917) (3958:3958:3958))
        (PORT d[8] (2521:2521:2521) (2554:2554:2554))
        (PORT d[9] (2518:2518:2518) (2527:2527:2527))
        (PORT d[10] (2451:2451:2451) (2360:2360:2360))
        (PORT d[11] (2310:2310:2310) (2269:2269:2269))
        (PORT d[12] (2091:2091:2091) (2085:2085:2085))
        (PORT clk (2212:2212:2212) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2631:2631:2631))
        (PORT clk (2212:2212:2212) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3695:3695:3695))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2638:2638:2638))
        (PORT d[1] (2995:2995:2995) (2913:2913:2913))
        (PORT d[2] (2618:2618:2618) (2716:2716:2716))
        (PORT d[3] (3548:3548:3548) (3465:3465:3465))
        (PORT d[4] (3916:3916:3916) (4119:4119:4119))
        (PORT d[5] (2958:2958:2958) (2876:2876:2876))
        (PORT d[6] (2326:2326:2326) (2279:2279:2279))
        (PORT d[7] (2031:2031:2031) (2030:2030:2030))
        (PORT d[8] (3633:3633:3633) (3709:3709:3709))
        (PORT d[9] (2537:2537:2537) (2581:2581:2581))
        (PORT d[10] (3314:3314:3314) (3233:3233:3233))
        (PORT d[11] (2755:2755:2755) (2852:2852:2852))
        (PORT d[12] (2896:2896:2896) (2812:2812:2812))
        (PORT clk (2214:2214:2214) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1776:1776:1776) (1746:1746:1746))
        (PORT clk (2203:2203:2203) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3101:3101:3101))
        (PORT d[1] (2643:2643:2643) (2572:2572:2572))
        (PORT d[2] (3495:3495:3495) (3512:3512:3512))
        (PORT d[3] (2158:2158:2158) (2179:2179:2179))
        (PORT d[4] (2138:2138:2138) (2137:2137:2137))
        (PORT d[5] (3194:3194:3194) (3083:3083:3083))
        (PORT d[6] (2983:2983:2983) (2929:2929:2929))
        (PORT d[7] (3632:3632:3632) (3661:3661:3661))
        (PORT d[8] (2028:2028:2028) (2002:2002:2002))
        (PORT d[9] (2497:2497:2497) (2510:2510:2510))
        (PORT d[10] (2507:2507:2507) (2440:2440:2440))
        (PORT d[11] (2333:2333:2333) (2287:2287:2287))
        (PORT d[12] (2148:2148:2148) (2159:2159:2159))
        (PORT clk (2200:2200:2200) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2462:2462:2462))
        (PORT clk (2200:2200:2200) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3658:3658:3658) (3683:3683:3683))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2657:2657:2657))
        (PORT d[1] (2988:2988:2988) (2905:2905:2905))
        (PORT d[2] (2933:2933:2933) (3019:3019:3019))
        (PORT d[3] (2547:2547:2547) (2446:2446:2446))
        (PORT d[4] (3898:3898:3898) (4101:4101:4101))
        (PORT d[5] (2663:2663:2663) (2597:2597:2597))
        (PORT d[6] (2352:2352:2352) (2302:2302:2302))
        (PORT d[7] (2056:2056:2056) (2054:2054:2054))
        (PORT d[8] (2328:2328:2328) (2276:2276:2276))
        (PORT d[9] (2548:2548:2548) (2600:2600:2600))
        (PORT d[10] (2933:2933:2933) (2821:2821:2821))
        (PORT d[11] (2691:2691:2691) (2791:2791:2791))
        (PORT d[12] (2600:2600:2600) (2527:2527:2527))
        (PORT clk (2202:2202:2202) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2905:2905:2905) (2796:2796:2796))
        (PORT datab (758:758:758) (705:705:705))
        (PORT datac (2253:2253:2253) (2236:2236:2236))
        (PORT datad (1031:1031:1031) (975:975:975))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2009:2009:2009))
        (PORT clk (2221:2221:2221) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3172:3172:3172) (3159:3159:3159))
        (PORT d[1] (2634:2634:2634) (2568:2568:2568))
        (PORT d[2] (3238:3238:3238) (3260:3260:3260))
        (PORT d[3] (2484:2484:2484) (2467:2467:2467))
        (PORT d[4] (2404:2404:2404) (2389:2389:2389))
        (PORT d[5] (2876:2876:2876) (2789:2789:2789))
        (PORT d[6] (2954:2954:2954) (2899:2899:2899))
        (PORT d[7] (3746:3746:3746) (3866:3866:3866))
        (PORT d[8] (2352:2352:2352) (2327:2327:2327))
        (PORT d[9] (2379:2379:2379) (2330:2330:2330))
        (PORT d[10] (2241:2241:2241) (2166:2166:2166))
        (PORT d[11] (2322:2322:2322) (2279:2279:2279))
        (PORT d[12] (2520:2520:2520) (2541:2541:2541))
        (PORT clk (2218:2218:2218) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2346:2346:2346))
        (PORT clk (2218:2218:2218) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3676:3676:3676) (3699:3699:3699))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2690:2690:2690))
        (PORT d[1] (3333:3333:3333) (3229:3229:3229))
        (PORT d[2] (2960:2960:2960) (3051:3051:3051))
        (PORT d[3] (2854:2854:2854) (2736:2736:2736))
        (PORT d[4] (3878:3878:3878) (4078:4078:4078))
        (PORT d[5] (3519:3519:3519) (3546:3546:3546))
        (PORT d[6] (2641:2641:2641) (2587:2587:2587))
        (PORT d[7] (2886:2886:2886) (2944:2944:2944))
        (PORT d[8] (3627:3627:3627) (3702:3702:3702))
        (PORT d[9] (2819:2819:2819) (2830:2830:2830))
        (PORT d[10] (3331:3331:3331) (3248:3248:3248))
        (PORT d[11] (3032:3032:3032) (3139:3139:3139))
        (PORT d[12] (2879:2879:2879) (2796:2796:2796))
        (PORT clk (2220:2220:2220) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (1784:1784:1784))
        (PORT clk (2196:2196:2196) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (2805:2805:2805))
        (PORT d[1] (2929:2929:2929) (2834:2834:2834))
        (PORT d[2] (3566:3566:3566) (3574:3574:3574))
        (PORT d[3] (2418:2418:2418) (2413:2413:2413))
        (PORT d[4] (2207:2207:2207) (2215:2215:2215))
        (PORT d[5] (3201:3201:3201) (3090:3090:3090))
        (PORT d[6] (2616:2616:2616) (2565:2565:2565))
        (PORT d[7] (3637:3637:3637) (3670:3670:3670))
        (PORT d[8] (2500:2500:2500) (2533:2533:2533))
        (PORT d[9] (2373:2373:2373) (2297:2297:2297))
        (PORT d[10] (2505:2505:2505) (2417:2417:2417))
        (PORT d[11] (2360:2360:2360) (2317:2317:2317))
        (PORT d[12] (2180:2180:2180) (2189:2189:2189))
        (PORT clk (2193:2193:2193) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2638:2638:2638))
        (PORT clk (2193:2193:2193) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3651:3651:3651) (3675:3675:3675))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2634:2634:2634))
        (PORT d[1] (2989:2989:2989) (2899:2899:2899))
        (PORT d[2] (2914:2914:2914) (3000:3000:3000))
        (PORT d[3] (2546:2546:2546) (2445:2445:2445))
        (PORT d[4] (3785:3785:3785) (3983:3983:3983))
        (PORT d[5] (2324:2324:2324) (2272:2272:2272))
        (PORT d[6] (2322:2322:2322) (2281:2281:2281))
        (PORT d[7] (2055:2055:2055) (2049:2049:2049))
        (PORT d[8] (2352:2352:2352) (2307:2307:2307))
        (PORT d[9] (2842:2842:2842) (2877:2877:2877))
        (PORT d[10] (2603:2603:2603) (2510:2510:2510))
        (PORT d[11] (2778:2778:2778) (2882:2882:2882))
        (PORT d[12] (2535:2535:2535) (2462:2462:2462))
        (PORT clk (2195:2195:2195) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[11\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2905:2905:2905) (2795:2795:2795))
        (PORT datab (1013:1013:1013) (951:951:951))
        (PORT datac (2253:2253:2253) (2235:2235:2235))
        (PORT datad (990:990:990) (929:929:929))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[11\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datac (2346:2346:2346) (2357:2357:2357))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1813:1813:1813))
        (PORT clk (2225:2225:2225) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3040:3040:3040))
        (PORT d[1] (2662:2662:2662) (2593:2593:2593))
        (PORT d[2] (2920:2920:2920) (2959:2959:2959))
        (PORT d[3] (2446:2446:2446) (2426:2426:2426))
        (PORT d[4] (2177:2177:2177) (2201:2201:2201))
        (PORT d[5] (3156:3156:3156) (3050:3050:3050))
        (PORT d[6] (2674:2674:2674) (2633:2633:2633))
        (PORT d[7] (3745:3745:3745) (3866:3866:3866))
        (PORT d[8] (2368:2368:2368) (2327:2327:2327))
        (PORT d[9] (2641:2641:2641) (2579:2579:2579))
        (PORT d[10] (2513:2513:2513) (2434:2434:2434))
        (PORT d[11] (2318:2318:2318) (2276:2276:2276))
        (PORT d[12] (2494:2494:2494) (2516:2516:2516))
        (PORT clk (2222:2222:2222) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2264:2264:2264))
        (PORT clk (2222:2222:2222) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3680:3680:3680) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2651:2651:2651))
        (PORT d[1] (3356:3356:3356) (3264:3264:3264))
        (PORT d[2] (2933:2933:2933) (3025:3025:3025))
        (PORT d[3] (3485:3485:3485) (3392:3392:3392))
        (PORT d[4] (3825:3825:3825) (4022:4022:4022))
        (PORT d[5] (3480:3480:3480) (3509:3509:3509))
        (PORT d[6] (3796:3796:3796) (3848:3848:3848))
        (PORT d[7] (2632:2632:2632) (2716:2716:2716))
        (PORT d[8] (3613:3613:3613) (3687:3687:3687))
        (PORT d[9] (2561:2561:2561) (2616:2616:2616))
        (PORT d[10] (3634:3634:3634) (3542:3542:3542))
        (PORT d[11] (3057:3057:3057) (3162:3162:3162))
        (PORT d[12] (2945:2945:2945) (2861:2861:2861))
        (PORT clk (2224:2224:2224) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (1781:1781:1781))
        (PORT clk (2209:2209:2209) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3057:3057:3057))
        (PORT d[1] (2604:2604:2604) (2533:2533:2533))
        (PORT d[2] (3232:3232:3232) (3258:3258:3258))
        (PORT d[3] (2470:2470:2470) (2449:2449:2449))
        (PORT d[4] (2154:2154:2154) (2173:2173:2173))
        (PORT d[5] (3213:3213:3213) (3100:3100:3100))
        (PORT d[6] (2950:2950:2950) (2897:2897:2897))
        (PORT d[7] (3273:3273:3273) (3317:3317:3317))
        (PORT d[8] (2552:2552:2552) (2584:2584:2584))
        (PORT d[9] (2521:2521:2521) (2544:2544:2544))
        (PORT d[10] (2251:2251:2251) (2182:2182:2182))
        (PORT d[11] (2310:2310:2310) (2267:2267:2267))
        (PORT d[12] (2373:2373:2373) (2350:2350:2350))
        (PORT clk (2206:2206:2206) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2411:2411:2411))
        (PORT clk (2206:2206:2206) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3664:3664:3664) (3689:3689:3689))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2672:2672:2672))
        (PORT d[1] (3280:3280:3280) (3179:3179:3179))
        (PORT d[2] (3240:3240:3240) (3314:3314:3314))
        (PORT d[3] (3585:3585:3585) (3499:3499:3499))
        (PORT d[4] (3872:3872:3872) (4077:4077:4077))
        (PORT d[5] (2652:2652:2652) (2588:2588:2588))
        (PORT d[6] (4125:4125:4125) (4160:4160:4160))
        (PORT d[7] (2386:2386:2386) (2386:2386:2386))
        (PORT d[8] (3667:3667:3667) (3741:3741:3741))
        (PORT d[9] (2762:2762:2762) (2789:2789:2789))
        (PORT d[10] (3340:3340:3340) (3258:3258:3258))
        (PORT d[11] (2784:2784:2784) (2889:2889:2889))
        (PORT d[12] (2569:2569:2569) (2496:2496:2496))
        (PORT clk (2208:2208:2208) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[11\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2905:2905:2905) (2796:2796:2796))
        (PORT datab (989:989:989) (929:929:929))
        (PORT datac (2253:2253:2253) (2236:2236:2236))
        (PORT datad (961:961:961) (901:901:901))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[11\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2378:2378:2378) (2391:2391:2391))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1027:1027:1027))
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (2667:2667:2667))
        (PORT d[1] (3697:3697:3697) (3598:3598:3598))
        (PORT d[2] (2948:2948:2948) (3038:3038:3038))
        (PORT d[3] (3261:3261:3261) (3196:3196:3196))
        (PORT d[4] (4965:4965:4965) (4935:4935:4935))
        (PORT d[5] (3156:3156:3156) (3201:3201:3201))
        (PORT d[6] (3458:3458:3458) (3526:3526:3526))
        (PORT d[7] (3168:3168:3168) (3223:3223:3223))
        (PORT d[8] (3632:3632:3632) (3709:3709:3709))
        (PORT d[9] (3106:3106:3106) (3126:3126:3126))
        (PORT d[10] (2948:2948:2948) (2876:2876:2876))
        (PORT d[11] (3023:3023:3023) (3127:3127:3127))
        (PORT d[12] (4006:4006:4006) (3941:3941:3941))
        (PORT clk (2236:2236:2236) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2428:2428:2428))
        (PORT clk (2236:2236:2236) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
        (PORT d[0] (3410:3410:3410) (3419:3419:3419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (790:790:790) (762:762:762))
        (PORT clk (2229:2229:2229) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2633:2633:2633))
        (PORT d[1] (3329:3329:3329) (3241:3241:3241))
        (PORT d[2] (2949:2949:2949) (3040:3040:3040))
        (PORT d[3] (3268:3268:3268) (3202:3202:3202))
        (PORT d[4] (4721:4721:4721) (4709:4709:4709))
        (PORT d[5] (3465:3465:3465) (3497:3497:3497))
        (PORT d[6] (3793:3793:3793) (3847:3847:3847))
        (PORT d[7] (2896:2896:2896) (2959:2959:2959))
        (PORT d[8] (3513:3513:3513) (3576:3576:3576))
        (PORT d[9] (2598:2598:2598) (2654:2654:2654))
        (PORT d[10] (2998:2998:2998) (2928:2928:2928))
        (PORT d[11] (3022:3022:3022) (3130:3130:3130))
        (PORT d[12] (2912:2912:2912) (2830:2830:2830))
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (2951:2951:2951))
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2253:2253:2253))
        (PORT d[0] (3494:3494:3494) (3479:3479:3479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[11\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (996:996:996))
        (PORT datab (332:332:332) (429:429:429))
        (PORT datac (1926:1926:1926) (1872:1872:1872))
        (PORT datad (1953:1953:1953) (1917:1917:1917))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1059:1059:1059))
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2643:2643:2643))
        (PORT d[1] (3673:3673:3673) (3576:3576:3576))
        (PORT d[2] (2622:2622:2622) (2719:2719:2719))
        (PORT d[3] (3273:3273:3273) (3208:3208:3208))
        (PORT d[4] (4598:4598:4598) (4578:4578:4578))
        (PORT d[5] (3142:3142:3142) (3185:3185:3185))
        (PORT d[6] (3229:3229:3229) (3315:3315:3315))
        (PORT d[7] (2938:2938:2938) (3031:3031:3031))
        (PORT d[8] (4174:4174:4174) (4200:4200:4200))
        (PORT d[9] (3952:3952:3952) (4073:4073:4073))
        (PORT d[10] (2633:2633:2633) (2575:2575:2575))
        (PORT d[11] (3010:3010:3010) (3116:3116:3116))
        (PORT d[12] (4012:4012:4012) (3948:3948:3948))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2720:2720:2720))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2265:2265:2265))
        (PORT d[0] (3539:3539:3539) (3482:3482:3482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1077:1077:1077) (1034:1034:1034))
        (PORT clk (2244:2244:2244) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2639:2639:2639))
        (PORT d[1] (3971:3971:3971) (3855:3855:3855))
        (PORT d[2] (2605:2605:2605) (2714:2714:2714))
        (PORT d[3] (3557:3557:3557) (3469:3469:3469))
        (PORT d[4] (4896:4896:4896) (4844:4844:4844))
        (PORT d[5] (3176:3176:3176) (3210:3210:3210))
        (PORT d[6] (3521:3521:3521) (3595:3595:3595))
        (PORT d[7] (3219:3219:3219) (3271:3271:3271))
        (PORT d[8] (4180:4180:4180) (4206:4206:4206))
        (PORT d[9] (2814:2814:2814) (2856:2856:2856))
        (PORT d[10] (2882:2882:2882) (2797:2797:2797))
        (PORT d[11] (2644:2644:2644) (2761:2761:2761))
        (PORT d[12] (4012:4012:4012) (3948:3948:3948))
        (PORT clk (2241:2241:2241) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2205:2205:2205))
        (PORT clk (2241:2241:2241) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2268:2268:2268))
        (PORT d[0] (3740:3740:3740) (3645:3645:3645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[11\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (999:999:999))
        (PORT datab (334:334:334) (431:431:431))
        (PORT datac (2042:2042:2042) (2001:2001:2001))
        (PORT datad (1947:1947:1947) (1890:1890:1890))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2182:2182:2182) (2117:2117:2117))
        (PORT datab (1040:1040:1040) (1024:1024:1024))
        (PORT datac (191:191:191) (221:221:221))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0_bypass\[55\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (712:712:712) (683:683:683))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2305:2305:2305))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1081:1081:1081))
        (PORT clk (2259:2259:2259) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (2019:2019:2019))
        (PORT d[1] (1641:1641:1641) (1564:1564:1564))
        (PORT d[2] (2252:2252:2252) (2158:2158:2158))
        (PORT d[3] (2219:2219:2219) (2242:2242:2242))
        (PORT d[4] (1751:1751:1751) (1736:1736:1736))
        (PORT d[5] (2179:2179:2179) (2079:2079:2079))
        (PORT d[6] (2258:2258:2258) (2184:2184:2184))
        (PORT d[7] (2357:2357:2357) (2436:2436:2436))
        (PORT d[8] (1453:1453:1453) (1414:1414:1414))
        (PORT d[9] (1783:1783:1783) (1747:1747:1747))
        (PORT d[10] (1698:1698:1698) (1644:1644:1644))
        (PORT d[11] (1746:1746:1746) (1718:1718:1718))
        (PORT d[12] (1704:1704:1704) (1658:1658:1658))
        (PORT clk (2256:2256:2256) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1774:1774:1774))
        (PORT clk (2256:2256:2256) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
        (PORT d[0] (2449:2449:2449) (2328:2328:2328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (1782:1782:1782))
        (PORT d[1] (2232:2232:2232) (2115:2115:2115))
        (PORT d[2] (1993:1993:1993) (1902:1902:1902))
        (PORT d[3] (2192:2192:2192) (2224:2224:2224))
        (PORT d[4] (2275:2275:2275) (2225:2225:2225))
        (PORT d[5] (2417:2417:2417) (2396:2396:2396))
        (PORT d[6] (1435:1435:1435) (1405:1405:1405))
        (PORT d[7] (1907:1907:1907) (1840:1840:1840))
        (PORT d[8] (1413:1413:1413) (1362:1362:1362))
        (PORT d[9] (1718:1718:1718) (1667:1667:1667))
        (PORT d[10] (1632:1632:1632) (1563:1563:1563))
        (PORT d[11] (1439:1439:1439) (1399:1399:1399))
        (PORT d[12] (1682:1682:1682) (1630:1630:1630))
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (PORT stall (2126:2126:2126) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (PORT d[0] (1481:1481:1481) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1688:1688:1688) (1645:1645:1645))
        (PORT clk (2228:2228:2228) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2115:2115:2115))
        (PORT d[1] (1967:1967:1967) (1916:1916:1916))
        (PORT d[2] (2324:2324:2324) (2281:2281:2281))
        (PORT d[3] (2266:2266:2266) (2283:2283:2283))
        (PORT d[4] (2319:2319:2319) (2381:2381:2381))
        (PORT d[5] (2490:2490:2490) (2491:2491:2491))
        (PORT d[6] (2485:2485:2485) (2511:2511:2511))
        (PORT d[7] (2211:2211:2211) (2223:2223:2223))
        (PORT d[8] (1883:1883:1883) (1910:1910:1910))
        (PORT d[9] (2303:2303:2303) (2256:2256:2256))
        (PORT d[10] (2399:2399:2399) (2344:2344:2344))
        (PORT d[11] (2116:2116:2116) (2107:2107:2107))
        (PORT d[12] (1810:1810:1810) (1806:1806:1806))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (1748:1748:1748))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (PORT d[0] (2335:2335:2335) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2045:2045:2045))
        (PORT d[1] (2269:2269:2269) (2203:2203:2203))
        (PORT d[2] (2253:2253:2253) (2167:2167:2167))
        (PORT d[3] (1789:1789:1789) (1771:1771:1771))
        (PORT d[4] (2660:2660:2660) (2711:2711:2711))
        (PORT d[5] (2186:2186:2186) (2194:2194:2194))
        (PORT d[6] (2107:2107:2107) (1979:1979:1979))
        (PORT d[7] (2281:2281:2281) (2250:2250:2250))
        (PORT d[8] (2379:2379:2379) (2202:2202:2202))
        (PORT d[9] (2470:2470:2470) (2467:2467:2467))
        (PORT d[10] (2034:2034:2034) (2001:2001:2001))
        (PORT d[11] (1775:1775:1775) (1765:1765:1765))
        (PORT d[12] (1836:1836:1836) (1836:1836:1836))
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (PORT stall (2727:2727:2727) (2959:2959:2959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (PORT d[0] (1581:1581:1581) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1435:1435:1435))
        (PORT datab (1374:1374:1374) (1391:1391:1391))
        (PORT datac (946:946:946) (871:871:871))
        (PORT datad (1778:1778:1778) (1684:1684:1684))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1107:1107:1107))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1635:1635:1635) (1570:1570:1570))
        (PORT d[1] (1347:1347:1347) (1278:1278:1278))
        (PORT d[2] (2305:2305:2305) (2211:2211:2211))
        (PORT d[3] (2268:2268:2268) (2294:2294:2294))
        (PORT d[4] (2433:2433:2433) (2402:2402:2402))
        (PORT d[5] (2526:2526:2526) (2417:2417:2417))
        (PORT d[6] (2436:2436:2436) (2308:2308:2308))
        (PORT d[7] (2334:2334:2334) (2399:2399:2399))
        (PORT d[8] (1407:1407:1407) (1362:1362:1362))
        (PORT d[9] (1426:1426:1426) (1400:1400:1400))
        (PORT d[10] (1661:1661:1661) (1596:1596:1596))
        (PORT d[11] (1629:1629:1629) (1549:1549:1549))
        (PORT d[12] (1405:1405:1405) (1360:1360:1360))
        (PORT clk (2243:2243:2243) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1578:1578:1578) (1468:1468:1468))
        (PORT clk (2243:2243:2243) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (PORT d[0] (2127:2127:2127) (2020:2020:2020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1536:1536:1536))
        (PORT d[1] (1646:1646:1646) (1574:1574:1574))
        (PORT d[2] (1654:1654:1654) (1571:1571:1571))
        (PORT d[3] (2239:2239:2239) (2276:2276:2276))
        (PORT d[4] (2277:2277:2277) (2227:2227:2227))
        (PORT d[5] (1764:1764:1764) (1712:1712:1712))
        (PORT d[6] (1122:1122:1122) (1103:1103:1103))
        (PORT d[7] (1592:1592:1592) (1531:1531:1531))
        (PORT d[8] (1369:1369:1369) (1316:1316:1316))
        (PORT d[9] (1698:1698:1698) (1645:1645:1645))
        (PORT d[10] (1665:1665:1665) (1596:1596:1596))
        (PORT d[11] (1431:1431:1431) (1395:1395:1395))
        (PORT d[12] (1339:1339:1339) (1273:1273:1273))
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (PORT stall (2282:2282:2282) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (PORT d[0] (1469:1469:1469) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (1808:1808:1808))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2892:2892:2892))
        (PORT d[1] (2668:2668:2668) (2631:2631:2631))
        (PORT d[2] (2528:2528:2528) (2537:2537:2537))
        (PORT d[3] (2338:2338:2338) (2394:2394:2394))
        (PORT d[4] (2240:2240:2240) (2260:2260:2260))
        (PORT d[5] (3723:3723:3723) (3727:3727:3727))
        (PORT d[6] (3401:3401:3401) (3354:3354:3354))
        (PORT d[7] (3230:3230:3230) (3224:3224:3224))
        (PORT d[8] (2280:2280:2280) (2331:2331:2331))
        (PORT d[9] (2148:2148:2148) (2145:2145:2145))
        (PORT d[10] (2498:2498:2498) (2490:2490:2490))
        (PORT d[11] (2218:2218:2218) (2248:2248:2248))
        (PORT d[12] (2238:2238:2238) (2251:2251:2251))
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2153:2153:2153))
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (PORT d[0] (2737:2737:2737) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2484:2484:2484))
        (PORT d[1] (2350:2350:2350) (2305:2305:2305))
        (PORT d[2] (2539:2539:2539) (2456:2456:2456))
        (PORT d[3] (2158:2158:2158) (2192:2192:2192))
        (PORT d[4] (2639:2639:2639) (2692:2692:2692))
        (PORT d[5] (2570:2570:2570) (2597:2597:2597))
        (PORT d[6] (2751:2751:2751) (2711:2711:2711))
        (PORT d[7] (2748:2748:2748) (2755:2755:2755))
        (PORT d[8] (2716:2716:2716) (2689:2689:2689))
        (PORT d[9] (2811:2811:2811) (2807:2807:2807))
        (PORT d[10] (2667:2667:2667) (2622:2622:2622))
        (PORT d[11] (2728:2728:2728) (2691:2691:2691))
        (PORT d[12] (2179:2179:2179) (2185:2185:2185))
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (PORT stall (2949:2949:2949) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2187:2187:2187))
        (PORT d[0] (1915:1915:1915) (1861:1861:1861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1446:1446:1446) (1441:1441:1441))
        (PORT datab (1379:1379:1379) (1396:1396:1396))
        (PORT datac (615:615:615) (553:553:553))
        (PORT datad (1741:1741:1741) (1727:1727:1727))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1084:1084:1084))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1571:1571:1571))
        (PORT d[1] (1364:1364:1364) (1303:1303:1303))
        (PORT d[2] (2306:2306:2306) (2214:2214:2214))
        (PORT d[3] (2045:2045:2045) (1974:1974:1974))
        (PORT d[4] (1976:1976:1976) (1950:1950:1950))
        (PORT d[5] (2535:2535:2535) (2427:2427:2427))
        (PORT d[6] (2284:2284:2284) (2211:2211:2211))
        (PORT d[7] (2704:2704:2704) (2768:2768:2768))
        (PORT d[8] (1394:1394:1394) (1353:1353:1353))
        (PORT d[9] (1409:1409:1409) (1383:1383:1383))
        (PORT d[10] (1666:1666:1666) (1609:1609:1609))
        (PORT d[11] (1661:1661:1661) (1579:1579:1579))
        (PORT d[12] (1342:1342:1342) (1294:1294:1294))
        (PORT clk (2243:2243:2243) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (1599:1599:1599))
        (PORT clk (2243:2243:2243) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (PORT d[0] (2306:2306:2306) (2153:2153:2153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1510:1510:1510))
        (PORT d[1] (1969:1969:1969) (1879:1879:1879))
        (PORT d[2] (1660:1660:1660) (1572:1572:1572))
        (PORT d[3] (2222:2222:2222) (2261:2261:2261))
        (PORT d[4] (2302:2302:2302) (2251:2251:2251))
        (PORT d[5] (1795:1795:1795) (1743:1743:1743))
        (PORT d[6] (1118:1118:1118) (1098:1098:1098))
        (PORT d[7] (1857:1857:1857) (1752:1752:1752))
        (PORT d[8] (1351:1351:1351) (1297:1297:1297))
        (PORT d[9] (1675:1675:1675) (1617:1617:1617))
        (PORT d[10] (1578:1578:1578) (1507:1507:1507))
        (PORT d[11] (1411:1411:1411) (1374:1374:1374))
        (PORT d[12] (1335:1335:1335) (1296:1296:1296))
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (PORT stall (2296:2296:2296) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2193:2193:2193))
        (PORT d[0] (1179:1179:1179) (1083:1083:1083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (741:741:741) (711:711:711))
        (PORT clk (2258:2258:2258) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (1880:1880:1880))
        (PORT d[1] (1655:1655:1655) (1580:1580:1580))
        (PORT d[2] (1968:1968:1968) (1874:1874:1874))
        (PORT d[3] (1908:1908:1908) (1939:1939:1939))
        (PORT d[4] (1787:1787:1787) (1772:1772:1772))
        (PORT d[5] (2423:2423:2423) (2300:2300:2300))
        (PORT d[6] (2088:2088:2088) (1978:1978:1978))
        (PORT d[7] (2393:2393:2393) (2467:2467:2467))
        (PORT d[8] (1705:1705:1705) (1649:1649:1649))
        (PORT d[9] (1748:1748:1748) (1708:1708:1708))
        (PORT d[10] (2004:2004:2004) (1937:1937:1937))
        (PORT d[11] (2311:2311:2311) (2233:2233:2233))
        (PORT d[12] (1739:1739:1739) (1692:1692:1692))
        (PORT clk (2255:2255:2255) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (1755:1755:1755))
        (PORT clk (2255:2255:2255) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2284:2284:2284))
        (PORT d[0] (2442:2442:2442) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (1964:1964:1964))
        (PORT d[1] (2252:2252:2252) (2135:2135:2135))
        (PORT d[2] (1979:1979:1979) (1921:1921:1921))
        (PORT d[3] (2563:2563:2563) (2591:2591:2591))
        (PORT d[4] (2184:2184:2184) (2203:2203:2203))
        (PORT d[5] (2418:2418:2418) (2399:2399:2399))
        (PORT d[6] (1457:1457:1457) (1428:1428:1428))
        (PORT d[7] (1794:1794:1794) (1703:1703:1703))
        (PORT d[8] (1708:1708:1708) (1648:1648:1648))
        (PORT d[9] (2421:2421:2421) (2370:2370:2370))
        (PORT d[10] (1906:1906:1906) (1826:1826:1826))
        (PORT d[11] (1761:1761:1761) (1709:1709:1709))
        (PORT d[12] (2265:2265:2265) (2157:2157:2157))
        (PORT clk (2216:2216:2216) (2203:2203:2203))
        (PORT stall (2167:2167:2167) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2203:2203:2203))
        (PORT d[0] (1765:1765:1765) (1638:1638:1638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1448:1448:1448) (1443:1443:1443))
        (PORT datab (944:944:944) (878:878:878))
        (PORT datac (1345:1345:1345) (1367:1367:1367))
        (PORT datad (890:890:890) (824:824:824))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (804:804:804) (781:781:781))
        (PORT clk (2259:2259:2259) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (1908:1908:1908))
        (PORT d[1] (1707:1707:1707) (1637:1637:1637))
        (PORT d[2] (1936:1936:1936) (1852:1852:1852))
        (PORT d[3] (1904:1904:1904) (1930:1930:1930))
        (PORT d[4] (1988:1988:1988) (1952:1952:1952))
        (PORT d[5] (2488:2488:2488) (2370:2370:2370))
        (PORT d[6] (2121:2121:2121) (1999:1999:1999))
        (PORT d[7] (2375:2375:2375) (2451:2451:2451))
        (PORT d[8] (1779:1779:1779) (1724:1724:1724))
        (PORT d[9] (1736:1736:1736) (1698:1698:1698))
        (PORT d[10] (2009:2009:2009) (1947:1947:1947))
        (PORT d[11] (1923:1923:1923) (1863:1863:1863))
        (PORT d[12] (1769:1769:1769) (1726:1726:1726))
        (PORT clk (2256:2256:2256) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1770:1770:1770))
        (PORT clk (2256:2256:2256) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
        (PORT d[0] (2447:2447:2447) (2324:2324:2324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2232:2232:2232))
        (PORT d[1] (1895:1895:1895) (1795:1795:1795))
        (PORT d[2] (1974:1974:1974) (1885:1885:1885))
        (PORT d[3] (2180:2180:2180) (2210:2210:2210))
        (PORT d[4] (1959:1959:1959) (1919:1919:1919))
        (PORT d[5] (2122:2122:2122) (2121:2121:2121))
        (PORT d[6] (1450:1450:1450) (1420:1420:1420))
        (PORT d[7] (1882:1882:1882) (1781:1781:1781))
        (PORT d[8] (1694:1694:1694) (1633:1633:1633))
        (PORT d[9] (2018:2018:2018) (1953:1953:1953))
        (PORT d[10] (1986:1986:1986) (1905:1905:1905))
        (PORT d[11] (1755:1755:1755) (1702:1702:1702))
        (PORT d[12] (2194:2194:2194) (2087:2087:2087))
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (PORT stall (2395:2395:2395) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2204:2204:2204))
        (PORT d[0] (1486:1486:1486) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1488:1488:1488) (1474:1474:1474))
        (PORT clk (2228:2228:2228) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2131:2131:2131))
        (PORT d[1] (2303:2303:2303) (2234:2234:2234))
        (PORT d[2] (2781:2781:2781) (2760:2760:2760))
        (PORT d[3] (2274:2274:2274) (2273:2273:2273))
        (PORT d[4] (1820:1820:1820) (1825:1825:1825))
        (PORT d[5] (2794:2794:2794) (2783:2783:2783))
        (PORT d[6] (2733:2733:2733) (2710:2710:2710))
        (PORT d[7] (2432:2432:2432) (2410:2410:2410))
        (PORT d[8] (1875:1875:1875) (1902:1902:1902))
        (PORT d[9] (2282:2282:2282) (2221:2221:2221))
        (PORT d[10] (2341:2341:2341) (2174:2174:2174))
        (PORT d[11] (2191:2191:2191) (2189:2189:2189))
        (PORT d[12] (1829:1829:1829) (1826:1826:1826))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2095:2095:2095))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (PORT d[0] (2763:2763:2763) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2400:2400:2400))
        (PORT d[1] (2018:2018:2018) (1969:1969:1969))
        (PORT d[2] (2420:2420:2420) (2383:2383:2383))
        (PORT d[3] (2122:2122:2122) (2104:2104:2104))
        (PORT d[4] (2342:2342:2342) (2370:2370:2370))
        (PORT d[5] (2185:2185:2185) (2193:2193:2193))
        (PORT d[6] (2554:2554:2554) (2548:2548:2548))
        (PORT d[7] (2073:2073:2073) (2069:2069:2069))
        (PORT d[8] (2358:2358:2358) (2332:2332:2332))
        (PORT d[9] (2471:2471:2471) (2467:2467:2467))
        (PORT d[10] (2271:2271:2271) (2215:2215:2215))
        (PORT d[11] (1824:1824:1824) (1815:1815:1815))
        (PORT d[12] (1829:1829:1829) (1831:1831:1831))
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (PORT stall (2436:2436:2436) (2643:2643:2643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2176:2176:2176))
        (PORT d[0] (1841:1841:1841) (1758:1758:1758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1448:1448:1448) (1443:1443:1443))
        (PORT datab (1380:1380:1380) (1398:1398:1398))
        (PORT datac (953:953:953) (881:881:881))
        (PORT datad (1608:1608:1608) (1434:1434:1434))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (1266:1266:1266) (1261:1261:1261))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1323:1323:1323))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (PORT datab (672:672:672) (665:665:665))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1413:1413:1413) (1377:1377:1377))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (774:774:774))
        (PORT datab (1323:1323:1323) (1269:1269:1269))
        (PORT datac (1665:1665:1665) (1628:1628:1628))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RDM\|conteudo\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1695:1695:1695) (1631:1631:1631))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RI\|conteudo\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1921:1921:1921))
        (PORT asdata (2008:2008:2008) (1976:1976:1976))
        (PORT ena (1387:1387:1387) (1352:1352:1352))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DECOD\|Decoder0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (530:530:530))
        (PORT datac (444:444:444) (499:499:499))
        (PORT datad (224:224:224) (250:250:250))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (676:676:676) (619:619:619))
        (PORT datac (215:215:215) (246:246:246))
        (PORT datad (388:388:388) (368:368:368))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2168:2168:2168))
        (PORT clk (2208:2208:2208) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3085:3085:3085))
        (PORT d[1] (3334:3334:3334) (3405:3405:3405))
        (PORT d[2] (2815:2815:2815) (2816:2816:2816))
        (PORT d[3] (2573:2573:2573) (2584:2584:2584))
        (PORT d[4] (2330:2330:2330) (2389:2389:2389))
        (PORT d[5] (3277:3277:3277) (3237:3237:3237))
        (PORT d[6] (3432:3432:3432) (3430:3430:3430))
        (PORT d[7] (2898:2898:2898) (2935:2935:2935))
        (PORT d[8] (2563:2563:2563) (2595:2595:2595))
        (PORT d[9] (2543:2543:2543) (2571:2571:2571))
        (PORT d[10] (2701:2701:2701) (2678:2678:2678))
        (PORT d[11] (2535:2535:2535) (2549:2549:2549))
        (PORT d[12] (2542:2542:2542) (2560:2560:2560))
        (PORT clk (2205:2205:2205) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (2904:2904:2904))
        (PORT clk (2205:2205:2205) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3663:3663:3663) (3687:3687:3687))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3339:3339:3339))
        (PORT d[1] (1951:1951:1951) (2012:2012:2012))
        (PORT d[2] (2660:2660:2660) (2776:2776:2776))
        (PORT d[3] (3606:3606:3606) (3511:3511:3511))
        (PORT d[4] (4681:4681:4681) (4646:4646:4646))
        (PORT d[5] (3549:3549:3549) (3614:3614:3614))
        (PORT d[6] (4043:4043:4043) (4154:4154:4154))
        (PORT d[7] (2794:2794:2794) (2847:2847:2847))
        (PORT d[8] (4126:4126:4126) (4152:4152:4152))
        (PORT d[9] (4635:4635:4635) (4741:4741:4741))
        (PORT d[10] (3379:3379:3379) (3350:3350:3350))
        (PORT d[11] (3443:3443:3443) (3587:3587:3587))
        (PORT d[12] (4476:4476:4476) (4358:4358:4358))
        (PORT clk (2207:2207:2207) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1681:1681:1681))
        (PORT clk (2189:2189:2189) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2716:2716:2716))
        (PORT d[1] (2596:2596:2596) (2493:2493:2493))
        (PORT d[2] (3269:3269:3269) (3135:3135:3135))
        (PORT d[3] (2220:2220:2220) (2261:2261:2261))
        (PORT d[4] (2137:2137:2137) (2150:2150:2150))
        (PORT d[5] (3024:3024:3024) (2992:2992:2992))
        (PORT d[6] (2664:2664:2664) (2608:2608:2608))
        (PORT d[7] (2740:2740:2740) (2825:2825:2825))
        (PORT d[8] (2349:2349:2349) (2310:2310:2310))
        (PORT d[9] (2537:2537:2537) (2432:2432:2432))
        (PORT d[10] (2521:2521:2521) (2414:2414:2414))
        (PORT d[11] (2303:2303:2303) (2262:2262:2262))
        (PORT d[12] (2083:2083:2083) (2074:2074:2074))
        (PORT clk (2186:2186:2186) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2234:2234:2234))
        (PORT clk (2186:2186:2186) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3644:3644:3644) (3669:3669:3669))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (1925:1925:1925))
        (PORT d[1] (2680:2680:2680) (2588:2588:2588))
        (PORT d[2] (2233:2233:2233) (2316:2316:2316))
        (PORT d[3] (2196:2196:2196) (2103:2103:2103))
        (PORT d[4] (3794:3794:3794) (3992:3992:3992))
        (PORT d[5] (1986:1986:1986) (1936:1936:1936))
        (PORT d[6] (1672:1672:1672) (1643:1643:1643))
        (PORT d[7] (2053:2053:2053) (2047:2047:2047))
        (PORT d[8] (1997:1997:1997) (1958:1958:1958))
        (PORT d[9] (1944:1944:1944) (1889:1889:1889))
        (PORT d[10] (2553:2553:2553) (2452:2452:2452))
        (PORT d[11] (2341:2341:2341) (2457:2457:2457))
        (PORT d[12] (2208:2208:2208) (2141:2141:2141))
        (PORT clk (2188:2188:2188) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[15\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1472:1472:1472))
        (PORT datab (1777:1777:1777) (1821:1821:1821))
        (PORT datac (2433:2433:2433) (2470:2470:2470))
        (PORT datad (1288:1288:1288) (1243:1243:1243))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (1788:1788:1788))
        (PORT clk (2155:2155:2155) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (2939:2939:2939))
        (PORT d[1] (2723:2723:2723) (2670:2670:2670))
        (PORT d[2] (2738:2738:2738) (2734:2734:2734))
        (PORT d[3] (2286:2286:2286) (2330:2330:2330))
        (PORT d[4] (2536:2536:2536) (2568:2568:2568))
        (PORT d[5] (2715:2715:2715) (2695:2695:2695))
        (PORT d[6] (3242:3242:3242) (3277:3277:3277))
        (PORT d[7] (2565:2565:2565) (2601:2601:2601))
        (PORT d[8] (2551:2551:2551) (2586:2586:2586))
        (PORT d[9] (2499:2499:2499) (2495:2495:2495))
        (PORT d[10] (2681:2681:2681) (2658:2658:2658))
        (PORT d[11] (2557:2557:2557) (2574:2574:2574))
        (PORT d[12] (2254:2254:2254) (2298:2298:2298))
        (PORT clk (2152:2152:2152) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2742:2742:2742))
        (PORT clk (2152:2152:2152) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2179:2179:2179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3610:3610:3610) (3634:3634:3634))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2180:2180:2180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3410:3410:3410))
        (PORT d[1] (2012:2012:2012) (2076:2076:2076))
        (PORT d[2] (2666:2666:2666) (2743:2743:2743))
        (PORT d[3] (3020:3020:3020) (2866:2866:2866))
        (PORT d[4] (4656:4656:4656) (4624:4624:4624))
        (PORT d[5] (3636:3636:3636) (3727:3727:3727))
        (PORT d[6] (4683:4683:4683) (4775:4775:4775))
        (PORT d[7] (2920:2920:2920) (2973:2973:2973))
        (PORT d[8] (4752:4752:4752) (4742:4742:4742))
        (PORT d[9] (3924:3924:3924) (4027:4027:4027))
        (PORT d[10] (3751:3751:3751) (3717:3717:3717))
        (PORT d[11] (3722:3722:3722) (3858:3858:3858))
        (PORT d[12] (4834:4834:4834) (4721:4721:4721))
        (PORT clk (2154:2154:2154) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2177:2177:2177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2056:2056:2056))
        (PORT clk (2185:2185:2185) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3378:3378:3378) (3351:3351:3351))
        (PORT d[1] (3002:3002:3002) (2959:2959:2959))
        (PORT d[2] (3120:3120:3120) (3110:3110:3110))
        (PORT d[3] (2561:2561:2561) (2574:2574:2574))
        (PORT d[4] (2339:2339:2339) (2386:2386:2386))
        (PORT d[5] (2748:2748:2748) (2732:2732:2732))
        (PORT d[6] (2764:2764:2764) (2746:2746:2746))
        (PORT d[7] (2636:2636:2636) (2683:2683:2683))
        (PORT d[8] (2555:2555:2555) (2592:2592:2592))
        (PORT d[9] (2543:2543:2543) (2571:2571:2571))
        (PORT d[10] (2680:2680:2680) (2654:2654:2654))
        (PORT d[11] (2262:2262:2262) (2300:2300:2300))
        (PORT d[12] (2557:2557:2557) (2588:2588:2588))
        (PORT clk (2182:2182:2182) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2286:2286:2286))
        (PORT clk (2182:2182:2182) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3640:3640:3640) (3666:3666:3666))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3443:3443:3443))
        (PORT d[1] (1915:1915:1915) (1978:1978:1978))
        (PORT d[2] (3016:3016:3016) (3111:3111:3111))
        (PORT d[3] (3341:3341:3341) (3171:3171:3171))
        (PORT d[4] (4643:4643:4643) (4605:4605:4605))
        (PORT d[5] (3615:3615:3615) (3713:3713:3713))
        (PORT d[6] (4359:4359:4359) (4463:4463:4463))
        (PORT d[7] (3205:3205:3205) (3247:3247:3247))
        (PORT d[8] (4418:4418:4418) (4433:4433:4433))
        (PORT d[9] (4264:4264:4264) (4358:4358:4358))
        (PORT d[10] (3433:3433:3433) (3410:3410:3410))
        (PORT d[11] (3391:3391:3391) (3536:3536:3536))
        (PORT d[12] (4487:4487:4487) (4388:4388:4388))
        (PORT clk (2184:2184:2184) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[15\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1947:1947:1947) (1942:1942:1942))
        (PORT datab (745:745:745) (698:698:698))
        (PORT datac (2436:2436:2436) (2473:2473:2473))
        (PORT datad (1450:1450:1450) (1323:1323:1323))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (1828:1828:1828))
        (PORT clk (2190:2190:2190) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2711:2711:2711))
        (PORT d[1] (2705:2705:2705) (2651:2651:2651))
        (PORT d[2] (2764:2764:2764) (2743:2743:2743))
        (PORT d[3] (2320:2320:2320) (2362:2362:2362))
        (PORT d[4] (2358:2358:2358) (2395:2395:2395))
        (PORT d[5] (3096:3096:3096) (3062:3062:3062))
        (PORT d[6] (3044:3044:3044) (2983:2983:2983))
        (PORT d[7] (2554:2554:2554) (2590:2590:2590))
        (PORT d[8] (2572:2572:2572) (2589:2589:2589))
        (PORT d[9] (2196:2196:2196) (2210:2210:2210))
        (PORT d[10] (2661:2661:2661) (2612:2612:2612))
        (PORT d[11] (2503:2503:2503) (2505:2505:2505))
        (PORT d[12] (2493:2493:2493) (2475:2475:2475))
        (PORT clk (2187:2187:2187) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2358:2358:2358))
        (PORT clk (2187:2187:2187) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3645:3645:3645) (3673:3673:3673))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2528:2528:2528))
        (PORT d[1] (2340:2340:2340) (2392:2392:2392))
        (PORT d[2] (2304:2304:2304) (2391:2391:2391))
        (PORT d[3] (2673:2673:2673) (2537:2537:2537))
        (PORT d[4] (4000:4000:4000) (3959:3959:3959))
        (PORT d[5] (3667:3667:3667) (3764:3764:3764))
        (PORT d[6] (5030:5030:5030) (5106:5106:5106))
        (PORT d[7] (3340:3340:3340) (3430:3430:3430))
        (PORT d[8] (3179:3179:3179) (3179:3179:3179))
        (PORT d[9] (3636:3636:3636) (3759:3759:3759))
        (PORT d[10] (4103:4103:4103) (4058:4058:4058))
        (PORT d[11] (4035:4035:4035) (4159:4159:4159))
        (PORT d[12] (5163:5163:5163) (5038:5038:5038))
        (PORT clk (2189:2189:2189) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1677:1677:1677))
        (PORT clk (2208:2208:2208) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2683:2683:2683))
        (PORT d[1] (2555:2555:2555) (2456:2456:2456))
        (PORT d[2] (3520:3520:3520) (3530:3530:3530))
        (PORT d[3] (2275:2275:2275) (2323:2323:2323))
        (PORT d[4] (2409:2409:2409) (2388:2388:2388))
        (PORT d[5] (3058:3058:3058) (3023:3023:3023))
        (PORT d[6] (2652:2652:2652) (2597:2597:2597))
        (PORT d[7] (2980:2980:2980) (3045:3045:3045))
        (PORT d[8] (2263:2263:2263) (2192:2192:2192))
        (PORT d[9] (2374:2374:2374) (2347:2347:2347))
        (PORT d[10] (2434:2434:2434) (2391:2391:2391))
        (PORT d[11] (2335:2335:2335) (2293:2293:2293))
        (PORT d[12] (1848:1848:1848) (1862:1862:1862))
        (PORT clk (2205:2205:2205) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2202:2202:2202))
        (PORT clk (2205:2205:2205) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3663:3663:3663) (3690:3690:3690))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (1924:1924:1924))
        (PORT d[1] (2656:2656:2656) (2575:2575:2575))
        (PORT d[2] (2567:2567:2567) (2635:2635:2635))
        (PORT d[3] (1910:1910:1910) (1828:1828:1828))
        (PORT d[4] (3604:3604:3604) (3542:3542:3542))
        (PORT d[5] (1971:1971:1971) (1921:1921:1921))
        (PORT d[6] (1664:1664:1664) (1634:1634:1634))
        (PORT d[7] (2772:2772:2772) (2762:2762:2762))
        (PORT d[8] (1713:1713:1713) (1685:1685:1685))
        (PORT d[9] (1628:1628:1628) (1574:1574:1574))
        (PORT d[10] (2600:2600:2600) (2499:2499:2499))
        (PORT d[11] (2850:2850:2850) (2912:2912:2912))
        (PORT d[12] (1895:1895:1895) (1830:1830:1830))
        (PORT clk (2207:2207:2207) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[15\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (717:717:717))
        (PORT datab (1776:1776:1776) (1820:1820:1820))
        (PORT datac (2434:2434:2434) (2471:2471:2471))
        (PORT datad (1735:1735:1735) (1578:1578:1578))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[15\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2608:2608:2608) (2604:2604:2604))
        (PORT datac (188:188:188) (215:215:215))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (1855:1855:1855))
        (PORT clk (2182:2182:2182) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (2820:2820:2820))
        (PORT d[1] (2933:2933:2933) (2850:2850:2850))
        (PORT d[2] (3559:3559:3559) (3568:3568:3568))
        (PORT d[3] (2384:2384:2384) (2381:2381:2381))
        (PORT d[4] (2517:2517:2517) (2516:2516:2516))
        (PORT d[5] (2711:2711:2711) (2696:2696:2696))
        (PORT d[6] (2617:2617:2617) (2565:2565:2565))
        (PORT d[7] (3652:3652:3652) (3685:3685:3685))
        (PORT d[8] (2328:2328:2328) (2288:2288:2288))
        (PORT d[9] (2462:2462:2462) (2475:2475:2475))
        (PORT d[10] (2593:2593:2593) (2513:2513:2513))
        (PORT d[11] (2322:2322:2322) (2281:2281:2281))
        (PORT d[12] (2153:2153:2153) (2162:2162:2162))
        (PORT clk (2179:2179:2179) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2193:2193:2193))
        (PORT clk (2179:2179:2179) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3637:3637:3637) (3660:3660:3660))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2219:2219:2219))
        (PORT d[1] (2970:2970:2970) (2882:2882:2882))
        (PORT d[2] (2688:2688:2688) (2792:2792:2792))
        (PORT d[3] (2219:2219:2219) (2129:2129:2129))
        (PORT d[4] (3861:3861:3861) (4057:4057:4057))
        (PORT d[5] (2316:2316:2316) (2263:2263:2263))
        (PORT d[6] (2036:2036:2036) (2005:2005:2005))
        (PORT d[7] (2106:2106:2106) (2093:2093:2093))
        (PORT d[8] (2335:2335:2335) (2287:2287:2287))
        (PORT d[9] (1929:1929:1929) (1868:1868:1868))
        (PORT d[10] (2619:2619:2619) (2523:2523:2523))
        (PORT d[11] (2412:2412:2412) (2529:2529:2529))
        (PORT d[12] (2225:2225:2225) (2159:2159:2159))
        (PORT clk (2181:2181:2181) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1884:1884:1884))
        (PORT clk (2172:2172:2172) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2806:2806:2806))
        (PORT d[1] (2615:2615:2615) (2547:2547:2547))
        (PORT d[2] (3192:3192:3192) (3220:3220:3220))
        (PORT d[3] (2286:2286:2286) (2336:2336:2336))
        (PORT d[4] (2171:2171:2171) (2185:2185:2185))
        (PORT d[5] (3004:3004:3004) (2968:2968:2968))
        (PORT d[6] (2639:2639:2639) (2583:2583:2583))
        (PORT d[7] (3915:3915:3915) (3930:3930:3930))
        (PORT d[8] (2329:2329:2329) (2289:2289:2289))
        (PORT d[9] (2576:2576:2576) (2485:2485:2485))
        (PORT d[10] (2287:2287:2287) (2222:2222:2222))
        (PORT d[11] (2316:2316:2316) (2274:2274:2274))
        (PORT d[12] (1828:1828:1828) (1855:1855:1855))
        (PORT clk (2169:2169:2169) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2528:2528:2528))
        (PORT clk (2169:2169:2169) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3627:3627:3627) (3651:3651:3651))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2218:2218:2218))
        (PORT d[1] (2667:2667:2667) (2593:2593:2593))
        (PORT d[2] (2231:2231:2231) (2313:2313:2313))
        (PORT d[3] (2218:2218:2218) (2128:2128:2128))
        (PORT d[4] (3868:3868:3868) (4064:4064:4064))
        (PORT d[5] (2027:2027:2027) (1978:1978:1978))
        (PORT d[6] (2335:2335:2335) (2288:2288:2288))
        (PORT d[7] (2066:2066:2066) (2055:2055:2055))
        (PORT d[8] (2020:2020:2020) (1983:1983:1983))
        (PORT d[9] (3280:3280:3280) (3344:3344:3344))
        (PORT d[10] (2578:2578:2578) (2481:2481:2481))
        (PORT d[11] (2398:2398:2398) (2512:2512:2512))
        (PORT d[12] (2256:2256:2256) (2190:2190:2190))
        (PORT clk (2171:2171:2171) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[15\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2553:2553:2553) (2455:2455:2455))
        (PORT datab (1958:1958:1958) (1950:1950:1950))
        (PORT datac (654:654:654) (612:612:612))
        (PORT datad (976:976:976) (922:922:922))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[15\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2613:2613:2613) (2609:2609:2609))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1370:1370:1370) (1236:1236:1236))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1020:1020:1020))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (1939:1939:1939))
        (PORT d[1] (2400:2400:2400) (2334:2334:2334))
        (PORT d[2] (2579:2579:2579) (2651:2651:2651))
        (PORT d[3] (2818:2818:2818) (2686:2686:2686))
        (PORT d[4] (1654:1654:1654) (1610:1610:1610))
        (PORT d[5] (1625:1625:1625) (1591:1591:1591))
        (PORT d[6] (1351:1351:1351) (1335:1335:1335))
        (PORT d[7] (1903:1903:1903) (1860:1860:1860))
        (PORT d[8] (1678:1678:1678) (1652:1652:1652))
        (PORT d[9] (1603:1603:1603) (1550:1550:1550))
        (PORT d[10] (2574:2574:2574) (2476:2476:2476))
        (PORT d[11] (2591:2591:2591) (2676:2676:2676))
        (PORT d[12] (1890:1890:1890) (1823:1823:1823))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2627:2627:2627))
        (PORT clk (2211:2211:2211) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (PORT d[0] (2737:2737:2737) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1044:1044:1044) (1006:1006:1006))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2486:2486:2486))
        (PORT d[1] (2599:2599:2599) (2649:2649:2649))
        (PORT d[2] (2282:2282:2282) (2362:2362:2362))
        (PORT d[3] (3330:3330:3330) (3161:3161:3161))
        (PORT d[4] (3463:3463:3463) (3644:3644:3644))
        (PORT d[5] (3948:3948:3948) (4034:4034:4034))
        (PORT d[6] (2397:2397:2397) (2267:2267:2267))
        (PORT d[7] (3389:3389:3389) (3492:3492:3492))
        (PORT d[8] (3132:3132:3132) (3143:3143:3143))
        (PORT d[9] (3592:3592:3592) (3708:3708:3708))
        (PORT d[10] (4391:4391:4391) (4334:4334:4334))
        (PORT d[11] (4378:4378:4378) (4485:4485:4485))
        (PORT d[12] (5481:5481:5481) (5342:5342:5342))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2525:2525:2525))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT d[0] (4047:4047:4047) (3916:3916:3916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[15\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (996:996:996))
        (PORT datab (333:333:333) (430:430:430))
        (PORT datac (1546:1546:1546) (1469:1469:1469))
        (PORT datad (1779:1779:1779) (1769:1769:1769))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1015:1015:1015) (974:974:974))
        (PORT clk (2171:2171:2171) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2557:2557:2557))
        (PORT d[1] (2273:2273:2273) (2355:2355:2355))
        (PORT d[2] (2297:2297:2297) (2397:2397:2397))
        (PORT d[3] (3938:3938:3938) (3732:3732:3732))
        (PORT d[4] (4211:4211:4211) (4148:4148:4148))
        (PORT d[5] (3620:3620:3620) (3715:3715:3715))
        (PORT d[6] (4685:4685:4685) (4774:4774:4774))
        (PORT d[7] (2945:2945:2945) (3047:3047:3047))
        (PORT d[8] (4754:4754:4754) (4764:4764:4764))
        (PORT d[9] (3952:3952:3952) (4060:4060:4060))
        (PORT d[10] (3964:3964:3964) (3893:3893:3893))
        (PORT d[11] (2708:2708:2708) (2835:2835:2835))
        (PORT d[12] (5128:5128:5128) (5005:5005:5005))
        (PORT clk (2168:2168:2168) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2563:2563:2563))
        (PORT clk (2168:2168:2168) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2197:2197:2197))
        (PORT d[0] (2622:2622:2622) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1597:1597:1597))
        (PORT clk (2235:2235:2235) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4180:4180:4180) (4223:4223:4223))
        (PORT d[1] (4291:4291:4291) (4364:4364:4364))
        (PORT d[2] (2620:2620:2620) (2724:2724:2724))
        (PORT d[3] (3674:3674:3674) (3526:3526:3526))
        (PORT d[4] (4869:4869:4869) (4786:4786:4786))
        (PORT d[5] (4038:4038:4038) (4195:4195:4195))
        (PORT d[6] (2823:2823:2823) (2871:2871:2871))
        (PORT d[7] (4176:4176:4176) (4212:4212:4212))
        (PORT d[8] (3821:3821:3821) (3832:3832:3832))
        (PORT d[9] (3840:3840:3840) (3899:3899:3899))
        (PORT d[10] (3861:3861:3861) (3881:3881:3881))
        (PORT d[11] (3432:3432:3432) (3549:3549:3549))
        (PORT d[12] (2568:2568:2568) (2632:2632:2632))
        (PORT clk (2232:2232:2232) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3274:3274:3274) (3183:3183:3183))
        (PORT clk (2232:2232:2232) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2261:2261:2261))
        (PORT d[0] (3536:3536:3536) (3532:3532:3532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[15\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (996:996:996))
        (PORT datab (332:332:332) (429:429:429))
        (PORT datac (1664:1664:1664) (1647:1647:1647))
        (PORT datad (2053:2053:2053) (2051:2051:2051))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2178:2178:2178) (2112:2112:2112))
        (PORT datab (1402:1402:1402) (1380:1380:1380))
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0_bypass\[63\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (710:710:710) (691:691:691))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1418:1418:1418))
        (PORT clk (2243:2243:2243) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (1892:1892:1892))
        (PORT d[1] (1627:1627:1627) (1548:1548:1548))
        (PORT d[2] (1341:1341:1341) (1275:1275:1275))
        (PORT d[3] (2051:2051:2051) (1979:1979:1979))
        (PORT d[4] (1732:1732:1732) (1677:1677:1677))
        (PORT d[5] (1652:1652:1652) (1572:1572:1572))
        (PORT d[6] (1919:1919:1919) (1840:1840:1840))
        (PORT d[7] (2327:2327:2327) (2393:2393:2393))
        (PORT d[8] (1722:1722:1722) (1677:1677:1677))
        (PORT d[9] (1048:1048:1048) (1023:1023:1023))
        (PORT d[10] (1287:1287:1287) (1227:1227:1227))
        (PORT d[11] (1010:1010:1010) (955:955:955))
        (PORT d[12] (1030:1030:1030) (981:981:981))
        (PORT clk (2240:2240:2240) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1401:1401:1401))
        (PORT clk (2240:2240:2240) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2268:2268:2268))
        (PORT d[0] (2077:2077:2077) (1955:1955:1955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1297:1297:1297) (1224:1224:1224))
        (PORT d[1] (1422:1422:1422) (1358:1358:1358))
        (PORT d[2] (1324:1324:1324) (1252:1252:1252))
        (PORT d[3] (1703:1703:1703) (1671:1671:1671))
        (PORT d[4] (1529:1529:1529) (1449:1449:1449))
        (PORT d[5] (1463:1463:1463) (1421:1421:1421))
        (PORT d[6] (792:792:792) (784:784:784))
        (PORT d[7] (1392:1392:1392) (1330:1330:1330))
        (PORT d[8] (1024:1024:1024) (977:977:977))
        (PORT d[9] (1680:1680:1680) (1608:1608:1608))
        (PORT d[10] (1373:1373:1373) (1303:1303:1303))
        (PORT d[11] (1070:1070:1070) (1035:1035:1035))
        (PORT d[12] (1053:1053:1053) (1013:1013:1013))
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (PORT stall (1535:1535:1535) (1651:1651:1651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2187:2187:2187))
        (PORT d[0] (1129:1129:1129) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1455:1455:1455))
        (PORT clk (2216:2216:2216) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1806:1806:1806))
        (PORT d[1] (2158:2158:2158) (2016:2016:2016))
        (PORT d[2] (2544:2544:2544) (2562:2562:2562))
        (PORT d[3] (1537:1537:1537) (1545:1545:1545))
        (PORT d[4] (1338:1338:1338) (1294:1294:1294))
        (PORT d[5] (1606:1606:1606) (1522:1522:1522))
        (PORT d[6] (1251:1251:1251) (1180:1180:1180))
        (PORT d[7] (1227:1227:1227) (1155:1155:1155))
        (PORT d[8] (1062:1062:1062) (1024:1024:1024))
        (PORT d[9] (1758:1758:1758) (1749:1749:1749))
        (PORT d[10] (1088:1088:1088) (1056:1056:1056))
        (PORT d[11] (1065:1065:1065) (1023:1023:1023))
        (PORT d[12] (1298:1298:1298) (1230:1230:1230))
        (PORT clk (2213:2213:2213) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1780:1780:1780))
        (PORT clk (2213:2213:2213) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (PORT d[0] (2500:2500:2500) (2381:2381:2381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1665:1665:1665) (1582:1582:1582))
        (PORT d[1] (1661:1661:1661) (1586:1586:1586))
        (PORT d[2] (1345:1345:1345) (1283:1283:1283))
        (PORT d[3] (1734:1734:1734) (1708:1708:1708))
        (PORT d[4] (1987:1987:1987) (2004:2004:2004))
        (PORT d[5] (1085:1085:1085) (1044:1044:1044))
        (PORT d[6] (804:804:804) (796:796:796))
        (PORT d[7] (1045:1045:1045) (995:995:995))
        (PORT d[8] (1026:1026:1026) (980:980:980))
        (PORT d[9] (1354:1354:1354) (1293:1293:1293))
        (PORT d[10] (1305:1305:1305) (1261:1261:1261))
        (PORT d[11] (1591:1591:1591) (1511:1511:1511))
        (PORT d[12] (1054:1054:1054) (1005:1005:1005))
        (PORT clk (2174:2174:2174) (2161:2161:2161))
        (PORT stall (1789:1789:1789) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2161:2161:2161))
        (PORT d[0] (1450:1450:1450) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1399:1399:1399))
        (PORT datab (1978:1978:1978) (1919:1919:1919))
        (PORT datac (684:684:684) (646:646:646))
        (PORT datad (711:711:711) (677:677:677))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1448:1448:1448))
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1812:1812:1812))
        (PORT d[1] (1342:1342:1342) (1272:1272:1272))
        (PORT d[2] (1605:1605:1605) (1520:1520:1520))
        (PORT d[3] (1717:1717:1717) (1662:1662:1662))
        (PORT d[4] (1691:1691:1691) (1633:1633:1633))
        (PORT d[5] (1867:1867:1867) (1773:1773:1773))
        (PORT d[6] (1583:1583:1583) (1501:1501:1501))
        (PORT d[7] (2347:2347:2347) (2414:2414:2414))
        (PORT d[8] (1412:1412:1412) (1379:1379:1379))
        (PORT d[9] (1396:1396:1396) (1356:1356:1356))
        (PORT d[10] (1031:1031:1031) (996:996:996))
        (PORT d[11] (1575:1575:1575) (1488:1488:1488))
        (PORT d[12] (1337:1337:1337) (1264:1264:1264))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (1743:1743:1743))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (PORT d[0] (2413:2413:2413) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1182:1182:1182))
        (PORT d[1] (1364:1364:1364) (1302:1302:1302))
        (PORT d[2] (1321:1321:1321) (1254:1254:1254))
        (PORT d[3] (1703:1703:1703) (1680:1680:1680))
        (PORT d[4] (1856:1856:1856) (1764:1764:1764))
        (PORT d[5] (1088:1088:1088) (1053:1053:1053))
        (PORT d[6] (471:471:471) (471:471:471))
        (PORT d[7] (1034:1034:1034) (989:989:989))
        (PORT d[8] (1004:1004:1004) (954:954:954))
        (PORT d[9] (1601:1601:1601) (1524:1524:1524))
        (PORT d[10] (1587:1587:1587) (1512:1512:1512))
        (PORT d[11] (1256:1256:1256) (1194:1194:1194))
        (PORT d[12] (1334:1334:1334) (1284:1284:1284))
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (PORT stall (1821:1821:1821) (1961:1961:1961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2185:2185:2185))
        (PORT d[0] (1157:1157:1157) (1043:1043:1043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1660:1660:1660))
        (PORT clk (2235:2235:2235) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1656:1656:1656))
        (PORT d[1] (1342:1342:1342) (1276:1276:1276))
        (PORT d[2] (1883:1883:1883) (1773:1773:1773))
        (PORT d[3] (1023:1023:1023) (973:973:973))
        (PORT d[4] (1312:1312:1312) (1257:1257:1257))
        (PORT d[5] (2203:2203:2203) (2102:2102:2102))
        (PORT d[6] (2044:2044:2044) (2019:2019:2019))
        (PORT d[7] (1556:1556:1556) (1579:1579:1579))
        (PORT d[8] (2420:2420:2420) (2420:2420:2420))
        (PORT d[9] (1779:1779:1779) (1767:1767:1767))
        (PORT d[10] (1511:1511:1511) (1429:1429:1429))
        (PORT d[11] (1880:1880:1880) (1882:1882:1882))
        (PORT d[12] (1259:1259:1259) (1208:1208:1208))
        (PORT clk (2232:2232:2232) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1617:1617:1617) (1487:1487:1487))
        (PORT clk (2232:2232:2232) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2261:2261:2261))
        (PORT d[0] (2160:2160:2160) (2041:2041:2041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1300:1300:1300))
        (PORT d[1] (1685:1685:1685) (1598:1598:1598))
        (PORT d[2] (1808:1808:1808) (1692:1692:1692))
        (PORT d[3] (1481:1481:1481) (1387:1387:1387))
        (PORT d[4] (988:988:988) (959:959:959))
        (PORT d[5] (1635:1635:1635) (1562:1562:1562))
        (PORT d[6] (1999:1999:1999) (1974:1974:1974))
        (PORT d[7] (1648:1648:1648) (1554:1554:1554))
        (PORT d[8] (1567:1567:1567) (1491:1491:1491))
        (PORT d[9] (1896:1896:1896) (1785:1785:1785))
        (PORT d[10] (1842:1842:1842) (1728:1728:1728))
        (PORT d[11] (1871:1871:1871) (1771:1771:1771))
        (PORT d[12] (1593:1593:1593) (1516:1516:1516))
        (PORT clk (2193:2193:2193) (2180:2180:2180))
        (PORT stall (2309:2309:2309) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2180:2180:2180))
        (PORT d[0] (1148:1148:1148) (1054:1054:1054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1112:1112:1112))
        (PORT datab (661:661:661) (600:600:600))
        (PORT datac (1807:1807:1807) (1726:1726:1726))
        (PORT datad (1139:1139:1139) (1039:1039:1039))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1322:1322:1322))
        (PORT datac (372:372:372) (350:350:350))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (1822:1822:1822))
        (PORT clk (2218:2218:2218) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2467:2467:2467))
        (PORT d[1] (2370:2370:2370) (2347:2347:2347))
        (PORT d[2] (2423:2423:2423) (2411:2411:2411))
        (PORT d[3] (1614:1614:1614) (1633:1633:1633))
        (PORT d[4] (2118:2118:2118) (2114:2114:2114))
        (PORT d[5] (3105:3105:3105) (3085:3085:3085))
        (PORT d[6] (2400:2400:2400) (2357:2357:2357))
        (PORT d[7] (2508:2508:2508) (2514:2514:2514))
        (PORT d[8] (2290:2290:2290) (2329:2329:2329))
        (PORT d[9] (2086:2086:2086) (2046:2046:2046))
        (PORT d[10] (2027:2027:2027) (1979:1979:1979))
        (PORT d[11] (1944:1944:1944) (1891:1891:1891))
        (PORT d[12] (2077:2077:2077) (2056:2056:2056))
        (PORT clk (2215:2215:2215) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2000:2000:2000))
        (PORT clk (2215:2215:2215) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (PORT d[0] (2607:2607:2607) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2062:2062:2062) (2017:2017:2017))
        (PORT d[1] (2422:2422:2422) (2268:2268:2268))
        (PORT d[2] (2202:2202:2202) (2122:2122:2122))
        (PORT d[3] (1503:1503:1503) (1496:1496:1496))
        (PORT d[4] (2009:2009:2009) (2034:2034:2034))
        (PORT d[5] (2153:2153:2153) (2120:2120:2120))
        (PORT d[6] (1519:1519:1519) (1411:1411:1411))
        (PORT d[7] (1786:1786:1786) (1774:1774:1774))
        (PORT d[8] (2338:2338:2338) (2267:2267:2267))
        (PORT d[9] (2530:2530:2530) (2535:2535:2535))
        (PORT d[10] (2664:2664:2664) (2588:2588:2588))
        (PORT d[11] (1682:1682:1682) (1645:1645:1645))
        (PORT d[12] (2196:2196:2196) (2196:2196:2196))
        (PORT clk (2176:2176:2176) (2168:2168:2168))
        (PORT stall (1881:1881:1881) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2168:2168:2168))
        (PORT d[0] (1694:1694:1694) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (1840:1840:1840))
        (PORT clk (2198:2198:2198) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3308:3308:3308))
        (PORT d[1] (2687:2687:2687) (2653:2653:2653))
        (PORT d[2] (2468:2468:2468) (2460:2460:2460))
        (PORT d[3] (1598:1598:1598) (1605:1605:1605))
        (PORT d[4] (2127:2127:2127) (2150:2150:2150))
        (PORT d[5] (2687:2687:2687) (2644:2644:2644))
        (PORT d[6] (2032:2032:2032) (1987:1987:1987))
        (PORT d[7] (1790:1790:1790) (1767:1767:1767))
        (PORT d[8] (2052:2052:2052) (2011:2011:2011))
        (PORT d[9] (2059:2059:2059) (2018:2018:2018))
        (PORT d[10] (2299:2299:2299) (2261:2261:2261))
        (PORT d[11] (2239:2239:2239) (2269:2269:2269))
        (PORT d[12] (2330:2330:2330) (2288:2288:2288))
        (PORT clk (2195:2195:2195) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2041:2041:2041))
        (PORT clk (2195:2195:2195) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (PORT d[0] (2651:2651:2651) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2130:2130:2130) (2129:2129:2129))
        (PORT d[1] (2468:2468:2468) (2452:2452:2452))
        (PORT d[2] (2262:2262:2262) (2173:2173:2173))
        (PORT d[3] (1499:1499:1499) (1494:1494:1494))
        (PORT d[4] (2026:2026:2026) (2054:2054:2054))
        (PORT d[5] (2109:2109:2109) (2076:2076:2076))
        (PORT d[6] (2102:2102:2102) (1971:1971:1971))
        (PORT d[7] (1953:1953:1953) (1894:1894:1894))
        (PORT d[8] (2539:2539:2539) (2445:2445:2445))
        (PORT d[9] (2246:2246:2246) (2283:2283:2283))
        (PORT d[10] (2425:2425:2425) (2395:2395:2395))
        (PORT d[11] (1952:1952:1952) (1910:1910:1910))
        (PORT d[12] (2162:2162:2162) (2152:2152:2152))
        (PORT clk (2156:2156:2156) (2144:2144:2144))
        (PORT stall (2172:2172:2172) (2356:2356:2356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2144:2144:2144))
        (PORT d[0] (1849:1849:1849) (1748:1748:1748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1528:1528:1528) (1564:1564:1564))
        (PORT datab (1952:1952:1952) (1837:1837:1837))
        (PORT datac (587:587:587) (531:531:531))
        (PORT datad (702:702:702) (665:665:665))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2149:2149:2149))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3031:3031:3031))
        (PORT d[1] (2706:2706:2706) (2686:2686:2686))
        (PORT d[2] (2841:2841:2841) (2828:2828:2828))
        (PORT d[3] (2287:2287:2287) (2299:2299:2299))
        (PORT d[4] (2220:2220:2220) (2235:2235:2235))
        (PORT d[5] (3840:3840:3840) (3875:3875:3875))
        (PORT d[6] (2776:2776:2776) (2749:2749:2749))
        (PORT d[7] (2212:2212:2212) (2219:2219:2219))
        (PORT d[8] (2454:2454:2454) (2348:2348:2348))
        (PORT d[9] (2404:2404:2404) (2378:2378:2378))
        (PORT d[10] (2391:2391:2391) (2366:2366:2366))
        (PORT d[11] (2314:2314:2314) (2273:2273:2273))
        (PORT d[12] (2465:2465:2465) (2459:2459:2459))
        (PORT clk (2232:2232:2232) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2150:2150:2150))
        (PORT clk (2232:2232:2232) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (PORT d[0] (2726:2726:2726) (2704:2704:2704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2520:2520:2520))
        (PORT d[1] (2783:2783:2783) (2728:2728:2728))
        (PORT d[2] (2441:2441:2441) (2322:2322:2322))
        (PORT d[3] (2111:2111:2111) (2116:2116:2116))
        (PORT d[4] (2386:2386:2386) (2427:2427:2427))
        (PORT d[5] (2467:2467:2467) (2448:2448:2448))
        (PORT d[6] (2001:2001:2001) (1962:1962:1962))
        (PORT d[7] (2407:2407:2407) (2295:2295:2295))
        (PORT d[8] (2687:2687:2687) (2644:2644:2644))
        (PORT d[9] (2627:2627:2627) (2681:2681:2681))
        (PORT d[10] (2726:2726:2726) (2683:2683:2683))
        (PORT d[11] (1826:1826:1826) (1829:1829:1829))
        (PORT d[12] (2459:2459:2459) (2448:2448:2448))
        (PORT clk (2193:2193:2193) (2183:2183:2183))
        (PORT stall (2840:2840:2840) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2183:2183:2183))
        (PORT d[0] (1722:1722:1722) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (1806:1806:1806))
        (PORT clk (2213:2213:2213) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3373:3373:3373) (3317:3317:3317))
        (PORT d[1] (2341:2341:2341) (2321:2321:2321))
        (PORT d[2] (2494:2494:2494) (2486:2486:2486))
        (PORT d[3] (1591:1591:1591) (1611:1611:1611))
        (PORT d[4] (2130:2130:2130) (2117:2117:2117))
        (PORT d[5] (2746:2746:2746) (2709:2709:2709))
        (PORT d[6] (2062:2062:2062) (2032:2032:2032))
        (PORT d[7] (1786:1786:1786) (1775:1775:1775))
        (PORT d[8] (2143:2143:2143) (2169:2169:2169))
        (PORT d[9] (2079:2079:2079) (2038:2038:2038))
        (PORT d[10] (1979:1979:1979) (1931:1931:1931))
        (PORT d[11] (2227:2227:2227) (2255:2255:2255))
        (PORT d[12] (1771:1771:1771) (1762:1762:1762))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2314:2314:2314))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
        (PORT d[0] (2946:2946:2946) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2468:2468:2468))
        (PORT d[1] (2469:2469:2469) (2453:2453:2453))
        (PORT d[2] (2226:2226:2226) (2148:2148:2148))
        (PORT d[3] (1498:1498:1498) (1494:1494:1494))
        (PORT d[4] (2263:2263:2263) (2267:2267:2267))
        (PORT d[5] (1798:1798:1798) (1787:1787:1787))
        (PORT d[6] (1797:1797:1797) (1685:1685:1685))
        (PORT d[7] (2013:2013:2013) (1982:1982:1982))
        (PORT d[8] (1418:1418:1418) (1404:1404:1404))
        (PORT d[9] (2556:2556:2556) (2557:2557:2557))
        (PORT d[10] (2394:2394:2394) (2348:2348:2348))
        (PORT d[11] (1703:1703:1703) (1669:1669:1669))
        (PORT d[12] (2204:2204:2204) (2204:2204:2204))
        (PORT clk (2171:2171:2171) (2161:2161:2161))
        (PORT stall (2187:2187:2187) (2373:2373:2373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2161:2161:2161))
        (PORT d[0] (1525:1525:1525) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1113:1113:1113))
        (PORT datab (1992:1992:1992) (1917:1917:1917))
        (PORT datac (1807:1807:1807) (1725:1725:1725))
        (PORT datad (1649:1649:1649) (1496:1496:1496))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1320:1320:1320))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1222:1222:1222) (1183:1183:1183))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (1056:1056:1056) (1059:1059:1059))
        (PORT datac (1014:1014:1014) (974:974:974))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (292:292:292))
        (PORT datab (998:998:998) (994:994:994))
        (PORT datac (215:215:215) (246:246:246))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RDM\|conteudo\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1077:1077:1077) (1039:1039:1039))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RI\|conteudo\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT asdata (1013:1013:1013) (1022:1022:1022))
        (PORT ena (1856:1856:1856) (1787:1787:1787))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteAC\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1560:1560:1560))
        (PORT datab (727:727:727) (731:731:731))
        (PORT datac (193:193:193) (226:226:226))
        (PORT datad (409:409:409) (403:403:403))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (261:261:261))
        (PORT datab (247:247:247) (276:276:276))
        (PORT datac (651:651:651) (620:620:620))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1244:1244:1244))
        (PORT datab (292:292:292) (365:365:365))
        (PORT datac (637:637:637) (635:635:635))
        (PORT datad (706:706:706) (689:689:689))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1572:1572:1572) (1515:1515:1515))
        (PORT datac (705:705:705) (703:703:703))
        (PORT datad (949:949:949) (896:896:896))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1237:1237:1237))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1685:1685:1685) (1619:1619:1619))
        (PORT datad (360:360:360) (344:344:344))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ULA\|Mux5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1397:1397:1397))
        (PORT datab (1569:1569:1569) (1512:1512:1512))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE AC\|conteudo\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2300:2300:2300))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1776:1776:1776) (1734:1734:1734))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1562:1562:1562))
        (PORT clk (2183:2183:2183) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2767:2767:2767))
        (PORT d[1] (2283:2283:2283) (2172:2172:2172))
        (PORT d[2] (2589:2589:2589) (2630:2630:2630))
        (PORT d[3] (1901:1901:1901) (1927:1927:1927))
        (PORT d[4] (2081:2081:2081) (2088:2088:2088))
        (PORT d[5] (2370:2370:2370) (2340:2340:2340))
        (PORT d[6] (1324:1324:1324) (1273:1273:1273))
        (PORT d[7] (2198:2198:2198) (2079:2079:2079))
        (PORT d[8] (2288:2288:2288) (2304:2304:2304))
        (PORT d[9] (1786:1786:1786) (1781:1781:1781))
        (PORT d[10] (1761:1761:1761) (1712:1712:1712))
        (PORT d[11] (1923:1923:1923) (1852:1852:1852))
        (PORT d[12] (2044:2044:2044) (1969:1969:1969))
        (PORT clk (2180:2180:2180) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2327:2327:2327))
        (PORT clk (2180:2180:2180) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3638:3638:3638) (3664:3664:3664))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2367:2367:2367))
        (PORT d[1] (3259:3259:3259) (3157:3157:3157))
        (PORT d[2] (2563:2563:2563) (2619:2619:2619))
        (PORT d[3] (3910:3910:3910) (3738:3738:3738))
        (PORT d[4] (3767:3767:3767) (3630:3630:3630))
        (PORT d[5] (2687:2687:2687) (2671:2671:2671))
        (PORT d[6] (2270:2270:2270) (2261:2261:2261))
        (PORT d[7] (2789:2789:2789) (2727:2727:2727))
        (PORT d[8] (4294:4294:4294) (4362:4362:4362))
        (PORT d[9] (3161:3161:3161) (3203:3203:3203))
        (PORT d[10] (3946:3946:3946) (3751:3751:3751))
        (PORT d[11] (2755:2755:2755) (2896:2896:2896))
        (PORT d[12] (3519:3519:3519) (3409:3409:3409))
        (PORT clk (2182:2182:2182) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (1856:1856:1856))
        (PORT clk (2183:2183:2183) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2896:2896:2896) (2913:2913:2913))
        (PORT d[1] (2673:2673:2673) (2726:2726:2726))
        (PORT d[2] (2545:2545:2545) (2578:2578:2578))
        (PORT d[3] (2171:2171:2171) (2176:2176:2176))
        (PORT d[4] (2120:2120:2120) (2132:2132:2132))
        (PORT d[5] (2490:2490:2490) (2375:2375:2375))
        (PORT d[6] (1631:1631:1631) (1569:1569:1569))
        (PORT d[7] (2703:2703:2703) (2778:2778:2778))
        (PORT d[8] (1909:1909:1909) (1946:1946:1946))
        (PORT d[9] (2128:2128:2128) (2112:2112:2112))
        (PORT d[10] (2099:2099:2099) (2038:2038:2038))
        (PORT d[11] (2246:2246:2246) (2162:2162:2162))
        (PORT d[12] (2119:2119:2119) (2075:2075:2075))
        (PORT clk (2180:2180:2180) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (1834:1834:1834))
        (PORT clk (2180:2180:2180) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3638:3638:3638) (3664:3664:3664))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (2664:2664:2664))
        (PORT d[1] (3545:3545:3545) (3430:3430:3430))
        (PORT d[2] (2461:2461:2461) (2508:2508:2508))
        (PORT d[3] (4289:4289:4289) (4098:4098:4098))
        (PORT d[4] (3850:3850:3850) (3731:3731:3731))
        (PORT d[5] (2433:2433:2433) (2431:2431:2431))
        (PORT d[6] (2409:2409:2409) (2432:2432:2432))
        (PORT d[7] (3152:3152:3152) (3072:3072:3072))
        (PORT d[8] (4253:4253:4253) (4317:4317:4317))
        (PORT d[9] (3533:3533:3533) (3562:3562:3562))
        (PORT d[10] (6149:6149:6149) (6259:6259:6259))
        (PORT d[11] (2778:2778:2778) (2913:2913:2913))
        (PORT d[12] (3834:3834:3834) (3712:3712:3712))
        (PORT clk (2182:2182:2182) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[10\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1967:1967:1967) (1935:1935:1935))
        (PORT datab (1931:1931:1931) (1896:1896:1896))
        (PORT datac (964:964:964) (915:915:915))
        (PORT datad (1329:1329:1329) (1257:1257:1257))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1715:1715:1715))
        (PORT clk (2209:2209:2209) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2478:2478:2478))
        (PORT d[1] (2554:2554:2554) (2447:2447:2447))
        (PORT d[2] (3832:3832:3832) (3832:3832:3832))
        (PORT d[3] (2405:2405:2405) (2348:2348:2348))
        (PORT d[4] (2486:2486:2486) (2485:2485:2485))
        (PORT d[5] (2991:2991:2991) (2963:2963:2963))
        (PORT d[6] (2658:2658:2658) (2604:2604:2604))
        (PORT d[7] (3019:3019:3019) (3090:3090:3090))
        (PORT d[8] (2369:2369:2369) (2331:2331:2331))
        (PORT d[9] (2301:2301:2301) (2227:2227:2227))
        (PORT d[10] (2409:2409:2409) (2368:2368:2368))
        (PORT d[11] (2334:2334:2334) (2287:2287:2287))
        (PORT d[12] (2140:2140:2140) (2128:2128:2128))
        (PORT clk (2206:2206:2206) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2103:2103:2103))
        (PORT clk (2206:2206:2206) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3664:3664:3664) (3689:3689:3689))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (1918:1918:1918))
        (PORT d[1] (2381:2381:2381) (2302:2302:2302))
        (PORT d[2] (2246:2246:2246) (2321:2321:2321))
        (PORT d[3] (2820:2820:2820) (2686:2686:2686))
        (PORT d[4] (1989:1989:1989) (1926:1926:1926))
        (PORT d[5] (1658:1658:1658) (1623:1623:1623))
        (PORT d[6] (1351:1351:1351) (1338:1338:1338))
        (PORT d[7] (2286:2286:2286) (2240:2240:2240))
        (PORT d[8] (1672:1672:1672) (1644:1644:1644))
        (PORT d[9] (1642:1642:1642) (1595:1595:1595))
        (PORT d[10] (2577:2577:2577) (2477:2477:2477))
        (PORT d[11] (2394:2394:2394) (2507:2507:2507))
        (PORT d[12] (1872:1872:1872) (1802:1802:1802))
        (PORT clk (2208:2208:2208) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1689:1689:1689))
        (PORT clk (2225:2225:2225) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2445:2445:2445))
        (PORT d[1] (2263:2263:2263) (2176:2176:2176))
        (PORT d[2] (2960:2960:2960) (2843:2843:2843))
        (PORT d[3] (2101:2101:2101) (2077:2077:2077))
        (PORT d[4] (2487:2487:2487) (2485:2485:2485))
        (PORT d[5] (2979:2979:2979) (2952:2952:2952))
        (PORT d[6] (2339:2339:2339) (2302:2302:2302))
        (PORT d[7] (3020:3020:3020) (3091:3091:3091))
        (PORT d[8] (2027:2027:2027) (1975:1975:1975))
        (PORT d[9] (1998:1998:1998) (1949:1949:1949))
        (PORT d[10] (2209:2209:2209) (2119:2119:2119))
        (PORT d[11] (1952:1952:1952) (1891:1891:1891))
        (PORT d[12] (1799:1799:1799) (1820:1820:1820))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2113:2113:2113))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3680:3680:3680) (3709:3709:3709))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1537:1537:1537))
        (PORT d[1] (2357:2357:2357) (2290:2290:2290))
        (PORT d[2] (2562:2562:2562) (2633:2633:2633))
        (PORT d[3] (2214:2214:2214) (2120:2120:2120))
        (PORT d[4] (2027:2027:2027) (1965:1965:1965))
        (PORT d[5] (1644:1644:1644) (1605:1605:1605))
        (PORT d[6] (1091:1091:1091) (1085:1085:1085))
        (PORT d[7] (1400:1400:1400) (1401:1401:1401))
        (PORT d[8] (1436:1436:1436) (1424:1424:1424))
        (PORT d[9] (1332:1332:1332) (1299:1299:1299))
        (PORT d[10] (2896:2896:2896) (2786:2786:2786))
        (PORT d[11] (2370:2370:2370) (2484:2484:2484))
        (PORT d[12] (1544:1544:1544) (1503:1503:1503))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[10\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1973:1973:1973) (1904:1904:1904))
        (PORT datab (1662:1662:1662) (1636:1636:1636))
        (PORT datac (931:931:931) (876:876:876))
        (PORT datad (641:641:641) (601:601:601))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1789:1789:1789))
        (PORT clk (2201:2201:2201) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2506:2506:2506))
        (PORT d[1] (1983:1983:1983) (1888:1888:1888))
        (PORT d[2] (2886:2886:2886) (2905:2905:2905))
        (PORT d[3] (2160:2160:2160) (2152:2152:2152))
        (PORT d[4] (2140:2140:2140) (2135:2135:2135))
        (PORT d[5] (1899:1899:1899) (1800:1800:1800))
        (PORT d[6] (1258:1258:1258) (1184:1184:1184))
        (PORT d[7] (2225:2225:2225) (2102:2102:2102))
        (PORT d[8] (1692:1692:1692) (1638:1638:1638))
        (PORT d[9] (2076:2076:2076) (2052:2052:2052))
        (PORT d[10] (1727:1727:1727) (1680:1680:1680))
        (PORT d[11] (2200:2200:2200) (2108:2108:2108))
        (PORT d[12] (2038:2038:2038) (1963:1963:1963))
        (PORT clk (2198:2198:2198) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2132:2132:2132))
        (PORT clk (2198:2198:2198) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3656:3656:3656) (3680:3680:3680))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2619:2619:2619))
        (PORT d[1] (3221:3221:3221) (3121:3121:3121))
        (PORT d[2] (2272:2272:2272) (2354:2354:2354))
        (PORT d[3] (4244:4244:4244) (4049:4049:4049))
        (PORT d[4] (3559:3559:3559) (3456:3456:3456))
        (PORT d[5] (3035:3035:3035) (3009:3009:3009))
        (PORT d[6] (2710:2710:2710) (2719:2719:2719))
        (PORT d[7] (3114:3114:3114) (3031:3031:3031))
        (PORT d[8] (2761:2761:2761) (2719:2719:2719))
        (PORT d[9] (3481:3481:3481) (3504:3504:3504))
        (PORT d[10] (4209:4209:4209) (4009:4009:4009))
        (PORT d[11] (2998:2998:2998) (3108:3108:3108))
        (PORT d[12] (3200:3200:3200) (3096:3096:3096))
        (PORT clk (2200:2200:2200) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1930:1930:1930))
        (PORT clk (2229:2229:2229) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (2923:2923:2923))
        (PORT d[1] (2923:2923:2923) (2981:2981:2981))
        (PORT d[2] (2925:2925:2925) (2972:2972:2972))
        (PORT d[3] (2215:2215:2215) (2239:2239:2239))
        (PORT d[4] (2441:2441:2441) (2437:2437:2437))
        (PORT d[5] (3032:3032:3032) (3001:3001:3001))
        (PORT d[6] (2567:2567:2567) (2475:2475:2475))
        (PORT d[7] (2348:2348:2348) (2424:2424:2424))
        (PORT d[8] (2349:2349:2349) (2313:2313:2313))
        (PORT d[9] (2574:2574:2574) (2490:2490:2490))
        (PORT d[10] (2450:2450:2450) (2345:2345:2345))
        (PORT d[11] (2240:2240:2240) (2168:2168:2168))
        (PORT d[12] (2363:2363:2363) (2311:2311:2311))
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2872:2872:2872))
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3684:3684:3684) (3708:3708:3708))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (3037:3037:3037))
        (PORT d[1] (4458:4458:4458) (4453:4453:4453))
        (PORT d[2] (2956:2956:2956) (3035:3035:3035))
        (PORT d[3] (5791:5791:5791) (5530:5530:5530))
        (PORT d[4] (4506:4506:4506) (4402:4402:4402))
        (PORT d[5] (3125:3125:3125) (3254:3254:3254))
        (PORT d[6] (2750:2750:2750) (2788:2788:2788))
        (PORT d[7] (4059:4059:4059) (4070:4070:4070))
        (PORT d[8] (4629:4629:4629) (4719:4719:4719))
        (PORT d[9] (3506:3506:3506) (3556:3556:3556))
        (PORT d[10] (5490:5490:5490) (5631:5631:5631))
        (PORT d[11] (3143:3143:3143) (3301:3301:3301))
        (PORT d[12] (4814:4814:4814) (4649:4649:4649))
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[10\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1966:1966:1966) (1934:1934:1934))
        (PORT datab (1932:1932:1932) (1897:1897:1897))
        (PORT datac (997:997:997) (935:935:935))
        (PORT datad (1621:1621:1621) (1556:1556:1556))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (1910:1910:1910))
        (PORT clk (2223:2223:2223) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (2902:2902:2902))
        (PORT d[1] (2942:2942:2942) (3000:3000:3000))
        (PORT d[2] (2932:2932:2932) (2981:2981:2981))
        (PORT d[3] (2228:2228:2228) (2236:2236:2236))
        (PORT d[4] (2139:2139:2139) (2152:2152:2152))
        (PORT d[5] (3455:3455:3455) (3448:3448:3448))
        (PORT d[6] (2592:2592:2592) (2503:2503:2503))
        (PORT d[7] (2323:2323:2323) (2397:2397:2397))
        (PORT d[8] (2437:2437:2437) (2407:2407:2407))
        (PORT d[9] (1730:1730:1730) (1702:1702:1702))
        (PORT d[10] (2435:2435:2435) (2429:2429:2429))
        (PORT d[11] (2514:2514:2514) (2406:2406:2406))
        (PORT d[12] (2398:2398:2398) (2351:2351:2351))
        (PORT clk (2220:2220:2220) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2576:2576:2576))
        (PORT clk (2220:2220:2220) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3088:3088:3088) (3091:3091:3091))
        (PORT d[1] (4491:4491:4491) (4487:4487:4487))
        (PORT d[2] (2946:2946:2946) (3027:3027:3027))
        (PORT d[3] (5466:5466:5466) (5198:5198:5198))
        (PORT d[4] (4453:4453:4453) (4356:4356:4356))
        (PORT d[5] (3101:3101:3101) (3231:3231:3231))
        (PORT d[6] (2801:2801:2801) (2841:2841:2841))
        (PORT d[7] (3562:3562:3562) (3621:3621:3621))
        (PORT d[8] (4690:4690:4690) (4788:4788:4788))
        (PORT d[9] (3287:3287:3287) (3377:3377:3377))
        (PORT d[10] (5476:5476:5476) (5615:5615:5615))
        (PORT d[11] (3324:3324:3324) (3449:3449:3449))
        (PORT d[12] (4468:4468:4468) (4324:4324:4324))
        (PORT clk (2222:2222:2222) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (1822:1822:1822))
        (PORT clk (2169:2169:2169) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (2927:2927:2927))
        (PORT d[1] (3003:3003:3003) (3045:3045:3045))
        (PORT d[2] (2591:2591:2591) (2619:2619:2619))
        (PORT d[3] (1880:1880:1880) (1908:1908:1908))
        (PORT d[4] (2100:2100:2100) (2110:2110:2110))
        (PORT d[5] (2383:2383:2383) (2348:2348:2348))
        (PORT d[6] (1330:1330:1330) (1283:1283:1283))
        (PORT d[7] (3004:3004:3004) (3061:3061:3061))
        (PORT d[8] (2249:2249:2249) (2267:2267:2267))
        (PORT d[9] (2359:2359:2359) (2315:2315:2315))
        (PORT d[10] (2091:2091:2091) (2029:2029:2029))
        (PORT d[11] (2294:2294:2294) (2208:2208:2208))
        (PORT d[12] (2355:2355:2355) (2304:2304:2304))
        (PORT clk (2166:2166:2166) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2299:2299:2299))
        (PORT clk (2166:2166:2166) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3624:3624:3624) (3647:3647:3647))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (2682:2682:2682))
        (PORT d[1] (3539:3539:3539) (3428:3428:3428))
        (PORT d[2] (2267:2267:2267) (2347:2347:2347))
        (PORT d[3] (4257:4257:4257) (4067:4067:4067))
        (PORT d[4] (3865:3865:3865) (3744:3744:3744))
        (PORT d[5] (2679:2679:2679) (2663:2663:2663))
        (PORT d[6] (2402:2402:2402) (2426:2426:2426))
        (PORT d[7] (3405:3405:3405) (3313:3313:3313))
        (PORT d[8] (4274:4274:4274) (4328:4328:4328))
        (PORT d[9] (3500:3500:3500) (3530:3530:3530))
        (PORT d[10] (4206:4206:4206) (3992:3992:3992))
        (PORT d[11] (2657:2657:2657) (2787:2787:2787))
        (PORT d[12] (3557:3557:3557) (3441:3441:3441))
        (PORT clk (2168:2168:2168) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2190:2190:2190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[10\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1967:1967:1967) (1934:1934:1934))
        (PORT datab (1932:1932:1932) (1896:1896:1896))
        (PORT datac (1660:1660:1660) (1613:1613:1613))
        (PORT datad (948:948:948) (897:897:897))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[10\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (2368:2368:2368) (2250:2250:2250))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_1\|auto_generated\|mux3\|result_node\[10\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2411:2411:2411) (2287:2287:2287))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1567:1567:1567) (1519:1519:1519))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (817:817:817) (786:786:786))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2636:2636:2636))
        (PORT d[1] (3554:3554:3554) (3438:3438:3438))
        (PORT d[2] (2265:2265:2265) (2336:2336:2336))
        (PORT d[3] (4557:4557:4557) (4355:4355:4355))
        (PORT d[4] (3581:3581:3581) (3476:3476:3476))
        (PORT d[5] (2384:2384:2384) (2380:2380:2380))
        (PORT d[6] (2457:2457:2457) (2486:2486:2486))
        (PORT d[7] (2352:2352:2352) (2350:2350:2350))
        (PORT d[8] (2552:2552:2552) (2543:2543:2543))
        (PORT d[9] (2807:2807:2807) (2849:2849:2849))
        (PORT d[10] (4254:4254:4254) (4055:4055:4055))
        (PORT d[11] (3092:3092:3092) (3214:3214:3214))
        (PORT d[12] (3146:3146:3146) (3048:3048:3048))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2205:2205:2205))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (PORT d[0] (3361:3361:3361) (3248:3248:3248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (779:779:779) (751:751:751))
        (PORT clk (2201:2201:2201) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2479:2479:2479))
        (PORT d[1] (2892:2892:2892) (2806:2806:2806))
        (PORT d[2] (2548:2548:2548) (2603:2603:2603))
        (PORT d[3] (4258:4258:4258) (4066:4066:4066))
        (PORT d[4] (3245:3245:3245) (3148:3148:3148))
        (PORT d[5] (3034:3034:3034) (3011:3011:3011))
        (PORT d[6] (2456:2456:2456) (2485:2485:2485))
        (PORT d[7] (3164:3164:3164) (3083:3083:3083))
        (PORT d[8] (2570:2570:2570) (2549:2549:2549))
        (PORT d[9] (3145:3145:3145) (3188:3188:3188))
        (PORT d[10] (4286:4286:4286) (4085:4085:4085))
        (PORT d[11] (3057:3057:3057) (3184:3184:3184))
        (PORT d[12] (3217:3217:3217) (3118:3118:3118))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2446:2446:2446))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2227:2227:2227))
        (PORT d[0] (3025:3025:3025) (2888:2888:2888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[10\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1000:1000:1000))
        (PORT datab (334:334:334) (432:432:432))
        (PORT datac (1561:1561:1561) (1473:1473:1473))
        (PORT datad (1638:1638:1638) (1580:1580:1580))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (459:459:459) (450:450:450))
        (PORT clk (2196:2196:2196) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2343:2343:2343))
        (PORT d[1] (3537:3537:3537) (3422:3422:3422))
        (PORT d[2] (2521:2521:2521) (2581:2581:2581))
        (PORT d[3] (4588:4588:4588) (4384:4384:4384))
        (PORT d[4] (3556:3556:3556) (3455:3455:3455))
        (PORT d[5] (3066:3066:3066) (3041:3041:3041))
        (PORT d[6] (2417:2417:2417) (2446:2446:2446))
        (PORT d[7] (3125:3125:3125) (3046:3046:3046))
        (PORT d[8] (2756:2756:2756) (2717:2717:2717))
        (PORT d[9] (3466:3466:3466) (3492:3492:3492))
        (PORT d[10] (4221:4221:4221) (4023:4023:4023))
        (PORT d[11] (2760:2760:2760) (2902:2902:2902))
        (PORT d[12] (3240:3240:3240) (3139:3139:3139))
        (PORT clk (2193:2193:2193) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (2751:2751:2751))
        (PORT clk (2193:2193:2193) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2220:2220:2220))
        (PORT d[0] (2942:2942:2942) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (1775:1775:1775))
        (PORT clk (2217:2217:2217) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6341:6341:6341) (6188:6188:6188))
        (PORT d[1] (4671:4671:4671) (4776:4776:4776))
        (PORT d[2] (2674:2674:2674) (2780:2780:2780))
        (PORT d[3] (3815:3815:3815) (3742:3742:3742))
        (PORT d[4] (5338:5338:5338) (5247:5247:5247))
        (PORT d[5] (3753:3753:3753) (3873:3873:3873))
        (PORT d[6] (3874:3874:3874) (3955:3955:3955))
        (PORT d[7] (3131:3131:3131) (3172:3172:3172))
        (PORT d[8] (3923:3923:3923) (3997:3997:3997))
        (PORT d[9] (4261:4261:4261) (4096:4096:4096))
        (PORT d[10] (4263:4263:4263) (4335:4335:4335))
        (PORT d[11] (3721:3721:3721) (3847:3847:3847))
        (PORT d[12] (6786:6786:6786) (6628:6628:6628))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3440:3440:3440) (3428:3428:3428))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (PORT d[0] (3336:3336:3336) (3333:3333:3333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[10\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (997:997:997))
        (PORT datab (333:333:333) (430:430:430))
        (PORT datac (1375:1375:1375) (1338:1338:1338))
        (PORT datad (2041:2041:2041) (2031:2031:2031))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2180:2180:2180) (2115:2115:2115))
        (PORT datab (1058:1058:1058) (1020:1020:1020))
        (PORT datac (194:194:194) (227:227:227))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0_bypass\[53\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (231:231:231) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MEM\|ram_rtl_0_bypass\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (1840:1840:1840))
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2441:2441:2441))
        (PORT d[1] (2299:2299:2299) (2240:2240:2240))
        (PORT d[2] (2076:2076:2076) (2048:2048:2048))
        (PORT d[3] (2273:2273:2273) (2290:2290:2290))
        (PORT d[4] (2324:2324:2324) (2384:2384:2384))
        (PORT d[5] (2487:2487:2487) (2487:2487:2487))
        (PORT d[6] (2703:2703:2703) (2643:2643:2643))
        (PORT d[7] (2414:2414:2414) (2393:2393:2393))
        (PORT d[8] (2209:2209:2209) (2220:2220:2220))
        (PORT d[9] (2151:2151:2151) (2135:2135:2135))
        (PORT d[10] (2366:2366:2366) (2312:2312:2312))
        (PORT d[11] (2149:2149:2149) (2140:2140:2140))
        (PORT d[12] (1820:1820:1820) (1818:1818:1818))
        (PORT clk (2224:2224:2224) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1735:1735:1735))
        (PORT clk (2224:2224:2224) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2257:2257:2257))
        (PORT d[0] (2330:2330:2330) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2081:2081:2081))
        (PORT d[1] (2055:2055:2055) (2021:2021:2021))
        (PORT d[2] (2217:2217:2217) (2129:2129:2129))
        (PORT d[3] (1528:1528:1528) (1525:1525:1525))
        (PORT d[4] (2348:2348:2348) (2374:2374:2374))
        (PORT d[5] (2482:2482:2482) (2476:2476:2476))
        (PORT d[6] (2110:2110:2110) (1985:1985:1985))
        (PORT d[7] (2380:2380:2380) (2366:2366:2366))
        (PORT d[8] (2313:2313:2313) (2154:2154:2154))
        (PORT d[9] (2256:2256:2256) (2287:2287:2287))
        (PORT d[10] (2035:2035:2035) (1996:1996:1996))
        (PORT d[11] (1491:1491:1491) (1492:1492:1492))
        (PORT d[12] (1720:1720:1720) (1712:1712:1712))
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (PORT stall (2482:2482:2482) (2699:2699:2699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2176:2176:2176))
        (PORT d[0] (1585:1585:1585) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1058:1058:1058))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2153:2153:2153))
        (PORT d[1] (2029:2029:2029) (1945:1945:1945))
        (PORT d[2] (2291:2291:2291) (2189:2189:2189))
        (PORT d[3] (2261:2261:2261) (2285:2285:2285))
        (PORT d[4] (1727:1727:1727) (1714:1714:1714))
        (PORT d[5] (3223:3223:3223) (3121:3121:3121))
        (PORT d[6] (2225:2225:2225) (2149:2149:2149))
        (PORT d[7] (2328:2328:2328) (2400:2400:2400))
        (PORT d[8] (1994:1994:1994) (1933:1933:1933))
        (PORT d[9] (2273:2273:2273) (2208:2208:2208))
        (PORT d[10] (2345:2345:2345) (2265:2265:2265))
        (PORT d[11] (2293:2293:2293) (2216:2216:2216))
        (PORT d[12] (2082:2082:2082) (2019:2019:2019))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (1920:1920:1920))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (PORT d[0] (2548:2548:2548) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2556:2556:2556))
        (PORT d[1] (2196:2196:2196) (2085:2085:2085))
        (PORT d[2] (2312:2312:2312) (2241:2241:2241))
        (PORT d[3] (2246:2246:2246) (2282:2282:2282))
        (PORT d[4] (1905:1905:1905) (1944:1944:1944))
        (PORT d[5] (2014:2014:2014) (1953:1953:1953))
        (PORT d[6] (2521:2521:2521) (2525:2525:2525))
        (PORT d[7] (1845:1845:1845) (1757:1757:1757))
        (PORT d[8] (2015:2015:2015) (1940:1940:1940))
        (PORT d[9] (2408:2408:2408) (2355:2355:2355))
        (PORT d[10] (2253:2253:2253) (2153:2153:2153))
        (PORT d[11] (2610:2610:2610) (2524:2524:2524))
        (PORT d[12] (1981:1981:1981) (1917:1917:1917))
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (PORT stall (2851:2851:2851) (3034:3034:3034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2198:2198:2198))
        (PORT d[0] (1549:1549:1549) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1688:1688:1688) (1683:1683:1683))
        (PORT datab (1665:1665:1665) (1622:1622:1622))
        (PORT datac (1658:1658:1658) (1601:1601:1601))
        (PORT datad (1388:1388:1388) (1272:1272:1272))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1037:1037:1037))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2246:2246:2246))
        (PORT d[1] (1321:1321:1321) (1255:1255:1255))
        (PORT d[2] (2269:2269:2269) (2175:2175:2175))
        (PORT d[3] (1844:1844:1844) (1867:1867:1867))
        (PORT d[4] (2439:2439:2439) (2395:2395:2395))
        (PORT d[5] (2501:2501:2501) (2389:2389:2389))
        (PORT d[6] (1984:1984:1984) (1925:1925:1925))
        (PORT d[7] (2390:2390:2390) (2468:2468:2468))
        (PORT d[8] (1421:1421:1421) (1377:1377:1377))
        (PORT d[9] (1687:1687:1687) (1637:1637:1637))
        (PORT d[10] (1697:1697:1697) (1643:1643:1643))
        (PORT d[11] (1969:1969:1969) (1907:1907:1907))
        (PORT d[12] (1722:1722:1722) (1675:1675:1675))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1654:1654:1654) (1542:1542:1542))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (PORT d[0] (2197:2197:2197) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1505:1505:1505))
        (PORT d[1] (1906:1906:1906) (1805:1805:1805))
        (PORT d[2] (1683:1683:1683) (1602:1602:1602))
        (PORT d[3] (2191:2191:2191) (2229:2229:2229))
        (PORT d[4] (2317:2317:2317) (2265:2265:2265))
        (PORT d[5] (2071:2071:2071) (2004:2004:2004))
        (PORT d[6] (1134:1134:1134) (1105:1105:1105))
        (PORT d[7] (1957:1957:1957) (1879:1879:1879))
        (PORT d[8] (1381:1381:1381) (1329:1329:1329))
        (PORT d[9] (1747:1747:1747) (1700:1700:1700))
        (PORT d[10] (1632:1632:1632) (1562:1562:1562))
        (PORT d[11] (1469:1469:1469) (1433:1433:1433))
        (PORT d[12] (1348:1348:1348) (1282:1282:1282))
        (PORT clk (2217:2217:2217) (2205:2205:2205))
        (PORT stall (2371:2371:2371) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2205:2205:2205))
        (PORT d[0] (1451:1451:1451) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1829:1829:1829))
        (PORT clk (2242:2242:2242) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2112:2112:2112))
        (PORT d[1] (2326:2326:2326) (2258:2258:2258))
        (PORT d[2] (2787:2787:2787) (2753:2753:2753))
        (PORT d[3] (1941:1941:1941) (1978:1978:1978))
        (PORT d[4] (2338:2338:2338) (2397:2397:2397))
        (PORT d[5] (2499:2499:2499) (2500:2500:2500))
        (PORT d[6] (2775:2775:2775) (2752:2752:2752))
        (PORT d[7] (2226:2226:2226) (2238:2238:2238))
        (PORT d[8] (2429:2429:2429) (2414:2414:2414))
        (PORT d[9] (2080:2080:2080) (2052:2052:2052))
        (PORT d[10] (2403:2403:2403) (2234:2234:2234))
        (PORT d[11] (2155:2155:2155) (2154:2154:2154))
        (PORT d[12] (1867:1867:1867) (1864:1864:1864))
        (PORT clk (2239:2239:2239) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (1886:1886:1886))
        (PORT clk (2239:2239:2239) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (PORT d[0] (2543:2543:2543) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2413:2413:2413))
        (PORT d[1] (2386:2386:2386) (2341:2341:2341))
        (PORT d[2] (2391:2391:2391) (2355:2355:2355))
        (PORT d[3] (2568:2568:2568) (2591:2591:2591))
        (PORT d[4] (2559:2559:2559) (2572:2572:2572))
        (PORT d[5] (2173:2173:2173) (2179:2179:2179))
        (PORT d[6] (2536:2536:2536) (2527:2527:2527))
        (PORT d[7] (2326:2326:2326) (2289:2289:2289))
        (PORT d[8] (2726:2726:2726) (2680:2680:2680))
        (PORT d[9] (2556:2556:2556) (2577:2577:2577))
        (PORT d[10] (2065:2065:2065) (2035:2035:2035))
        (PORT d[11] (1803:1803:1803) (1795:1795:1795))
        (PORT d[12] (1841:1841:1841) (1844:1844:1844))
        (PORT clk (2200:2200:2200) (2188:2188:2188))
        (PORT stall (2781:2781:2781) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2188:2188:2188))
        (PORT d[0] (1373:1373:1373) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1686:1686:1686) (1681:1681:1681))
        (PORT datab (1664:1664:1664) (1621:1621:1621))
        (PORT datac (854:854:854) (765:765:765))
        (PORT datad (1574:1574:1574) (1405:1405:1405))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1036:1036:1036))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (1912:1912:1912))
        (PORT d[1] (1715:1715:1715) (1642:1642:1642))
        (PORT d[2] (2313:2313:2313) (2221:2221:2221))
        (PORT d[3] (2279:2279:2279) (2302:2302:2302))
        (PORT d[4] (2040:2040:2040) (2014:2014:2014))
        (PORT d[5] (2249:2249:2249) (2142:2142:2142))
        (PORT d[6] (2254:2254:2254) (2183:2183:2183))
        (PORT d[7] (2322:2322:2322) (2394:2394:2394))
        (PORT d[8] (1736:1736:1736) (1679:1679:1679))
        (PORT d[9] (1768:1768:1768) (1736:1736:1736))
        (PORT d[10] (2029:2029:2029) (1969:1969:1969))
        (PORT d[11] (1462:1462:1462) (1447:1447:1447))
        (PORT d[12] (2039:2039:2039) (1977:1977:1977))
        (PORT clk (2253:2253:2253) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1932:1932:1932) (1813:1813:1813))
        (PORT clk (2253:2253:2253) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (PORT d[0] (2503:2503:2503) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1798:1798:1798))
        (PORT d[1] (2252:2252:2252) (2136:2136:2136))
        (PORT d[2] (2295:2295:2295) (2223:2223:2223))
        (PORT d[3] (2581:2581:2581) (2607:2607:2607))
        (PORT d[4] (2216:2216:2216) (2235:2235:2235))
        (PORT d[5] (2192:2192:2192) (2093:2093:2093))
        (PORT d[6] (1458:1458:1458) (1429:1429:1429))
        (PORT d[7] (1645:1645:1645) (1590:1590:1590))
        (PORT d[8] (1716:1716:1716) (1656:1656:1656))
        (PORT d[9] (2025:2025:2025) (1959:1959:1959))
        (PORT d[10] (2228:2228:2228) (2130:2130:2130))
        (PORT d[11] (1800:1800:1800) (1747:1747:1747))
        (PORT d[12] (2246:2246:2246) (2140:2140:2140))
        (PORT clk (2214:2214:2214) (2201:2201:2201))
        (PORT stall (2855:2855:2855) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2201:2201:2201))
        (PORT d[0] (1509:1509:1509) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1372:1372:1372))
        (PORT clk (2244:2244:2244) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1299:1299:1299))
        (PORT d[1] (1649:1649:1649) (1558:1558:1558))
        (PORT d[2] (1344:1344:1344) (1289:1289:1289))
        (PORT d[3] (2064:2064:2064) (1991:1991:1991))
        (PORT d[4] (1669:1669:1669) (1614:1614:1614))
        (PORT d[5] (2885:2885:2885) (2769:2769:2769))
        (PORT d[6] (2266:2266:2266) (2195:2195:2195))
        (PORT d[7] (2293:2293:2293) (2358:2358:2358))
        (PORT d[8] (1059:1059:1059) (1020:1020:1020))
        (PORT d[9] (1024:1024:1024) (991:991:991))
        (PORT d[10] (1001:1001:1001) (958:958:958))
        (PORT d[11] (1615:1615:1615) (1531:1531:1531))
        (PORT d[12] (1036:1036:1036) (992:992:992))
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1131:1131:1131))
        (PORT clk (2241:2241:2241) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2269:2269:2269))
        (PORT d[0] (1790:1790:1790) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1278:1278:1278) (1207:1207:1207))
        (PORT d[1] (1343:1343:1343) (1276:1276:1276))
        (PORT d[2] (1337:1337:1337) (1267:1267:1267))
        (PORT d[3] (1712:1712:1712) (1681:1681:1681))
        (PORT d[4] (1561:1561:1561) (1483:1483:1483))
        (PORT d[5] (1432:1432:1432) (1389:1389:1389))
        (PORT d[6] (1100:1100:1100) (1080:1080:1080))
        (PORT d[7] (1361:1361:1361) (1300:1300:1300))
        (PORT d[8] (1033:1033:1033) (986:986:986))
        (PORT d[9] (1634:1634:1634) (1564:1564:1564))
        (PORT d[10] (1353:1353:1353) (1286:1286:1286))
        (PORT d[11] (1104:1104:1104) (1068:1068:1068))
        (PORT d[12] (1002:1002:1002) (961:961:961))
        (PORT clk (2202:2202:2202) (2188:2188:2188))
        (PORT stall (1756:1756:1756) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2188:2188:2188))
        (PORT d[0] (1126:1126:1126) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (872:872:872))
        (PORT datab (1373:1373:1373) (1345:1345:1345))
        (PORT datac (1329:1329:1329) (1327:1327:1327))
        (PORT datad (1164:1164:1164) (1064:1064:1064))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (1592:1592:1592) (1574:1574:1574))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (372:372:372) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1380:1380:1380))
        (PORT clk (2240:2240:2240) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2114:2114:2114))
        (PORT d[1] (2671:2671:2671) (2598:2598:2598))
        (PORT d[2] (2386:2386:2386) (2370:2370:2370))
        (PORT d[3] (1930:1930:1930) (1964:1964:1964))
        (PORT d[4] (2357:2357:2357) (2400:2400:2400))
        (PORT d[5] (2727:2727:2727) (2707:2707:2707))
        (PORT d[6] (2377:2377:2377) (2342:2342:2342))
        (PORT d[7] (2186:2186:2186) (2200:2200:2200))
        (PORT d[8] (2376:2376:2376) (2363:2363:2363))
        (PORT d[9] (2342:2342:2342) (2292:2292:2292))
        (PORT d[10] (2173:2173:2173) (2159:2159:2159))
        (PORT d[11] (2156:2156:2156) (2157:2157:2157))
        (PORT d[12] (2213:2213:2213) (2205:2205:2205))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2118:2118:2118) (2076:2076:2076))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (PORT d[0] (3061:3061:3061) (3025:3025:3025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2212:2212:2212))
        (PORT d[1] (2119:2119:2119) (2092:2092:2092))
        (PORT d[2] (2364:2364:2364) (2326:2326:2326))
        (PORT d[3] (2248:2248:2248) (2288:2288:2288))
        (PORT d[4] (2230:2230:2230) (2254:2254:2254))
        (PORT d[5] (2169:2169:2169) (2169:2169:2169))
        (PORT d[6] (2496:2496:2496) (2513:2513:2513))
        (PORT d[7] (2357:2357:2357) (2319:2319:2319))
        (PORT d[8] (2747:2747:2747) (2714:2714:2714))
        (PORT d[9] (2231:2231:2231) (2273:2273:2273))
        (PORT d[10] (2375:2375:2375) (2331:2331:2331))
        (PORT d[11] (2169:2169:2169) (2171:2171:2171))
        (PORT d[12] (2320:2320:2320) (2275:2275:2275))
        (PORT clk (2198:2198:2198) (2186:2186:2186))
        (PORT stall (2989:2989:2989) (3140:3140:3140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2186:2186:2186))
        (PORT d[0] (2017:2017:2017) (1965:1965:1965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1575:1575:1575))
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2096:2096:2096))
        (PORT d[1] (2327:2327:2327) (2273:2273:2273))
        (PORT d[2] (2744:2744:2744) (2721:2721:2721))
        (PORT d[3] (2272:2272:2272) (2283:2283:2283))
        (PORT d[4] (2329:2329:2329) (2387:2387:2387))
        (PORT d[5] (2759:2759:2759) (2744:2744:2744))
        (PORT d[6] (2385:2385:2385) (2350:2350:2350))
        (PORT d[7] (2192:2192:2192) (2207:2207:2207))
        (PORT d[8] (1837:1837:1837) (1861:1861:1861))
        (PORT d[9] (2392:2392:2392) (2335:2335:2335))
        (PORT d[10] (2163:2163:2163) (2147:2147:2147))
        (PORT d[11] (1796:1796:1796) (1796:1796:1796))
        (PORT d[12] (1868:1868:1868) (1865:1865:1865))
        (PORT clk (2238:2238:2238) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2071:2071:2071))
        (PORT clk (2238:2238:2238) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (PORT d[0] (2697:2697:2697) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2440:2440:2440))
        (PORT d[1] (2086:2086:2086) (2058:2058:2058))
        (PORT d[2] (2409:2409:2409) (2372:2372:2372))
        (PORT d[3] (2567:2567:2567) (2591:2591:2591))
        (PORT d[4] (2264:2264:2264) (2327:2327:2327))
        (PORT d[5] (2155:2155:2155) (2161:2161:2161))
        (PORT d[6] (2211:2211:2211) (2214:2214:2214))
        (PORT d[7] (2383:2383:2383) (2373:2373:2373))
        (PORT d[8] (2660:2660:2660) (2620:2620:2620))
        (PORT d[9] (2562:2562:2562) (2579:2579:2579))
        (PORT d[10] (2066:2066:2066) (2036:2036:2036))
        (PORT d[11] (1836:1836:1836) (1828:1828:1828))
        (PORT d[12] (1874:1874:1874) (1880:1880:1880))
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (PORT stall (2756:2756:2756) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2187:2187:2187))
        (PORT d[0] (1796:1796:1796) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2133:2133:2133) (2155:2155:2155))
        (PORT datab (700:700:700) (671:671:671))
        (PORT datac (2024:2024:2024) (2036:2036:2036))
        (PORT datad (371:371:371) (348:348:348))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1596:1596:1596) (1579:1579:1579))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1298:1298:1298) (1260:1260:1260))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE MEM\|ram\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (981:981:981))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (1979:1979:1979) (1935:1935:1935))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE muxRDM\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1320:1320:1320))
        (PORT datab (1660:1660:1660) (1635:1635:1635))
        (PORT datac (1285:1285:1285) (1230:1230:1230))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RDM\|conteudo\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2001:2001:2001) (1914:1914:1914))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE RI\|conteudo\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1920:1920:1920))
        (PORT asdata (2180:2180:2180) (2101:2101:2101))
        (PORT ena (1856:1856:1856) (1787:1787:1787))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|RwriteAC\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (PORT datab (282:282:282) (352:352:352))
        (PORT datad (299:299:299) (381:381:381))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1220:1220:1220))
        (PORT datab (406:406:406) (401:401:401))
        (PORT datac (637:637:637) (606:606:606))
        (PORT datad (229:229:229) (249:249:249))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|t0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (465:465:465))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (646:646:646) (601:601:601))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UC\|t0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1917:1917:1917))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1301:1301:1301) (1238:1238:1238))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (190:190:190) (221:221:221))
        (PORT datad (193:193:193) (215:215:215))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (222:222:222))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (259:259:259))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (613:613:613))
        (PORT datac (191:191:191) (221:221:221))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (260:260:260))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (254:254:254))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (256:256:256))
        (PORT datad (627:627:627) (581:581:581))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (194:194:194) (227:227:227))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datac (375:375:375) (356:356:356))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (403:403:403) (387:387:387))
        (PORT datad (391:391:391) (369:369:369))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[10\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (261:261:261))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[12\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (222:222:222))
        (PORT datad (193:193:193) (214:214:214))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (255:255:255))
        (PORT datad (196:196:196) (220:220:220))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[14\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (254:254:254))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DISC\|disc_rtl_0\|auto_generated\|mux2\|result_node\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (391:391:391))
        (PORT datad (568:568:568) (518:518:518))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UC\|trLDD)
    (DELAY
      (ABSOLUTE
        (PORT datab (1031:1031:1031) (1004:1004:1004))
        (PORT datac (1126:1126:1126) (1038:1038:1038))
        (PORT datad (630:630:630) (603:603:603))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
)
