<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › iop › asm › iop_spu_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../../index.html"></a><h1>iop_spu_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __iop_spu_defs_asm_h</span>
<span class="cp">#define __iop_spu_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/io_proc/rtl/iop_spu.r</span>
<span class="cm"> *     id:           &lt;not found&gt;</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:08:46 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c -asm --outfile asm/iop_spu_defs_asm.h ../../inst/io_proc/rtl/iop_spu.r</span>
<span class="cm"> *      id: $Id: iop_spu_defs_asm.h,v 1.5 2005/04/24 18:31:06 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cp">#define STRIDE_iop_spu_rw_r 4</span>
<span class="cm">/* Register rw_r, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_r_offset 0</span>

<span class="cm">/* Register rw_seq_pc, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_seq_pc___addr___lsb 0</span>
<span class="cp">#define reg_iop_spu_rw_seq_pc___addr___width 12</span>
<span class="cp">#define reg_iop_spu_rw_seq_pc_offset 64</span>

<span class="cm">/* Register rw_fsm_pc, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_fsm_pc___addr___lsb 0</span>
<span class="cp">#define reg_iop_spu_rw_fsm_pc___addr___width 12</span>
<span class="cp">#define reg_iop_spu_rw_fsm_pc_offset 68</span>

<span class="cm">/* Register rw_ctrl, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_ctrl___fsm___lsb 0</span>
<span class="cp">#define reg_iop_spu_rw_ctrl___fsm___width 1</span>
<span class="cp">#define reg_iop_spu_rw_ctrl___fsm___bit 0</span>
<span class="cp">#define reg_iop_spu_rw_ctrl___en___lsb 1</span>
<span class="cp">#define reg_iop_spu_rw_ctrl___en___width 1</span>
<span class="cp">#define reg_iop_spu_rw_ctrl___en___bit 1</span>
<span class="cp">#define reg_iop_spu_rw_ctrl_offset 72</span>

<span class="cm">/* Register rw_fsm_inputs3_0, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0___val0___lsb 0</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0___val0___width 5</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0___src0___lsb 5</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0___src0___width 3</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0___val1___lsb 8</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0___val1___width 5</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0___src1___lsb 13</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0___src1___width 3</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0___val2___lsb 16</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0___val2___width 5</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0___src2___lsb 21</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0___src2___width 3</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0___val3___lsb 24</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0___val3___width 5</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0___src3___lsb 29</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0___src3___width 3</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs3_0_offset 76</span>

<span class="cm">/* Register rw_fsm_inputs7_4, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4___val4___lsb 0</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4___val4___width 5</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4___src4___lsb 5</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4___src4___width 3</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4___val5___lsb 8</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4___val5___width 5</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4___src5___lsb 13</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4___src5___width 3</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4___val6___lsb 16</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4___val6___width 5</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4___src6___lsb 21</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4___src6___width 3</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4___val7___lsb 24</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4___val7___width 5</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4___src7___lsb 29</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4___src7___width 3</span>
<span class="cp">#define reg_iop_spu_rw_fsm_inputs7_4_offset 80</span>

<span class="cm">/* Register rw_gio_out, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_gio_out_offset 84</span>

<span class="cm">/* Register rw_bus0_out, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_bus0_out_offset 88</span>

<span class="cm">/* Register rw_bus1_out, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_bus1_out_offset 92</span>

<span class="cm">/* Register r_gio_in, scope iop_spu, type r */</span>
<span class="cp">#define reg_iop_spu_r_gio_in_offset 96</span>

<span class="cm">/* Register r_bus0_in, scope iop_spu, type r */</span>
<span class="cp">#define reg_iop_spu_r_bus0_in_offset 100</span>

<span class="cm">/* Register r_bus1_in, scope iop_spu, type r */</span>
<span class="cp">#define reg_iop_spu_r_bus1_in_offset 104</span>

<span class="cm">/* Register rw_gio_out_set, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_gio_out_set_offset 108</span>

<span class="cm">/* Register rw_gio_out_clr, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_gio_out_clr_offset 112</span>

<span class="cm">/* Register rs_wr_stat, scope iop_spu, type rs */</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r0___lsb 0</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r0___width 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r0___bit 0</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r1___lsb 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r1___width 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r1___bit 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r2___lsb 2</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r2___width 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r2___bit 2</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r3___lsb 3</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r3___width 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r3___bit 3</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r4___lsb 4</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r4___width 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r4___bit 4</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r5___lsb 5</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r5___width 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r5___bit 5</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r6___lsb 6</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r6___width 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r6___bit 6</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r7___lsb 7</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r7___width 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r7___bit 7</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r8___lsb 8</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r8___width 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r8___bit 8</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r9___lsb 9</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r9___width 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r9___bit 9</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r10___lsb 10</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r10___width 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r10___bit 10</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r11___lsb 11</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r11___width 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r11___bit 11</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r12___lsb 12</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r12___width 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r12___bit 12</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r13___lsb 13</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r13___width 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r13___bit 13</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r14___lsb 14</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r14___width 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r14___bit 14</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r15___lsb 15</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r15___width 1</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat___r15___bit 15</span>
<span class="cp">#define reg_iop_spu_rs_wr_stat_offset 116</span>

<span class="cm">/* Register r_wr_stat, scope iop_spu, type r */</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r0___lsb 0</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r0___width 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r0___bit 0</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r1___lsb 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r1___width 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r1___bit 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r2___lsb 2</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r2___width 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r2___bit 2</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r3___lsb 3</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r3___width 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r3___bit 3</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r4___lsb 4</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r4___width 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r4___bit 4</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r5___lsb 5</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r5___width 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r5___bit 5</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r6___lsb 6</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r6___width 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r6___bit 6</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r7___lsb 7</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r7___width 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r7___bit 7</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r8___lsb 8</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r8___width 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r8___bit 8</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r9___lsb 9</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r9___width 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r9___bit 9</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r10___lsb 10</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r10___width 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r10___bit 10</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r11___lsb 11</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r11___width 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r11___bit 11</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r12___lsb 12</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r12___width 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r12___bit 12</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r13___lsb 13</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r13___width 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r13___bit 13</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r14___lsb 14</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r14___width 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r14___bit 14</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r15___lsb 15</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r15___width 1</span>
<span class="cp">#define reg_iop_spu_r_wr_stat___r15___bit 15</span>
<span class="cp">#define reg_iop_spu_r_wr_stat_offset 120</span>

<span class="cm">/* Register r_reg_indexed_by_bus0_in, scope iop_spu, type r */</span>
<span class="cp">#define reg_iop_spu_r_reg_indexed_by_bus0_in_offset 124</span>

<span class="cm">/* Register r_stat_in, scope iop_spu, type r */</span>
<span class="cp">#define reg_iop_spu_r_stat_in___timer_grp_lo___lsb 0</span>
<span class="cp">#define reg_iop_spu_r_stat_in___timer_grp_lo___width 4</span>
<span class="cp">#define reg_iop_spu_r_stat_in___fifo_out_last___lsb 4</span>
<span class="cp">#define reg_iop_spu_r_stat_in___fifo_out_last___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___fifo_out_last___bit 4</span>
<span class="cp">#define reg_iop_spu_r_stat_in___fifo_out_rdy___lsb 5</span>
<span class="cp">#define reg_iop_spu_r_stat_in___fifo_out_rdy___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___fifo_out_rdy___bit 5</span>
<span class="cp">#define reg_iop_spu_r_stat_in___fifo_out_all___lsb 6</span>
<span class="cp">#define reg_iop_spu_r_stat_in___fifo_out_all___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___fifo_out_all___bit 6</span>
<span class="cp">#define reg_iop_spu_r_stat_in___fifo_in_rdy___lsb 7</span>
<span class="cp">#define reg_iop_spu_r_stat_in___fifo_in_rdy___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___fifo_in_rdy___bit 7</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_all___lsb 8</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_all___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_all___bit 8</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_dth___lsb 9</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_dth___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_dth___bit 9</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_eop___lsb 10</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_eop___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_eop___bit 10</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_dv___lsb 11</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_dv___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_dv___bit 11</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_last___lsb 12</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_last___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_last___bit 12</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_cmd_rq___lsb 13</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_cmd_rq___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_cmd_rq___bit 13</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_cmd_rdy___lsb 14</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_cmd_rdy___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_out_cmd_rdy___bit 14</span>
<span class="cp">#define reg_iop_spu_r_stat_in___pcrc_correct___lsb 15</span>
<span class="cp">#define reg_iop_spu_r_stat_in___pcrc_correct___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___pcrc_correct___bit 15</span>
<span class="cp">#define reg_iop_spu_r_stat_in___timer_grp_hi___lsb 16</span>
<span class="cp">#define reg_iop_spu_r_stat_in___timer_grp_hi___width 4</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_in_sth___lsb 20</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_in_sth___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_in_sth___bit 20</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_in_full___lsb 21</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_in_full___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_in_full___bit 21</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_in_cmd_rdy___lsb 22</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_in_cmd_rdy___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___dmc_in_cmd_rdy___bit 22</span>
<span class="cp">#define reg_iop_spu_r_stat_in___spu_gio_out___lsb 23</span>
<span class="cp">#define reg_iop_spu_r_stat_in___spu_gio_out___width 4</span>
<span class="cp">#define reg_iop_spu_r_stat_in___sync_clk12___lsb 27</span>
<span class="cp">#define reg_iop_spu_r_stat_in___sync_clk12___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___sync_clk12___bit 27</span>
<span class="cp">#define reg_iop_spu_r_stat_in___scrc_out_data___lsb 28</span>
<span class="cp">#define reg_iop_spu_r_stat_in___scrc_out_data___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___scrc_out_data___bit 28</span>
<span class="cp">#define reg_iop_spu_r_stat_in___scrc_in_err___lsb 29</span>
<span class="cp">#define reg_iop_spu_r_stat_in___scrc_in_err___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___scrc_in_err___bit 29</span>
<span class="cp">#define reg_iop_spu_r_stat_in___mc_busy___lsb 30</span>
<span class="cp">#define reg_iop_spu_r_stat_in___mc_busy___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___mc_busy___bit 30</span>
<span class="cp">#define reg_iop_spu_r_stat_in___mc_owned___lsb 31</span>
<span class="cp">#define reg_iop_spu_r_stat_in___mc_owned___width 1</span>
<span class="cp">#define reg_iop_spu_r_stat_in___mc_owned___bit 31</span>
<span class="cp">#define reg_iop_spu_r_stat_in_offset 128</span>

<span class="cm">/* Register r_trigger_in, scope iop_spu, type r */</span>
<span class="cp">#define reg_iop_spu_r_trigger_in_offset 132</span>

<span class="cm">/* Register r_special_stat, scope iop_spu, type r */</span>
<span class="cp">#define reg_iop_spu_r_special_stat___c_flag___lsb 0</span>
<span class="cp">#define reg_iop_spu_r_special_stat___c_flag___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___c_flag___bit 0</span>
<span class="cp">#define reg_iop_spu_r_special_stat___v_flag___lsb 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___v_flag___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___v_flag___bit 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___z_flag___lsb 2</span>
<span class="cp">#define reg_iop_spu_r_special_stat___z_flag___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___z_flag___bit 2</span>
<span class="cp">#define reg_iop_spu_r_special_stat___n_flag___lsb 3</span>
<span class="cp">#define reg_iop_spu_r_special_stat___n_flag___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___n_flag___bit 3</span>
<span class="cp">#define reg_iop_spu_r_special_stat___xor_bus0_r2_0___lsb 4</span>
<span class="cp">#define reg_iop_spu_r_special_stat___xor_bus0_r2_0___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___xor_bus0_r2_0___bit 4</span>
<span class="cp">#define reg_iop_spu_r_special_stat___xor_bus1_r3_0___lsb 5</span>
<span class="cp">#define reg_iop_spu_r_special_stat___xor_bus1_r3_0___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___xor_bus1_r3_0___bit 5</span>
<span class="cp">#define reg_iop_spu_r_special_stat___xor_bus0m_r2_0___lsb 6</span>
<span class="cp">#define reg_iop_spu_r_special_stat___xor_bus0m_r2_0___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___xor_bus0m_r2_0___bit 6</span>
<span class="cp">#define reg_iop_spu_r_special_stat___xor_bus1m_r3_0___lsb 7</span>
<span class="cp">#define reg_iop_spu_r_special_stat___xor_bus1m_r3_0___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___xor_bus1m_r3_0___bit 7</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in0___lsb 8</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in0___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in0___bit 8</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in1___lsb 9</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in1___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in1___bit 9</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in2___lsb 10</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in2___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in2___bit 10</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in3___lsb 11</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in3___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in3___bit 11</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in4___lsb 12</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in4___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in4___bit 12</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in5___lsb 13</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in5___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in5___bit 13</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in6___lsb 14</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in6___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in6___bit 14</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in7___lsb 15</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in7___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___fsm_in7___bit 15</span>
<span class="cp">#define reg_iop_spu_r_special_stat___event0___lsb 16</span>
<span class="cp">#define reg_iop_spu_r_special_stat___event0___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___event0___bit 16</span>
<span class="cp">#define reg_iop_spu_r_special_stat___event1___lsb 17</span>
<span class="cp">#define reg_iop_spu_r_special_stat___event1___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___event1___bit 17</span>
<span class="cp">#define reg_iop_spu_r_special_stat___event2___lsb 18</span>
<span class="cp">#define reg_iop_spu_r_special_stat___event2___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___event2___bit 18</span>
<span class="cp">#define reg_iop_spu_r_special_stat___event3___lsb 19</span>
<span class="cp">#define reg_iop_spu_r_special_stat___event3___width 1</span>
<span class="cp">#define reg_iop_spu_r_special_stat___event3___bit 19</span>
<span class="cp">#define reg_iop_spu_r_special_stat_offset 136</span>

<span class="cm">/* Register rw_reg_access, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_reg_access___addr___lsb 0</span>
<span class="cp">#define reg_iop_spu_rw_reg_access___addr___width 13</span>
<span class="cp">#define reg_iop_spu_rw_reg_access___imm_hi___lsb 16</span>
<span class="cp">#define reg_iop_spu_rw_reg_access___imm_hi___width 16</span>
<span class="cp">#define reg_iop_spu_rw_reg_access_offset 140</span>

<span class="cp">#define STRIDE_iop_spu_rw_event_cfg 4</span>
<span class="cm">/* Register rw_event_cfg, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg___addr___lsb 0</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg___addr___width 12</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg___src___lsb 12</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg___src___width 2</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg___eq_en___lsb 14</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg___eq_en___width 1</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg___eq_en___bit 14</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg___eq_inv___lsb 15</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg___eq_inv___width 1</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg___eq_inv___bit 15</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg___gt_en___lsb 16</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg___gt_en___width 1</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg___gt_en___bit 16</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg___gt_inv___lsb 17</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg___gt_inv___width 1</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg___gt_inv___bit 17</span>
<span class="cp">#define reg_iop_spu_rw_event_cfg_offset 144</span>

<span class="cp">#define STRIDE_iop_spu_rw_event_mask 4</span>
<span class="cm">/* Register rw_event_mask, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_event_mask_offset 160</span>

<span class="cp">#define STRIDE_iop_spu_rw_event_val 4</span>
<span class="cm">/* Register rw_event_val, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_event_val_offset 176</span>

<span class="cm">/* Register rw_event_ret, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_event_ret___addr___lsb 0</span>
<span class="cp">#define reg_iop_spu_rw_event_ret___addr___width 12</span>
<span class="cp">#define reg_iop_spu_rw_event_ret_offset 192</span>

<span class="cm">/* Register r_trace, scope iop_spu, type r */</span>
<span class="cp">#define reg_iop_spu_r_trace___fsm___lsb 0</span>
<span class="cp">#define reg_iop_spu_r_trace___fsm___width 1</span>
<span class="cp">#define reg_iop_spu_r_trace___fsm___bit 0</span>
<span class="cp">#define reg_iop_spu_r_trace___en___lsb 1</span>
<span class="cp">#define reg_iop_spu_r_trace___en___width 1</span>
<span class="cp">#define reg_iop_spu_r_trace___en___bit 1</span>
<span class="cp">#define reg_iop_spu_r_trace___c_flag___lsb 2</span>
<span class="cp">#define reg_iop_spu_r_trace___c_flag___width 1</span>
<span class="cp">#define reg_iop_spu_r_trace___c_flag___bit 2</span>
<span class="cp">#define reg_iop_spu_r_trace___v_flag___lsb 3</span>
<span class="cp">#define reg_iop_spu_r_trace___v_flag___width 1</span>
<span class="cp">#define reg_iop_spu_r_trace___v_flag___bit 3</span>
<span class="cp">#define reg_iop_spu_r_trace___z_flag___lsb 4</span>
<span class="cp">#define reg_iop_spu_r_trace___z_flag___width 1</span>
<span class="cp">#define reg_iop_spu_r_trace___z_flag___bit 4</span>
<span class="cp">#define reg_iop_spu_r_trace___n_flag___lsb 5</span>
<span class="cp">#define reg_iop_spu_r_trace___n_flag___width 1</span>
<span class="cp">#define reg_iop_spu_r_trace___n_flag___bit 5</span>
<span class="cp">#define reg_iop_spu_r_trace___seq_addr___lsb 6</span>
<span class="cp">#define reg_iop_spu_r_trace___seq_addr___width 12</span>
<span class="cp">#define reg_iop_spu_r_trace___fsm_addr___lsb 20</span>
<span class="cp">#define reg_iop_spu_r_trace___fsm_addr___width 12</span>
<span class="cp">#define reg_iop_spu_r_trace_offset 196</span>

<span class="cm">/* Register r_fsm_trace, scope iop_spu, type r */</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___fsm___lsb 0</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___fsm___width 1</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___fsm___bit 0</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___en___lsb 1</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___en___width 1</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___en___bit 1</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___tmr_done___lsb 2</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___tmr_done___width 1</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___tmr_done___bit 2</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___inp0___lsb 3</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___inp0___width 1</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___inp0___bit 3</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___inp1___lsb 4</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___inp1___width 1</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___inp1___bit 4</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___inp2___lsb 5</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___inp2___width 1</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___inp2___bit 5</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___inp3___lsb 6</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___inp3___width 1</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___inp3___bit 6</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___event0___lsb 7</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___event0___width 1</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___event0___bit 7</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___event1___lsb 8</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___event1___width 1</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___event1___bit 8</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___event2___lsb 9</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___event2___width 1</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___event2___bit 9</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___event3___lsb 10</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___event3___width 1</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___event3___bit 10</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___gio_out___lsb 11</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___gio_out___width 8</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___fsm_addr___lsb 20</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace___fsm_addr___width 12</span>
<span class="cp">#define reg_iop_spu_r_fsm_trace_offset 200</span>

<span class="cp">#define STRIDE_iop_spu_rw_brp 4</span>
<span class="cm">/* Register rw_brp, scope iop_spu, type rw */</span>
<span class="cp">#define reg_iop_spu_rw_brp___addr___lsb 0</span>
<span class="cp">#define reg_iop_spu_rw_brp___addr___width 12</span>
<span class="cp">#define reg_iop_spu_rw_brp___fsm___lsb 12</span>
<span class="cp">#define reg_iop_spu_rw_brp___fsm___width 1</span>
<span class="cp">#define reg_iop_spu_rw_brp___fsm___bit 12</span>
<span class="cp">#define reg_iop_spu_rw_brp___en___lsb 13</span>
<span class="cp">#define reg_iop_spu_rw_brp___en___width 1</span>
<span class="cp">#define reg_iop_spu_rw_brp___en___bit 13</span>
<span class="cp">#define reg_iop_spu_rw_brp_offset 204</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_iop_spu_attn_hi                      0x00000005</span>
<span class="cp">#define regk_iop_spu_attn_lo                      0x00000005</span>
<span class="cp">#define regk_iop_spu_attn_r0                      0x00000000</span>
<span class="cp">#define regk_iop_spu_attn_r1                      0x00000001</span>
<span class="cp">#define regk_iop_spu_attn_r10                     0x00000002</span>
<span class="cp">#define regk_iop_spu_attn_r11                     0x00000003</span>
<span class="cp">#define regk_iop_spu_attn_r12                     0x00000004</span>
<span class="cp">#define regk_iop_spu_attn_r13                     0x00000005</span>
<span class="cp">#define regk_iop_spu_attn_r14                     0x00000006</span>
<span class="cp">#define regk_iop_spu_attn_r15                     0x00000007</span>
<span class="cp">#define regk_iop_spu_attn_r2                      0x00000002</span>
<span class="cp">#define regk_iop_spu_attn_r3                      0x00000003</span>
<span class="cp">#define regk_iop_spu_attn_r4                      0x00000004</span>
<span class="cp">#define regk_iop_spu_attn_r5                      0x00000005</span>
<span class="cp">#define regk_iop_spu_attn_r6                      0x00000006</span>
<span class="cp">#define regk_iop_spu_attn_r7                      0x00000007</span>
<span class="cp">#define regk_iop_spu_attn_r8                      0x00000000</span>
<span class="cp">#define regk_iop_spu_attn_r9                      0x00000001</span>
<span class="cp">#define regk_iop_spu_c                            0x00000000</span>
<span class="cp">#define regk_iop_spu_flag                         0x00000002</span>
<span class="cp">#define regk_iop_spu_gio_in                       0x00000000</span>
<span class="cp">#define regk_iop_spu_gio_out                      0x00000005</span>
<span class="cp">#define regk_iop_spu_gio_out0                     0x00000008</span>
<span class="cp">#define regk_iop_spu_gio_out1                     0x00000009</span>
<span class="cp">#define regk_iop_spu_gio_out2                     0x0000000a</span>
<span class="cp">#define regk_iop_spu_gio_out3                     0x0000000b</span>
<span class="cp">#define regk_iop_spu_gio_out4                     0x0000000c</span>
<span class="cp">#define regk_iop_spu_gio_out5                     0x0000000d</span>
<span class="cp">#define regk_iop_spu_gio_out6                     0x0000000e</span>
<span class="cp">#define regk_iop_spu_gio_out7                     0x0000000f</span>
<span class="cp">#define regk_iop_spu_n                            0x00000003</span>
<span class="cp">#define regk_iop_spu_no                           0x00000000</span>
<span class="cp">#define regk_iop_spu_r0                           0x00000008</span>
<span class="cp">#define regk_iop_spu_r1                           0x00000009</span>
<span class="cp">#define regk_iop_spu_r10                          0x0000000a</span>
<span class="cp">#define regk_iop_spu_r11                          0x0000000b</span>
<span class="cp">#define regk_iop_spu_r12                          0x0000000c</span>
<span class="cp">#define regk_iop_spu_r13                          0x0000000d</span>
<span class="cp">#define regk_iop_spu_r14                          0x0000000e</span>
<span class="cp">#define regk_iop_spu_r15                          0x0000000f</span>
<span class="cp">#define regk_iop_spu_r2                           0x0000000a</span>
<span class="cp">#define regk_iop_spu_r3                           0x0000000b</span>
<span class="cp">#define regk_iop_spu_r4                           0x0000000c</span>
<span class="cp">#define regk_iop_spu_r5                           0x0000000d</span>
<span class="cp">#define regk_iop_spu_r6                           0x0000000e</span>
<span class="cp">#define regk_iop_spu_r7                           0x0000000f</span>
<span class="cp">#define regk_iop_spu_r8                           0x00000008</span>
<span class="cp">#define regk_iop_spu_r9                           0x00000009</span>
<span class="cp">#define regk_iop_spu_reg_hi                       0x00000002</span>
<span class="cp">#define regk_iop_spu_reg_lo                       0x00000002</span>
<span class="cp">#define regk_iop_spu_rw_brp_default               0x00000000</span>
<span class="cp">#define regk_iop_spu_rw_brp_size                  0x00000004</span>
<span class="cp">#define regk_iop_spu_rw_ctrl_default              0x00000000</span>
<span class="cp">#define regk_iop_spu_rw_event_cfg_size            0x00000004</span>
<span class="cp">#define regk_iop_spu_rw_event_mask_size           0x00000004</span>
<span class="cp">#define regk_iop_spu_rw_event_val_size            0x00000004</span>
<span class="cp">#define regk_iop_spu_rw_gio_out_default           0x00000000</span>
<span class="cp">#define regk_iop_spu_rw_r_size                    0x00000010</span>
<span class="cp">#define regk_iop_spu_rw_reg_access_default        0x00000000</span>
<span class="cp">#define regk_iop_spu_stat_in                      0x00000002</span>
<span class="cp">#define regk_iop_spu_statin_hi                    0x00000004</span>
<span class="cp">#define regk_iop_spu_statin_lo                    0x00000004</span>
<span class="cp">#define regk_iop_spu_trig                         0x00000003</span>
<span class="cp">#define regk_iop_spu_trigger                      0x00000006</span>
<span class="cp">#define regk_iop_spu_v                            0x00000001</span>
<span class="cp">#define regk_iop_spu_wsts_gioout_spec             0x00000001</span>
<span class="cp">#define regk_iop_spu_xor                          0x00000003</span>
<span class="cp">#define regk_iop_spu_xor_bus0_r2_0                0x00000000</span>
<span class="cp">#define regk_iop_spu_xor_bus0m_r2_0               0x00000002</span>
<span class="cp">#define regk_iop_spu_xor_bus1_r3_0                0x00000001</span>
<span class="cp">#define regk_iop_spu_xor_bus1m_r3_0               0x00000003</span>
<span class="cp">#define regk_iop_spu_yes                          0x00000001</span>
<span class="cp">#define regk_iop_spu_z                            0x00000002</span>
<span class="cp">#endif </span><span class="cm">/* __iop_spu_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:8}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../../javascript/docco.min.js"></script>
</html>
