
StupidServo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001e0dc  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004238  0801e2dc  0801e2dc  0001f2dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08022514  08022514  000241d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08022514  08022514  00023514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802251c  0802251c  000241d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802251c  0802251c  0002351c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08022520  08022520  00023520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  08022524  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000098  080225bc  00024098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000138  0802265c  00024138  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000e518  200001d8  080226fc  000241d8  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  2000e6f0  080226fc  000246f0  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000241d8  2**0
                  CONTENTS, READONLY
 14 .debug_info   0003c053  00000000  00000000  00024206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000957b  00000000  00000000  00060259  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002958  00000000  00000000  000697d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000020e9  00000000  00000000  0006c130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003de39  00000000  00000000  0006e219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00043b66  00000000  00000000  000ac052  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00123d56  00000000  00000000  000efbb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0021390e  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000b2c4  00000000  00000000  00213954  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000007f  00000000  00000000  0021ec18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d8 	.word	0x200001d8
 800021c:	00000000 	.word	0x00000000
 8000220:	0801e2c4 	.word	0x0801e2c4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001dc 	.word	0x200001dc
 800023c:	0801e2c4 	.word	0x0801e2c4

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <log_router_init>:
#include <string.h>

static volatile log_out_t g_out = LOG_OUT_UART;

void log_router_init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
    logbuf_init();
 8000620:	f000 f864 	bl	80006ec <logbuf_init>
    g_out = LOG_OUT_UART;
 8000624:	4b02      	ldr	r3, [pc, #8]	@ (8000630 <log_router_init+0x14>)
 8000626:	2201      	movs	r2, #1
 8000628:	701a      	strb	r2, [r3, #0]
}
 800062a:	bf00      	nop
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	20000000 	.word	0x20000000

08000634 <log_set_uart>:

void log_set_uart(void) { g_out = LOG_OUT_UART; }
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
 8000638:	4b03      	ldr	r3, [pc, #12]	@ (8000648 <log_set_uart+0x14>)
 800063a:	2201      	movs	r2, #1
 800063c:	701a      	strb	r2, [r3, #0]
 800063e:	bf00      	nop
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr
 8000648:	20000000 	.word	0x20000000

0800064c <log_set_eth>:
void log_set_eth(void)  { g_out = LOG_OUT_ETH;  }
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
 8000650:	4b03      	ldr	r3, [pc, #12]	@ (8000660 <log_set_eth+0x14>)
 8000652:	2200      	movs	r2, #0
 8000654:	701a      	strb	r2, [r3, #0]
 8000656:	bf00      	nop
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	20000000 	.word	0x20000000

08000664 <log_get_output>:
log_out_t log_get_output(void) { return g_out; }
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
 8000668:	4b03      	ldr	r3, [pc, #12]	@ (8000678 <log_get_output+0x14>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	b2db      	uxtb	r3, r3
 800066e:	4618      	mov	r0, r3
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr
 8000678:	20000000 	.word	0x20000000

0800067c <log_json>:

// Enqueue only (ISR-safe). Add newline if missing.
void log_json(const char *json_line)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b084      	sub	sp, #16
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
    if (!json_line) return;
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d01a      	beq.n	80006c0 <log_json+0x44>
    size_t len = strlen(json_line);
 800068a:	6878      	ldr	r0, [r7, #4]
 800068c:	f7ff fdd8 	bl	8000240 <strlen>
 8000690:	60f8      	str	r0, [r7, #12]
    logbuf_write((const uint8_t*)json_line, len);
 8000692:	68f9      	ldr	r1, [r7, #12]
 8000694:	6878      	ldr	r0, [r7, #4]
 8000696:	f000 f83b 	bl	8000710 <logbuf_write>

    if (len == 0 || json_line[len-1] != '\n') {
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d006      	beq.n	80006ae <log_json+0x32>
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	3b01      	subs	r3, #1
 80006a4:	687a      	ldr	r2, [r7, #4]
 80006a6:	4413      	add	r3, r2
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	2b0a      	cmp	r3, #10
 80006ac:	d009      	beq.n	80006c2 <log_json+0x46>
        const char nl = '\n';
 80006ae:	230a      	movs	r3, #10
 80006b0:	72fb      	strb	r3, [r7, #11]
        logbuf_write((const uint8_t*)&nl, 1);
 80006b2:	f107 030b 	add.w	r3, r7, #11
 80006b6:	2101      	movs	r1, #1
 80006b8:	4618      	mov	r0, r3
 80006ba:	f000 f829 	bl	8000710 <logbuf_write>
 80006be:	e000      	b.n	80006c2 <log_json+0x46>
    if (!json_line) return;
 80006c0:	bf00      	nop
    }
}
 80006c2:	3710      	adds	r7, #16
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <next_idx>:

static volatile uint16_t w = 0;
static volatile uint16_t r = 0;
static uint8_t buf[LOGBUF_SIZE];

static uint16_t next_idx(uint16_t i){ return (uint16_t)((i + 1U) % LOGBUF_SIZE); }
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	80fb      	strh	r3, [r7, #6]
 80006d2:	88fb      	ldrh	r3, [r7, #6]
 80006d4:	3301      	adds	r3, #1
 80006d6:	b29b      	uxth	r3, r3
 80006d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80006dc:	b29b      	uxth	r3, r3
 80006de:	4618      	mov	r0, r3
 80006e0:	370c      	adds	r7, #12
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
	...

080006ec <logbuf_init>:

void logbuf_init(void){ w = r = 0; }
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
 80006f0:	2100      	movs	r1, #0
 80006f2:	4b05      	ldr	r3, [pc, #20]	@ (8000708 <logbuf_init+0x1c>)
 80006f4:	460a      	mov	r2, r1
 80006f6:	801a      	strh	r2, [r3, #0]
 80006f8:	4b04      	ldr	r3, [pc, #16]	@ (800070c <logbuf_init+0x20>)
 80006fa:	460a      	mov	r2, r1
 80006fc:	801a      	strh	r2, [r3, #0]
 80006fe:	bf00      	nop
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr
 8000708:	200001f6 	.word	0x200001f6
 800070c:	200001f4 	.word	0x200001f4

08000710 <logbuf_write>:

size_t logbuf_write(const uint8_t *data, size_t len)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b084      	sub	sp, #16
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
 8000718:	6039      	str	r1, [r7, #0]
    size_t written = 0;
 800071a:	2300      	movs	r3, #0
 800071c:	60fb      	str	r3, [r7, #12]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800071e:	b672      	cpsid	i
}
 8000720:	bf00      	nop
    __disable_irq();
    while (written < len) {
 8000722:	e01b      	b.n	800075c <logbuf_write+0x4c>
        uint16_t nw = next_idx(w);
 8000724:	4b14      	ldr	r3, [pc, #80]	@ (8000778 <logbuf_write+0x68>)
 8000726:	881b      	ldrh	r3, [r3, #0]
 8000728:	b29b      	uxth	r3, r3
 800072a:	4618      	mov	r0, r3
 800072c:	f7ff ffcc 	bl	80006c8 <next_idx>
 8000730:	4603      	mov	r3, r0
 8000732:	817b      	strh	r3, [r7, #10]
        if (nw == r) break; // full
 8000734:	4b11      	ldr	r3, [pc, #68]	@ (800077c <logbuf_write+0x6c>)
 8000736:	881b      	ldrh	r3, [r3, #0]
 8000738:	b29b      	uxth	r3, r3
 800073a:	897a      	ldrh	r2, [r7, #10]
 800073c:	429a      	cmp	r2, r3
 800073e:	d012      	beq.n	8000766 <logbuf_write+0x56>
        buf[w] = data[written++];
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	1c5a      	adds	r2, r3, #1
 8000744:	60fa      	str	r2, [r7, #12]
 8000746:	687a      	ldr	r2, [r7, #4]
 8000748:	4413      	add	r3, r2
 800074a:	4a0b      	ldr	r2, [pc, #44]	@ (8000778 <logbuf_write+0x68>)
 800074c:	8812      	ldrh	r2, [r2, #0]
 800074e:	b292      	uxth	r2, r2
 8000750:	7819      	ldrb	r1, [r3, #0]
 8000752:	4b0b      	ldr	r3, [pc, #44]	@ (8000780 <logbuf_write+0x70>)
 8000754:	5499      	strb	r1, [r3, r2]
        w = nw;
 8000756:	4a08      	ldr	r2, [pc, #32]	@ (8000778 <logbuf_write+0x68>)
 8000758:	897b      	ldrh	r3, [r7, #10]
 800075a:	8013      	strh	r3, [r2, #0]
    while (written < len) {
 800075c:	68fa      	ldr	r2, [r7, #12]
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	429a      	cmp	r2, r3
 8000762:	d3df      	bcc.n	8000724 <logbuf_write+0x14>
 8000764:	e000      	b.n	8000768 <logbuf_write+0x58>
        if (nw == r) break; // full
 8000766:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8000768:	b662      	cpsie	i
}
 800076a:	bf00      	nop
    }
    __enable_irq();
    return written;
 800076c:	68fb      	ldr	r3, [r7, #12]
}
 800076e:	4618      	mov	r0, r3
 8000770:	3710      	adds	r7, #16
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	200001f4 	.word	0x200001f4
 800077c:	200001f6 	.word	0x200001f6
 8000780:	200001f8 	.word	0x200001f8

08000784 <logbuf_read>:
    if (ww >= rr) return (size_t)(ww - rr);
    return (size_t)(LOGBUF_SIZE - rr + ww);
}

size_t logbuf_read(uint8_t *out, size_t maxlen)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
 800078c:	6039      	str	r1, [r7, #0]
    size_t n = 0;
 800078e:	2300      	movs	r3, #0
 8000790:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8000792:	b672      	cpsid	i
}
 8000794:	bf00      	nop
    __disable_irq();
    while (n < maxlen && r != w) {
 8000796:	e015      	b.n	80007c4 <logbuf_read+0x40>
        out[n++] = buf[r];
 8000798:	4b14      	ldr	r3, [pc, #80]	@ (80007ec <logbuf_read+0x68>)
 800079a:	881b      	ldrh	r3, [r3, #0]
 800079c:	b29b      	uxth	r3, r3
 800079e:	4619      	mov	r1, r3
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	1c5a      	adds	r2, r3, #1
 80007a4:	60fa      	str	r2, [r7, #12]
 80007a6:	687a      	ldr	r2, [r7, #4]
 80007a8:	4413      	add	r3, r2
 80007aa:	4a11      	ldr	r2, [pc, #68]	@ (80007f0 <logbuf_read+0x6c>)
 80007ac:	5c52      	ldrb	r2, [r2, r1]
 80007ae:	701a      	strb	r2, [r3, #0]
        r = next_idx(r);
 80007b0:	4b0e      	ldr	r3, [pc, #56]	@ (80007ec <logbuf_read+0x68>)
 80007b2:	881b      	ldrh	r3, [r3, #0]
 80007b4:	b29b      	uxth	r3, r3
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ff86 	bl	80006c8 <next_idx>
 80007bc:	4603      	mov	r3, r0
 80007be:	461a      	mov	r2, r3
 80007c0:	4b0a      	ldr	r3, [pc, #40]	@ (80007ec <logbuf_read+0x68>)
 80007c2:	801a      	strh	r2, [r3, #0]
    while (n < maxlen && r != w) {
 80007c4:	68fa      	ldr	r2, [r7, #12]
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	429a      	cmp	r2, r3
 80007ca:	d207      	bcs.n	80007dc <logbuf_read+0x58>
 80007cc:	4b07      	ldr	r3, [pc, #28]	@ (80007ec <logbuf_read+0x68>)
 80007ce:	881b      	ldrh	r3, [r3, #0]
 80007d0:	b29a      	uxth	r2, r3
 80007d2:	4b08      	ldr	r3, [pc, #32]	@ (80007f4 <logbuf_read+0x70>)
 80007d4:	881b      	ldrh	r3, [r3, #0]
 80007d6:	b29b      	uxth	r3, r3
 80007d8:	429a      	cmp	r2, r3
 80007da:	d1dd      	bne.n	8000798 <logbuf_read+0x14>
  __ASM volatile ("cpsie i" : : : "memory");
 80007dc:	b662      	cpsie	i
}
 80007de:	bf00      	nop
    }
    __enable_irq();
    return n;
 80007e0:	68fb      	ldr	r3, [r7, #12]
}
 80007e2:	4618      	mov	r0, r3
 80007e4:	3710      	adds	r7, #16
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	200001f6 	.word	0x200001f6
 80007f0:	200001f8 	.word	0x200001f8
 80007f4:	200001f4 	.word	0x200001f4

080007f8 <StartNetDiscoverTask>:
#define DISCOVERY_PORT 40000
#define TCP_PORT       5000
#define MY_NAME        "stm32-f767zi"

void StartNetDiscoverTask(void const * argument)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b0d8      	sub	sp, #352	@ 0x160
 80007fc:	af02      	add	r7, sp, #8
 80007fe:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000802:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8000806:	6018      	str	r0, [r3, #0]
  (void)argument;

  // Wait a bit so LwIP finishes init (important!)
  osDelay(500);
 8000808:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800080c:	f007 ffd7 	bl	80087be <osDelay>

  int s = socket(AF_INET, SOCK_DGRAM, IPPROTO_UDP);
 8000810:	2211      	movs	r2, #17
 8000812:	2102      	movs	r1, #2
 8000814:	2002      	movs	r0, #2
 8000816:	f00e fac5 	bl	800eda4 <lwip_socket>
 800081a:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154
  if (s < 0) {
 800081e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8000822:	2b00      	cmp	r3, #0
 8000824:	da04      	bge.n	8000830 <StartNetDiscoverTask+0x38>
    for(;;) osDelay(1000);
 8000826:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800082a:	f007 ffc8 	bl	80087be <osDelay>
 800082e:	e7fa      	b.n	8000826 <StartNetDiscoverTask+0x2e>
  }

  int opt = 1;
 8000830:	2301      	movs	r3, #1
 8000832:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
  setsockopt(s, SOL_SOCKET, SO_REUSEADDR, &opt, sizeof(opt));
 8000836:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 800083a:	2204      	movs	r2, #4
 800083c:	9200      	str	r2, [sp, #0]
 800083e:	2204      	movs	r2, #4
 8000840:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8000844:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8000848:	f00e fcc2 	bl	800f1d0 <lwip_setsockopt>

  struct sockaddr_in addr;
  memset(&addr, 0, sizeof(addr));
 800084c:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8000850:	2210      	movs	r2, #16
 8000852:	2100      	movs	r1, #0
 8000854:	4618      	mov	r0, r3
 8000856:	f01c fc47 	bl	801d0e8 <memset>
  addr.sin_family = AF_INET;
 800085a:	2302      	movs	r3, #2
 800085c:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d
  addr.sin_port = htons(DISCOVERY_PORT);
 8000860:	f649 4040 	movw	r0, #40000	@ 0x9c40
 8000864:	f00f f858 	bl	800f918 <lwip_htons>
 8000868:	4603      	mov	r3, r0
 800086a:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
  addr.sin_addr.s_addr = htonl(INADDR_ANY);
 800086e:	2000      	movs	r0, #0
 8000870:	f00f f868 	bl	800f944 <lwip_htonl>
 8000874:	4603      	mov	r3, r0
 8000876:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140

  bind(s, (struct sockaddr*)&addr, sizeof(addr));
 800087a:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 800087e:	2210      	movs	r2, #16
 8000880:	4619      	mov	r1, r3
 8000882:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8000886:	f00d fd39 	bl	800e2fc <lwip_bind>

  char rx[128];
  for (;;) {
    struct sockaddr_in from;
    socklen_t fromlen = sizeof(from);
 800088a:	2310      	movs	r3, #16
 800088c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    int n = recvfrom(s, rx, sizeof(rx)-1, 0, (struct sockaddr*)&from, &fromlen);
 8000890:	f107 01bc 	add.w	r1, r7, #188	@ 0xbc
 8000894:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8000898:	9301      	str	r3, [sp, #4]
 800089a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800089e:	9300      	str	r3, [sp, #0]
 80008a0:	2300      	movs	r3, #0
 80008a2:	227f      	movs	r2, #127	@ 0x7f
 80008a4:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 80008a8:	f00e f8c4 	bl	800ea34 <lwip_recvfrom>
 80008ac:	f8c7 0150 	str.w	r0, [r7, #336]	@ 0x150
    if (n <= 0) continue;
 80008b0:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	dd2d      	ble.n	8000914 <StartNetDiscoverTask+0x11c>
    rx[n] = 0;
 80008b8:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 80008bc:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80008c0:	4413      	add	r3, r2
 80008c2:	2200      	movs	r2, #0
 80008c4:	701a      	strb	r2, [r3, #0]

    if (strstr(rx, "WHO_IS_STM32?") != NULL) {
 80008c6:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80008ca:	4913      	ldr	r1, [pc, #76]	@ (8000918 <StartNetDiscoverTask+0x120>)
 80008cc:	4618      	mov	r0, r3
 80008ce:	f01c fc13 	bl	801d0f8 <strstr>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d0d8      	beq.n	800088a <StartNetDiscoverTask+0x92>
      char reply[160];
      // Reply without hardcoding IP: PC already knows sender and can use that
      // But we include TCP port + name
      snprintf(reply, sizeof(reply), "STM32F767ZI;TCP=%d;NAME=%s\n", TCP_PORT, MY_NAME);
 80008d8:	f107 0008 	add.w	r0, r7, #8
 80008dc:	4b0f      	ldr	r3, [pc, #60]	@ (800091c <StartNetDiscoverTask+0x124>)
 80008de:	9300      	str	r3, [sp, #0]
 80008e0:	f241 3388 	movw	r3, #5000	@ 0x1388
 80008e4:	4a0e      	ldr	r2, [pc, #56]	@ (8000920 <StartNetDiscoverTask+0x128>)
 80008e6:	21a0      	movs	r1, #160	@ 0xa0
 80008e8:	f01c fa08 	bl	801ccfc <sniprintf>
      sendto(s, reply, (int)strlen(reply), 0, (struct sockaddr*)&from, fromlen);
 80008ec:	f107 0308 	add.w	r3, r7, #8
 80008f0:	4618      	mov	r0, r3
 80008f2:	f7ff fca5 	bl	8000240 <strlen>
 80008f6:	4602      	mov	r2, r0
 80008f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80008fc:	f107 0108 	add.w	r1, r7, #8
 8000900:	9301      	str	r3, [sp, #4]
 8000902:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000906:	9300      	str	r3, [sp, #0]
 8000908:	2300      	movs	r3, #0
 800090a:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 800090e:	f00e f997 	bl	800ec40 <lwip_sendto>
 8000912:	e7ba      	b.n	800088a <StartNetDiscoverTask+0x92>
    if (n <= 0) continue;
 8000914:	bf00      	nop
  for (;;) {
 8000916:	e7b8      	b.n	800088a <StartNetDiscoverTask+0x92>
 8000918:	0801e2dc 	.word	0x0801e2dc
 800091c:	0801e308 	.word	0x0801e308
 8000920:	0801e2ec 	.word	0x0801e2ec

08000924 <handle_line>:
volatile int g_client_fd = -1;

#define TCP_PORT 5000

static void handle_line(const char *line)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
    if (strstr(line, "\"cmd\":\"set_out\"") && strstr(line, "\"value\":\"ETH\"")) {
 800092c:	4914      	ldr	r1, [pc, #80]	@ (8000980 <handle_line+0x5c>)
 800092e:	6878      	ldr	r0, [r7, #4]
 8000930:	f01c fbe2 	bl	801d0f8 <strstr>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d00b      	beq.n	8000952 <handle_line+0x2e>
 800093a:	4912      	ldr	r1, [pc, #72]	@ (8000984 <handle_line+0x60>)
 800093c:	6878      	ldr	r0, [r7, #4]
 800093e:	f01c fbdb 	bl	801d0f8 <strstr>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d004      	beq.n	8000952 <handle_line+0x2e>
        log_set_eth();
 8000948:	f7ff fe80 	bl	800064c <log_set_eth>
        log_json("{\"type\":\"info\",\"msg\":\"output=ETH\"}\n");
 800094c:	480e      	ldr	r0, [pc, #56]	@ (8000988 <handle_line+0x64>)
 800094e:	f7ff fe95 	bl	800067c <log_json>
    }
    if (strstr(line, "\"cmd\":\"set_out\"") && strstr(line, "\"value\":\"UART\"")) {
 8000952:	490b      	ldr	r1, [pc, #44]	@ (8000980 <handle_line+0x5c>)
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f01c fbcf 	bl	801d0f8 <strstr>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d00b      	beq.n	8000978 <handle_line+0x54>
 8000960:	490a      	ldr	r1, [pc, #40]	@ (800098c <handle_line+0x68>)
 8000962:	6878      	ldr	r0, [r7, #4]
 8000964:	f01c fbc8 	bl	801d0f8 <strstr>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d004      	beq.n	8000978 <handle_line+0x54>
        log_set_uart();
 800096e:	f7ff fe61 	bl	8000634 <log_set_uart>
        log_json("{\"type\":\"info\",\"msg\":\"output=UART\"}\n");
 8000972:	4807      	ldr	r0, [pc, #28]	@ (8000990 <handle_line+0x6c>)
 8000974:	f7ff fe82 	bl	800067c <log_json>
    }
}
 8000978:	bf00      	nop
 800097a:	3708      	adds	r7, #8
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	0801e318 	.word	0x0801e318
 8000984:	0801e328 	.word	0x0801e328
 8000988:	0801e338 	.word	0x0801e338
 800098c:	0801e35c 	.word	0x0801e35c
 8000990:	0801e36c 	.word	0x0801e36c

08000994 <StartNetServerTask>:

void StartNetServerTask(void const * argument)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	f5ad 7d30 	sub.w	sp, sp, #704	@ 0x2c0
 800099a:	af02      	add	r7, sp, #8
 800099c:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80009a0:	f5a3 732d 	sub.w	r3, r3, #692	@ 0x2b4
 80009a4:	6018      	str	r0, [r3, #0]
	(void)argument;

	// Wait a bit so LwIP finishes init (important!)
	osDelay(500);
 80009a6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80009aa:	f007 ff08 	bl	80087be <osDelay>
	volatile int g_client_fd = -1;
 80009ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009b2:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c


	int srv = socket(AF_INET, SOCK_STREAM, IPPROTO_TCP);
 80009b6:	2206      	movs	r2, #6
 80009b8:	2101      	movs	r1, #1
 80009ba:	2002      	movs	r0, #2
 80009bc:	f00e f9f2 	bl	800eda4 <lwip_socket>
 80009c0:	f8c7 02ac 	str.w	r0, [r7, #684]	@ 0x2ac

	int opt = 1;
 80009c4:	2301      	movs	r3, #1
 80009c6:	f8c7 3298 	str.w	r3, [r7, #664]	@ 0x298
	setsockopt(srv, SOL_SOCKET, SO_REUSEADDR, &opt, sizeof(opt));
 80009ca:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 80009ce:	2204      	movs	r2, #4
 80009d0:	9200      	str	r2, [sp, #0]
 80009d2:	2204      	movs	r2, #4
 80009d4:	f640 71ff 	movw	r1, #4095	@ 0xfff
 80009d8:	f8d7 02ac 	ldr.w	r0, [r7, #684]	@ 0x2ac
 80009dc:	f00e fbf8 	bl	800f1d0 <lwip_setsockopt>

	struct sockaddr_in addr;
	memset(&addr, 0, sizeof(addr));
 80009e0:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 80009e4:	2210      	movs	r2, #16
 80009e6:	2100      	movs	r1, #0
 80009e8:	4618      	mov	r0, r3
 80009ea:	f01c fb7d 	bl	801d0e8 <memset>
	addr.sin_family = AF_INET;
 80009ee:	2302      	movs	r3, #2
 80009f0:	f887 3289 	strb.w	r3, [r7, #649]	@ 0x289
	addr.sin_port = htons(TCP_PORT);
 80009f4:	f241 3088 	movw	r0, #5000	@ 0x1388
 80009f8:	f00e ff8e 	bl	800f918 <lwip_htons>
 80009fc:	4603      	mov	r3, r0
 80009fe:	f8a7 328a 	strh.w	r3, [r7, #650]	@ 0x28a
	addr.sin_addr.s_addr = htonl(INADDR_ANY);
 8000a02:	2000      	movs	r0, #0
 8000a04:	f00e ff9e 	bl	800f944 <lwip_htonl>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	f8c7 328c 	str.w	r3, [r7, #652]	@ 0x28c

	bind(srv, (struct sockaddr*)&addr, sizeof(addr));
 8000a0e:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 8000a12:	2210      	movs	r2, #16
 8000a14:	4619      	mov	r1, r3
 8000a16:	f8d7 02ac 	ldr.w	r0, [r7, #684]	@ 0x2ac
 8000a1a:	f00d fc6f 	bl	800e2fc <lwip_bind>
	listen(srv, 1);
 8000a1e:	2101      	movs	r1, #1
 8000a20:	f8d7 02ac 	ldr.w	r0, [r7, #684]	@ 0x2ac
 8000a24:	f00d fd2e 	bl	800e484 <lwip_listen>

	for (;;) {
	  int c = accept(srv, NULL, NULL);
 8000a28:	2200      	movs	r2, #0
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	f8d7 02ac 	ldr.w	r0, [r7, #684]	@ 0x2ac
 8000a30:	f00d fb46 	bl	800e0c0 <lwip_accept>
 8000a34:	f8c7 02a8 	str.w	r0, [r7, #680]	@ 0x2a8
	  g_client_fd = c;
 8000a38:	f8d7 32a8 	ldr.w	r3, [r7, #680]	@ 0x2a8
 8000a3c:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c

	  // simple line buffer
	  char inbuf[512];
	  int inlen = 0;
 8000a40:	2300      	movs	r3, #0
 8000a42:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4

	  for (;;) {
		  char tmp[128];
		  int n = recv(c, tmp, sizeof(tmp), 0);
 8000a46:	f107 0108 	add.w	r1, r7, #8
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	2280      	movs	r2, #128	@ 0x80
 8000a4e:	f8d7 02a8 	ldr.w	r0, [r7, #680]	@ 0x2a8
 8000a52:	f00e f881 	bl	800eb58 <lwip_recv>
 8000a56:	f8c7 02a4 	str.w	r0, [r7, #676]	@ 0x2a4
		  if (n <= 0) break; // disconnected
 8000a5a:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	dc08      	bgt.n	8000a74 <StartNetServerTask+0xe0>
				  inlen = 0;
			  }
		  }
		  osDelay(1);
	  }
	  close(c);
 8000a62:	f8d7 02a8 	ldr.w	r0, [r7, #680]	@ 0x2a8
 8000a66:	f00d fcb7 	bl	800e3d8 <lwip_close>
	  g_client_fd = -1;
 8000a6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a6e:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
	for (;;) {
 8000a72:	e7d9      	b.n	8000a28 <StartNetServerTask+0x94>
		  for (int i = 0; i < n; i++) {
 8000a74:	2300      	movs	r3, #0
 8000a76:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
 8000a7a:	e034      	b.n	8000ae6 <StartNetServerTask+0x152>
			  char ch = tmp[i];
 8000a7c:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8000a80:	f5a3 722c 	sub.w	r2, r3, #688	@ 0x2b0
 8000a84:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 8000a88:	4413      	add	r3, r2
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	f887 32a3 	strb.w	r3, [r7, #675]	@ 0x2a3
			  if (inlen < (int)sizeof(inbuf)-1) {
 8000a90:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8000a94:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8000a98:	dc0b      	bgt.n	8000ab2 <StartNetServerTask+0x11e>
				  inbuf[inlen++] = ch;
 8000a9a:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8000a9e:	1c5a      	adds	r2, r3, #1
 8000aa0:	f8c7 22b4 	str.w	r2, [r7, #692]	@ 0x2b4
 8000aa4:	f507 722e 	add.w	r2, r7, #696	@ 0x2b8
 8000aa8:	f5a2 720c 	sub.w	r2, r2, #560	@ 0x230
 8000aac:	f897 12a3 	ldrb.w	r1, [r7, #675]	@ 0x2a3
 8000ab0:	54d1      	strb	r1, [r2, r3]
			  if (ch == '\n') {
 8000ab2:	f897 32a3 	ldrb.w	r3, [r7, #675]	@ 0x2a3
 8000ab6:	2b0a      	cmp	r3, #10
 8000ab8:	d110      	bne.n	8000adc <StartNetServerTask+0x148>
				  inbuf[inlen] = 0;
 8000aba:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8000abe:	f5a3 720c 	sub.w	r2, r3, #560	@ 0x230
 8000ac2:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8000ac6:	4413      	add	r3, r2
 8000ac8:	2200      	movs	r2, #0
 8000aca:	701a      	strb	r2, [r3, #0]
				  handle_line(inbuf);
 8000acc:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff ff27 	bl	8000924 <handle_line>
				  inlen = 0;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
		  for (int i = 0; i < n; i++) {
 8000adc:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
 8000ae6:	f8d7 22b0 	ldr.w	r2, [r7, #688]	@ 0x2b0
 8000aea:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 8000aee:	429a      	cmp	r2, r3
 8000af0:	dbc4      	blt.n	8000a7c <StartNetServerTask+0xe8>
		  osDelay(1);
 8000af2:	2001      	movs	r0, #1
 8000af4:	f007 fe63 	bl	80087be <osDelay>
	  for (;;) {
 8000af8:	e7a5      	b.n	8000a46 <StartNetServerTask+0xb2>
	...

08000afc <StartNetTxTask>:

extern volatile int g_client_fd;


void StartNetTxTask(void const * argument)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8000b08:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8000b0c:	6018      	str	r0, [r3, #0]
  for(;;)
  {
	  uint8_t out[512];

	      for (;;) {
	          if (log_get_output() != LOG_OUT_ETH) {
 8000b0e:	f7ff fda9 	bl	8000664 <log_get_output>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d003      	beq.n	8000b20 <StartNetTxTask+0x24>
	              osDelay(50);
 8000b18:	2032      	movs	r0, #50	@ 0x32
 8000b1a:	f007 fe50 	bl	80087be <osDelay>
	              continue;
 8000b1e:	e027      	b.n	8000b70 <StartNetTxTask+0x74>
	          }

	          int c = g_client_fd;
 8000b20:	4b14      	ldr	r3, [pc, #80]	@ (8000b74 <StartNetTxTask+0x78>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
	          if (c >= 0) {
 8000b28:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	db1c      	blt.n	8000b6a <StartNetTxTask+0x6e>
	              size_t n = logbuf_read(out, sizeof(out));
 8000b30:	f107 030c 	add.w	r3, r7, #12
 8000b34:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f7ff fe23 	bl	8000784 <logbuf_read>
 8000b3e:	f8c7 0210 	str.w	r0, [r7, #528]	@ 0x210
	              if (n > 0) {
 8000b42:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d00b      	beq.n	8000b62 <StartNetTxTask+0x66>
	                  int sent = send(c, out, (int)n, 0);
 8000b4a:	f107 010c 	add.w	r1, r7, #12
 8000b4e:	2300      	movs	r3, #0
 8000b50:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 8000b54:	f8d7 0214 	ldr.w	r0, [r7, #532]	@ 0x214
 8000b58:	f00e f814 	bl	800eb84 <lwip_send>
 8000b5c:	f8c7 020c 	str.w	r0, [r7, #524]	@ 0x20c
 8000b60:	e7d5      	b.n	8000b0e <StartNetTxTask+0x12>
	                  if (sent <= 0) {
	                      // server task will close and reset g_client_fd
	                  }
	              } else {
	                  osDelay(10);
 8000b62:	200a      	movs	r0, #10
 8000b64:	f007 fe2b 	bl	80087be <osDelay>
 8000b68:	e7d1      	b.n	8000b0e <StartNetTxTask+0x12>
	              }
	          } else {
	              osDelay(50);
 8000b6a:	2032      	movs	r0, #50	@ 0x32
 8000b6c:	f007 fe27 	bl	80087be <osDelay>
	      for (;;) {
 8000b70:	e7cd      	b.n	8000b0e <StartNetTxTask+0x12>
 8000b72:	bf00      	nop
 8000b74:	20000004 	.word	0x20000004

08000b78 <HAL_UART_TxCpltCallback>:
extern UART_HandleTypeDef huart3;   // change to your UART
static volatile int uart_busy = 0;
static uint8_t uart_tx_buf[256];

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
    if (huart == &huart3) {
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	4a06      	ldr	r2, [pc, #24]	@ (8000b9c <HAL_UART_TxCpltCallback+0x24>)
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d102      	bne.n	8000b8e <HAL_UART_TxCpltCallback+0x16>
        uart_busy = 0;
 8000b88:	4b05      	ldr	r3, [pc, #20]	@ (8000ba0 <HAL_UART_TxCpltCallback+0x28>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	601a      	str	r2, [r3, #0]
    }
}
 8000b8e:	bf00      	nop
 8000b90:	370c      	adds	r7, #12
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	200028e4 	.word	0x200028e4
 8000ba0:	200021f8 	.word	0x200021f8

08000ba4 <StartUartTxTask>:

void StartUartTxTask(void const * argument)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
    for (;;) {
        if (log_get_output() != LOG_OUT_UART) {
 8000bac:	f7ff fd5a 	bl	8000664 <log_get_output>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b01      	cmp	r3, #1
 8000bb4:	d003      	beq.n	8000bbe <StartUartTxTask+0x1a>
            osDelay(50);
 8000bb6:	2032      	movs	r0, #50	@ 0x32
 8000bb8:	f007 fe01 	bl	80087be <osDelay>
            continue;
 8000bbc:	e024      	b.n	8000c08 <StartUartTxTask+0x64>
        }

        if (!uart_busy) {
 8000bbe:	4b13      	ldr	r3, [pc, #76]	@ (8000c0c <StartUartTxTask+0x68>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d11d      	bne.n	8000c02 <StartUartTxTask+0x5e>
            size_t n = logbuf_read(uart_tx_buf, sizeof(uart_tx_buf));
 8000bc6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bca:	4811      	ldr	r0, [pc, #68]	@ (8000c10 <StartUartTxTask+0x6c>)
 8000bcc:	f7ff fdda 	bl	8000784 <logbuf_read>
 8000bd0:	60f8      	str	r0, [r7, #12]
            if (n > 0) {
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d010      	beq.n	8000bfa <StartUartTxTask+0x56>
                uart_busy = 1;
 8000bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <StartUartTxTask+0x68>)
 8000bda:	2201      	movs	r2, #1
 8000bdc:	601a      	str	r2, [r3, #0]
                if (HAL_UART_Transmit_DMA(&huart3, uart_tx_buf, (uint16_t)n) != HAL_OK) {
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	b29b      	uxth	r3, r3
 8000be2:	461a      	mov	r2, r3
 8000be4:	490a      	ldr	r1, [pc, #40]	@ (8000c10 <StartUartTxTask+0x6c>)
 8000be6:	480b      	ldr	r0, [pc, #44]	@ (8000c14 <StartUartTxTask+0x70>)
 8000be8:	f005 fe72 	bl	80068d0 <HAL_UART_Transmit_DMA>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d0dc      	beq.n	8000bac <StartUartTxTask+0x8>
                    uart_busy = 0; // try again later
 8000bf2:	4b06      	ldr	r3, [pc, #24]	@ (8000c0c <StartUartTxTask+0x68>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]
 8000bf8:	e7d8      	b.n	8000bac <StartUartTxTask+0x8>
                }
            } else {
                osDelay(10);
 8000bfa:	200a      	movs	r0, #10
 8000bfc:	f007 fddf 	bl	80087be <osDelay>
 8000c00:	e7d4      	b.n	8000bac <StartUartTxTask+0x8>
            }
        } else {
            osDelay(1);
 8000c02:	2001      	movs	r0, #1
 8000c04:	f007 fddb 	bl	80087be <osDelay>
        if (log_get_output() != LOG_OUT_UART) {
 8000c08:	e7d0      	b.n	8000bac <StartUartTxTask+0x8>
 8000c0a:	bf00      	nop
 8000c0c:	200021f8 	.word	0x200021f8
 8000c10:	200021fc 	.word	0x200021fc
 8000c14:	200028e4 	.word	0x200028e4

08000c18 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c1e:	4b10      	ldr	r3, [pc, #64]	@ (8000c60 <MX_DMA_Init+0x48>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c22:	4a0f      	ldr	r2, [pc, #60]	@ (8000c60 <MX_DMA_Init+0x48>)
 8000c24:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c60 <MX_DMA_Init+0x48>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c32:	607b      	str	r3, [r7, #4]
 8000c34:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000c36:	2200      	movs	r2, #0
 8000c38:	2105      	movs	r1, #5
 8000c3a:	200c      	movs	r0, #12
 8000c3c:	f001 f8f8 	bl	8001e30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000c40:	200c      	movs	r0, #12
 8000c42:	f001 f911 	bl	8001e68 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000c46:	2200      	movs	r2, #0
 8000c48:	2105      	movs	r1, #5
 8000c4a:	200e      	movs	r0, #14
 8000c4c:	f001 f8f0 	bl	8001e30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000c50:	200e      	movs	r0, #14
 8000c52:	f001 f909 	bl	8001e68 <HAL_NVIC_EnableIRQ>

}
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40023800 	.word	0x40023800

08000c64 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000c64:	b480      	push	{r7}
 8000c66:	b085      	sub	sp, #20
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	60b9      	str	r1, [r7, #8]
 8000c6e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	4a07      	ldr	r2, [pc, #28]	@ (8000c90 <vApplicationGetIdleTaskMemory+0x2c>)
 8000c74:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000c76:	68bb      	ldr	r3, [r7, #8]
 8000c78:	4a06      	ldr	r2, [pc, #24]	@ (8000c94 <vApplicationGetIdleTaskMemory+0x30>)
 8000c7a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c82:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000c84:	bf00      	nop
 8000c86:	3714      	adds	r7, #20
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr
 8000c90:	20002310 	.word	0x20002310
 8000c94:	200023b0 	.word	0x200023b0

08000c98 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000c98:	b5b0      	push	{r4, r5, r7, lr}
 8000c9a:	b0a4      	sub	sp, #144	@ 0x90
 8000c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	log_router_init();
 8000c9e:	f7ff fcbd 	bl	800061c <log_router_init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8000ca2:	4b30      	ldr	r3, [pc, #192]	@ (8000d64 <MX_FREERTOS_Init+0xcc>)
 8000ca4:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 8000ca8:	461d      	mov	r5, r3
 8000caa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cb2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000cb6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000cba:	2100      	movs	r1, #0
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f007 fd26 	bl	800870e <osThreadCreate>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	4a28      	ldr	r2, [pc, #160]	@ (8000d68 <MX_FREERTOS_Init+0xd0>)
 8000cc6:	6013      	str	r3, [r2, #0]

  /* definition and creation of NetDiscoverTask */
  osThreadDef(NetDiscoverTask, StartNetDiscoverTask, osPriorityIdle, 0, 256);
 8000cc8:	4b28      	ldr	r3, [pc, #160]	@ (8000d6c <MX_FREERTOS_Init+0xd4>)
 8000cca:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8000cce:	461d      	mov	r5, r3
 8000cd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cd4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cd8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  NetDiscoverTaskHandle = osThreadCreate(osThread(NetDiscoverTask), NULL);
 8000cdc:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f007 fd13 	bl	800870e <osThreadCreate>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	4a21      	ldr	r2, [pc, #132]	@ (8000d70 <MX_FREERTOS_Init+0xd8>)
 8000cec:	6013      	str	r3, [r2, #0]

  /* definition and creation of NetServerTask */
  osThreadDef(NetServerTask, StartNetServerTask, osPriorityIdle, 0, 256);
 8000cee:	4b21      	ldr	r3, [pc, #132]	@ (8000d74 <MX_FREERTOS_Init+0xdc>)
 8000cf0:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000cf4:	461d      	mov	r5, r3
 8000cf6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cf8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cfa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cfe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  NetServerTaskHandle = osThreadCreate(osThread(NetServerTask), NULL);
 8000d02:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000d06:	2100      	movs	r1, #0
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f007 fd00 	bl	800870e <osThreadCreate>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	4a19      	ldr	r2, [pc, #100]	@ (8000d78 <MX_FREERTOS_Init+0xe0>)
 8000d12:	6013      	str	r3, [r2, #0]

  /* definition and creation of NetTxTask */
  osThreadDef(NetTxTask, StartNetTxTask, osPriorityIdle, 0, 256);
 8000d14:	4b19      	ldr	r3, [pc, #100]	@ (8000d7c <MX_FREERTOS_Init+0xe4>)
 8000d16:	f107 0420 	add.w	r4, r7, #32
 8000d1a:	461d      	mov	r5, r3
 8000d1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d20:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d24:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  NetTxTaskHandle = osThreadCreate(osThread(NetTxTask), NULL);
 8000d28:	f107 0320 	add.w	r3, r7, #32
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f007 fced 	bl	800870e <osThreadCreate>
 8000d34:	4603      	mov	r3, r0
 8000d36:	4a12      	ldr	r2, [pc, #72]	@ (8000d80 <MX_FREERTOS_Init+0xe8>)
 8000d38:	6013      	str	r3, [r2, #0]

  /* definition and creation of UartTxTask */
  osThreadDef(UartTxTask, StartUartTxTask, osPriorityIdle, 0, 256);
 8000d3a:	4b12      	ldr	r3, [pc, #72]	@ (8000d84 <MX_FREERTOS_Init+0xec>)
 8000d3c:	1d3c      	adds	r4, r7, #4
 8000d3e:	461d      	mov	r5, r3
 8000d40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d44:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d48:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UartTxTaskHandle = osThreadCreate(osThread(UartTxTask), NULL);
 8000d4c:	1d3b      	adds	r3, r7, #4
 8000d4e:	2100      	movs	r1, #0
 8000d50:	4618      	mov	r0, r3
 8000d52:	f007 fcdc 	bl	800870e <osThreadCreate>
 8000d56:	4603      	mov	r3, r0
 8000d58:	4a0b      	ldr	r2, [pc, #44]	@ (8000d88 <MX_FREERTOS_Init+0xf0>)
 8000d5a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000d5c:	bf00      	nop
 8000d5e:	3790      	adds	r7, #144	@ 0x90
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bdb0      	pop	{r4, r5, r7, pc}
 8000d64:	0801e3a0 	.word	0x0801e3a0
 8000d68:	200022fc 	.word	0x200022fc
 8000d6c:	0801e3cc 	.word	0x0801e3cc
 8000d70:	20002300 	.word	0x20002300
 8000d74:	0801e3f8 	.word	0x0801e3f8
 8000d78:	20002304 	.word	0x20002304
 8000d7c:	0801e420 	.word	0x0801e420
 8000d80:	20002308 	.word	0x20002308
 8000d84:	0801e448 	.word	0x0801e448
 8000d88:	2000230c 	.word	0x2000230c

08000d8c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b094      	sub	sp, #80	@ 0x50
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8000d94:	f006 febe 	bl	8007b14 <MX_LWIP_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  char buf[64];
  int i = 0;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	64fb      	str	r3, [r7, #76]	@ 0x4c

  for(;;)
  {
	  snprintf(buf, sizeof(buf), "{\"i\": %d}", i);
 8000d9c:	f107 000c 	add.w	r0, r7, #12
 8000da0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000da2:	4a09      	ldr	r2, [pc, #36]	@ (8000dc8 <StartDefaultTask+0x3c>)
 8000da4:	2140      	movs	r1, #64	@ 0x40
 8000da6:	f01b ffa9 	bl	801ccfc <sniprintf>
	  log_json(buf);
 8000daa:	f107 030c 	add.w	r3, r7, #12
 8000dae:	4618      	mov	r0, r3
 8000db0:	f7ff fc64 	bl	800067c <log_json>
	  i++;
 8000db4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000db6:	3301      	adds	r3, #1
 8000db8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  osDelay(500);
 8000dba:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000dbe:	f007 fcfe 	bl	80087be <osDelay>
  {
 8000dc2:	bf00      	nop
 8000dc4:	e7ea      	b.n	8000d9c <StartDefaultTask+0x10>
 8000dc6:	bf00      	nop
 8000dc8:	0801e464 	.word	0x0801e464

08000dcc <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b08c      	sub	sp, #48	@ 0x30
 8000dd0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd2:	f107 031c 	add.w	r3, r7, #28
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	601a      	str	r2, [r3, #0]
 8000dda:	605a      	str	r2, [r3, #4]
 8000ddc:	609a      	str	r2, [r3, #8]
 8000dde:	60da      	str	r2, [r3, #12]
 8000de0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000de2:	4b51      	ldr	r3, [pc, #324]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de6:	4a50      	ldr	r2, [pc, #320]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000de8:	f043 0304 	orr.w	r3, r3, #4
 8000dec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dee:	4b4e      	ldr	r3, [pc, #312]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df2:	f003 0304 	and.w	r3, r3, #4
 8000df6:	61bb      	str	r3, [r7, #24]
 8000df8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dfa:	4b4b      	ldr	r3, [pc, #300]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	4a4a      	ldr	r2, [pc, #296]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e06:	4b48      	ldr	r3, [pc, #288]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e0e:	617b      	str	r3, [r7, #20]
 8000e10:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e12:	4b45      	ldr	r3, [pc, #276]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e16:	4a44      	ldr	r2, [pc, #272]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e18:	f043 0301 	orr.w	r3, r3, #1
 8000e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1e:	4b42      	ldr	r3, [pc, #264]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	613b      	str	r3, [r7, #16]
 8000e28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e2a:	4b3f      	ldr	r3, [pc, #252]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2e:	4a3e      	ldr	r2, [pc, #248]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e30:	f043 0310 	orr.w	r3, r3, #16
 8000e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e36:	4b3c      	ldr	r3, [pc, #240]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3a:	f003 0310 	and.w	r3, r3, #16
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e42:	4b39      	ldr	r3, [pc, #228]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e46:	4a38      	ldr	r2, [pc, #224]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e48:	f043 0302 	orr.w	r3, r3, #2
 8000e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e4e:	4b36      	ldr	r3, [pc, #216]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e52:	f003 0302 	and.w	r3, r3, #2
 8000e56:	60bb      	str	r3, [r7, #8]
 8000e58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e5a:	4b33      	ldr	r3, [pc, #204]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5e:	4a32      	ldr	r2, [pc, #200]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e60:	f043 0308 	orr.w	r3, r3, #8
 8000e64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e66:	4b30      	ldr	r3, [pc, #192]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6a:	f003 0308 	and.w	r3, r3, #8
 8000e6e:	607b      	str	r3, [r7, #4]
 8000e70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e72:	4b2d      	ldr	r3, [pc, #180]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e76:	4a2c      	ldr	r2, [pc, #176]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e7e:	4b2a      	ldr	r3, [pc, #168]	@ (8000f28 <MX_GPIO_Init+0x15c>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e86:	603b      	str	r3, [r7, #0]
 8000e88:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	2140      	movs	r1, #64	@ 0x40
 8000e8e:	4827      	ldr	r0, [pc, #156]	@ (8000f2c <MX_GPIO_Init+0x160>)
 8000e90:	f003 f824 	bl	8003edc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000e94:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e9a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000ea4:	f107 031c 	add.w	r3, r7, #28
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4821      	ldr	r0, [pc, #132]	@ (8000f30 <MX_GPIO_Init+0x164>)
 8000eac:	f002 fe6a 	bl	8003b84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000eb0:	2340      	movs	r3, #64	@ 0x40
 8000eb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000ec0:	f107 031c 	add.w	r3, r7, #28
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4819      	ldr	r0, [pc, #100]	@ (8000f2c <MX_GPIO_Init+0x160>)
 8000ec8:	f002 fe5c 	bl	8003b84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000ecc:	2380      	movs	r3, #128	@ 0x80
 8000ece:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ed8:	f107 031c 	add.w	r3, r7, #28
 8000edc:	4619      	mov	r1, r3
 8000ede:	4813      	ldr	r0, [pc, #76]	@ (8000f2c <MX_GPIO_Init+0x160>)
 8000ee0:	f002 fe50 	bl	8003b84 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000ee4:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000ee8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eea:	2302      	movs	r3, #2
 8000eec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000ef6:	230a      	movs	r3, #10
 8000ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000efa:	f107 031c 	add.w	r3, r7, #28
 8000efe:	4619      	mov	r1, r3
 8000f00:	480c      	ldr	r0, [pc, #48]	@ (8000f34 <MX_GPIO_Init+0x168>)
 8000f02:	f002 fe3f 	bl	8003b84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000f06:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	2300      	movs	r3, #0
 8000f12:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f14:	f107 031c 	add.w	r3, r7, #28
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4806      	ldr	r0, [pc, #24]	@ (8000f34 <MX_GPIO_Init+0x168>)
 8000f1c:	f002 fe32 	bl	8003b84 <HAL_GPIO_Init>

}
 8000f20:	bf00      	nop
 8000f22:	3730      	adds	r7, #48	@ 0x30
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	40023800 	.word	0x40023800
 8000f2c:	40021800 	.word	0x40021800
 8000f30:	40020800 	.word	0x40020800
 8000f34:	40020000 	.word	0x40020000

08000f38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f3c:	f000 fe63 	bl	8001c06 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f40:	f000 f812 	bl	8000f68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f44:	f7ff ff42 	bl	8000dcc <MX_GPIO_Init>
  MX_DMA_Init();
 8000f48:	f7ff fe66 	bl	8000c18 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000f4c:	f000 fc30 	bl	80017b0 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8000f50:	f000 fa66 	bl	8001420 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000f54:	f000 faf4 	bl	8001540 <MX_TIM2_Init>
  MX_TIM7_Init();
 8000f58:	f000 fb64 	bl	8001624 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000f5c:	f7ff fe9c 	bl	8000c98 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000f60:	f007 fbbe 	bl	80086e0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f64:	bf00      	nop
 8000f66:	e7fd      	b.n	8000f64 <main+0x2c>

08000f68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b094      	sub	sp, #80	@ 0x50
 8000f6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f6e:	f107 031c 	add.w	r3, r7, #28
 8000f72:	2234      	movs	r2, #52	@ 0x34
 8000f74:	2100      	movs	r1, #0
 8000f76:	4618      	mov	r0, r3
 8000f78:	f01c f8b6 	bl	801d0e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f7c:	f107 0308 	add.w	r3, r7, #8
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
 8000f88:	60da      	str	r2, [r3, #12]
 8000f8a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f8c:	4b2b      	ldr	r3, [pc, #172]	@ (800103c <SystemClock_Config+0xd4>)
 8000f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f90:	4a2a      	ldr	r2, [pc, #168]	@ (800103c <SystemClock_Config+0xd4>)
 8000f92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f96:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f98:	4b28      	ldr	r3, [pc, #160]	@ (800103c <SystemClock_Config+0xd4>)
 8000f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fa0:	607b      	str	r3, [r7, #4]
 8000fa2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fa4:	4b26      	ldr	r3, [pc, #152]	@ (8001040 <SystemClock_Config+0xd8>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a25      	ldr	r2, [pc, #148]	@ (8001040 <SystemClock_Config+0xd8>)
 8000faa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000fae:	6013      	str	r3, [r2, #0]
 8000fb0:	4b23      	ldr	r3, [pc, #140]	@ (8001040 <SystemClock_Config+0xd8>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fb8:	603b      	str	r3, [r7, #0]
 8000fba:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fc4:	2310      	movs	r3, #16
 8000fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000fd0:	2308      	movs	r3, #8
 8000fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000fd4:	23d8      	movs	r3, #216	@ 0xd8
 8000fd6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000fdc:	2302      	movs	r3, #2
 8000fde:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fe4:	f107 031c 	add.w	r3, r7, #28
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f002 ffe1 	bl	8003fb0 <HAL_RCC_OscConfig>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000ff4:	f000 f838 	bl	8001068 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000ff8:	f002 ff8a 	bl	8003f10 <HAL_PWREx_EnableOverDrive>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001002:	f000 f831 	bl	8001068 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001006:	230f      	movs	r3, #15
 8001008:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800100a:	2302      	movs	r3, #2
 800100c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800100e:	2300      	movs	r3, #0
 8001010:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001012:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001016:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001018:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800101c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800101e:	f107 0308 	add.w	r3, r7, #8
 8001022:	2107      	movs	r1, #7
 8001024:	4618      	mov	r0, r3
 8001026:	f003 fa71 	bl	800450c <HAL_RCC_ClockConfig>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001030:	f000 f81a 	bl	8001068 <Error_Handler>
  }
}
 8001034:	bf00      	nop
 8001036:	3750      	adds	r7, #80	@ 0x50
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40023800 	.word	0x40023800
 8001040:	40007000 	.word	0x40007000

08001044 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a04      	ldr	r2, [pc, #16]	@ (8001064 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d101      	bne.n	800105a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001056:	f000 fde3 	bl	8001c20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40001000 	.word	0x40001000

08001068 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800106c:	b672      	cpsid	i
}
 800106e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001070:	bf00      	nop
 8001072:	e7fd      	b.n	8001070 <Error_Handler+0x8>

08001074 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800107a:	4b11      	ldr	r3, [pc, #68]	@ (80010c0 <HAL_MspInit+0x4c>)
 800107c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800107e:	4a10      	ldr	r2, [pc, #64]	@ (80010c0 <HAL_MspInit+0x4c>)
 8001080:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001084:	6413      	str	r3, [r2, #64]	@ 0x40
 8001086:	4b0e      	ldr	r3, [pc, #56]	@ (80010c0 <HAL_MspInit+0x4c>)
 8001088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800108a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800108e:	607b      	str	r3, [r7, #4]
 8001090:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001092:	4b0b      	ldr	r3, [pc, #44]	@ (80010c0 <HAL_MspInit+0x4c>)
 8001094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001096:	4a0a      	ldr	r2, [pc, #40]	@ (80010c0 <HAL_MspInit+0x4c>)
 8001098:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800109c:	6453      	str	r3, [r2, #68]	@ 0x44
 800109e:	4b08      	ldr	r3, [pc, #32]	@ (80010c0 <HAL_MspInit+0x4c>)
 80010a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010a6:	603b      	str	r3, [r7, #0]
 80010a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010aa:	2200      	movs	r2, #0
 80010ac:	210f      	movs	r1, #15
 80010ae:	f06f 0001 	mvn.w	r0, #1
 80010b2:	f000 febd 	bl	8001e30 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40023800 	.word	0x40023800

080010c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08e      	sub	sp, #56	@ 0x38
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80010cc:	2300      	movs	r3, #0
 80010ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80010d0:	2300      	movs	r3, #0
 80010d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80010d4:	4b33      	ldr	r3, [pc, #204]	@ (80011a4 <HAL_InitTick+0xe0>)
 80010d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d8:	4a32      	ldr	r2, [pc, #200]	@ (80011a4 <HAL_InitTick+0xe0>)
 80010da:	f043 0310 	orr.w	r3, r3, #16
 80010de:	6413      	str	r3, [r2, #64]	@ 0x40
 80010e0:	4b30      	ldr	r3, [pc, #192]	@ (80011a4 <HAL_InitTick+0xe0>)
 80010e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e4:	f003 0310 	and.w	r3, r3, #16
 80010e8:	60fb      	str	r3, [r7, #12]
 80010ea:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010ec:	f107 0210 	add.w	r2, r7, #16
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	4611      	mov	r1, r2
 80010f6:	4618      	mov	r0, r3
 80010f8:	f003 fc2c 	bl	8004954 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80010fc:	6a3b      	ldr	r3, [r7, #32]
 80010fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001102:	2b00      	cmp	r3, #0
 8001104:	d103      	bne.n	800110e <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001106:	f003 fbfd 	bl	8004904 <HAL_RCC_GetPCLK1Freq>
 800110a:	6378      	str	r0, [r7, #52]	@ 0x34
 800110c:	e004      	b.n	8001118 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800110e:	f003 fbf9 	bl	8004904 <HAL_RCC_GetPCLK1Freq>
 8001112:	4603      	mov	r3, r0
 8001114:	005b      	lsls	r3, r3, #1
 8001116:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800111a:	4a23      	ldr	r2, [pc, #140]	@ (80011a8 <HAL_InitTick+0xe4>)
 800111c:	fba2 2303 	umull	r2, r3, r2, r3
 8001120:	0c9b      	lsrs	r3, r3, #18
 8001122:	3b01      	subs	r3, #1
 8001124:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001126:	4b21      	ldr	r3, [pc, #132]	@ (80011ac <HAL_InitTick+0xe8>)
 8001128:	4a21      	ldr	r2, [pc, #132]	@ (80011b0 <HAL_InitTick+0xec>)
 800112a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800112c:	4b1f      	ldr	r3, [pc, #124]	@ (80011ac <HAL_InitTick+0xe8>)
 800112e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001132:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001134:	4a1d      	ldr	r2, [pc, #116]	@ (80011ac <HAL_InitTick+0xe8>)
 8001136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001138:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800113a:	4b1c      	ldr	r3, [pc, #112]	@ (80011ac <HAL_InitTick+0xe8>)
 800113c:	2200      	movs	r2, #0
 800113e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001140:	4b1a      	ldr	r3, [pc, #104]	@ (80011ac <HAL_InitTick+0xe8>)
 8001142:	2200      	movs	r2, #0
 8001144:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001146:	4b19      	ldr	r3, [pc, #100]	@ (80011ac <HAL_InitTick+0xe8>)
 8001148:	2200      	movs	r2, #0
 800114a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800114c:	4817      	ldr	r0, [pc, #92]	@ (80011ac <HAL_InitTick+0xe8>)
 800114e:	f004 f85b 	bl	8005208 <HAL_TIM_Base_Init>
 8001152:	4603      	mov	r3, r0
 8001154:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001158:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800115c:	2b00      	cmp	r3, #0
 800115e:	d11b      	bne.n	8001198 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001160:	4812      	ldr	r0, [pc, #72]	@ (80011ac <HAL_InitTick+0xe8>)
 8001162:	f004 f8a9 	bl	80052b8 <HAL_TIM_Base_Start_IT>
 8001166:	4603      	mov	r3, r0
 8001168:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800116c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001170:	2b00      	cmp	r3, #0
 8001172:	d111      	bne.n	8001198 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001174:	2036      	movs	r0, #54	@ 0x36
 8001176:	f000 fe77 	bl	8001e68 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2b0f      	cmp	r3, #15
 800117e:	d808      	bhi.n	8001192 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001180:	2200      	movs	r2, #0
 8001182:	6879      	ldr	r1, [r7, #4]
 8001184:	2036      	movs	r0, #54	@ 0x36
 8001186:	f000 fe53 	bl	8001e30 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800118a:	4a0a      	ldr	r2, [pc, #40]	@ (80011b4 <HAL_InitTick+0xf0>)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6013      	str	r3, [r2, #0]
 8001190:	e002      	b.n	8001198 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001198:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800119c:	4618      	mov	r0, r3
 800119e:	3738      	adds	r7, #56	@ 0x38
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40023800 	.word	0x40023800
 80011a8:	431bde83 	.word	0x431bde83
 80011ac:	200027b0 	.word	0x200027b0
 80011b0:	40001000 	.word	0x40001000
 80011b4:	2000000c 	.word	0x2000000c

080011b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011bc:	bf00      	nop
 80011be:	e7fd      	b.n	80011bc <NMI_Handler+0x4>

080011c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011c4:	bf00      	nop
 80011c6:	e7fd      	b.n	80011c4 <HardFault_Handler+0x4>

080011c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011cc:	bf00      	nop
 80011ce:	e7fd      	b.n	80011cc <MemManage_Handler+0x4>

080011d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011d4:	bf00      	nop
 80011d6:	e7fd      	b.n	80011d4 <BusFault_Handler+0x4>

080011d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011dc:	bf00      	nop
 80011de:	e7fd      	b.n	80011dc <UsageFault_Handler+0x4>

080011e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011e4:	bf00      	nop
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
	...

080011f0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80011f4:	4802      	ldr	r0, [pc, #8]	@ (8001200 <DMA1_Stream1_IRQHandler+0x10>)
 80011f6:	f000 ffe5 	bl	80021c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	2000296c 	.word	0x2000296c

08001204 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001208:	4802      	ldr	r0, [pc, #8]	@ (8001214 <DMA1_Stream3_IRQHandler+0x10>)
 800120a:	f000 ffdb 	bl	80021c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	200029cc 	.word	0x200029cc

08001218 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800121c:	4802      	ldr	r0, [pc, #8]	@ (8001228 <USART3_IRQHandler+0x10>)
 800121e:	f005 fbd3 	bl	80069c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	200028e4 	.word	0x200028e4

0800122c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001230:	4802      	ldr	r0, [pc, #8]	@ (800123c <TIM6_DAC_IRQHandler+0x10>)
 8001232:	f004 f971 	bl	8005518 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	200027b0 	.word	0x200027b0

08001240 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001244:	4802      	ldr	r0, [pc, #8]	@ (8001250 <TIM7_IRQHandler+0x10>)
 8001246:	f004 f967 	bl	8005518 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20002898 	.word	0x20002898

08001254 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001258:	4802      	ldr	r0, [pc, #8]	@ (8001264 <ETH_IRQHandler+0x10>)
 800125a:	f001 fdab 	bl	8002db4 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	20007408 	.word	0x20007408

08001268 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  return 1;
 800126c:	2301      	movs	r3, #1
}
 800126e:	4618      	mov	r0, r3
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <_kill>:

int _kill(int pid, int sig)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001282:	4b05      	ldr	r3, [pc, #20]	@ (8001298 <_kill+0x20>)
 8001284:	2216      	movs	r2, #22
 8001286:	601a      	str	r2, [r3, #0]
  return -1;
 8001288:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800128c:	4618      	mov	r0, r3
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	2000e6e4 	.word	0x2000e6e4

0800129c <_exit>:

void _exit (int status)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80012a4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f7ff ffe5 	bl	8001278 <_kill>
  while (1) {}    /* Make sure we hang here */
 80012ae:	bf00      	nop
 80012b0:	e7fd      	b.n	80012ae <_exit+0x12>

080012b2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b086      	sub	sp, #24
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	60f8      	str	r0, [r7, #12]
 80012ba:	60b9      	str	r1, [r7, #8]
 80012bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012be:	2300      	movs	r3, #0
 80012c0:	617b      	str	r3, [r7, #20]
 80012c2:	e00a      	b.n	80012da <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012c4:	f3af 8000 	nop.w
 80012c8:	4601      	mov	r1, r0
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	1c5a      	adds	r2, r3, #1
 80012ce:	60ba      	str	r2, [r7, #8]
 80012d0:	b2ca      	uxtb	r2, r1
 80012d2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	3301      	adds	r3, #1
 80012d8:	617b      	str	r3, [r7, #20]
 80012da:	697a      	ldr	r2, [r7, #20]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	429a      	cmp	r2, r3
 80012e0:	dbf0      	blt.n	80012c4 <_read+0x12>
  }

  return len;
 80012e2:	687b      	ldr	r3, [r7, #4]
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3718      	adds	r7, #24
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b086      	sub	sp, #24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60f8      	str	r0, [r7, #12]
 80012f4:	60b9      	str	r1, [r7, #8]
 80012f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012f8:	2300      	movs	r3, #0
 80012fa:	617b      	str	r3, [r7, #20]
 80012fc:	e009      	b.n	8001312 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	1c5a      	adds	r2, r3, #1
 8001302:	60ba      	str	r2, [r7, #8]
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	4618      	mov	r0, r3
 8001308:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	3301      	adds	r3, #1
 8001310:	617b      	str	r3, [r7, #20]
 8001312:	697a      	ldr	r2, [r7, #20]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	429a      	cmp	r2, r3
 8001318:	dbf1      	blt.n	80012fe <_write+0x12>
  }
  return len;
 800131a:	687b      	ldr	r3, [r7, #4]
}
 800131c:	4618      	mov	r0, r3
 800131e:	3718      	adds	r7, #24
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <_close>:

int _close(int file)
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800132c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001330:	4618      	mov	r0, r3
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800134c:	605a      	str	r2, [r3, #4]
  return 0;
 800134e:	2300      	movs	r3, #0
}
 8001350:	4618      	mov	r0, r3
 8001352:	370c      	adds	r7, #12
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr

0800135c <_isatty>:

int _isatty(int file)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001364:	2301      	movs	r3, #1
}
 8001366:	4618      	mov	r0, r3
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr

08001372 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001372:	b480      	push	{r7}
 8001374:	b085      	sub	sp, #20
 8001376:	af00      	add	r7, sp, #0
 8001378:	60f8      	str	r0, [r7, #12]
 800137a:	60b9      	str	r1, [r7, #8]
 800137c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800137e:	2300      	movs	r3, #0
}
 8001380:	4618      	mov	r0, r3
 8001382:	3714      	adds	r7, #20
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800138c:	b480      	push	{r7}
 800138e:	b087      	sub	sp, #28
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001394:	4a14      	ldr	r2, [pc, #80]	@ (80013e8 <_sbrk+0x5c>)
 8001396:	4b15      	ldr	r3, [pc, #84]	@ (80013ec <_sbrk+0x60>)
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013a0:	4b13      	ldr	r3, [pc, #76]	@ (80013f0 <_sbrk+0x64>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d102      	bne.n	80013ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013a8:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <_sbrk+0x64>)
 80013aa:	4a12      	ldr	r2, [pc, #72]	@ (80013f4 <_sbrk+0x68>)
 80013ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ae:	4b10      	ldr	r3, [pc, #64]	@ (80013f0 <_sbrk+0x64>)
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4413      	add	r3, r2
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d205      	bcs.n	80013c8 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80013bc:	4b0e      	ldr	r3, [pc, #56]	@ (80013f8 <_sbrk+0x6c>)
 80013be:	220c      	movs	r2, #12
 80013c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013c6:	e009      	b.n	80013dc <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80013c8:	4b09      	ldr	r3, [pc, #36]	@ (80013f0 <_sbrk+0x64>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013ce:	4b08      	ldr	r3, [pc, #32]	@ (80013f0 <_sbrk+0x64>)
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4413      	add	r3, r2
 80013d6:	4a06      	ldr	r2, [pc, #24]	@ (80013f0 <_sbrk+0x64>)
 80013d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013da:	68fb      	ldr	r3, [r7, #12]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	371c      	adds	r7, #28
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	20080000 	.word	0x20080000
 80013ec:	00000400 	.word	0x00000400
 80013f0:	200027fc 	.word	0x200027fc
 80013f4:	2000e6f0 	.word	0x2000e6f0
 80013f8:	2000e6e4 	.word	0x2000e6e4

080013fc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001400:	4b06      	ldr	r3, [pc, #24]	@ (800141c <SystemInit+0x20>)
 8001402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001406:	4a05      	ldr	r2, [pc, #20]	@ (800141c <SystemInit+0x20>)
 8001408:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800140c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	e000ed00 	.word	0xe000ed00

08001420 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b096      	sub	sp, #88	@ 0x58
 8001424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001426:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	605a      	str	r2, [r3, #4]
 8001430:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001432:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]
 800143c:	609a      	str	r2, [r3, #8]
 800143e:	60da      	str	r2, [r3, #12]
 8001440:	611a      	str	r2, [r3, #16]
 8001442:	615a      	str	r2, [r3, #20]
 8001444:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001446:	1d3b      	adds	r3, r7, #4
 8001448:	222c      	movs	r2, #44	@ 0x2c
 800144a:	2100      	movs	r1, #0
 800144c:	4618      	mov	r0, r3
 800144e:	f01b fe4b 	bl	801d0e8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001452:	4b39      	ldr	r3, [pc, #228]	@ (8001538 <MX_TIM1_Init+0x118>)
 8001454:	4a39      	ldr	r2, [pc, #228]	@ (800153c <MX_TIM1_Init+0x11c>)
 8001456:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001458:	4b37      	ldr	r3, [pc, #220]	@ (8001538 <MX_TIM1_Init+0x118>)
 800145a:	2200      	movs	r2, #0
 800145c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800145e:	4b36      	ldr	r3, [pc, #216]	@ (8001538 <MX_TIM1_Init+0x118>)
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001464:	4b34      	ldr	r3, [pc, #208]	@ (8001538 <MX_TIM1_Init+0x118>)
 8001466:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800146a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800146c:	4b32      	ldr	r3, [pc, #200]	@ (8001538 <MX_TIM1_Init+0x118>)
 800146e:	2200      	movs	r2, #0
 8001470:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001472:	4b31      	ldr	r3, [pc, #196]	@ (8001538 <MX_TIM1_Init+0x118>)
 8001474:	2200      	movs	r2, #0
 8001476:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001478:	4b2f      	ldr	r3, [pc, #188]	@ (8001538 <MX_TIM1_Init+0x118>)
 800147a:	2200      	movs	r2, #0
 800147c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800147e:	482e      	ldr	r0, [pc, #184]	@ (8001538 <MX_TIM1_Init+0x118>)
 8001480:	f003 ff92 	bl	80053a8 <HAL_TIM_PWM_Init>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800148a:	f7ff fded 	bl	8001068 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800148e:	2300      	movs	r3, #0
 8001490:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001492:	2300      	movs	r3, #0
 8001494:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001496:	2300      	movs	r3, #0
 8001498:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800149a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800149e:	4619      	mov	r1, r3
 80014a0:	4825      	ldr	r0, [pc, #148]	@ (8001538 <MX_TIM1_Init+0x118>)
 80014a2:	f005 f89d 	bl	80065e0 <HAL_TIMEx_MasterConfigSynchronization>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80014ac:	f7ff fddc 	bl	8001068 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014b0:	2360      	movs	r3, #96	@ 0x60
 80014b2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014b8:	2300      	movs	r3, #0
 80014ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80014bc:	2300      	movs	r3, #0
 80014be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014c0:	2300      	movs	r3, #0
 80014c2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80014c4:	2300      	movs	r3, #0
 80014c6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014c8:	2300      	movs	r3, #0
 80014ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014cc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014d0:	2204      	movs	r2, #4
 80014d2:	4619      	mov	r1, r3
 80014d4:	4818      	ldr	r0, [pc, #96]	@ (8001538 <MX_TIM1_Init+0x118>)
 80014d6:	f004 f9c3 	bl	8005860 <HAL_TIM_PWM_ConfigChannel>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80014e0:	f7ff fdc2 	bl	8001068 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014e4:	2300      	movs	r3, #0
 80014e6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014e8:	2300      	movs	r3, #0
 80014ea:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014ec:	2300      	movs	r3, #0
 80014ee:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80014f0:	2300      	movs	r3, #0
 80014f2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014f4:	2300      	movs	r3, #0
 80014f6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014fc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80014fe:	2300      	movs	r3, #0
 8001500:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001502:	2300      	movs	r3, #0
 8001504:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001506:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800150a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800150c:	2300      	movs	r3, #0
 800150e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001510:	2300      	movs	r3, #0
 8001512:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001514:	1d3b      	adds	r3, r7, #4
 8001516:	4619      	mov	r1, r3
 8001518:	4807      	ldr	r0, [pc, #28]	@ (8001538 <MX_TIM1_Init+0x118>)
 800151a:	f005 f8ef 	bl	80066fc <HAL_TIMEx_ConfigBreakDeadTime>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001524:	f7ff fda0 	bl	8001068 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001528:	4803      	ldr	r0, [pc, #12]	@ (8001538 <MX_TIM1_Init+0x118>)
 800152a:	f000 f909 	bl	8001740 <HAL_TIM_MspPostInit>

}
 800152e:	bf00      	nop
 8001530:	3758      	adds	r7, #88	@ 0x58
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	20002800 	.word	0x20002800
 800153c:	40010000 	.word	0x40010000

08001540 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b08c      	sub	sp, #48	@ 0x30
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001546:	f107 031c 	add.w	r3, r7, #28
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
 8001552:	60da      	str	r2, [r3, #12]
 8001554:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001556:	f107 0310 	add.w	r3, r7, #16
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001562:	463b      	mov	r3, r7
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800156e:	4b2c      	ldr	r3, [pc, #176]	@ (8001620 <MX_TIM2_Init+0xe0>)
 8001570:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001574:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001576:	4b2a      	ldr	r3, [pc, #168]	@ (8001620 <MX_TIM2_Init+0xe0>)
 8001578:	2200      	movs	r2, #0
 800157a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157c:	4b28      	ldr	r3, [pc, #160]	@ (8001620 <MX_TIM2_Init+0xe0>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001582:	4b27      	ldr	r3, [pc, #156]	@ (8001620 <MX_TIM2_Init+0xe0>)
 8001584:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001588:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158a:	4b25      	ldr	r3, [pc, #148]	@ (8001620 <MX_TIM2_Init+0xe0>)
 800158c:	2200      	movs	r2, #0
 800158e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001590:	4b23      	ldr	r3, [pc, #140]	@ (8001620 <MX_TIM2_Init+0xe0>)
 8001592:	2200      	movs	r2, #0
 8001594:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001596:	4822      	ldr	r0, [pc, #136]	@ (8001620 <MX_TIM2_Init+0xe0>)
 8001598:	f003 fe36 	bl	8005208 <HAL_TIM_Base_Init>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80015a2:	f7ff fd61 	bl	8001068 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80015a6:	481e      	ldr	r0, [pc, #120]	@ (8001620 <MX_TIM2_Init+0xe0>)
 80015a8:	f003 ff55 	bl	8005456 <HAL_TIM_IC_Init>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80015b2:	f7ff fd59 	bl	8001068 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80015b6:	2307      	movs	r3, #7
 80015b8:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80015be:	f107 031c 	add.w	r3, r7, #28
 80015c2:	4619      	mov	r1, r3
 80015c4:	4816      	ldr	r0, [pc, #88]	@ (8001620 <MX_TIM2_Init+0xe0>)
 80015c6:	f004 fa5f 	bl	8005a88 <HAL_TIM_SlaveConfigSynchro>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80015d0:	f7ff fd4a 	bl	8001068 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d4:	2300      	movs	r3, #0
 80015d6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d8:	2300      	movs	r3, #0
 80015da:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015dc:	f107 0310 	add.w	r3, r7, #16
 80015e0:	4619      	mov	r1, r3
 80015e2:	480f      	ldr	r0, [pc, #60]	@ (8001620 <MX_TIM2_Init+0xe0>)
 80015e4:	f004 fffc 	bl	80065e0 <HAL_TIMEx_MasterConfigSynchronization>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80015ee:	f7ff fd3b 	bl	8001068 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80015f2:	2300      	movs	r3, #0
 80015f4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_TRC;
 80015f6:	2303      	movs	r3, #3
 80015f8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001602:	463b      	mov	r3, r7
 8001604:	2204      	movs	r2, #4
 8001606:	4619      	mov	r1, r3
 8001608:	4805      	ldr	r0, [pc, #20]	@ (8001620 <MX_TIM2_Init+0xe0>)
 800160a:	f004 f88c 	bl	8005726 <HAL_TIM_IC_ConfigChannel>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001614:	f7ff fd28 	bl	8001068 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001618:	bf00      	nop
 800161a:	3730      	adds	r7, #48	@ 0x30
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	2000284c 	.word	0x2000284c

08001624 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800162a:	1d3b      	adds	r3, r7, #4
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
 8001632:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001634:	4b14      	ldr	r3, [pc, #80]	@ (8001688 <MX_TIM7_Init+0x64>)
 8001636:	4a15      	ldr	r2, [pc, #84]	@ (800168c <MX_TIM7_Init+0x68>)
 8001638:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 800163a:	4b13      	ldr	r3, [pc, #76]	@ (8001688 <MX_TIM7_Init+0x64>)
 800163c:	2200      	movs	r2, #0
 800163e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001640:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <MX_TIM7_Init+0x64>)
 8001642:	2200      	movs	r2, #0
 8001644:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8001646:	4b10      	ldr	r3, [pc, #64]	@ (8001688 <MX_TIM7_Init+0x64>)
 8001648:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800164c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800164e:	4b0e      	ldr	r3, [pc, #56]	@ (8001688 <MX_TIM7_Init+0x64>)
 8001650:	2200      	movs	r2, #0
 8001652:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001654:	480c      	ldr	r0, [pc, #48]	@ (8001688 <MX_TIM7_Init+0x64>)
 8001656:	f003 fdd7 	bl	8005208 <HAL_TIM_Base_Init>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001660:	f7ff fd02 	bl	8001068 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001664:	2300      	movs	r3, #0
 8001666:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001668:	2300      	movs	r3, #0
 800166a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800166c:	1d3b      	adds	r3, r7, #4
 800166e:	4619      	mov	r1, r3
 8001670:	4805      	ldr	r0, [pc, #20]	@ (8001688 <MX_TIM7_Init+0x64>)
 8001672:	f004 ffb5 	bl	80065e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800167c:	f7ff fcf4 	bl	8001068 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001680:	bf00      	nop
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	20002898 	.word	0x20002898
 800168c:	40001400 	.word	0x40001400

08001690 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a0a      	ldr	r2, [pc, #40]	@ (80016c8 <HAL_TIM_PWM_MspInit+0x38>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d10b      	bne.n	80016ba <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016a2:	4b0a      	ldr	r3, [pc, #40]	@ (80016cc <HAL_TIM_PWM_MspInit+0x3c>)
 80016a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016a6:	4a09      	ldr	r2, [pc, #36]	@ (80016cc <HAL_TIM_PWM_MspInit+0x3c>)
 80016a8:	f043 0301 	orr.w	r3, r3, #1
 80016ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80016ae:	4b07      	ldr	r3, [pc, #28]	@ (80016cc <HAL_TIM_PWM_MspInit+0x3c>)
 80016b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	60fb      	str	r3, [r7, #12]
 80016b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80016ba:	bf00      	nop
 80016bc:	3714      	adds	r7, #20
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	40010000 	.word	0x40010000
 80016cc:	40023800 	.word	0x40023800

080016d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016e0:	d10c      	bne.n	80016fc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016e2:	4b15      	ldr	r3, [pc, #84]	@ (8001738 <HAL_TIM_Base_MspInit+0x68>)
 80016e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e6:	4a14      	ldr	r2, [pc, #80]	@ (8001738 <HAL_TIM_Base_MspInit+0x68>)
 80016e8:	f043 0301 	orr.w	r3, r3, #1
 80016ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ee:	4b12      	ldr	r3, [pc, #72]	@ (8001738 <HAL_TIM_Base_MspInit+0x68>)
 80016f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	60fb      	str	r3, [r7, #12]
 80016f8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80016fa:	e018      	b.n	800172e <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM7)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a0e      	ldr	r2, [pc, #56]	@ (800173c <HAL_TIM_Base_MspInit+0x6c>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d113      	bne.n	800172e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001706:	4b0c      	ldr	r3, [pc, #48]	@ (8001738 <HAL_TIM_Base_MspInit+0x68>)
 8001708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170a:	4a0b      	ldr	r2, [pc, #44]	@ (8001738 <HAL_TIM_Base_MspInit+0x68>)
 800170c:	f043 0320 	orr.w	r3, r3, #32
 8001710:	6413      	str	r3, [r2, #64]	@ 0x40
 8001712:	4b09      	ldr	r3, [pc, #36]	@ (8001738 <HAL_TIM_Base_MspInit+0x68>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001716:	f003 0320 	and.w	r3, r3, #32
 800171a:	60bb      	str	r3, [r7, #8]
 800171c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 800171e:	2200      	movs	r2, #0
 8001720:	2105      	movs	r1, #5
 8001722:	2037      	movs	r0, #55	@ 0x37
 8001724:	f000 fb84 	bl	8001e30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001728:	2037      	movs	r0, #55	@ 0x37
 800172a:	f000 fb9d 	bl	8001e68 <HAL_NVIC_EnableIRQ>
}
 800172e:	bf00      	nop
 8001730:	3710      	adds	r7, #16
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40023800 	.word	0x40023800
 800173c:	40001400 	.word	0x40001400

08001740 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b088      	sub	sp, #32
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001748:	f107 030c 	add.w	r3, r7, #12
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	60da      	str	r2, [r3, #12]
 8001756:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a11      	ldr	r2, [pc, #68]	@ (80017a4 <HAL_TIM_MspPostInit+0x64>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d11c      	bne.n	800179c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001762:	4b11      	ldr	r3, [pc, #68]	@ (80017a8 <HAL_TIM_MspPostInit+0x68>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001766:	4a10      	ldr	r2, [pc, #64]	@ (80017a8 <HAL_TIM_MspPostInit+0x68>)
 8001768:	f043 0310 	orr.w	r3, r3, #16
 800176c:	6313      	str	r3, [r2, #48]	@ 0x30
 800176e:	4b0e      	ldr	r3, [pc, #56]	@ (80017a8 <HAL_TIM_MspPostInit+0x68>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	f003 0310 	and.w	r3, r3, #16
 8001776:	60bb      	str	r3, [r7, #8]
 8001778:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800177a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800177e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001780:	2312      	movs	r3, #18
 8001782:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001784:	2301      	movs	r3, #1
 8001786:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001788:	2300      	movs	r3, #0
 800178a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800178c:	2301      	movs	r3, #1
 800178e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001790:	f107 030c 	add.w	r3, r7, #12
 8001794:	4619      	mov	r1, r3
 8001796:	4805      	ldr	r0, [pc, #20]	@ (80017ac <HAL_TIM_MspPostInit+0x6c>)
 8001798:	f002 f9f4 	bl	8003b84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800179c:	bf00      	nop
 800179e:	3720      	adds	r7, #32
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40010000 	.word	0x40010000
 80017a8:	40023800 	.word	0x40023800
 80017ac:	40021000 	.word	0x40021000

080017b0 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017b4:	4b14      	ldr	r3, [pc, #80]	@ (8001808 <MX_USART3_UART_Init+0x58>)
 80017b6:	4a15      	ldr	r2, [pc, #84]	@ (800180c <MX_USART3_UART_Init+0x5c>)
 80017b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80017ba:	4b13      	ldr	r3, [pc, #76]	@ (8001808 <MX_USART3_UART_Init+0x58>)
 80017bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017c2:	4b11      	ldr	r3, [pc, #68]	@ (8001808 <MX_USART3_UART_Init+0x58>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001808 <MX_USART3_UART_Init+0x58>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001808 <MX_USART3_UART_Init+0x58>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001808 <MX_USART3_UART_Init+0x58>)
 80017d6:	220c      	movs	r2, #12
 80017d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017da:	4b0b      	ldr	r3, [pc, #44]	@ (8001808 <MX_USART3_UART_Init+0x58>)
 80017dc:	2200      	movs	r2, #0
 80017de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e0:	4b09      	ldr	r3, [pc, #36]	@ (8001808 <MX_USART3_UART_Init+0x58>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017e6:	4b08      	ldr	r3, [pc, #32]	@ (8001808 <MX_USART3_UART_Init+0x58>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017ec:	4b06      	ldr	r3, [pc, #24]	@ (8001808 <MX_USART3_UART_Init+0x58>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80017f2:	4805      	ldr	r0, [pc, #20]	@ (8001808 <MX_USART3_UART_Init+0x58>)
 80017f4:	f005 f81e 	bl	8006834 <HAL_UART_Init>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80017fe:	f7ff fc33 	bl	8001068 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001802:	bf00      	nop
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	200028e4 	.word	0x200028e4
 800180c:	40004800 	.word	0x40004800

08001810 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b0ae      	sub	sp, #184	@ 0xb8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001818:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	60da      	str	r2, [r3, #12]
 8001826:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001828:	f107 0314 	add.w	r3, r7, #20
 800182c:	2290      	movs	r2, #144	@ 0x90
 800182e:	2100      	movs	r1, #0
 8001830:	4618      	mov	r0, r3
 8001832:	f01b fc59 	bl	801d0e8 <memset>
  if(uartHandle->Instance==USART3)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a54      	ldr	r2, [pc, #336]	@ (800198c <HAL_UART_MspInit+0x17c>)
 800183c:	4293      	cmp	r3, r2
 800183e:	f040 80a1 	bne.w	8001984 <HAL_UART_MspInit+0x174>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001842:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001846:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001848:	2300      	movs	r3, #0
 800184a:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800184c:	f107 0314 	add.w	r3, r7, #20
 8001850:	4618      	mov	r0, r3
 8001852:	f003 f8b1 	bl	80049b8 <HAL_RCCEx_PeriphCLKConfig>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 800185c:	f7ff fc04 	bl	8001068 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001860:	4b4b      	ldr	r3, [pc, #300]	@ (8001990 <HAL_UART_MspInit+0x180>)
 8001862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001864:	4a4a      	ldr	r2, [pc, #296]	@ (8001990 <HAL_UART_MspInit+0x180>)
 8001866:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800186a:	6413      	str	r3, [r2, #64]	@ 0x40
 800186c:	4b48      	ldr	r3, [pc, #288]	@ (8001990 <HAL_UART_MspInit+0x180>)
 800186e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001870:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001874:	613b      	str	r3, [r7, #16]
 8001876:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001878:	4b45      	ldr	r3, [pc, #276]	@ (8001990 <HAL_UART_MspInit+0x180>)
 800187a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187c:	4a44      	ldr	r2, [pc, #272]	@ (8001990 <HAL_UART_MspInit+0x180>)
 800187e:	f043 0308 	orr.w	r3, r3, #8
 8001882:	6313      	str	r3, [r2, #48]	@ 0x30
 8001884:	4b42      	ldr	r3, [pc, #264]	@ (8001990 <HAL_UART_MspInit+0x180>)
 8001886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001888:	f003 0308 	and.w	r3, r3, #8
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001890:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001894:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001898:	2302      	movs	r3, #2
 800189a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a4:	2303      	movs	r3, #3
 80018a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80018aa:	2307      	movs	r3, #7
 80018ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018b0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80018b4:	4619      	mov	r1, r3
 80018b6:	4837      	ldr	r0, [pc, #220]	@ (8001994 <HAL_UART_MspInit+0x184>)
 80018b8:	f002 f964 	bl	8003b84 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80018bc:	4b36      	ldr	r3, [pc, #216]	@ (8001998 <HAL_UART_MspInit+0x188>)
 80018be:	4a37      	ldr	r2, [pc, #220]	@ (800199c <HAL_UART_MspInit+0x18c>)
 80018c0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80018c2:	4b35      	ldr	r3, [pc, #212]	@ (8001998 <HAL_UART_MspInit+0x188>)
 80018c4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80018c8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018ca:	4b33      	ldr	r3, [pc, #204]	@ (8001998 <HAL_UART_MspInit+0x188>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018d0:	4b31      	ldr	r3, [pc, #196]	@ (8001998 <HAL_UART_MspInit+0x188>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018d6:	4b30      	ldr	r3, [pc, #192]	@ (8001998 <HAL_UART_MspInit+0x188>)
 80018d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018dc:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018de:	4b2e      	ldr	r3, [pc, #184]	@ (8001998 <HAL_UART_MspInit+0x188>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018e4:	4b2c      	ldr	r3, [pc, #176]	@ (8001998 <HAL_UART_MspInit+0x188>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80018ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001998 <HAL_UART_MspInit+0x188>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018f0:	4b29      	ldr	r3, [pc, #164]	@ (8001998 <HAL_UART_MspInit+0x188>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018f6:	4b28      	ldr	r3, [pc, #160]	@ (8001998 <HAL_UART_MspInit+0x188>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80018fc:	4826      	ldr	r0, [pc, #152]	@ (8001998 <HAL_UART_MspInit+0x188>)
 80018fe:	f000 fac1 	bl	8001e84 <HAL_DMA_Init>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <HAL_UART_MspInit+0xfc>
    {
      Error_Handler();
 8001908:	f7ff fbae 	bl	8001068 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	4a22      	ldr	r2, [pc, #136]	@ (8001998 <HAL_UART_MspInit+0x188>)
 8001910:	675a      	str	r2, [r3, #116]	@ 0x74
 8001912:	4a21      	ldr	r2, [pc, #132]	@ (8001998 <HAL_UART_MspInit+0x188>)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8001918:	4b21      	ldr	r3, [pc, #132]	@ (80019a0 <HAL_UART_MspInit+0x190>)
 800191a:	4a22      	ldr	r2, [pc, #136]	@ (80019a4 <HAL_UART_MspInit+0x194>)
 800191c:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800191e:	4b20      	ldr	r3, [pc, #128]	@ (80019a0 <HAL_UART_MspInit+0x190>)
 8001920:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001924:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001926:	4b1e      	ldr	r3, [pc, #120]	@ (80019a0 <HAL_UART_MspInit+0x190>)
 8001928:	2240      	movs	r2, #64	@ 0x40
 800192a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800192c:	4b1c      	ldr	r3, [pc, #112]	@ (80019a0 <HAL_UART_MspInit+0x190>)
 800192e:	2200      	movs	r2, #0
 8001930:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001932:	4b1b      	ldr	r3, [pc, #108]	@ (80019a0 <HAL_UART_MspInit+0x190>)
 8001934:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001938:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800193a:	4b19      	ldr	r3, [pc, #100]	@ (80019a0 <HAL_UART_MspInit+0x190>)
 800193c:	2200      	movs	r2, #0
 800193e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001940:	4b17      	ldr	r3, [pc, #92]	@ (80019a0 <HAL_UART_MspInit+0x190>)
 8001942:	2200      	movs	r2, #0
 8001944:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001946:	4b16      	ldr	r3, [pc, #88]	@ (80019a0 <HAL_UART_MspInit+0x190>)
 8001948:	2200      	movs	r2, #0
 800194a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800194c:	4b14      	ldr	r3, [pc, #80]	@ (80019a0 <HAL_UART_MspInit+0x190>)
 800194e:	2200      	movs	r2, #0
 8001950:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001952:	4b13      	ldr	r3, [pc, #76]	@ (80019a0 <HAL_UART_MspInit+0x190>)
 8001954:	2200      	movs	r2, #0
 8001956:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001958:	4811      	ldr	r0, [pc, #68]	@ (80019a0 <HAL_UART_MspInit+0x190>)
 800195a:	f000 fa93 	bl	8001e84 <HAL_DMA_Init>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <HAL_UART_MspInit+0x158>
    {
      Error_Handler();
 8001964:	f7ff fb80 	bl	8001068 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a0d      	ldr	r2, [pc, #52]	@ (80019a0 <HAL_UART_MspInit+0x190>)
 800196c:	671a      	str	r2, [r3, #112]	@ 0x70
 800196e:	4a0c      	ldr	r2, [pc, #48]	@ (80019a0 <HAL_UART_MspInit+0x190>)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001974:	2200      	movs	r2, #0
 8001976:	2105      	movs	r1, #5
 8001978:	2027      	movs	r0, #39	@ 0x27
 800197a:	f000 fa59 	bl	8001e30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800197e:	2027      	movs	r0, #39	@ 0x27
 8001980:	f000 fa72 	bl	8001e68 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001984:	bf00      	nop
 8001986:	37b8      	adds	r7, #184	@ 0xb8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40004800 	.word	0x40004800
 8001990:	40023800 	.word	0x40023800
 8001994:	40020c00 	.word	0x40020c00
 8001998:	2000296c 	.word	0x2000296c
 800199c:	40026028 	.word	0x40026028
 80019a0:	200029cc 	.word	0x200029cc
 80019a4:	40026058 	.word	0x40026058

080019a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80019a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019e0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80019ac:	f7ff fd26 	bl	80013fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019b0:	480c      	ldr	r0, [pc, #48]	@ (80019e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019b2:	490d      	ldr	r1, [pc, #52]	@ (80019e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019b4:	4a0d      	ldr	r2, [pc, #52]	@ (80019ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019b8:	e002      	b.n	80019c0 <LoopCopyDataInit>

080019ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019be:	3304      	adds	r3, #4

080019c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019c4:	d3f9      	bcc.n	80019ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019c6:	4a0a      	ldr	r2, [pc, #40]	@ (80019f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019c8:	4c0a      	ldr	r4, [pc, #40]	@ (80019f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80019ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019cc:	e001      	b.n	80019d2 <LoopFillZerobss>

080019ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019d0:	3204      	adds	r2, #4

080019d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019d4:	d3fb      	bcc.n	80019ce <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80019d6:	f01b fbab 	bl	801d130 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019da:	f7ff faad 	bl	8000f38 <main>
  bx  lr    
 80019de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019e0:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80019e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019e8:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 80019ec:	08022524 	.word	0x08022524
  ldr r2, =_sbss
 80019f0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80019f4:	2000e6f0 	.word	0x2000e6f0

080019f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019f8:	e7fe      	b.n	80019f8 <ADC_IRQHandler>

080019fa <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 80019fa:	b480      	push	{r7}
 80019fc:	b083      	sub	sp, #12
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
 8001a02:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d00b      	beq.n	8001a22 <LAN8742_RegisterBusIO+0x28>
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	68db      	ldr	r3, [r3, #12]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d007      	beq.n	8001a22 <LAN8742_RegisterBusIO+0x28>
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d003      	beq.n	8001a22 <LAN8742_RegisterBusIO+0x28>
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d102      	bne.n	8001a28 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8001a22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a26:	e014      	b.n	8001a52 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	685a      	ldr	r2, [r3, #4]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	68da      	ldr	r2, [r3, #12]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	689a      	ldr	r2, [r3, #8]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	691a      	ldr	r2, [r3, #16]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8001a50:	2300      	movs	r3, #0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr

08001a5e <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b086      	sub	sp, #24
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8001a66:	2300      	movs	r3, #0
 8001a68:	60fb      	str	r3, [r7, #12]
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d139      	bne.n	8001aee <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d002      	beq.n	8001a88 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2220      	movs	r2, #32
 8001a8c:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001a8e:	2300      	movs	r3, #0
 8001a90:	617b      	str	r3, [r7, #20]
 8001a92:	e01c      	b.n	8001ace <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	695b      	ldr	r3, [r3, #20]
 8001a98:	f107 020c 	add.w	r2, r7, #12
 8001a9c:	2112      	movs	r1, #18
 8001a9e:	6978      	ldr	r0, [r7, #20]
 8001aa0:	4798      	blx	r3
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	da03      	bge.n	8001ab0 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8001aa8:	f06f 0304 	mvn.w	r3, #4
 8001aac:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8001aae:	e00b      	b.n	8001ac8 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f003 031f 	and.w	r3, r3, #31
 8001ab6:	697a      	ldr	r2, [r7, #20]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d105      	bne.n	8001ac8 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	697a      	ldr	r2, [r7, #20]
 8001ac0:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	613b      	str	r3, [r7, #16]
         break;
 8001ac6:	e005      	b.n	8001ad4 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	3301      	adds	r3, #1
 8001acc:	617b      	str	r3, [r7, #20]
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	2b1f      	cmp	r3, #31
 8001ad2:	d9df      	bls.n	8001a94 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2b1f      	cmp	r3, #31
 8001ada:	d902      	bls.n	8001ae2 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8001adc:	f06f 0302 	mvn.w	r3, #2
 8001ae0:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d102      	bne.n	8001aee <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2201      	movs	r2, #1
 8001aec:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8001aee:	693b      	ldr	r3, [r7, #16]
 }
 8001af0:	4618      	mov	r0, r3
 8001af2:	3718      	adds	r7, #24
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8001b00:	2300      	movs	r3, #0
 8001b02:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	695b      	ldr	r3, [r3, #20]
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	6810      	ldr	r0, [r2, #0]
 8001b0c:	f107 020c 	add.w	r2, r7, #12
 8001b10:	2101      	movs	r1, #1
 8001b12:	4798      	blx	r3
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	da02      	bge.n	8001b20 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001b1a:	f06f 0304 	mvn.w	r3, #4
 8001b1e:	e06e      	b.n	8001bfe <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	695b      	ldr	r3, [r3, #20]
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	6810      	ldr	r0, [r2, #0]
 8001b28:	f107 020c 	add.w	r2, r7, #12
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	4798      	blx	r3
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	da02      	bge.n	8001b3c <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001b36:	f06f 0304 	mvn.w	r3, #4
 8001b3a:	e060      	b.n	8001bfe <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f003 0304 	and.w	r3, r3, #4
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d101      	bne.n	8001b4a <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e059      	b.n	8001bfe <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	695b      	ldr	r3, [r3, #20]
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	6810      	ldr	r0, [r2, #0]
 8001b52:	f107 020c 	add.w	r2, r7, #12
 8001b56:	2100      	movs	r1, #0
 8001b58:	4798      	blx	r3
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	da02      	bge.n	8001b66 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001b60:	f06f 0304 	mvn.w	r3, #4
 8001b64:	e04b      	b.n	8001bfe <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d11b      	bne.n	8001ba8 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d006      	beq.n	8001b88 <LAN8742_GetLinkState+0x90>
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001b84:	2302      	movs	r3, #2
 8001b86:	e03a      	b.n	8001bfe <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001b92:	2303      	movs	r3, #3
 8001b94:	e033      	b.n	8001bfe <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001ba0:	2304      	movs	r3, #4
 8001ba2:	e02c      	b.n	8001bfe <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001ba4:	2305      	movs	r3, #5
 8001ba6:	e02a      	b.n	8001bfe <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	695b      	ldr	r3, [r3, #20]
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	6810      	ldr	r0, [r2, #0]
 8001bb0:	f107 020c 	add.w	r2, r7, #12
 8001bb4:	211f      	movs	r1, #31
 8001bb6:	4798      	blx	r3
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	da02      	bge.n	8001bc4 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8001bbe:	f06f 0304 	mvn.w	r3, #4
 8001bc2:	e01c      	b.n	8001bfe <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d101      	bne.n	8001bd2 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8001bce:	2306      	movs	r3, #6
 8001bd0:	e015      	b.n	8001bfe <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	f003 031c 	and.w	r3, r3, #28
 8001bd8:	2b18      	cmp	r3, #24
 8001bda:	d101      	bne.n	8001be0 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	e00e      	b.n	8001bfe <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	f003 031c 	and.w	r3, r3, #28
 8001be6:	2b08      	cmp	r3, #8
 8001be8:	d101      	bne.n	8001bee <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e007      	b.n	8001bfe <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	f003 031c 	and.w	r3, r3, #28
 8001bf4:	2b14      	cmp	r3, #20
 8001bf6:	d101      	bne.n	8001bfc <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001bf8:	2304      	movs	r3, #4
 8001bfa:	e000      	b.n	8001bfe <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001bfc:	2305      	movs	r3, #5
    }
  }
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c06:	b580      	push	{r7, lr}
 8001c08:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c0a:	2003      	movs	r0, #3
 8001c0c:	f000 f905 	bl	8001e1a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c10:	200f      	movs	r0, #15
 8001c12:	f7ff fa57 	bl	80010c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c16:	f7ff fa2d 	bl	8001074 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c1a:	2300      	movs	r3, #0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c24:	4b06      	ldr	r3, [pc, #24]	@ (8001c40 <HAL_IncTick+0x20>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	461a      	mov	r2, r3
 8001c2a:	4b06      	ldr	r3, [pc, #24]	@ (8001c44 <HAL_IncTick+0x24>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4413      	add	r3, r2
 8001c30:	4a04      	ldr	r2, [pc, #16]	@ (8001c44 <HAL_IncTick+0x24>)
 8001c32:	6013      	str	r3, [r2, #0]
}
 8001c34:	bf00      	nop
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	20000010 	.word	0x20000010
 8001c44:	20002a2c 	.word	0x20002a2c

08001c48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c4c:	4b03      	ldr	r3, [pc, #12]	@ (8001c5c <HAL_GetTick+0x14>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	20002a2c 	.word	0x20002a2c

08001c60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c68:	f7ff ffee 	bl	8001c48 <HAL_GetTick>
 8001c6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c78:	d005      	beq.n	8001c86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca4 <HAL_Delay+0x44>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	461a      	mov	r2, r3
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	4413      	add	r3, r2
 8001c84:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c86:	bf00      	nop
 8001c88:	f7ff ffde 	bl	8001c48 <HAL_GetTick>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	68fa      	ldr	r2, [r7, #12]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d8f7      	bhi.n	8001c88 <HAL_Delay+0x28>
  {
  }
}
 8001c98:	bf00      	nop
 8001c9a:	bf00      	nop
 8001c9c:	3710      	adds	r7, #16
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	20000010 	.word	0x20000010

08001ca8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8001cac:	4b03      	ldr	r3, [pc, #12]	@ (8001cbc <HAL_GetREVID+0x14>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	0c1b      	lsrs	r3, r3, #16
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	e0042000 	.word	0xe0042000

08001cc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b085      	sub	sp, #20
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f003 0307 	and.w	r3, r3, #7
 8001cce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8001d00 <__NVIC_SetPriorityGrouping+0x40>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cd6:	68ba      	ldr	r2, [r7, #8]
 8001cd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cdc:	4013      	ands	r3, r2
 8001cde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001ce8:	4b06      	ldr	r3, [pc, #24]	@ (8001d04 <__NVIC_SetPriorityGrouping+0x44>)
 8001cea:	4313      	orrs	r3, r2
 8001cec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cee:	4a04      	ldr	r2, [pc, #16]	@ (8001d00 <__NVIC_SetPriorityGrouping+0x40>)
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	60d3      	str	r3, [r2, #12]
}
 8001cf4:	bf00      	nop
 8001cf6:	3714      	adds	r7, #20
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	e000ed00 	.word	0xe000ed00
 8001d04:	05fa0000 	.word	0x05fa0000

08001d08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d0c:	4b04      	ldr	r3, [pc, #16]	@ (8001d20 <__NVIC_GetPriorityGrouping+0x18>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	0a1b      	lsrs	r3, r3, #8
 8001d12:	f003 0307 	and.w	r3, r3, #7
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr
 8001d20:	e000ed00 	.word	0xe000ed00

08001d24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	db0b      	blt.n	8001d4e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d36:	79fb      	ldrb	r3, [r7, #7]
 8001d38:	f003 021f 	and.w	r2, r3, #31
 8001d3c:	4907      	ldr	r1, [pc, #28]	@ (8001d5c <__NVIC_EnableIRQ+0x38>)
 8001d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d42:	095b      	lsrs	r3, r3, #5
 8001d44:	2001      	movs	r0, #1
 8001d46:	fa00 f202 	lsl.w	r2, r0, r2
 8001d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	e000e100 	.word	0xe000e100

08001d60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	4603      	mov	r3, r0
 8001d68:	6039      	str	r1, [r7, #0]
 8001d6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	db0a      	blt.n	8001d8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	b2da      	uxtb	r2, r3
 8001d78:	490c      	ldr	r1, [pc, #48]	@ (8001dac <__NVIC_SetPriority+0x4c>)
 8001d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7e:	0112      	lsls	r2, r2, #4
 8001d80:	b2d2      	uxtb	r2, r2
 8001d82:	440b      	add	r3, r1
 8001d84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d88:	e00a      	b.n	8001da0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	b2da      	uxtb	r2, r3
 8001d8e:	4908      	ldr	r1, [pc, #32]	@ (8001db0 <__NVIC_SetPriority+0x50>)
 8001d90:	79fb      	ldrb	r3, [r7, #7]
 8001d92:	f003 030f 	and.w	r3, r3, #15
 8001d96:	3b04      	subs	r3, #4
 8001d98:	0112      	lsls	r2, r2, #4
 8001d9a:	b2d2      	uxtb	r2, r2
 8001d9c:	440b      	add	r3, r1
 8001d9e:	761a      	strb	r2, [r3, #24]
}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr
 8001dac:	e000e100 	.word	0xe000e100
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b089      	sub	sp, #36	@ 0x24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60f8      	str	r0, [r7, #12]
 8001dbc:	60b9      	str	r1, [r7, #8]
 8001dbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	f1c3 0307 	rsb	r3, r3, #7
 8001dce:	2b04      	cmp	r3, #4
 8001dd0:	bf28      	it	cs
 8001dd2:	2304      	movcs	r3, #4
 8001dd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	3304      	adds	r3, #4
 8001dda:	2b06      	cmp	r3, #6
 8001ddc:	d902      	bls.n	8001de4 <NVIC_EncodePriority+0x30>
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	3b03      	subs	r3, #3
 8001de2:	e000      	b.n	8001de6 <NVIC_EncodePriority+0x32>
 8001de4:	2300      	movs	r3, #0
 8001de6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	fa02 f303 	lsl.w	r3, r2, r3
 8001df2:	43da      	mvns	r2, r3
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	401a      	ands	r2, r3
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dfc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	fa01 f303 	lsl.w	r3, r1, r3
 8001e06:	43d9      	mvns	r1, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e0c:	4313      	orrs	r3, r2
         );
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3724      	adds	r7, #36	@ 0x24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr

08001e1a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b082      	sub	sp, #8
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f7ff ff4c 	bl	8001cc0 <__NVIC_SetPriorityGrouping>
}
 8001e28:	bf00      	nop
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b086      	sub	sp, #24
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	60b9      	str	r1, [r7, #8]
 8001e3a:	607a      	str	r2, [r7, #4]
 8001e3c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e42:	f7ff ff61 	bl	8001d08 <__NVIC_GetPriorityGrouping>
 8001e46:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	68b9      	ldr	r1, [r7, #8]
 8001e4c:	6978      	ldr	r0, [r7, #20]
 8001e4e:	f7ff ffb1 	bl	8001db4 <NVIC_EncodePriority>
 8001e52:	4602      	mov	r2, r0
 8001e54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e58:	4611      	mov	r1, r2
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f7ff ff80 	bl	8001d60 <__NVIC_SetPriority>
}
 8001e60:	bf00      	nop
 8001e62:	3718      	adds	r7, #24
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7ff ff54 	bl	8001d24 <__NVIC_EnableIRQ>
}
 8001e7c:	bf00      	nop
 8001e7e:	3708      	adds	r7, #8
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e90:	f7ff feda 	bl	8001c48 <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d101      	bne.n	8001ea0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e099      	b.n	8001fd4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2202      	movs	r2, #2
 8001ea4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f022 0201 	bic.w	r2, r2, #1
 8001ebe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ec0:	e00f      	b.n	8001ee2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ec2:	f7ff fec1 	bl	8001c48 <HAL_GetTick>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	2b05      	cmp	r3, #5
 8001ece:	d908      	bls.n	8001ee2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2220      	movs	r2, #32
 8001ed4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2203      	movs	r2, #3
 8001eda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e078      	b.n	8001fd4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0301 	and.w	r3, r3, #1
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d1e8      	bne.n	8001ec2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ef8:	697a      	ldr	r2, [r7, #20]
 8001efa:	4b38      	ldr	r3, [pc, #224]	@ (8001fdc <HAL_DMA_Init+0x158>)
 8001efc:	4013      	ands	r3, r2
 8001efe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685a      	ldr	r2, [r3, #4]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	691b      	ldr	r3, [r3, #16]
 8001f14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6a1b      	ldr	r3, [r3, #32]
 8001f2c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f2e:	697a      	ldr	r2, [r7, #20]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f38:	2b04      	cmp	r3, #4
 8001f3a:	d107      	bne.n	8001f4c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f44:	4313      	orrs	r3, r2
 8001f46:	697a      	ldr	r2, [r7, #20]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	697a      	ldr	r2, [r7, #20]
 8001f52:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	695b      	ldr	r3, [r3, #20]
 8001f5a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	f023 0307 	bic.w	r3, r3, #7
 8001f62:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f68:	697a      	ldr	r2, [r7, #20]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f72:	2b04      	cmp	r3, #4
 8001f74:	d117      	bne.n	8001fa6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d00e      	beq.n	8001fa6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f000 fb09 	bl	80025a0 <DMA_CheckFifoParam>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d008      	beq.n	8001fa6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2240      	movs	r2, #64	@ 0x40
 8001f98:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e016      	b.n	8001fd4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	697a      	ldr	r2, [r7, #20]
 8001fac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f000 fac0 	bl	8002534 <DMA_CalcBaseAndBitshift>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fbc:	223f      	movs	r2, #63	@ 0x3f
 8001fbe:	409a      	lsls	r2, r3
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001fd2:	2300      	movs	r3, #0
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3718      	adds	r7, #24
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	e010803f 	.word	0xe010803f

08001fe0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b086      	sub	sp, #24
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	60b9      	str	r1, [r7, #8]
 8001fea:	607a      	str	r2, [r7, #4]
 8001fec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ff6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d101      	bne.n	8002006 <HAL_DMA_Start_IT+0x26>
 8002002:	2302      	movs	r3, #2
 8002004:	e048      	b.n	8002098 <HAL_DMA_Start_IT+0xb8>
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2201      	movs	r2, #1
 800200a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002014:	b2db      	uxtb	r3, r3
 8002016:	2b01      	cmp	r3, #1
 8002018:	d137      	bne.n	800208a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2202      	movs	r2, #2
 800201e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	2200      	movs	r2, #0
 8002026:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	68b9      	ldr	r1, [r7, #8]
 800202e:	68f8      	ldr	r0, [r7, #12]
 8002030:	f000 fa52 	bl	80024d8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002038:	223f      	movs	r2, #63	@ 0x3f
 800203a:	409a      	lsls	r2, r3
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f042 0216 	orr.w	r2, r2, #22
 800204e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	695a      	ldr	r2, [r3, #20]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800205e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002064:	2b00      	cmp	r3, #0
 8002066:	d007      	beq.n	8002078 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f042 0208 	orr.w	r2, r2, #8
 8002076:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f042 0201 	orr.w	r2, r2, #1
 8002086:	601a      	str	r2, [r3, #0]
 8002088:	e005      	b.n	8002096 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2200      	movs	r2, #0
 800208e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002092:	2302      	movs	r3, #2
 8002094:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002096:	7dfb      	ldrb	r3, [r7, #23]
}
 8002098:	4618      	mov	r0, r3
 800209a:	3718      	adds	r7, #24
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}

080020a0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ac:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80020ae:	f7ff fdcb 	bl	8001c48 <HAL_GetTick>
 80020b2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	2b02      	cmp	r3, #2
 80020be:	d008      	beq.n	80020d2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2280      	movs	r2, #128	@ 0x80
 80020c4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e052      	b.n	8002178 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f022 0216 	bic.w	r2, r2, #22
 80020e0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	695a      	ldr	r2, [r3, #20]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80020f0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d103      	bne.n	8002102 <HAL_DMA_Abort+0x62>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d007      	beq.n	8002112 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f022 0208 	bic.w	r2, r2, #8
 8002110:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f022 0201 	bic.w	r2, r2, #1
 8002120:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002122:	e013      	b.n	800214c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002124:	f7ff fd90 	bl	8001c48 <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	2b05      	cmp	r3, #5
 8002130:	d90c      	bls.n	800214c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2220      	movs	r2, #32
 8002136:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2203      	movs	r2, #3
 800213c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e015      	b.n	8002178 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0301 	and.w	r3, r3, #1
 8002156:	2b00      	cmp	r3, #0
 8002158:	d1e4      	bne.n	8002124 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800215e:	223f      	movs	r2, #63	@ 0x3f
 8002160:	409a      	lsls	r2, r3
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2201      	movs	r2, #1
 800216a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2200      	movs	r2, #0
 8002172:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8002176:	2300      	movs	r3, #0
}
 8002178:	4618      	mov	r0, r3
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800218e:	b2db      	uxtb	r3, r3
 8002190:	2b02      	cmp	r3, #2
 8002192:	d004      	beq.n	800219e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2280      	movs	r2, #128	@ 0x80
 8002198:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e00c      	b.n	80021b8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2205      	movs	r2, #5
 80021a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f022 0201 	bic.w	r2, r2, #1
 80021b4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80021b6:	2300      	movs	r3, #0
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b086      	sub	sp, #24
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80021cc:	2300      	movs	r3, #0
 80021ce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80021d0:	4b8e      	ldr	r3, [pc, #568]	@ (800240c <HAL_DMA_IRQHandler+0x248>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a8e      	ldr	r2, [pc, #568]	@ (8002410 <HAL_DMA_IRQHandler+0x24c>)
 80021d6:	fba2 2303 	umull	r2, r3, r2, r3
 80021da:	0a9b      	lsrs	r3, r3, #10
 80021dc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021ee:	2208      	movs	r2, #8
 80021f0:	409a      	lsls	r2, r3
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	4013      	ands	r3, r2
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d01a      	beq.n	8002230 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0304 	and.w	r3, r3, #4
 8002204:	2b00      	cmp	r3, #0
 8002206:	d013      	beq.n	8002230 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f022 0204 	bic.w	r2, r2, #4
 8002216:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800221c:	2208      	movs	r2, #8
 800221e:	409a      	lsls	r2, r3
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002228:	f043 0201 	orr.w	r2, r3, #1
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002234:	2201      	movs	r2, #1
 8002236:	409a      	lsls	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	4013      	ands	r3, r2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d012      	beq.n	8002266 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	695b      	ldr	r3, [r3, #20]
 8002246:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00b      	beq.n	8002266 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002252:	2201      	movs	r2, #1
 8002254:	409a      	lsls	r2, r3
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800225e:	f043 0202 	orr.w	r2, r3, #2
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800226a:	2204      	movs	r2, #4
 800226c:	409a      	lsls	r2, r3
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	4013      	ands	r3, r2
 8002272:	2b00      	cmp	r3, #0
 8002274:	d012      	beq.n	800229c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0302 	and.w	r3, r3, #2
 8002280:	2b00      	cmp	r3, #0
 8002282:	d00b      	beq.n	800229c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002288:	2204      	movs	r2, #4
 800228a:	409a      	lsls	r2, r3
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002294:	f043 0204 	orr.w	r2, r3, #4
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022a0:	2210      	movs	r2, #16
 80022a2:	409a      	lsls	r2, r3
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	4013      	ands	r3, r2
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d043      	beq.n	8002334 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0308 	and.w	r3, r3, #8
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d03c      	beq.n	8002334 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022be:	2210      	movs	r2, #16
 80022c0:	409a      	lsls	r2, r3
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d018      	beq.n	8002306 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d108      	bne.n	80022f4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d024      	beq.n	8002334 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	4798      	blx	r3
 80022f2:	e01f      	b.n	8002334 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d01b      	beq.n	8002334 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	4798      	blx	r3
 8002304:	e016      	b.n	8002334 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002310:	2b00      	cmp	r3, #0
 8002312:	d107      	bne.n	8002324 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f022 0208 	bic.w	r2, r2, #8
 8002322:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002328:	2b00      	cmp	r3, #0
 800232a:	d003      	beq.n	8002334 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002338:	2220      	movs	r2, #32
 800233a:	409a      	lsls	r2, r3
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	4013      	ands	r3, r2
 8002340:	2b00      	cmp	r3, #0
 8002342:	f000 808f 	beq.w	8002464 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0310 	and.w	r3, r3, #16
 8002350:	2b00      	cmp	r3, #0
 8002352:	f000 8087 	beq.w	8002464 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800235a:	2220      	movs	r2, #32
 800235c:	409a      	lsls	r2, r3
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002368:	b2db      	uxtb	r3, r3
 800236a:	2b05      	cmp	r3, #5
 800236c:	d136      	bne.n	80023dc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f022 0216 	bic.w	r2, r2, #22
 800237c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	695a      	ldr	r2, [r3, #20]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800238c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002392:	2b00      	cmp	r3, #0
 8002394:	d103      	bne.n	800239e <HAL_DMA_IRQHandler+0x1da>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800239a:	2b00      	cmp	r3, #0
 800239c:	d007      	beq.n	80023ae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f022 0208 	bic.w	r2, r2, #8
 80023ac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023b2:	223f      	movs	r2, #63	@ 0x3f
 80023b4:	409a      	lsls	r2, r3
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2201      	movs	r2, #1
 80023be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d07e      	beq.n	80024d0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	4798      	blx	r3
        }
        return;
 80023da:	e079      	b.n	80024d0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d01d      	beq.n	8002426 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d10d      	bne.n	8002414 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d031      	beq.n	8002464 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	4798      	blx	r3
 8002408:	e02c      	b.n	8002464 <HAL_DMA_IRQHandler+0x2a0>
 800240a:	bf00      	nop
 800240c:	20000008 	.word	0x20000008
 8002410:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002418:	2b00      	cmp	r3, #0
 800241a:	d023      	beq.n	8002464 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	4798      	blx	r3
 8002424:	e01e      	b.n	8002464 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002430:	2b00      	cmp	r3, #0
 8002432:	d10f      	bne.n	8002454 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f022 0210 	bic.w	r2, r2, #16
 8002442:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2201      	movs	r2, #1
 8002448:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2200      	movs	r2, #0
 8002450:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002458:	2b00      	cmp	r3, #0
 800245a:	d003      	beq.n	8002464 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002468:	2b00      	cmp	r3, #0
 800246a:	d032      	beq.n	80024d2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002470:	f003 0301 	and.w	r3, r3, #1
 8002474:	2b00      	cmp	r3, #0
 8002476:	d022      	beq.n	80024be <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2205      	movs	r2, #5
 800247c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f022 0201 	bic.w	r2, r2, #1
 800248e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	3301      	adds	r3, #1
 8002494:	60bb      	str	r3, [r7, #8]
 8002496:	697a      	ldr	r2, [r7, #20]
 8002498:	429a      	cmp	r2, r3
 800249a:	d307      	bcc.n	80024ac <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0301 	and.w	r3, r3, #1
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d1f2      	bne.n	8002490 <HAL_DMA_IRQHandler+0x2cc>
 80024aa:	e000      	b.n	80024ae <HAL_DMA_IRQHandler+0x2ea>
          break;
 80024ac:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2201      	movs	r2, #1
 80024b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2200      	movs	r2, #0
 80024ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d005      	beq.n	80024d2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	4798      	blx	r3
 80024ce:	e000      	b.n	80024d2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80024d0:	bf00      	nop
    }
  }
}
 80024d2:	3718      	adds	r7, #24
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]
 80024e4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80024f4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	683a      	ldr	r2, [r7, #0]
 80024fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	2b40      	cmp	r3, #64	@ 0x40
 8002504:	d108      	bne.n	8002518 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	68ba      	ldr	r2, [r7, #8]
 8002514:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002516:	e007      	b.n	8002528 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	68ba      	ldr	r2, [r7, #8]
 800251e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	60da      	str	r2, [r3, #12]
}
 8002528:	bf00      	nop
 800252a:	3714      	adds	r7, #20
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	b2db      	uxtb	r3, r3
 8002542:	3b10      	subs	r3, #16
 8002544:	4a13      	ldr	r2, [pc, #76]	@ (8002594 <DMA_CalcBaseAndBitshift+0x60>)
 8002546:	fba2 2303 	umull	r2, r3, r2, r3
 800254a:	091b      	lsrs	r3, r3, #4
 800254c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800254e:	4a12      	ldr	r2, [pc, #72]	@ (8002598 <DMA_CalcBaseAndBitshift+0x64>)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	4413      	add	r3, r2
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	461a      	mov	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2b03      	cmp	r3, #3
 8002560:	d908      	bls.n	8002574 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	461a      	mov	r2, r3
 8002568:	4b0c      	ldr	r3, [pc, #48]	@ (800259c <DMA_CalcBaseAndBitshift+0x68>)
 800256a:	4013      	ands	r3, r2
 800256c:	1d1a      	adds	r2, r3, #4
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	659a      	str	r2, [r3, #88]	@ 0x58
 8002572:	e006      	b.n	8002582 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	461a      	mov	r2, r3
 800257a:	4b08      	ldr	r3, [pc, #32]	@ (800259c <DMA_CalcBaseAndBitshift+0x68>)
 800257c:	4013      	ands	r3, r2
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002586:	4618      	mov	r0, r3
 8002588:	3714      	adds	r7, #20
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	aaaaaaab 	.word	0xaaaaaaab
 8002598:	08022198 	.word	0x08022198
 800259c:	fffffc00 	.word	0xfffffc00

080025a0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025a8:	2300      	movs	r3, #0
 80025aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	699b      	ldr	r3, [r3, #24]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d11f      	bne.n	80025fa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	2b03      	cmp	r3, #3
 80025be:	d856      	bhi.n	800266e <DMA_CheckFifoParam+0xce>
 80025c0:	a201      	add	r2, pc, #4	@ (adr r2, 80025c8 <DMA_CheckFifoParam+0x28>)
 80025c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025c6:	bf00      	nop
 80025c8:	080025d9 	.word	0x080025d9
 80025cc:	080025eb 	.word	0x080025eb
 80025d0:	080025d9 	.word	0x080025d9
 80025d4:	0800266f 	.word	0x0800266f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d046      	beq.n	8002672 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025e8:	e043      	b.n	8002672 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ee:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80025f2:	d140      	bne.n	8002676 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025f8:	e03d      	b.n	8002676 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002602:	d121      	bne.n	8002648 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	2b03      	cmp	r3, #3
 8002608:	d837      	bhi.n	800267a <DMA_CheckFifoParam+0xda>
 800260a:	a201      	add	r2, pc, #4	@ (adr r2, 8002610 <DMA_CheckFifoParam+0x70>)
 800260c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002610:	08002621 	.word	0x08002621
 8002614:	08002627 	.word	0x08002627
 8002618:	08002621 	.word	0x08002621
 800261c:	08002639 	.word	0x08002639
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	73fb      	strb	r3, [r7, #15]
      break;
 8002624:	e030      	b.n	8002688 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800262a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d025      	beq.n	800267e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002636:	e022      	b.n	800267e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800263c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002640:	d11f      	bne.n	8002682 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002646:	e01c      	b.n	8002682 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	2b02      	cmp	r3, #2
 800264c:	d903      	bls.n	8002656 <DMA_CheckFifoParam+0xb6>
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	2b03      	cmp	r3, #3
 8002652:	d003      	beq.n	800265c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002654:	e018      	b.n	8002688 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	73fb      	strb	r3, [r7, #15]
      break;
 800265a:	e015      	b.n	8002688 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002660:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d00e      	beq.n	8002686 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	73fb      	strb	r3, [r7, #15]
      break;
 800266c:	e00b      	b.n	8002686 <DMA_CheckFifoParam+0xe6>
      break;
 800266e:	bf00      	nop
 8002670:	e00a      	b.n	8002688 <DMA_CheckFifoParam+0xe8>
      break;
 8002672:	bf00      	nop
 8002674:	e008      	b.n	8002688 <DMA_CheckFifoParam+0xe8>
      break;
 8002676:	bf00      	nop
 8002678:	e006      	b.n	8002688 <DMA_CheckFifoParam+0xe8>
      break;
 800267a:	bf00      	nop
 800267c:	e004      	b.n	8002688 <DMA_CheckFifoParam+0xe8>
      break;
 800267e:	bf00      	nop
 8002680:	e002      	b.n	8002688 <DMA_CheckFifoParam+0xe8>
      break;   
 8002682:	bf00      	nop
 8002684:	e000      	b.n	8002688 <DMA_CheckFifoParam+0xe8>
      break;
 8002686:	bf00      	nop
    }
  } 
  
  return status; 
 8002688:	7bfb      	ldrb	r3, [r7, #15]
}
 800268a:	4618      	mov	r0, r3
 800268c:	3714      	adds	r7, #20
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop

08002698 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d101      	bne.n	80026aa <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e086      	b.n	80027b8 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d106      	bne.n	80026c2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2220      	movs	r2, #32
 80026b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f005 fd97 	bl	80081f0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026c2:	4b3f      	ldr	r3, [pc, #252]	@ (80027c0 <HAL_ETH_Init+0x128>)
 80026c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026c6:	4a3e      	ldr	r2, [pc, #248]	@ (80027c0 <HAL_ETH_Init+0x128>)
 80026c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80026ce:	4b3c      	ldr	r3, [pc, #240]	@ (80027c0 <HAL_ETH_Init+0x128>)
 80026d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026d6:	60bb      	str	r3, [r7, #8]
 80026d8:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80026da:	4b3a      	ldr	r3, [pc, #232]	@ (80027c4 <HAL_ETH_Init+0x12c>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	4a39      	ldr	r2, [pc, #228]	@ (80027c4 <HAL_ETH_Init+0x12c>)
 80026e0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80026e4:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80026e6:	4b37      	ldr	r3, [pc, #220]	@ (80027c4 <HAL_ETH_Init+0x12c>)
 80026e8:	685a      	ldr	r2, [r3, #4]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	4935      	ldr	r1, [pc, #212]	@ (80027c4 <HAL_ETH_Init+0x12c>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80026f4:	4b33      	ldr	r3, [pc, #204]	@ (80027c4 <HAL_ETH_Init+0x12c>)
 80026f6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6812      	ldr	r2, [r2, #0]
 8002706:	f043 0301 	orr.w	r3, r3, #1
 800270a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800270e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002710:	f7ff fa9a 	bl	8001c48 <HAL_GetTick>
 8002714:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002716:	e011      	b.n	800273c <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002718:	f7ff fa96 	bl	8001c48 <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002726:	d909      	bls.n	800273c <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2204      	movs	r2, #4
 800272c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	22e0      	movs	r2, #224	@ 0xe0
 8002734:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e03d      	b.n	80027b8 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0301 	and.w	r3, r3, #1
 800274a:	2b00      	cmp	r3, #0
 800274c:	d1e4      	bne.n	8002718 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f000 ff5c 	bl	800360c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f001 f807 	bl	8003768 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f001 f85d 	bl	800381a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	461a      	mov	r2, r3
 8002766:	2100      	movs	r1, #0
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f000 ffc5 	bl	80036f8 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 800277c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	4b0f      	ldr	r3, [pc, #60]	@ (80027c8 <HAL_ETH_Init+0x130>)
 800278c:	430b      	orrs	r3, r1
 800278e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80027a2:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2210      	movs	r2, #16
 80027b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80027b6:	2300      	movs	r3, #0
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3710      	adds	r7, #16
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	40023800 	.word	0x40023800
 80027c4:	40013800 	.word	0x40013800
 80027c8:	00020060 	.word	0x00020060

080027cc <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80027da:	2b10      	cmp	r3, #16
 80027dc:	d15f      	bne.n	800289e <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2220      	movs	r2, #32
 80027e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2201      	movs	r2, #1
 80027ea:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2204      	movs	r2, #4
 80027f0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f000 f9f6 	bl	8002be4 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002800:	2001      	movs	r0, #1
 8002802:	f7ff fa2d 	bl	8001c60 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	68fa      	ldr	r2, [r7, #12]
 800280c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	6812      	ldr	r2, [r2, #0]
 800281c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002820:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002824:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	6812      	ldr	r2, [r2, #0]
 8002834:	f043 0302 	orr.w	r3, r3, #2
 8002838:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800283c:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 fd80 	bl	8003344 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f042 0208 	orr.w	r2, r2, #8
 8002852:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800285c:	2001      	movs	r0, #1
 800285e:	f7ff f9ff 	bl	8001c60 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f042 0204 	orr.w	r2, r2, #4
 8002878:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002882:	69d9      	ldr	r1, [r3, #28]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	4b07      	ldr	r3, [pc, #28]	@ (80028a8 <HAL_ETH_Start_IT+0xdc>)
 800288a:	430b      	orrs	r3, r1
 800288c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002890:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2240      	movs	r2, #64	@ 0x40
 8002896:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 800289a:	2300      	movs	r3, #0
 800289c:	e000      	b.n	80028a0 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
  }
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	3710      	adds	r7, #16
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	0001a0c1 	.word	0x0001a0c1

080028ac <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b086      	sub	sp, #24
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80028ba:	2b40      	cmp	r3, #64	@ 0x40
 80028bc:	d16e      	bne.n	800299c <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2220      	movs	r2, #32
 80028c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028ce:	69d9      	ldr	r1, [r3, #28]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	4b34      	ldr	r3, [pc, #208]	@ (80029a8 <HAL_ETH_Stop_IT+0xfc>)
 80028d6:	400b      	ands	r3, r1
 80028d8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80028dc:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	687a      	ldr	r2, [r7, #4]
 80028ea:	6812      	ldr	r2, [r2, #0]
 80028ec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80028f0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80028f4:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028fe:	699b      	ldr	r3, [r3, #24]
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	6812      	ldr	r2, [r2, #0]
 8002904:	f023 0302 	bic.w	r3, r3, #2
 8002908:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800290c:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f022 0204 	bic.w	r2, r2, #4
 800291c:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002926:	2001      	movs	r0, #1
 8002928:	f7ff f99a 	bl	8001c60 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	693a      	ldr	r2, [r7, #16]
 8002932:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f000 fd05 	bl	8003344 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 0208 	bic.w	r2, r2, #8
 8002948:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002952:	2001      	movs	r0, #1
 8002954:	f7ff f984 	bl	8001c60 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]
 8002964:	e00e      	b.n	8002984 <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	697a      	ldr	r2, [r7, #20]
 800296a:	3212      	adds	r2, #18
 800296c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002970:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	3301      	adds	r3, #1
 8002982:	617b      	str	r3, [r7, #20]
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	2b03      	cmp	r3, #3
 8002988:	d9ed      	bls.n	8002966 <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2210      	movs	r2, #16
 8002994:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8002998:	2300      	movs	r3, #0
 800299a:	e000      	b.n	800299e <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
  }
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3718      	adds	r7, #24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	fffe5f3e 	.word	0xfffe5f3e

080029ac <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d109      	bne.n	80029d0 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029c2:	f043 0201 	orr.w	r2, r3, #1
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e045      	b.n	8002a5c <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029d6:	2b40      	cmp	r3, #64	@ 0x40
 80029d8:	d13f      	bne.n	8002a5a <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 80029e2:	2201      	movs	r2, #1
 80029e4:	6839      	ldr	r1, [r7, #0]
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 ff86 	bl	80038f8 <ETH_Prepare_Tx_Descriptors>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d009      	beq.n	8002a06 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029f8:	f043 0202 	orr.w	r2, r3, #2
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e02a      	b.n	8002a5c <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002a06:	f3bf 8f4f 	dsb	sy
}
 8002a0a:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a10:	1c5a      	adds	r2, r3, #1
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a1a:	2b03      	cmp	r3, #3
 8002a1c:	d904      	bls.n	8002a28 <HAL_ETH_Transmit_IT+0x7c>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a22:	1f1a      	subs	r2, r3, #4
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a30:	695b      	ldr	r3, [r3, #20]
 8002a32:	f003 0304 	and.w	r3, r3, #4
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d00d      	beq.n	8002a56 <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a42:	461a      	mov	r2, r3
 8002a44:	2304      	movs	r3, #4
 8002a46:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a50:	461a      	mov	r2, r3
 8002a52:	2300      	movs	r3, #0
 8002a54:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 8002a56:	2300      	movs	r3, #0
 8002a58:	e000      	b.n	8002a5c <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
  }
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3708      	adds	r7, #8
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b088      	sub	sp, #32
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8002a72:	2300      	movs	r3, #0
 8002a74:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d109      	bne.n	8002a90 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a82:	f043 0201 	orr.w	r2, r3, #1
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e0a4      	b.n	8002bda <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a96:	2b40      	cmp	r3, #64	@ 0x40
 8002a98:	d001      	beq.n	8002a9e <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e09d      	b.n	8002bda <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa2:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	69fa      	ldr	r2, [r7, #28]
 8002aa8:	3212      	adds	r2, #18
 8002aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aae:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ab4:	f1c3 0304 	rsb	r3, r3, #4
 8002ab8:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002aba:	e066      	b.n	8002b8a <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d007      	beq.n	8002ad8 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	69da      	ldr	r2, [r3, #28]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	699a      	ldr	r2, [r3, #24]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8002ad8:	69bb      	ldr	r3, [r7, #24]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d103      	bne.n	8002aec <HAL_ETH_ReadData+0x88>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d03c      	beq.n	8002b66 <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d005      	beq.n	8002b04 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	0c1b      	lsrs	r3, r3, #16
 8002b0a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002b0e:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d005      	beq.n	8002b28 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8002b24:	2301      	movs	r3, #1
 8002b26:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	689a      	ldr	r2, [r3, #8]
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002b40:	461a      	mov	r2, r3
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	f005 fd1f 	bl	8008588 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b4e:	1c5a      	adds	r2, r3, #1
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	441a      	add	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	2200      	movs	r2, #0
 8002b64:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	61fb      	str	r3, [r7, #28]
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	2b03      	cmp	r3, #3
 8002b70:	d902      	bls.n	8002b78 <HAL_ETH_ReadData+0x114>
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	3b04      	subs	r3, #4
 8002b76:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	69fa      	ldr	r2, [r7, #28]
 8002b7c:	3212      	adds	r2, #18
 8002b7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b82:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	3301      	adds	r3, #1
 8002b88:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	db06      	blt.n	8002ba0 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d202      	bcs.n	8002ba0 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8002b9a:	7cfb      	ldrb	r3, [r7, #19]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d08d      	beq.n	8002abc <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	441a      	add	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d002      	beq.n	8002bba <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f000 f815 	bl	8002be4 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69fa      	ldr	r2, [r7, #28]
 8002bbe:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8002bc0:	7cfb      	ldrb	r3, [r7, #19]
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d108      	bne.n	8002bd8 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	e000      	b.n	8002bda <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3720      	adds	r7, #32
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
	...

08002be4 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b088      	sub	sp, #32
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8002bec:	2300      	movs	r3, #0
 8002bee:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002bf8:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	69fa      	ldr	r2, [r7, #28]
 8002bfe:	3212      	adds	r2, #18
 8002c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c04:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c0a:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8002c0c:	e042      	b.n	8002c94 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	6a1b      	ldr	r3, [r3, #32]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d112      	bne.n	8002c3c <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8002c16:	f107 0308 	add.w	r3, r7, #8
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f005 fc84 	bl	8008528 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d102      	bne.n	8002c2c <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8002c26:	2300      	movs	r3, #0
 8002c28:	74fb      	strb	r3, [r7, #19]
 8002c2a:	e007      	b.n	8002c3c <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	461a      	mov	r2, r3
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	461a      	mov	r2, r3
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8002c3c:	7cfb      	ldrb	r3, [r7, #19]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d028      	beq.n	8002c94 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d106      	bne.n	8002c58 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	695a      	ldr	r2, [r3, #20]
 8002c4e:	4b26      	ldr	r3, [pc, #152]	@ (8002ce8 <ETH_UpdateDescriptor+0x104>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	697a      	ldr	r2, [r7, #20]
 8002c54:	6053      	str	r3, [r2, #4]
 8002c56:	e005      	b.n	8002c64 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	695b      	ldr	r3, [r3, #20]
 8002c5c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	3301      	adds	r3, #1
 8002c74:	61fb      	str	r3, [r7, #28]
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	2b03      	cmp	r3, #3
 8002c7a:	d902      	bls.n	8002c82 <ETH_UpdateDescriptor+0x9e>
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	3b04      	subs	r3, #4
 8002c80:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	69fa      	ldr	r2, [r7, #28]
 8002c86:	3212      	adds	r2, #18
 8002c88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c8c:	617b      	str	r3, [r7, #20]
      desccount--;
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	3b01      	subs	r3, #1
 8002c92:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d002      	beq.n	8002ca0 <ETH_UpdateDescriptor+0xbc>
 8002c9a:	7cfb      	ldrb	r3, [r7, #19]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d1b6      	bne.n	8002c0e <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d01a      	beq.n	8002ce0 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	3303      	adds	r3, #3
 8002cae:	f003 0303 	and.w	r3, r3, #3
 8002cb2:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002cb4:	f3bf 8f5f 	dmb	sy
}
 8002cb8:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6919      	ldr	r1, [r3, #16]
 8002cbe:	68fa      	ldr	r2, [r7, #12]
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	4413      	add	r3, r2
 8002cc6:	00db      	lsls	r3, r3, #3
 8002cc8:	18ca      	adds	r2, r1, r3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cd2:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	69fa      	ldr	r2, [r7, #28]
 8002cd8:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8002ce0:	bf00      	nop
 8002ce2:	3720      	adds	r7, #32
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	80004000 	.word	0x80004000

08002cec <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b086      	sub	sp, #24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	3318      	adds	r3, #24
 8002cf8:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cfe:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d04:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8002d06:	2301      	movs	r3, #1
 8002d08:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002d0a:	e047      	b.n	8002d9c <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	3b01      	subs	r3, #1
 8002d14:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8002d16:	68ba      	ldr	r2, [r7, #8]
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	3304      	adds	r3, #4
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	4413      	add	r3, r2
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d10a      	bne.n	8002d3c <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	3301      	adds	r3, #1
 8002d2a:	613b      	str	r3, [r7, #16]
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	2b03      	cmp	r3, #3
 8002d30:	d902      	bls.n	8002d38 <HAL_ETH_ReleaseTxPacket+0x4c>
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	3b04      	subs	r3, #4
 8002d36:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8002d3c:	7bbb      	ldrb	r3, [r7, #14]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d02c      	beq.n	8002d9c <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	68d9      	ldr	r1, [r3, #12]
 8002d46:	693a      	ldr	r2, [r7, #16]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	4413      	add	r3, r2
 8002d4e:	00db      	lsls	r3, r3, #3
 8002d50:	440b      	add	r3, r1
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	db1f      	blt.n	8002d98 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8002d58:	68ba      	ldr	r2, [r7, #8]
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	3304      	adds	r3, #4
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	4413      	add	r3, r2
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	4618      	mov	r0, r3
 8002d66:	f005 fc51 	bl	800860c <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8002d6a:	68ba      	ldr	r2, [r7, #8]
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	3304      	adds	r3, #4
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	4413      	add	r3, r2
 8002d74:	2200      	movs	r2, #0
 8002d76:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	613b      	str	r3, [r7, #16]
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	2b03      	cmp	r3, #3
 8002d82:	d902      	bls.n	8002d8a <HAL_ETH_ReleaseTxPacket+0x9e>
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	3b04      	subs	r3, #4
 8002d88:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	697a      	ldr	r2, [r7, #20]
 8002d8e:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	693a      	ldr	r2, [r7, #16]
 8002d94:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002d96:	e001      	b.n	8002d9c <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d002      	beq.n	8002da8 <HAL_ETH_ReleaseTxPacket+0xbc>
 8002da2:	7bfb      	ldrb	r3, [r7, #15]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d1b1      	bne.n	8002d0c <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3718      	adds	r7, #24
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
	...

08002db4 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b086      	sub	sp, #24
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dc2:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dcc:	695b      	ldr	r3, [r3, #20]
 8002dce:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dd8:	69db      	ldr	r3, [r3, #28]
 8002dda:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8002ddc:	4b4b      	ldr	r3, [pc, #300]	@ (8002f0c <HAL_ETH_IRQHandler+0x158>)
 8002dde:	695b      	ldr	r3, [r3, #20]
 8002de0:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d00e      	beq.n	8002e0a <HAL_ETH_IRQHandler+0x56>
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d009      	beq.n	8002e0a <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dfe:	461a      	mov	r2, r3
 8002e00:	4b43      	ldr	r3, [pc, #268]	@ (8002f10 <HAL_ETH_IRQHandler+0x15c>)
 8002e02:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f004 ff07 	bl	8007c18 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d00f      	beq.n	8002e34 <HAL_ETH_IRQHandler+0x80>
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d00a      	beq.n	8002e34 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e26:	461a      	mov	r2, r3
 8002e28:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8002e2c:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f004 ff02 	bl	8007c38 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d042      	beq.n	8002ec4 <HAL_ETH_IRQHandler+0x110>
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d03d      	beq.n	8002ec4 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e4e:	f043 0208 	orr.w	r2, r3, #8
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d01a      	beq.n	8002e98 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e6a:	695a      	ldr	r2, [r3, #20]
 8002e6c:	4b29      	ldr	r3, [pc, #164]	@ (8002f14 <HAL_ETH_IRQHandler+0x160>)
 8002e6e:	4013      	ands	r3, r2
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e7e:	69db      	ldr	r3, [r3, #28]
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	6812      	ldr	r2, [r2, #0]
 8002e84:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8002e88:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002e8c:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	22e0      	movs	r2, #224	@ 0xe0
 8002e92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8002e96:	e012      	b.n	8002ebe <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ea0:	695a      	ldr	r2, [r3, #20]
 8002ea2:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002eb6:	461a      	mov	r2, r3
 8002eb8:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002ebc:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f004 feca 	bl	8007c58 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	f003 0308 	and.w	r3, r3, #8
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00e      	beq.n	8002eec <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed4:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f000 f81a 	bl	8002f18 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d006      	beq.n	8002f04 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8002ef6:	4b05      	ldr	r3, [pc, #20]	@ (8002f0c <HAL_ETH_IRQHandler+0x158>)
 8002ef8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002efc:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f000 f814 	bl	8002f2c <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8002f04:	bf00      	nop
 8002f06:	3718      	adds	r7, #24
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40013c00 	.word	0x40013c00
 8002f10:	00010040 	.word	0x00010040
 8002f14:	007e2000 	.word	0x007e2000

08002f18 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8002f34:	bf00      	nop
 8002f36:	370c      	adds	r7, #12
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr

08002f40 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b086      	sub	sp, #24
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
 8002f4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	f003 031c 	and.w	r3, r3, #28
 8002f5c:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	02db      	lsls	r3, r3, #11
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	697a      	ldr	r2, [r7, #20]
 8002f66:	4313      	orrs	r3, r2
 8002f68:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	019b      	lsls	r3, r3, #6
 8002f6e:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8002f72:	697a      	ldr	r2, [r7, #20]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	f023 0302 	bic.w	r3, r3, #2
 8002f7e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	f043 0301 	orr.w	r3, r3, #1
 8002f86:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	697a      	ldr	r2, [r7, #20]
 8002f8e:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8002f90:	f7fe fe5a 	bl	8001c48 <HAL_GetTick>
 8002f94:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002f96:	e00d      	b.n	8002fb4 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8002f98:	f7fe fe56 	bl	8001c48 <HAL_GetTick>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fa6:	d301      	bcc.n	8002fac <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e010      	b.n	8002fce <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	691b      	ldr	r3, [r3, #16]
 8002fb2:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	f003 0301 	and.w	r3, r3, #1
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d1ec      	bne.n	8002f98 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	695b      	ldr	r3, [r3, #20]
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002fcc:	2300      	movs	r3, #0
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3718      	adds	r7, #24
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}

08002fd6 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b086      	sub	sp, #24
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	60f8      	str	r0, [r7, #12]
 8002fde:	60b9      	str	r1, [r7, #8]
 8002fe0:	607a      	str	r2, [r7, #4]
 8002fe2:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	f003 031c 	and.w	r3, r3, #28
 8002ff2:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	02db      	lsls	r3, r3, #11
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	697a      	ldr	r2, [r7, #20]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	019b      	lsls	r3, r3, #6
 8003004:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003008:	697a      	ldr	r2, [r7, #20]
 800300a:	4313      	orrs	r3, r2
 800300c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	f043 0302 	orr.w	r3, r3, #2
 8003014:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	f043 0301 	orr.w	r3, r3, #1
 800301c:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	b29a      	uxth	r2, r3
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	697a      	ldr	r2, [r7, #20]
 800302e:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003030:	f7fe fe0a 	bl	8001c48 <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003036:	e00d      	b.n	8003054 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8003038:	f7fe fe06 	bl	8001c48 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003046:	d301      	bcc.n	800304c <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e009      	b.n	8003060 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	2b00      	cmp	r3, #0
 800305c:	d1ec      	bne.n	8003038 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3718      	adds	r7, #24
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d101      	bne.n	800307c <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e0e6      	b.n	800324a <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0310 	and.w	r3, r3, #16
 8003086:	2b00      	cmp	r3, #0
 8003088:	bf14      	ite	ne
 800308a:	2301      	movne	r3, #1
 800308c:	2300      	moveq	r3, #0
 800308e:	b2db      	uxtb	r3, r3
 8003090:	461a      	mov	r2, r3
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	bf0c      	ite	eq
 80030b4:	2301      	moveq	r3, #1
 80030b6:	2300      	movne	r3, #0
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	461a      	mov	r2, r3
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	bf14      	ite	ne
 80030d0:	2301      	movne	r3, #1
 80030d2:	2300      	moveq	r3, #0
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	bf0c      	ite	eq
 80030ea:	2301      	moveq	r3, #1
 80030ec:	2300      	movne	r3, #0
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	461a      	mov	r2, r3
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003100:	2b00      	cmp	r3, #0
 8003102:	bf14      	ite	ne
 8003104:	2301      	movne	r3, #1
 8003106:	2300      	moveq	r3, #0
 8003108:	b2db      	uxtb	r3, r3
 800310a:	461a      	mov	r2, r3
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003136:	2b00      	cmp	r3, #0
 8003138:	bf0c      	ite	eq
 800313a:	2301      	moveq	r3, #1
 800313c:	2300      	movne	r3, #0
 800313e:	b2db      	uxtb	r3, r3
 8003140:	461a      	mov	r2, r3
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003150:	2b00      	cmp	r3, #0
 8003152:	bf0c      	ite	eq
 8003154:	2301      	moveq	r3, #1
 8003156:	2300      	movne	r3, #0
 8003158:	b2db      	uxtb	r3, r3
 800315a:	461a      	mov	r2, r3
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800316a:	2b00      	cmp	r3, #0
 800316c:	bf14      	ite	ne
 800316e:	2301      	movne	r3, #1
 8003170:	2300      	moveq	r3, #0
 8003172:	b2db      	uxtb	r3, r3
 8003174:	461a      	mov	r2, r3
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003192:	2b00      	cmp	r3, #0
 8003194:	bf14      	ite	ne
 8003196:	2301      	movne	r3, #1
 8003198:	2300      	moveq	r3, #0
 800319a:	b2db      	uxtb	r3, r3
 800319c:	461a      	mov	r2, r3
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	bf14      	ite	ne
 80031b0:	2301      	movne	r3, #1
 80031b2:	2300      	moveq	r3, #0
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	461a      	mov	r2, r3
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	bf14      	ite	ne
 80031ca:	2301      	movne	r3, #1
 80031cc:	2300      	moveq	r3, #0
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	461a      	mov	r2, r3
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	699b      	ldr	r3, [r3, #24]
 80031de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	bf0c      	ite	eq
 80031e6:	2301      	moveq	r3, #1
 80031e8:	2300      	movne	r3, #0
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	461a      	mov	r2, r3
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	0c1b      	lsrs	r3, r3, #16
 800320a:	b29a      	uxth	r2, r3
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	699b      	ldr	r3, [r3, #24]
 8003216:	f003 0304 	and.w	r3, r3, #4
 800321a:	2b00      	cmp	r3, #0
 800321c:	bf14      	ite	ne
 800321e:	2301      	movne	r3, #1
 8003220:	2300      	moveq	r3, #0
 8003222:	b2db      	uxtb	r3, r3
 8003224:	461a      	mov	r2, r3
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8003236:	2b00      	cmp	r3, #0
 8003238:	bf14      	ite	ne
 800323a:	2301      	movne	r3, #1
 800323c:	2300      	moveq	r3, #0
 800323e:	b2db      	uxtb	r3, r3
 8003240:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr

08003256 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b082      	sub	sp, #8
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
 800325e:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e00b      	b.n	8003282 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003270:	2b10      	cmp	r3, #16
 8003272:	d105      	bne.n	8003280 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8003274:	6839      	ldr	r1, [r7, #0]
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f000 f88a 	bl	8003390 <ETH_SetMACConfig>

    return HAL_OK;
 800327c:	2300      	movs	r3, #0
 800327e:	e000      	b.n	8003282 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
  }
}
 8003282:	4618      	mov	r0, r3
 8003284:	3708      	adds	r7, #8
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
	...

0800328c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f023 031c 	bic.w	r3, r3, #28
 80032a2:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80032a4:	f001 fb22 	bl	80048ec <HAL_RCC_GetHCLKFreq>
 80032a8:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	4a14      	ldr	r2, [pc, #80]	@ (8003300 <HAL_ETH_SetMDIOClockRange+0x74>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d804      	bhi.n	80032bc <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f043 0308 	orr.w	r3, r3, #8
 80032b8:	60fb      	str	r3, [r7, #12]
 80032ba:	e019      	b.n	80032f0 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	4a11      	ldr	r2, [pc, #68]	@ (8003304 <HAL_ETH_SetMDIOClockRange+0x78>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d204      	bcs.n	80032ce <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f043 030c 	orr.w	r3, r3, #12
 80032ca:	60fb      	str	r3, [r7, #12]
 80032cc:	e010      	b.n	80032f0 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	4a0d      	ldr	r2, [pc, #52]	@ (8003308 <HAL_ETH_SetMDIOClockRange+0x7c>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d90c      	bls.n	80032f0 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	4a0c      	ldr	r2, [pc, #48]	@ (800330c <HAL_ETH_SetMDIOClockRange+0x80>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d804      	bhi.n	80032e8 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f043 0304 	orr.w	r3, r3, #4
 80032e4:	60fb      	str	r3, [r7, #12]
 80032e6:	e003      	b.n	80032f0 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f043 0310 	orr.w	r3, r3, #16
 80032ee:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68fa      	ldr	r2, [r7, #12]
 80032f6:	611a      	str	r2, [r3, #16]
}
 80032f8:	bf00      	nop
 80032fa:	3710      	adds	r7, #16
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	02160ebf 	.word	0x02160ebf
 8003304:	03938700 	.word	0x03938700
 8003308:	05f5e0ff 	.word	0x05f5e0ff
 800330c:	08f0d17f 	.word	0x08f0d17f

08003310 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 800331e:	4618      	mov	r0, r3
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr

0800332a <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 800332a:	b480      	push	{r7}
 800332c:	b083      	sub	sp, #12
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8003338:	4618      	mov	r0, r3
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800334c:	2300      	movs	r3, #0
 800334e:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	6812      	ldr	r2, [r2, #0]
 800335e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003362:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003366:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003374:	2001      	movs	r0, #1
 8003376:	f7fe fc73 	bl	8001c60 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003384:	6193      	str	r3, [r2, #24]
}
 8003386:	bf00      	nop
 8003388:	3710      	adds	r7, #16
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
	...

08003390 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80033a2:	68fa      	ldr	r2, [r7, #12]
 80033a4:	4b53      	ldr	r3, [pc, #332]	@ (80034f4 <ETH_SetMACConfig+0x164>)
 80033a6:	4013      	ands	r3, r2
 80033a8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	7b9b      	ldrb	r3, [r3, #14]
 80033ae:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80033b0:	683a      	ldr	r2, [r7, #0]
 80033b2:	7c12      	ldrb	r2, [r2, #16]
 80033b4:	2a00      	cmp	r2, #0
 80033b6:	d102      	bne.n	80033be <ETH_SetMACConfig+0x2e>
 80033b8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80033bc:	e000      	b.n	80033c0 <ETH_SetMACConfig+0x30>
 80033be:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80033c0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80033c2:	683a      	ldr	r2, [r7, #0]
 80033c4:	7c52      	ldrb	r2, [r2, #17]
 80033c6:	2a00      	cmp	r2, #0
 80033c8:	d102      	bne.n	80033d0 <ETH_SetMACConfig+0x40>
 80033ca:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80033ce:	e000      	b.n	80033d2 <ETH_SetMACConfig+0x42>
 80033d0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80033d2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80033d8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	7fdb      	ldrb	r3, [r3, #31]
 80033de:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80033e0:	431a      	orrs	r2, r3
                        macconf->Speed |
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80033e6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80033e8:	683a      	ldr	r2, [r7, #0]
 80033ea:	7f92      	ldrb	r2, [r2, #30]
 80033ec:	2a00      	cmp	r2, #0
 80033ee:	d102      	bne.n	80033f6 <ETH_SetMACConfig+0x66>
 80033f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80033f4:	e000      	b.n	80033f8 <ETH_SetMACConfig+0x68>
 80033f6:	2200      	movs	r2, #0
                        macconf->Speed |
 80033f8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	7f1b      	ldrb	r3, [r3, #28]
 80033fe:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003400:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003406:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	791b      	ldrb	r3, [r3, #4]
 800340c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800340e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003410:	683a      	ldr	r2, [r7, #0]
 8003412:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003416:	2a00      	cmp	r2, #0
 8003418:	d102      	bne.n	8003420 <ETH_SetMACConfig+0x90>
 800341a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800341e:	e000      	b.n	8003422 <ETH_SetMACConfig+0x92>
 8003420:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003422:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	7bdb      	ldrb	r3, [r3, #15]
 8003428:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800342a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003430:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003438:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800343a:	4313      	orrs	r3, r2
 800343c:	68fa      	ldr	r2, [r7, #12]
 800343e:	4313      	orrs	r3, r2
 8003440:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	68fa      	ldr	r2, [r7, #12]
 8003448:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003452:	2001      	movs	r0, #1
 8003454:	f7fe fc04 	bl	8001c60 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	68fa      	ldr	r2, [r7, #12]
 800345e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	699b      	ldr	r3, [r3, #24]
 8003466:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003468:	68fa      	ldr	r2, [r7, #12]
 800346a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800346e:	4013      	ands	r3, r2
 8003470:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003476:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003478:	683a      	ldr	r2, [r7, #0]
 800347a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800347e:	2a00      	cmp	r2, #0
 8003480:	d101      	bne.n	8003486 <ETH_SetMACConfig+0xf6>
 8003482:	2280      	movs	r2, #128	@ 0x80
 8003484:	e000      	b.n	8003488 <ETH_SetMACConfig+0xf8>
 8003486:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003488:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800348e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003490:	683a      	ldr	r2, [r7, #0]
 8003492:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8003496:	2a01      	cmp	r2, #1
 8003498:	d101      	bne.n	800349e <ETH_SetMACConfig+0x10e>
 800349a:	2208      	movs	r2, #8
 800349c:	e000      	b.n	80034a0 <ETH_SetMACConfig+0x110>
 800349e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80034a0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80034a2:	683a      	ldr	r2, [r7, #0]
 80034a4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80034a8:	2a01      	cmp	r2, #1
 80034aa:	d101      	bne.n	80034b0 <ETH_SetMACConfig+0x120>
 80034ac:	2204      	movs	r2, #4
 80034ae:	e000      	b.n	80034b2 <ETH_SetMACConfig+0x122>
 80034b0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80034b2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80034b4:	683a      	ldr	r2, [r7, #0]
 80034b6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80034ba:	2a01      	cmp	r2, #1
 80034bc:	d101      	bne.n	80034c2 <ETH_SetMACConfig+0x132>
 80034be:	2202      	movs	r2, #2
 80034c0:	e000      	b.n	80034c4 <ETH_SetMACConfig+0x134>
 80034c2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80034c4:	4313      	orrs	r3, r2
 80034c6:	68fa      	ldr	r2, [r7, #12]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	68fa      	ldr	r2, [r7, #12]
 80034d2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80034dc:	2001      	movs	r0, #1
 80034de:	f7fe fbbf 	bl	8001c60 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	68fa      	ldr	r2, [r7, #12]
 80034e8:	619a      	str	r2, [r3, #24]
}
 80034ea:	bf00      	nop
 80034ec:	3710      	adds	r7, #16
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	fd20810f 	.word	0xfd20810f

080034f8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800350a:	699b      	ldr	r3, [r3, #24]
 800350c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800350e:	68fa      	ldr	r2, [r7, #12]
 8003510:	4b3d      	ldr	r3, [pc, #244]	@ (8003608 <ETH_SetDMAConfig+0x110>)
 8003512:	4013      	ands	r3, r2
 8003514:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	7b1b      	ldrb	r3, [r3, #12]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d102      	bne.n	8003524 <ETH_SetDMAConfig+0x2c>
 800351e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003522:	e000      	b.n	8003526 <ETH_SetDMAConfig+0x2e>
 8003524:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	7b5b      	ldrb	r3, [r3, #13]
 800352a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800352c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800352e:	683a      	ldr	r2, [r7, #0]
 8003530:	7f52      	ldrb	r2, [r2, #29]
 8003532:	2a00      	cmp	r2, #0
 8003534:	d102      	bne.n	800353c <ETH_SetDMAConfig+0x44>
 8003536:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800353a:	e000      	b.n	800353e <ETH_SetDMAConfig+0x46>
 800353c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800353e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	7b9b      	ldrb	r3, [r3, #14]
 8003544:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003546:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800354c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	7f1b      	ldrb	r3, [r3, #28]
 8003552:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003554:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	7f9b      	ldrb	r3, [r3, #30]
 800355a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800355c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003562:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800356a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800356c:	4313      	orrs	r3, r2
 800356e:	68fa      	ldr	r2, [r7, #12]
 8003570:	4313      	orrs	r3, r2
 8003572:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800357c:	461a      	mov	r2, r3
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800358a:	699b      	ldr	r3, [r3, #24]
 800358c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800358e:	2001      	movs	r0, #1
 8003590:	f7fe fb66 	bl	8001c60 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800359c:	461a      	mov	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	791b      	ldrb	r3, [r3, #4]
 80035a6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80035ac:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80035b2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80035b8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80035c0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80035c2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80035ca:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80035d0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	6812      	ldr	r2, [r2, #0]
 80035d6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80035da:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80035de:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80035ec:	2001      	movs	r0, #1
 80035ee:	f7fe fb37 	bl	8001c60 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035fa:	461a      	mov	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6013      	str	r3, [r2, #0]
}
 8003600:	bf00      	nop
 8003602:	3710      	adds	r7, #16
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}
 8003608:	f8de3f23 	.word	0xf8de3f23

0800360c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b0a6      	sub	sp, #152	@ 0x98
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003614:	2301      	movs	r3, #1
 8003616:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800361a:	2301      	movs	r3, #1
 800361c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003620:	2300      	movs	r3, #0
 8003622:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003624:	2300      	movs	r3, #0
 8003626:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800362a:	2301      	movs	r3, #1
 800362c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003630:	2300      	movs	r3, #0
 8003632:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003636:	2301      	movs	r3, #1
 8003638:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 800363c:	2301      	movs	r3, #1
 800363e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003642:	2300      	movs	r3, #0
 8003644:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003648:	2300      	movs	r3, #0
 800364a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800364e:	2300      	movs	r3, #0
 8003650:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003652:	2300      	movs	r3, #0
 8003654:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003658:	2300      	movs	r3, #0
 800365a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800365c:	2300      	movs	r3, #0
 800365e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003662:	2300      	movs	r3, #0
 8003664:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003668:	2300      	movs	r3, #0
 800366a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800366e:	2300      	movs	r3, #0
 8003670:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003674:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003678:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800367a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800367e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003680:	2300      	movs	r3, #0
 8003682:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003686:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800368a:	4619      	mov	r1, r3
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	f7ff fe7f 	bl	8003390 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003692:	2301      	movs	r3, #1
 8003694:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003696:	2301      	movs	r3, #1
 8003698:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800369a:	2301      	movs	r3, #1
 800369c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80036a0:	2301      	movs	r3, #1
 80036a2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80036a4:	2300      	movs	r3, #0
 80036a6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80036a8:	2300      	movs	r3, #0
 80036aa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80036ae:	2300      	movs	r3, #0
 80036b0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80036b4:	2300      	movs	r3, #0
 80036b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80036b8:	2301      	movs	r3, #1
 80036ba:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80036be:	2301      	movs	r3, #1
 80036c0:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80036c2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80036c6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80036c8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80036cc:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80036ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80036d2:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80036d4:	2301      	movs	r3, #1
 80036d6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80036da:	2300      	movs	r3, #0
 80036dc:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80036de:	2300      	movs	r3, #0
 80036e0:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80036e2:	f107 0308 	add.w	r3, r7, #8
 80036e6:	4619      	mov	r1, r3
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f7ff ff05 	bl	80034f8 <ETH_SetDMAConfig>
}
 80036ee:	bf00      	nop
 80036f0:	3798      	adds	r7, #152	@ 0x98
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
	...

080036f8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b087      	sub	sp, #28
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	3305      	adds	r3, #5
 8003708:	781b      	ldrb	r3, [r3, #0]
 800370a:	021b      	lsls	r3, r3, #8
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	3204      	adds	r2, #4
 8003710:	7812      	ldrb	r2, [r2, #0]
 8003712:	4313      	orrs	r3, r2
 8003714:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003716:	68ba      	ldr	r2, [r7, #8]
 8003718:	4b11      	ldr	r3, [pc, #68]	@ (8003760 <ETH_MACAddressConfig+0x68>)
 800371a:	4413      	add	r3, r2
 800371c:	461a      	mov	r2, r3
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	3303      	adds	r3, #3
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	061a      	lsls	r2, r3, #24
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	3302      	adds	r3, #2
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	041b      	lsls	r3, r3, #16
 8003732:	431a      	orrs	r2, r3
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	3301      	adds	r3, #1
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	021b      	lsls	r3, r3, #8
 800373c:	4313      	orrs	r3, r2
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	7812      	ldrb	r2, [r2, #0]
 8003742:	4313      	orrs	r3, r2
 8003744:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003746:	68ba      	ldr	r2, [r7, #8]
 8003748:	4b06      	ldr	r3, [pc, #24]	@ (8003764 <ETH_MACAddressConfig+0x6c>)
 800374a:	4413      	add	r3, r2
 800374c:	461a      	mov	r2, r3
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	6013      	str	r3, [r2, #0]
}
 8003752:	bf00      	nop
 8003754:	371c      	adds	r7, #28
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	40028040 	.word	0x40028040
 8003764:	40028044 	.word	0x40028044

08003768 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003768:	b480      	push	{r7}
 800376a:	b085      	sub	sp, #20
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003770:	2300      	movs	r3, #0
 8003772:	60fb      	str	r3, [r7, #12]
 8003774:	e03e      	b.n	80037f4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	68d9      	ldr	r1, [r3, #12]
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	4613      	mov	r3, r2
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	4413      	add	r3, r2
 8003782:	00db      	lsls	r3, r3, #3
 8003784:	440b      	add	r3, r1
 8003786:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	2200      	movs	r2, #0
 800378c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	2200      	movs	r2, #0
 8003792:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	2200      	movs	r2, #0
 8003798:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	2200      	movs	r2, #0
 800379e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80037a0:	68b9      	ldr	r1, [r7, #8]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	3206      	adds	r2, #6
 80037a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d80c      	bhi.n	80037d8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	68d9      	ldr	r1, [r3, #12]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	1c5a      	adds	r2, r3, #1
 80037c6:	4613      	mov	r3, r2
 80037c8:	009b      	lsls	r3, r3, #2
 80037ca:	4413      	add	r3, r2
 80037cc:	00db      	lsls	r3, r3, #3
 80037ce:	440b      	add	r3, r1
 80037d0:	461a      	mov	r2, r3
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	60da      	str	r2, [r3, #12]
 80037d6:	e004      	b.n	80037e2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	461a      	mov	r2, r3
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	3301      	adds	r3, #1
 80037f2:	60fb      	str	r3, [r7, #12]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2b03      	cmp	r3, #3
 80037f8:	d9bd      	bls.n	8003776 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	68da      	ldr	r2, [r3, #12]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800380c:	611a      	str	r2, [r3, #16]
}
 800380e:	bf00      	nop
 8003810:	3714      	adds	r7, #20
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr

0800381a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800381a:	b480      	push	{r7}
 800381c:	b085      	sub	sp, #20
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003822:	2300      	movs	r3, #0
 8003824:	60fb      	str	r3, [r7, #12]
 8003826:	e048      	b.n	80038ba <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6919      	ldr	r1, [r3, #16]
 800382c:	68fa      	ldr	r2, [r7, #12]
 800382e:	4613      	mov	r3, r2
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	4413      	add	r3, r2
 8003834:	00db      	lsls	r3, r3, #3
 8003836:	440b      	add	r3, r1
 8003838:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	2200      	movs	r2, #0
 800383e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	2200      	movs	r2, #0
 8003844:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	2200      	movs	r2, #0
 800384a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	2200      	movs	r2, #0
 8003850:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	2200      	movs	r2, #0
 8003856:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	2200      	movs	r2, #0
 800385c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003864:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	695b      	ldr	r3, [r3, #20]
 800386a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800387e:	68b9      	ldr	r1, [r7, #8]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	68fa      	ldr	r2, [r7, #12]
 8003884:	3212      	adds	r2, #18
 8003886:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2b02      	cmp	r3, #2
 800388e:	d80c      	bhi.n	80038aa <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6919      	ldr	r1, [r3, #16]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	1c5a      	adds	r2, r3, #1
 8003898:	4613      	mov	r3, r2
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	4413      	add	r3, r2
 800389e:	00db      	lsls	r3, r3, #3
 80038a0:	440b      	add	r3, r1
 80038a2:	461a      	mov	r2, r3
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	60da      	str	r2, [r3, #12]
 80038a8:	e004      	b.n	80038b4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	691b      	ldr	r3, [r3, #16]
 80038ae:	461a      	mov	r2, r3
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	3301      	adds	r3, #1
 80038b8:	60fb      	str	r3, [r7, #12]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2b03      	cmp	r3, #3
 80038be:	d9b3      	bls.n	8003828 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2200      	movs	r2, #0
 80038d6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	691a      	ldr	r2, [r3, #16]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038ea:	60da      	str	r2, [r3, #12]
}
 80038ec:	bf00      	nop
 80038ee:	3714      	adds	r7, #20
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr

080038f8 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b091      	sub	sp, #68	@ 0x44
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	60f8      	str	r0, [r7, #12]
 8003900:	60b9      	str	r1, [r7, #8]
 8003902:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	3318      	adds	r3, #24
 8003908:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800390a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8003910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8003916:	2300      	movs	r3, #0
 8003918:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800391a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800391e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003922:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 800392a:	2300      	movs	r3, #0
 800392c:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 800392e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003936:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800393a:	d007      	beq.n	800394c <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800393c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800393e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003940:	3304      	adds	r3, #4
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	4413      	add	r3, r2
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d001      	beq.n	8003950 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 800394c:	2302      	movs	r3, #2
 800394e:	e111      	b.n	8003b74 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8003950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003952:	3301      	adds	r3, #1
 8003954:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	461a      	mov	r2, r3
 800395c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800395e:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003962:	685a      	ldr	r2, [r3, #4]
 8003964:	4b86      	ldr	r3, [pc, #536]	@ (8003b80 <ETH_Prepare_Tx_Descriptors+0x288>)
 8003966:	4013      	ands	r3, r2
 8003968:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800396a:	6852      	ldr	r2, [r2, #4]
 800396c:	431a      	orrs	r2, r3
 800396e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003970:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0301 	and.w	r3, r3, #1
 800397a:	2b00      	cmp	r3, #0
 800397c:	d008      	beq.n	8003990 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 800397e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	431a      	orrs	r2, r3
 800398c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800398e:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0320 	and.w	r3, r3, #32
 8003998:	2b00      	cmp	r3, #0
 800399a:	d008      	beq.n	80039ae <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 800399c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	691b      	ldr	r3, [r3, #16]
 80039a8:	431a      	orrs	r2, r3
 80039aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ac:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0304 	and.w	r3, r3, #4
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d005      	beq.n	80039c6 <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 80039ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80039c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c4:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 80039c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80039ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d0:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80039d2:	e082      	b.n	8003ada <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80039d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80039dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039de:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d006      	beq.n	80039f4 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80039e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80039ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039f0:	601a      	str	r2, [r3, #0]
 80039f2:	e005      	b.n	8003a00 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80039f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80039fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039fe:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8003a00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a02:	3301      	adds	r3, #1
 8003a04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a08:	2b03      	cmp	r3, #3
 8003a0a:	d902      	bls.n	8003a12 <ETH_Prepare_Tx_Descriptors+0x11a>
 8003a0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a0e:	3b04      	subs	r3, #4
 8003a10:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a14:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003a16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a1a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003a24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003a28:	d007      	beq.n	8003a3a <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003a2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a2e:	3304      	adds	r3, #4
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	4413      	add	r3, r2
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d029      	beq.n	8003a8e <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 8003a3a:	6a3b      	ldr	r3, [r7, #32]
 8003a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a40:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003a42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a46:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8003a48:	2300      	movs	r3, #0
 8003a4a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a4c:	e019      	b.n	8003a82 <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8003a4e:	f3bf 8f5f 	dmb	sy
}
 8003a52:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a5e:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8003a60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a62:	3301      	adds	r3, #1
 8003a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a68:	2b03      	cmp	r3, #3
 8003a6a:	d902      	bls.n	8003a72 <ETH_Prepare_Tx_Descriptors+0x17a>
 8003a6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a6e:	3b04      	subs	r3, #4
 8003a70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a74:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003a76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a7a:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8003a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a7e:	3301      	adds	r3, #1
 8003a80:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a82:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003a84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d3e1      	bcc.n	8003a4e <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 8003a8a:	2302      	movs	r3, #2
 8003a8c:	e072      	b.n	8003b74 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a98:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8003a9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8003aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	461a      	mov	r2, r3
 8003aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aae:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ab2:	685a      	ldr	r2, [r3, #4]
 8003ab4:	4b32      	ldr	r3, [pc, #200]	@ (8003b80 <ETH_Prepare_Tx_Descriptors+0x288>)
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003aba:	6852      	ldr	r2, [r2, #4]
 8003abc:	431a      	orrs	r2, r3
 8003abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ac0:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8003ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ac4:	3301      	adds	r3, #1
 8003ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8003ac8:	f3bf 8f5f 	dmb	sy
}
 8003acc:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad8:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8003ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	f47f af78 	bne.w	80039d4 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d006      	beq.n	8003af8 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003af4:	601a      	str	r2, [r3, #0]
 8003af6:	e005      	b.n	8003b04 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b02:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b0e:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8003b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b12:	6a3a      	ldr	r2, [r7, #32]
 8003b14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b18:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8003b1a:	f3bf 8f5f 	dmb	sy
}
 8003b1e:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b2a:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8003b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b2e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b30:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b34:	3304      	adds	r3, #4
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	440b      	add	r3, r1
 8003b3a:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8003b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b3e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003b40:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b42:	f3ef 8310 	mrs	r3, PRIMASK
 8003b46:	613b      	str	r3, [r7, #16]
  return(result);
 8003b48:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8003b4a:	61fb      	str	r3, [r7, #28]
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	f383 8810 	msr	PRIMASK, r3
}
 8003b56:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8003b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b5e:	4413      	add	r3, r2
 8003b60:	1c5a      	adds	r2, r3, #1
 8003b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b64:	629a      	str	r2, [r3, #40]	@ 0x28
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	f383 8810 	msr	PRIMASK, r3
}
 8003b70:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3744      	adds	r7, #68	@ 0x44
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr
 8003b80:	ffffe000 	.word	0xffffe000

08003b84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b089      	sub	sp, #36	@ 0x24
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003b92:	2300      	movs	r3, #0
 8003b94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003b96:	2300      	movs	r3, #0
 8003b98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	61fb      	str	r3, [r7, #28]
 8003ba2:	e175      	b.n	8003e90 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003bb8:	693a      	ldr	r2, [r7, #16]
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	f040 8164 	bne.w	8003e8a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f003 0303 	and.w	r3, r3, #3
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d005      	beq.n	8003bda <HAL_GPIO_Init+0x56>
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	f003 0303 	and.w	r3, r3, #3
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d130      	bne.n	8003c3c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003be0:	69fb      	ldr	r3, [r7, #28]
 8003be2:	005b      	lsls	r3, r3, #1
 8003be4:	2203      	movs	r2, #3
 8003be6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bea:	43db      	mvns	r3, r3
 8003bec:	69ba      	ldr	r2, [r7, #24]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	68da      	ldr	r2, [r3, #12]
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	005b      	lsls	r3, r3, #1
 8003bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfe:	69ba      	ldr	r2, [r7, #24]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	69ba      	ldr	r2, [r7, #24]
 8003c08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c10:	2201      	movs	r2, #1
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	fa02 f303 	lsl.w	r3, r2, r3
 8003c18:	43db      	mvns	r3, r3
 8003c1a:	69ba      	ldr	r2, [r7, #24]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	091b      	lsrs	r3, r3, #4
 8003c26:	f003 0201 	and.w	r2, r3, #1
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c30:	69ba      	ldr	r2, [r7, #24]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f003 0303 	and.w	r3, r3, #3
 8003c44:	2b03      	cmp	r3, #3
 8003c46:	d017      	beq.n	8003c78 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	005b      	lsls	r3, r3, #1
 8003c52:	2203      	movs	r2, #3
 8003c54:	fa02 f303 	lsl.w	r3, r2, r3
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	69ba      	ldr	r2, [r7, #24]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	689a      	ldr	r2, [r3, #8]
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	005b      	lsls	r3, r3, #1
 8003c68:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6c:	69ba      	ldr	r2, [r7, #24]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	69ba      	ldr	r2, [r7, #24]
 8003c76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f003 0303 	and.w	r3, r3, #3
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	d123      	bne.n	8003ccc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	08da      	lsrs	r2, r3, #3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	3208      	adds	r2, #8
 8003c8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	f003 0307 	and.w	r3, r3, #7
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	220f      	movs	r2, #15
 8003c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca0:	43db      	mvns	r3, r3
 8003ca2:	69ba      	ldr	r2, [r7, #24]
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	691a      	ldr	r2, [r3, #16]
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	f003 0307 	and.w	r3, r3, #7
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb8:	69ba      	ldr	r2, [r7, #24]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	08da      	lsrs	r2, r3, #3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	3208      	adds	r2, #8
 8003cc6:	69b9      	ldr	r1, [r7, #24]
 8003cc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	2203      	movs	r2, #3
 8003cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f003 0203 	and.w	r2, r3, #3
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	005b      	lsls	r3, r3, #1
 8003cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf4:	69ba      	ldr	r2, [r7, #24]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	69ba      	ldr	r2, [r7, #24]
 8003cfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	f000 80be 	beq.w	8003e8a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d0e:	4b66      	ldr	r3, [pc, #408]	@ (8003ea8 <HAL_GPIO_Init+0x324>)
 8003d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d12:	4a65      	ldr	r2, [pc, #404]	@ (8003ea8 <HAL_GPIO_Init+0x324>)
 8003d14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d18:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d1a:	4b63      	ldr	r3, [pc, #396]	@ (8003ea8 <HAL_GPIO_Init+0x324>)
 8003d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d22:	60fb      	str	r3, [r7, #12]
 8003d24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003d26:	4a61      	ldr	r2, [pc, #388]	@ (8003eac <HAL_GPIO_Init+0x328>)
 8003d28:	69fb      	ldr	r3, [r7, #28]
 8003d2a:	089b      	lsrs	r3, r3, #2
 8003d2c:	3302      	adds	r3, #2
 8003d2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d32:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	f003 0303 	and.w	r3, r3, #3
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	220f      	movs	r2, #15
 8003d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d42:	43db      	mvns	r3, r3
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	4013      	ands	r3, r2
 8003d48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a58      	ldr	r2, [pc, #352]	@ (8003eb0 <HAL_GPIO_Init+0x32c>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d037      	beq.n	8003dc2 <HAL_GPIO_Init+0x23e>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a57      	ldr	r2, [pc, #348]	@ (8003eb4 <HAL_GPIO_Init+0x330>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d031      	beq.n	8003dbe <HAL_GPIO_Init+0x23a>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a56      	ldr	r2, [pc, #344]	@ (8003eb8 <HAL_GPIO_Init+0x334>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d02b      	beq.n	8003dba <HAL_GPIO_Init+0x236>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a55      	ldr	r2, [pc, #340]	@ (8003ebc <HAL_GPIO_Init+0x338>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d025      	beq.n	8003db6 <HAL_GPIO_Init+0x232>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a54      	ldr	r2, [pc, #336]	@ (8003ec0 <HAL_GPIO_Init+0x33c>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d01f      	beq.n	8003db2 <HAL_GPIO_Init+0x22e>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a53      	ldr	r2, [pc, #332]	@ (8003ec4 <HAL_GPIO_Init+0x340>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d019      	beq.n	8003dae <HAL_GPIO_Init+0x22a>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a52      	ldr	r2, [pc, #328]	@ (8003ec8 <HAL_GPIO_Init+0x344>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d013      	beq.n	8003daa <HAL_GPIO_Init+0x226>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a51      	ldr	r2, [pc, #324]	@ (8003ecc <HAL_GPIO_Init+0x348>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d00d      	beq.n	8003da6 <HAL_GPIO_Init+0x222>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a50      	ldr	r2, [pc, #320]	@ (8003ed0 <HAL_GPIO_Init+0x34c>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d007      	beq.n	8003da2 <HAL_GPIO_Init+0x21e>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a4f      	ldr	r2, [pc, #316]	@ (8003ed4 <HAL_GPIO_Init+0x350>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d101      	bne.n	8003d9e <HAL_GPIO_Init+0x21a>
 8003d9a:	2309      	movs	r3, #9
 8003d9c:	e012      	b.n	8003dc4 <HAL_GPIO_Init+0x240>
 8003d9e:	230a      	movs	r3, #10
 8003da0:	e010      	b.n	8003dc4 <HAL_GPIO_Init+0x240>
 8003da2:	2308      	movs	r3, #8
 8003da4:	e00e      	b.n	8003dc4 <HAL_GPIO_Init+0x240>
 8003da6:	2307      	movs	r3, #7
 8003da8:	e00c      	b.n	8003dc4 <HAL_GPIO_Init+0x240>
 8003daa:	2306      	movs	r3, #6
 8003dac:	e00a      	b.n	8003dc4 <HAL_GPIO_Init+0x240>
 8003dae:	2305      	movs	r3, #5
 8003db0:	e008      	b.n	8003dc4 <HAL_GPIO_Init+0x240>
 8003db2:	2304      	movs	r3, #4
 8003db4:	e006      	b.n	8003dc4 <HAL_GPIO_Init+0x240>
 8003db6:	2303      	movs	r3, #3
 8003db8:	e004      	b.n	8003dc4 <HAL_GPIO_Init+0x240>
 8003dba:	2302      	movs	r3, #2
 8003dbc:	e002      	b.n	8003dc4 <HAL_GPIO_Init+0x240>
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e000      	b.n	8003dc4 <HAL_GPIO_Init+0x240>
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	69fa      	ldr	r2, [r7, #28]
 8003dc6:	f002 0203 	and.w	r2, r2, #3
 8003dca:	0092      	lsls	r2, r2, #2
 8003dcc:	4093      	lsls	r3, r2
 8003dce:	69ba      	ldr	r2, [r7, #24]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003dd4:	4935      	ldr	r1, [pc, #212]	@ (8003eac <HAL_GPIO_Init+0x328>)
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	089b      	lsrs	r3, r3, #2
 8003dda:	3302      	adds	r3, #2
 8003ddc:	69ba      	ldr	r2, [r7, #24]
 8003dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003de2:	4b3d      	ldr	r3, [pc, #244]	@ (8003ed8 <HAL_GPIO_Init+0x354>)
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	43db      	mvns	r3, r3
 8003dec:	69ba      	ldr	r2, [r7, #24]
 8003dee:	4013      	ands	r3, r2
 8003df0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d003      	beq.n	8003e06 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003dfe:	69ba      	ldr	r2, [r7, #24]
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e06:	4a34      	ldr	r2, [pc, #208]	@ (8003ed8 <HAL_GPIO_Init+0x354>)
 8003e08:	69bb      	ldr	r3, [r7, #24]
 8003e0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e0c:	4b32      	ldr	r3, [pc, #200]	@ (8003ed8 <HAL_GPIO_Init+0x354>)
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	43db      	mvns	r3, r3
 8003e16:	69ba      	ldr	r2, [r7, #24]
 8003e18:	4013      	ands	r3, r2
 8003e1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d003      	beq.n	8003e30 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e30:	4a29      	ldr	r2, [pc, #164]	@ (8003ed8 <HAL_GPIO_Init+0x354>)
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e36:	4b28      	ldr	r3, [pc, #160]	@ (8003ed8 <HAL_GPIO_Init+0x354>)
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	43db      	mvns	r3, r3
 8003e40:	69ba      	ldr	r2, [r7, #24]
 8003e42:	4013      	ands	r3, r2
 8003e44:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d003      	beq.n	8003e5a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003e52:	69ba      	ldr	r2, [r7, #24]
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e5a:	4a1f      	ldr	r2, [pc, #124]	@ (8003ed8 <HAL_GPIO_Init+0x354>)
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e60:	4b1d      	ldr	r3, [pc, #116]	@ (8003ed8 <HAL_GPIO_Init+0x354>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	43db      	mvns	r3, r3
 8003e6a:	69ba      	ldr	r2, [r7, #24]
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d003      	beq.n	8003e84 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003e7c:	69ba      	ldr	r2, [r7, #24]
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e84:	4a14      	ldr	r2, [pc, #80]	@ (8003ed8 <HAL_GPIO_Init+0x354>)
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	3301      	adds	r3, #1
 8003e8e:	61fb      	str	r3, [r7, #28]
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	2b0f      	cmp	r3, #15
 8003e94:	f67f ae86 	bls.w	8003ba4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003e98:	bf00      	nop
 8003e9a:	bf00      	nop
 8003e9c:	3724      	adds	r7, #36	@ 0x24
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	40013800 	.word	0x40013800
 8003eb0:	40020000 	.word	0x40020000
 8003eb4:	40020400 	.word	0x40020400
 8003eb8:	40020800 	.word	0x40020800
 8003ebc:	40020c00 	.word	0x40020c00
 8003ec0:	40021000 	.word	0x40021000
 8003ec4:	40021400 	.word	0x40021400
 8003ec8:	40021800 	.word	0x40021800
 8003ecc:	40021c00 	.word	0x40021c00
 8003ed0:	40022000 	.word	0x40022000
 8003ed4:	40022400 	.word	0x40022400
 8003ed8:	40013c00 	.word	0x40013c00

08003edc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	460b      	mov	r3, r1
 8003ee6:	807b      	strh	r3, [r7, #2]
 8003ee8:	4613      	mov	r3, r2
 8003eea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003eec:	787b      	ldrb	r3, [r7, #1]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d003      	beq.n	8003efa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ef2:	887a      	ldrh	r2, [r7, #2]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003ef8:	e003      	b.n	8003f02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003efa:	887b      	ldrh	r3, [r7, #2]
 8003efc:	041a      	lsls	r2, r3, #16
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	619a      	str	r2, [r3, #24]
}
 8003f02:	bf00      	nop
 8003f04:	370c      	adds	r7, #12
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
	...

08003f10 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003f16:	2300      	movs	r3, #0
 8003f18:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003f1a:	4b23      	ldr	r3, [pc, #140]	@ (8003fa8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1e:	4a22      	ldr	r2, [pc, #136]	@ (8003fa8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f26:	4b20      	ldr	r3, [pc, #128]	@ (8003fa8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f2e:	603b      	str	r3, [r7, #0]
 8003f30:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003f32:	4b1e      	ldr	r3, [pc, #120]	@ (8003fac <HAL_PWREx_EnableOverDrive+0x9c>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a1d      	ldr	r2, [pc, #116]	@ (8003fac <HAL_PWREx_EnableOverDrive+0x9c>)
 8003f38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f3c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f3e:	f7fd fe83 	bl	8001c48 <HAL_GetTick>
 8003f42:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003f44:	e009      	b.n	8003f5a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003f46:	f7fd fe7f 	bl	8001c48 <HAL_GetTick>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	1ad3      	subs	r3, r2, r3
 8003f50:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003f54:	d901      	bls.n	8003f5a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e022      	b.n	8003fa0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003f5a:	4b14      	ldr	r3, [pc, #80]	@ (8003fac <HAL_PWREx_EnableOverDrive+0x9c>)
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f66:	d1ee      	bne.n	8003f46 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003f68:	4b10      	ldr	r3, [pc, #64]	@ (8003fac <HAL_PWREx_EnableOverDrive+0x9c>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a0f      	ldr	r2, [pc, #60]	@ (8003fac <HAL_PWREx_EnableOverDrive+0x9c>)
 8003f6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f72:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f74:	f7fd fe68 	bl	8001c48 <HAL_GetTick>
 8003f78:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003f7a:	e009      	b.n	8003f90 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003f7c:	f7fd fe64 	bl	8001c48 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003f8a:	d901      	bls.n	8003f90 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e007      	b.n	8003fa0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003f90:	4b06      	ldr	r3, [pc, #24]	@ (8003fac <HAL_PWREx_EnableOverDrive+0x9c>)
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f9c:	d1ee      	bne.n	8003f7c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003f9e:	2300      	movs	r3, #0
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3708      	adds	r7, #8
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	40023800 	.word	0x40023800
 8003fac:	40007000 	.word	0x40007000

08003fb0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b086      	sub	sp, #24
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d101      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e29b      	b.n	80044fe <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0301 	and.w	r3, r3, #1
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	f000 8087 	beq.w	80040e2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fd4:	4b96      	ldr	r3, [pc, #600]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f003 030c 	and.w	r3, r3, #12
 8003fdc:	2b04      	cmp	r3, #4
 8003fde:	d00c      	beq.n	8003ffa <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fe0:	4b93      	ldr	r3, [pc, #588]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f003 030c 	and.w	r3, r3, #12
 8003fe8:	2b08      	cmp	r3, #8
 8003fea:	d112      	bne.n	8004012 <HAL_RCC_OscConfig+0x62>
 8003fec:	4b90      	ldr	r3, [pc, #576]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ff4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ff8:	d10b      	bne.n	8004012 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ffa:	4b8d      	ldr	r3, [pc, #564]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d06c      	beq.n	80040e0 <HAL_RCC_OscConfig+0x130>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d168      	bne.n	80040e0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e275      	b.n	80044fe <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800401a:	d106      	bne.n	800402a <HAL_RCC_OscConfig+0x7a>
 800401c:	4b84      	ldr	r3, [pc, #528]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a83      	ldr	r2, [pc, #524]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004022:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004026:	6013      	str	r3, [r2, #0]
 8004028:	e02e      	b.n	8004088 <HAL_RCC_OscConfig+0xd8>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d10c      	bne.n	800404c <HAL_RCC_OscConfig+0x9c>
 8004032:	4b7f      	ldr	r3, [pc, #508]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a7e      	ldr	r2, [pc, #504]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004038:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800403c:	6013      	str	r3, [r2, #0]
 800403e:	4b7c      	ldr	r3, [pc, #496]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a7b      	ldr	r2, [pc, #492]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004044:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004048:	6013      	str	r3, [r2, #0]
 800404a:	e01d      	b.n	8004088 <HAL_RCC_OscConfig+0xd8>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004054:	d10c      	bne.n	8004070 <HAL_RCC_OscConfig+0xc0>
 8004056:	4b76      	ldr	r3, [pc, #472]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a75      	ldr	r2, [pc, #468]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 800405c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004060:	6013      	str	r3, [r2, #0]
 8004062:	4b73      	ldr	r3, [pc, #460]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a72      	ldr	r2, [pc, #456]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004068:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800406c:	6013      	str	r3, [r2, #0]
 800406e:	e00b      	b.n	8004088 <HAL_RCC_OscConfig+0xd8>
 8004070:	4b6f      	ldr	r3, [pc, #444]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a6e      	ldr	r2, [pc, #440]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004076:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800407a:	6013      	str	r3, [r2, #0]
 800407c:	4b6c      	ldr	r3, [pc, #432]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a6b      	ldr	r2, [pc, #428]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004082:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004086:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d013      	beq.n	80040b8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004090:	f7fd fdda 	bl	8001c48 <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004096:	e008      	b.n	80040aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004098:	f7fd fdd6 	bl	8001c48 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b64      	cmp	r3, #100	@ 0x64
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e229      	b.n	80044fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040aa:	4b61      	ldr	r3, [pc, #388]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d0f0      	beq.n	8004098 <HAL_RCC_OscConfig+0xe8>
 80040b6:	e014      	b.n	80040e2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040b8:	f7fd fdc6 	bl	8001c48 <HAL_GetTick>
 80040bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040be:	e008      	b.n	80040d2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040c0:	f7fd fdc2 	bl	8001c48 <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	2b64      	cmp	r3, #100	@ 0x64
 80040cc:	d901      	bls.n	80040d2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	e215      	b.n	80044fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040d2:	4b57      	ldr	r3, [pc, #348]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d1f0      	bne.n	80040c0 <HAL_RCC_OscConfig+0x110>
 80040de:	e000      	b.n	80040e2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d069      	beq.n	80041c2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80040ee:	4b50      	ldr	r3, [pc, #320]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	f003 030c 	and.w	r3, r3, #12
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00b      	beq.n	8004112 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040fa:	4b4d      	ldr	r3, [pc, #308]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	f003 030c 	and.w	r3, r3, #12
 8004102:	2b08      	cmp	r3, #8
 8004104:	d11c      	bne.n	8004140 <HAL_RCC_OscConfig+0x190>
 8004106:	4b4a      	ldr	r3, [pc, #296]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d116      	bne.n	8004140 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004112:	4b47      	ldr	r3, [pc, #284]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d005      	beq.n	800412a <HAL_RCC_OscConfig+0x17a>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	2b01      	cmp	r3, #1
 8004124:	d001      	beq.n	800412a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e1e9      	b.n	80044fe <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800412a:	4b41      	ldr	r3, [pc, #260]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	00db      	lsls	r3, r3, #3
 8004138:	493d      	ldr	r1, [pc, #244]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 800413a:	4313      	orrs	r3, r2
 800413c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800413e:	e040      	b.n	80041c2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d023      	beq.n	8004190 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004148:	4b39      	ldr	r3, [pc, #228]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a38      	ldr	r2, [pc, #224]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 800414e:	f043 0301 	orr.w	r3, r3, #1
 8004152:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004154:	f7fd fd78 	bl	8001c48 <HAL_GetTick>
 8004158:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800415a:	e008      	b.n	800416e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800415c:	f7fd fd74 	bl	8001c48 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	2b02      	cmp	r3, #2
 8004168:	d901      	bls.n	800416e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e1c7      	b.n	80044fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800416e:	4b30      	ldr	r3, [pc, #192]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d0f0      	beq.n	800415c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800417a:	4b2d      	ldr	r3, [pc, #180]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	00db      	lsls	r3, r3, #3
 8004188:	4929      	ldr	r1, [pc, #164]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 800418a:	4313      	orrs	r3, r2
 800418c:	600b      	str	r3, [r1, #0]
 800418e:	e018      	b.n	80041c2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004190:	4b27      	ldr	r3, [pc, #156]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a26      	ldr	r2, [pc, #152]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004196:	f023 0301 	bic.w	r3, r3, #1
 800419a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800419c:	f7fd fd54 	bl	8001c48 <HAL_GetTick>
 80041a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041a2:	e008      	b.n	80041b6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041a4:	f7fd fd50 	bl	8001c48 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	d901      	bls.n	80041b6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e1a3      	b.n	80044fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041b6:	4b1e      	ldr	r3, [pc, #120]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d1f0      	bne.n	80041a4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 0308 	and.w	r3, r3, #8
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d038      	beq.n	8004240 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	695b      	ldr	r3, [r3, #20]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d019      	beq.n	800420a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041d6:	4b16      	ldr	r3, [pc, #88]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 80041d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041da:	4a15      	ldr	r2, [pc, #84]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 80041dc:	f043 0301 	orr.w	r3, r3, #1
 80041e0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041e2:	f7fd fd31 	bl	8001c48 <HAL_GetTick>
 80041e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041e8:	e008      	b.n	80041fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041ea:	f7fd fd2d 	bl	8001c48 <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	2b02      	cmp	r3, #2
 80041f6:	d901      	bls.n	80041fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80041f8:	2303      	movs	r3, #3
 80041fa:	e180      	b.n	80044fe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 80041fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004200:	f003 0302 	and.w	r3, r3, #2
 8004204:	2b00      	cmp	r3, #0
 8004206:	d0f0      	beq.n	80041ea <HAL_RCC_OscConfig+0x23a>
 8004208:	e01a      	b.n	8004240 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800420a:	4b09      	ldr	r3, [pc, #36]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 800420c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800420e:	4a08      	ldr	r2, [pc, #32]	@ (8004230 <HAL_RCC_OscConfig+0x280>)
 8004210:	f023 0301 	bic.w	r3, r3, #1
 8004214:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004216:	f7fd fd17 	bl	8001c48 <HAL_GetTick>
 800421a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800421c:	e00a      	b.n	8004234 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800421e:	f7fd fd13 	bl	8001c48 <HAL_GetTick>
 8004222:	4602      	mov	r2, r0
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	1ad3      	subs	r3, r2, r3
 8004228:	2b02      	cmp	r3, #2
 800422a:	d903      	bls.n	8004234 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800422c:	2303      	movs	r3, #3
 800422e:	e166      	b.n	80044fe <HAL_RCC_OscConfig+0x54e>
 8004230:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004234:	4b92      	ldr	r3, [pc, #584]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 8004236:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d1ee      	bne.n	800421e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0304 	and.w	r3, r3, #4
 8004248:	2b00      	cmp	r3, #0
 800424a:	f000 80a4 	beq.w	8004396 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800424e:	4b8c      	ldr	r3, [pc, #560]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 8004250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004252:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d10d      	bne.n	8004276 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800425a:	4b89      	ldr	r3, [pc, #548]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 800425c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425e:	4a88      	ldr	r2, [pc, #544]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 8004260:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004264:	6413      	str	r3, [r2, #64]	@ 0x40
 8004266:	4b86      	ldr	r3, [pc, #536]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 8004268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800426e:	60bb      	str	r3, [r7, #8]
 8004270:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004272:	2301      	movs	r3, #1
 8004274:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004276:	4b83      	ldr	r3, [pc, #524]	@ (8004484 <HAL_RCC_OscConfig+0x4d4>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800427e:	2b00      	cmp	r3, #0
 8004280:	d118      	bne.n	80042b4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004282:	4b80      	ldr	r3, [pc, #512]	@ (8004484 <HAL_RCC_OscConfig+0x4d4>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a7f      	ldr	r2, [pc, #508]	@ (8004484 <HAL_RCC_OscConfig+0x4d4>)
 8004288:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800428c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800428e:	f7fd fcdb 	bl	8001c48 <HAL_GetTick>
 8004292:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004294:	e008      	b.n	80042a8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004296:	f7fd fcd7 	bl	8001c48 <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	2b64      	cmp	r3, #100	@ 0x64
 80042a2:	d901      	bls.n	80042a8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80042a4:	2303      	movs	r3, #3
 80042a6:	e12a      	b.n	80044fe <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042a8:	4b76      	ldr	r3, [pc, #472]	@ (8004484 <HAL_RCC_OscConfig+0x4d4>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d0f0      	beq.n	8004296 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d106      	bne.n	80042ca <HAL_RCC_OscConfig+0x31a>
 80042bc:	4b70      	ldr	r3, [pc, #448]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 80042be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042c0:	4a6f      	ldr	r2, [pc, #444]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 80042c2:	f043 0301 	orr.w	r3, r3, #1
 80042c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80042c8:	e02d      	b.n	8004326 <HAL_RCC_OscConfig+0x376>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d10c      	bne.n	80042ec <HAL_RCC_OscConfig+0x33c>
 80042d2:	4b6b      	ldr	r3, [pc, #428]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 80042d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042d6:	4a6a      	ldr	r2, [pc, #424]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 80042d8:	f023 0301 	bic.w	r3, r3, #1
 80042dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80042de:	4b68      	ldr	r3, [pc, #416]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 80042e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042e2:	4a67      	ldr	r2, [pc, #412]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 80042e4:	f023 0304 	bic.w	r3, r3, #4
 80042e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80042ea:	e01c      	b.n	8004326 <HAL_RCC_OscConfig+0x376>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	2b05      	cmp	r3, #5
 80042f2:	d10c      	bne.n	800430e <HAL_RCC_OscConfig+0x35e>
 80042f4:	4b62      	ldr	r3, [pc, #392]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 80042f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042f8:	4a61      	ldr	r2, [pc, #388]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 80042fa:	f043 0304 	orr.w	r3, r3, #4
 80042fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004300:	4b5f      	ldr	r3, [pc, #380]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 8004302:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004304:	4a5e      	ldr	r2, [pc, #376]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 8004306:	f043 0301 	orr.w	r3, r3, #1
 800430a:	6713      	str	r3, [r2, #112]	@ 0x70
 800430c:	e00b      	b.n	8004326 <HAL_RCC_OscConfig+0x376>
 800430e:	4b5c      	ldr	r3, [pc, #368]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 8004310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004312:	4a5b      	ldr	r2, [pc, #364]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 8004314:	f023 0301 	bic.w	r3, r3, #1
 8004318:	6713      	str	r3, [r2, #112]	@ 0x70
 800431a:	4b59      	ldr	r3, [pc, #356]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 800431c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800431e:	4a58      	ldr	r2, [pc, #352]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 8004320:	f023 0304 	bic.w	r3, r3, #4
 8004324:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d015      	beq.n	800435a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800432e:	f7fd fc8b 	bl	8001c48 <HAL_GetTick>
 8004332:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004334:	e00a      	b.n	800434c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004336:	f7fd fc87 	bl	8001c48 <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004344:	4293      	cmp	r3, r2
 8004346:	d901      	bls.n	800434c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004348:	2303      	movs	r3, #3
 800434a:	e0d8      	b.n	80044fe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800434c:	4b4c      	ldr	r3, [pc, #304]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 800434e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004350:	f003 0302 	and.w	r3, r3, #2
 8004354:	2b00      	cmp	r3, #0
 8004356:	d0ee      	beq.n	8004336 <HAL_RCC_OscConfig+0x386>
 8004358:	e014      	b.n	8004384 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800435a:	f7fd fc75 	bl	8001c48 <HAL_GetTick>
 800435e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004360:	e00a      	b.n	8004378 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004362:	f7fd fc71 	bl	8001c48 <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004370:	4293      	cmp	r3, r2
 8004372:	d901      	bls.n	8004378 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e0c2      	b.n	80044fe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004378:	4b41      	ldr	r3, [pc, #260]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 800437a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800437c:	f003 0302 	and.w	r3, r3, #2
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1ee      	bne.n	8004362 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004384:	7dfb      	ldrb	r3, [r7, #23]
 8004386:	2b01      	cmp	r3, #1
 8004388:	d105      	bne.n	8004396 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800438a:	4b3d      	ldr	r3, [pc, #244]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 800438c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438e:	4a3c      	ldr	r2, [pc, #240]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 8004390:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004394:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	699b      	ldr	r3, [r3, #24]
 800439a:	2b00      	cmp	r3, #0
 800439c:	f000 80ae 	beq.w	80044fc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043a0:	4b37      	ldr	r3, [pc, #220]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	f003 030c 	and.w	r3, r3, #12
 80043a8:	2b08      	cmp	r3, #8
 80043aa:	d06d      	beq.n	8004488 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	699b      	ldr	r3, [r3, #24]
 80043b0:	2b02      	cmp	r3, #2
 80043b2:	d14b      	bne.n	800444c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043b4:	4b32      	ldr	r3, [pc, #200]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a31      	ldr	r2, [pc, #196]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 80043ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043c0:	f7fd fc42 	bl	8001c48 <HAL_GetTick>
 80043c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043c6:	e008      	b.n	80043da <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043c8:	f7fd fc3e 	bl	8001c48 <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d901      	bls.n	80043da <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e091      	b.n	80044fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043da:	4b29      	ldr	r3, [pc, #164]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d1f0      	bne.n	80043c8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	69da      	ldr	r2, [r3, #28]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	431a      	orrs	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f4:	019b      	lsls	r3, r3, #6
 80043f6:	431a      	orrs	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043fc:	085b      	lsrs	r3, r3, #1
 80043fe:	3b01      	subs	r3, #1
 8004400:	041b      	lsls	r3, r3, #16
 8004402:	431a      	orrs	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004408:	061b      	lsls	r3, r3, #24
 800440a:	431a      	orrs	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004410:	071b      	lsls	r3, r3, #28
 8004412:	491b      	ldr	r1, [pc, #108]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 8004414:	4313      	orrs	r3, r2
 8004416:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004418:	4b19      	ldr	r3, [pc, #100]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a18      	ldr	r2, [pc, #96]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 800441e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004422:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004424:	f7fd fc10 	bl	8001c48 <HAL_GetTick>
 8004428:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800442a:	e008      	b.n	800443e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800442c:	f7fd fc0c 	bl	8001c48 <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b02      	cmp	r3, #2
 8004438:	d901      	bls.n	800443e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e05f      	b.n	80044fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800443e:	4b10      	ldr	r3, [pc, #64]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d0f0      	beq.n	800442c <HAL_RCC_OscConfig+0x47c>
 800444a:	e057      	b.n	80044fc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800444c:	4b0c      	ldr	r3, [pc, #48]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a0b      	ldr	r2, [pc, #44]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 8004452:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004456:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004458:	f7fd fbf6 	bl	8001c48 <HAL_GetTick>
 800445c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800445e:	e008      	b.n	8004472 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004460:	f7fd fbf2 	bl	8001c48 <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b02      	cmp	r3, #2
 800446c:	d901      	bls.n	8004472 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e045      	b.n	80044fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004472:	4b03      	ldr	r3, [pc, #12]	@ (8004480 <HAL_RCC_OscConfig+0x4d0>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1f0      	bne.n	8004460 <HAL_RCC_OscConfig+0x4b0>
 800447e:	e03d      	b.n	80044fc <HAL_RCC_OscConfig+0x54c>
 8004480:	40023800 	.word	0x40023800
 8004484:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004488:	4b1f      	ldr	r3, [pc, #124]	@ (8004508 <HAL_RCC_OscConfig+0x558>)
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	2b01      	cmp	r3, #1
 8004494:	d030      	beq.n	80044f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d129      	bne.n	80044f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d122      	bne.n	80044f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80044b2:	68fa      	ldr	r2, [r7, #12]
 80044b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80044b8:	4013      	ands	r3, r2
 80044ba:	687a      	ldr	r2, [r7, #4]
 80044bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044be:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d119      	bne.n	80044f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ce:	085b      	lsrs	r3, r3, #1
 80044d0:	3b01      	subs	r3, #1
 80044d2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d10f      	bne.n	80044f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d107      	bne.n	80044f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044f2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d001      	beq.n	80044fc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	e000      	b.n	80044fe <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80044fc:	2300      	movs	r3, #0
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3718      	adds	r7, #24
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	40023800 	.word	0x40023800

0800450c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
 8004514:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004516:	2300      	movs	r3, #0
 8004518:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d101      	bne.n	8004524 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e0d0      	b.n	80046c6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004524:	4b6a      	ldr	r3, [pc, #424]	@ (80046d0 <HAL_RCC_ClockConfig+0x1c4>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 030f 	and.w	r3, r3, #15
 800452c:	683a      	ldr	r2, [r7, #0]
 800452e:	429a      	cmp	r2, r3
 8004530:	d910      	bls.n	8004554 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004532:	4b67      	ldr	r3, [pc, #412]	@ (80046d0 <HAL_RCC_ClockConfig+0x1c4>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f023 020f 	bic.w	r2, r3, #15
 800453a:	4965      	ldr	r1, [pc, #404]	@ (80046d0 <HAL_RCC_ClockConfig+0x1c4>)
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	4313      	orrs	r3, r2
 8004540:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004542:	4b63      	ldr	r3, [pc, #396]	@ (80046d0 <HAL_RCC_ClockConfig+0x1c4>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 030f 	and.w	r3, r3, #15
 800454a:	683a      	ldr	r2, [r7, #0]
 800454c:	429a      	cmp	r2, r3
 800454e:	d001      	beq.n	8004554 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	e0b8      	b.n	80046c6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0302 	and.w	r3, r3, #2
 800455c:	2b00      	cmp	r3, #0
 800455e:	d020      	beq.n	80045a2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0304 	and.w	r3, r3, #4
 8004568:	2b00      	cmp	r3, #0
 800456a:	d005      	beq.n	8004578 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800456c:	4b59      	ldr	r3, [pc, #356]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	4a58      	ldr	r2, [pc, #352]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 8004572:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004576:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0308 	and.w	r3, r3, #8
 8004580:	2b00      	cmp	r3, #0
 8004582:	d005      	beq.n	8004590 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004584:	4b53      	ldr	r3, [pc, #332]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	4a52      	ldr	r2, [pc, #328]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 800458a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800458e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004590:	4b50      	ldr	r3, [pc, #320]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	494d      	ldr	r1, [pc, #308]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 800459e:	4313      	orrs	r3, r2
 80045a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d040      	beq.n	8004630 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d107      	bne.n	80045c6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045b6:	4b47      	ldr	r3, [pc, #284]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d115      	bne.n	80045ee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	e07f      	b.n	80046c6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d107      	bne.n	80045de <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045ce:	4b41      	ldr	r3, [pc, #260]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d109      	bne.n	80045ee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e073      	b.n	80046c6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045de:	4b3d      	ldr	r3, [pc, #244]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d101      	bne.n	80045ee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e06b      	b.n	80046c6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045ee:	4b39      	ldr	r3, [pc, #228]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f023 0203 	bic.w	r2, r3, #3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	4936      	ldr	r1, [pc, #216]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 80045fc:	4313      	orrs	r3, r2
 80045fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004600:	f7fd fb22 	bl	8001c48 <HAL_GetTick>
 8004604:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004606:	e00a      	b.n	800461e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004608:	f7fd fb1e 	bl	8001c48 <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004616:	4293      	cmp	r3, r2
 8004618:	d901      	bls.n	800461e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e053      	b.n	80046c6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800461e:	4b2d      	ldr	r3, [pc, #180]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	f003 020c 	and.w	r2, r3, #12
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	429a      	cmp	r2, r3
 800462e:	d1eb      	bne.n	8004608 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004630:	4b27      	ldr	r3, [pc, #156]	@ (80046d0 <HAL_RCC_ClockConfig+0x1c4>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 030f 	and.w	r3, r3, #15
 8004638:	683a      	ldr	r2, [r7, #0]
 800463a:	429a      	cmp	r2, r3
 800463c:	d210      	bcs.n	8004660 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800463e:	4b24      	ldr	r3, [pc, #144]	@ (80046d0 <HAL_RCC_ClockConfig+0x1c4>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f023 020f 	bic.w	r2, r3, #15
 8004646:	4922      	ldr	r1, [pc, #136]	@ (80046d0 <HAL_RCC_ClockConfig+0x1c4>)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	4313      	orrs	r3, r2
 800464c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800464e:	4b20      	ldr	r3, [pc, #128]	@ (80046d0 <HAL_RCC_ClockConfig+0x1c4>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 030f 	and.w	r3, r3, #15
 8004656:	683a      	ldr	r2, [r7, #0]
 8004658:	429a      	cmp	r2, r3
 800465a:	d001      	beq.n	8004660 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e032      	b.n	80046c6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 0304 	and.w	r3, r3, #4
 8004668:	2b00      	cmp	r3, #0
 800466a:	d008      	beq.n	800467e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800466c:	4b19      	ldr	r3, [pc, #100]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	4916      	ldr	r1, [pc, #88]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 800467a:	4313      	orrs	r3, r2
 800467c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0308 	and.w	r3, r3, #8
 8004686:	2b00      	cmp	r3, #0
 8004688:	d009      	beq.n	800469e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800468a:	4b12      	ldr	r3, [pc, #72]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	00db      	lsls	r3, r3, #3
 8004698:	490e      	ldr	r1, [pc, #56]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 800469a:	4313      	orrs	r3, r2
 800469c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800469e:	f000 f821 	bl	80046e4 <HAL_RCC_GetSysClockFreq>
 80046a2:	4602      	mov	r2, r0
 80046a4:	4b0b      	ldr	r3, [pc, #44]	@ (80046d4 <HAL_RCC_ClockConfig+0x1c8>)
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	091b      	lsrs	r3, r3, #4
 80046aa:	f003 030f 	and.w	r3, r3, #15
 80046ae:	490a      	ldr	r1, [pc, #40]	@ (80046d8 <HAL_RCC_ClockConfig+0x1cc>)
 80046b0:	5ccb      	ldrb	r3, [r1, r3]
 80046b2:	fa22 f303 	lsr.w	r3, r2, r3
 80046b6:	4a09      	ldr	r2, [pc, #36]	@ (80046dc <HAL_RCC_ClockConfig+0x1d0>)
 80046b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80046ba:	4b09      	ldr	r3, [pc, #36]	@ (80046e0 <HAL_RCC_ClockConfig+0x1d4>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4618      	mov	r0, r3
 80046c0:	f7fc fd00 	bl	80010c4 <HAL_InitTick>

  return HAL_OK;
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3710      	adds	r7, #16
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	40023c00 	.word	0x40023c00
 80046d4:	40023800 	.word	0x40023800
 80046d8:	08022180 	.word	0x08022180
 80046dc:	20000008 	.word	0x20000008
 80046e0:	2000000c 	.word	0x2000000c

080046e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046e8:	b094      	sub	sp, #80	@ 0x50
 80046ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80046ec:	2300      	movs	r3, #0
 80046ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80046f0:	2300      	movs	r3, #0
 80046f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046f4:	2300      	movs	r3, #0
 80046f6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80046f8:	2300      	movs	r3, #0
 80046fa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046fc:	4b79      	ldr	r3, [pc, #484]	@ (80048e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f003 030c 	and.w	r3, r3, #12
 8004704:	2b08      	cmp	r3, #8
 8004706:	d00d      	beq.n	8004724 <HAL_RCC_GetSysClockFreq+0x40>
 8004708:	2b08      	cmp	r3, #8
 800470a:	f200 80e1 	bhi.w	80048d0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800470e:	2b00      	cmp	r3, #0
 8004710:	d002      	beq.n	8004718 <HAL_RCC_GetSysClockFreq+0x34>
 8004712:	2b04      	cmp	r3, #4
 8004714:	d003      	beq.n	800471e <HAL_RCC_GetSysClockFreq+0x3a>
 8004716:	e0db      	b.n	80048d0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004718:	4b73      	ldr	r3, [pc, #460]	@ (80048e8 <HAL_RCC_GetSysClockFreq+0x204>)
 800471a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800471c:	e0db      	b.n	80048d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800471e:	4b72      	ldr	r3, [pc, #456]	@ (80048e8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004720:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004722:	e0d8      	b.n	80048d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004724:	4b6f      	ldr	r3, [pc, #444]	@ (80048e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800472c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800472e:	4b6d      	ldr	r3, [pc, #436]	@ (80048e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d063      	beq.n	8004802 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800473a:	4b6a      	ldr	r3, [pc, #424]	@ (80048e4 <HAL_RCC_GetSysClockFreq+0x200>)
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	099b      	lsrs	r3, r3, #6
 8004740:	2200      	movs	r2, #0
 8004742:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004744:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004748:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800474c:	633b      	str	r3, [r7, #48]	@ 0x30
 800474e:	2300      	movs	r3, #0
 8004750:	637b      	str	r3, [r7, #52]	@ 0x34
 8004752:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004756:	4622      	mov	r2, r4
 8004758:	462b      	mov	r3, r5
 800475a:	f04f 0000 	mov.w	r0, #0
 800475e:	f04f 0100 	mov.w	r1, #0
 8004762:	0159      	lsls	r1, r3, #5
 8004764:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004768:	0150      	lsls	r0, r2, #5
 800476a:	4602      	mov	r2, r0
 800476c:	460b      	mov	r3, r1
 800476e:	4621      	mov	r1, r4
 8004770:	1a51      	subs	r1, r2, r1
 8004772:	6139      	str	r1, [r7, #16]
 8004774:	4629      	mov	r1, r5
 8004776:	eb63 0301 	sbc.w	r3, r3, r1
 800477a:	617b      	str	r3, [r7, #20]
 800477c:	f04f 0200 	mov.w	r2, #0
 8004780:	f04f 0300 	mov.w	r3, #0
 8004784:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004788:	4659      	mov	r1, fp
 800478a:	018b      	lsls	r3, r1, #6
 800478c:	4651      	mov	r1, sl
 800478e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004792:	4651      	mov	r1, sl
 8004794:	018a      	lsls	r2, r1, #6
 8004796:	4651      	mov	r1, sl
 8004798:	ebb2 0801 	subs.w	r8, r2, r1
 800479c:	4659      	mov	r1, fp
 800479e:	eb63 0901 	sbc.w	r9, r3, r1
 80047a2:	f04f 0200 	mov.w	r2, #0
 80047a6:	f04f 0300 	mov.w	r3, #0
 80047aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80047ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047b6:	4690      	mov	r8, r2
 80047b8:	4699      	mov	r9, r3
 80047ba:	4623      	mov	r3, r4
 80047bc:	eb18 0303 	adds.w	r3, r8, r3
 80047c0:	60bb      	str	r3, [r7, #8]
 80047c2:	462b      	mov	r3, r5
 80047c4:	eb49 0303 	adc.w	r3, r9, r3
 80047c8:	60fb      	str	r3, [r7, #12]
 80047ca:	f04f 0200 	mov.w	r2, #0
 80047ce:	f04f 0300 	mov.w	r3, #0
 80047d2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80047d6:	4629      	mov	r1, r5
 80047d8:	028b      	lsls	r3, r1, #10
 80047da:	4621      	mov	r1, r4
 80047dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047e0:	4621      	mov	r1, r4
 80047e2:	028a      	lsls	r2, r1, #10
 80047e4:	4610      	mov	r0, r2
 80047e6:	4619      	mov	r1, r3
 80047e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047ea:	2200      	movs	r2, #0
 80047ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80047f4:	f7fb fd7c 	bl	80002f0 <__aeabi_uldivmod>
 80047f8:	4602      	mov	r2, r0
 80047fa:	460b      	mov	r3, r1
 80047fc:	4613      	mov	r3, r2
 80047fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004800:	e058      	b.n	80048b4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004802:	4b38      	ldr	r3, [pc, #224]	@ (80048e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	099b      	lsrs	r3, r3, #6
 8004808:	2200      	movs	r2, #0
 800480a:	4618      	mov	r0, r3
 800480c:	4611      	mov	r1, r2
 800480e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004812:	623b      	str	r3, [r7, #32]
 8004814:	2300      	movs	r3, #0
 8004816:	627b      	str	r3, [r7, #36]	@ 0x24
 8004818:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800481c:	4642      	mov	r2, r8
 800481e:	464b      	mov	r3, r9
 8004820:	f04f 0000 	mov.w	r0, #0
 8004824:	f04f 0100 	mov.w	r1, #0
 8004828:	0159      	lsls	r1, r3, #5
 800482a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800482e:	0150      	lsls	r0, r2, #5
 8004830:	4602      	mov	r2, r0
 8004832:	460b      	mov	r3, r1
 8004834:	4641      	mov	r1, r8
 8004836:	ebb2 0a01 	subs.w	sl, r2, r1
 800483a:	4649      	mov	r1, r9
 800483c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004840:	f04f 0200 	mov.w	r2, #0
 8004844:	f04f 0300 	mov.w	r3, #0
 8004848:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800484c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004850:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004854:	ebb2 040a 	subs.w	r4, r2, sl
 8004858:	eb63 050b 	sbc.w	r5, r3, fp
 800485c:	f04f 0200 	mov.w	r2, #0
 8004860:	f04f 0300 	mov.w	r3, #0
 8004864:	00eb      	lsls	r3, r5, #3
 8004866:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800486a:	00e2      	lsls	r2, r4, #3
 800486c:	4614      	mov	r4, r2
 800486e:	461d      	mov	r5, r3
 8004870:	4643      	mov	r3, r8
 8004872:	18e3      	adds	r3, r4, r3
 8004874:	603b      	str	r3, [r7, #0]
 8004876:	464b      	mov	r3, r9
 8004878:	eb45 0303 	adc.w	r3, r5, r3
 800487c:	607b      	str	r3, [r7, #4]
 800487e:	f04f 0200 	mov.w	r2, #0
 8004882:	f04f 0300 	mov.w	r3, #0
 8004886:	e9d7 4500 	ldrd	r4, r5, [r7]
 800488a:	4629      	mov	r1, r5
 800488c:	028b      	lsls	r3, r1, #10
 800488e:	4621      	mov	r1, r4
 8004890:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004894:	4621      	mov	r1, r4
 8004896:	028a      	lsls	r2, r1, #10
 8004898:	4610      	mov	r0, r2
 800489a:	4619      	mov	r1, r3
 800489c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800489e:	2200      	movs	r2, #0
 80048a0:	61bb      	str	r3, [r7, #24]
 80048a2:	61fa      	str	r2, [r7, #28]
 80048a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048a8:	f7fb fd22 	bl	80002f0 <__aeabi_uldivmod>
 80048ac:	4602      	mov	r2, r0
 80048ae:	460b      	mov	r3, r1
 80048b0:	4613      	mov	r3, r2
 80048b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80048b4:	4b0b      	ldr	r3, [pc, #44]	@ (80048e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	0c1b      	lsrs	r3, r3, #16
 80048ba:	f003 0303 	and.w	r3, r3, #3
 80048be:	3301      	adds	r3, #1
 80048c0:	005b      	lsls	r3, r3, #1
 80048c2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80048c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80048c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80048cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048ce:	e002      	b.n	80048d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048d0:	4b05      	ldr	r3, [pc, #20]	@ (80048e8 <HAL_RCC_GetSysClockFreq+0x204>)
 80048d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3750      	adds	r7, #80	@ 0x50
 80048dc:	46bd      	mov	sp, r7
 80048de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048e2:	bf00      	nop
 80048e4:	40023800 	.word	0x40023800
 80048e8:	00f42400 	.word	0x00f42400

080048ec <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048ec:	b480      	push	{r7}
 80048ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048f0:	4b03      	ldr	r3, [pc, #12]	@ (8004900 <HAL_RCC_GetHCLKFreq+0x14>)
 80048f2:	681b      	ldr	r3, [r3, #0]
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	46bd      	mov	sp, r7
 80048f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fc:	4770      	bx	lr
 80048fe:	bf00      	nop
 8004900:	20000008 	.word	0x20000008

08004904 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004908:	f7ff fff0 	bl	80048ec <HAL_RCC_GetHCLKFreq>
 800490c:	4602      	mov	r2, r0
 800490e:	4b05      	ldr	r3, [pc, #20]	@ (8004924 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	0a9b      	lsrs	r3, r3, #10
 8004914:	f003 0307 	and.w	r3, r3, #7
 8004918:	4903      	ldr	r1, [pc, #12]	@ (8004928 <HAL_RCC_GetPCLK1Freq+0x24>)
 800491a:	5ccb      	ldrb	r3, [r1, r3]
 800491c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004920:	4618      	mov	r0, r3
 8004922:	bd80      	pop	{r7, pc}
 8004924:	40023800 	.word	0x40023800
 8004928:	08022190 	.word	0x08022190

0800492c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004930:	f7ff ffdc 	bl	80048ec <HAL_RCC_GetHCLKFreq>
 8004934:	4602      	mov	r2, r0
 8004936:	4b05      	ldr	r3, [pc, #20]	@ (800494c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	0b5b      	lsrs	r3, r3, #13
 800493c:	f003 0307 	and.w	r3, r3, #7
 8004940:	4903      	ldr	r1, [pc, #12]	@ (8004950 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004942:	5ccb      	ldrb	r3, [r1, r3]
 8004944:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004948:	4618      	mov	r0, r3
 800494a:	bd80      	pop	{r7, pc}
 800494c:	40023800 	.word	0x40023800
 8004950:	08022190 	.word	0x08022190

08004954 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
 800495c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	220f      	movs	r2, #15
 8004962:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004964:	4b12      	ldr	r3, [pc, #72]	@ (80049b0 <HAL_RCC_GetClockConfig+0x5c>)
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	f003 0203 	and.w	r2, r3, #3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004970:	4b0f      	ldr	r3, [pc, #60]	@ (80049b0 <HAL_RCC_GetClockConfig+0x5c>)
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800497c:	4b0c      	ldr	r3, [pc, #48]	@ (80049b0 <HAL_RCC_GetClockConfig+0x5c>)
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004988:	4b09      	ldr	r3, [pc, #36]	@ (80049b0 <HAL_RCC_GetClockConfig+0x5c>)
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	08db      	lsrs	r3, r3, #3
 800498e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004996:	4b07      	ldr	r3, [pc, #28]	@ (80049b4 <HAL_RCC_GetClockConfig+0x60>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 020f 	and.w	r2, r3, #15
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	601a      	str	r2, [r3, #0]
}
 80049a2:	bf00      	nop
 80049a4:	370c      	adds	r7, #12
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	40023800 	.word	0x40023800
 80049b4:	40023c00 	.word	0x40023c00

080049b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b088      	sub	sp, #32
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80049c0:	2300      	movs	r3, #0
 80049c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80049c4:	2300      	movs	r3, #0
 80049c6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80049c8:	2300      	movs	r3, #0
 80049ca:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80049cc:	2300      	movs	r3, #0
 80049ce:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80049d0:	2300      	movs	r3, #0
 80049d2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0301 	and.w	r3, r3, #1
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d012      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80049e0:	4b69      	ldr	r3, [pc, #420]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	4a68      	ldr	r2, [pc, #416]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049e6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80049ea:	6093      	str	r3, [r2, #8]
 80049ec:	4b66      	ldr	r3, [pc, #408]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049ee:	689a      	ldr	r2, [r3, #8]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049f4:	4964      	ldr	r1, [pc, #400]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d101      	bne.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004a02:	2301      	movs	r3, #1
 8004a04:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d017      	beq.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a12:	4b5d      	ldr	r3, [pc, #372]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a18:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a20:	4959      	ldr	r1, [pc, #356]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a2c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a30:	d101      	bne.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004a32:	2301      	movs	r3, #1
 8004a34:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d101      	bne.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d017      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004a4e:	4b4e      	ldr	r3, [pc, #312]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a54:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5c:	494a      	ldr	r1, [pc, #296]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a6c:	d101      	bne.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d101      	bne.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d001      	beq.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0320 	and.w	r3, r3, #32
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	f000 808b 	beq.w	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a9c:	4b3a      	ldr	r3, [pc, #232]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa0:	4a39      	ldr	r2, [pc, #228]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aa2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004aa6:	6413      	str	r3, [r2, #64]	@ 0x40
 8004aa8:	4b37      	ldr	r3, [pc, #220]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ab0:	60bb      	str	r3, [r7, #8]
 8004ab2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004ab4:	4b35      	ldr	r3, [pc, #212]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a34      	ldr	r2, [pc, #208]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004aba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004abe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ac0:	f7fd f8c2 	bl	8001c48 <HAL_GetTick>
 8004ac4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004ac6:	e008      	b.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ac8:	f7fd f8be 	bl	8001c48 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	2b64      	cmp	r3, #100	@ 0x64
 8004ad4:	d901      	bls.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e38f      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004ada:	4b2c      	ldr	r3, [pc, #176]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d0f0      	beq.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ae6:	4b28      	ldr	r3, [pc, #160]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004aee:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d035      	beq.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004afa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004afe:	693a      	ldr	r2, [r7, #16]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d02e      	beq.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b04:	4b20      	ldr	r3, [pc, #128]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b0c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b0e:	4b1e      	ldr	r3, [pc, #120]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b12:	4a1d      	ldr	r2, [pc, #116]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b18:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b1a:	4b1b      	ldr	r3, [pc, #108]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b1e:	4a1a      	ldr	r2, [pc, #104]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b24:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004b26:	4a18      	ldr	r2, [pc, #96]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004b2c:	4b16      	ldr	r3, [pc, #88]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b30:	f003 0301 	and.w	r3, r3, #1
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d114      	bne.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b38:	f7fd f886 	bl	8001c48 <HAL_GetTick>
 8004b3c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b3e:	e00a      	b.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b40:	f7fd f882 	bl	8001c48 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e351      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b56:	4b0c      	ldr	r3, [pc, #48]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b5a:	f003 0302 	and.w	r3, r3, #2
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d0ee      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b6a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b6e:	d111      	bne.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004b70:	4b05      	ldr	r3, [pc, #20]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004b7c:	4b04      	ldr	r3, [pc, #16]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004b7e:	400b      	ands	r3, r1
 8004b80:	4901      	ldr	r1, [pc, #4]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	608b      	str	r3, [r1, #8]
 8004b86:	e00b      	b.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004b88:	40023800 	.word	0x40023800
 8004b8c:	40007000 	.word	0x40007000
 8004b90:	0ffffcff 	.word	0x0ffffcff
 8004b94:	4bac      	ldr	r3, [pc, #688]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	4aab      	ldr	r2, [pc, #684]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b9a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004b9e:	6093      	str	r3, [r2, #8]
 8004ba0:	4ba9      	ldr	r3, [pc, #676]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ba2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bac:	49a6      	ldr	r1, [pc, #664]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0310 	and.w	r3, r3, #16
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d010      	beq.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004bbe:	4ba2      	ldr	r3, [pc, #648]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bc4:	4aa0      	ldr	r2, [pc, #640]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bc6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004bca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004bce:	4b9e      	ldr	r3, [pc, #632]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bd0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd8:	499b      	ldr	r1, [pc, #620]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d00a      	beq.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004bec:	4b96      	ldr	r3, [pc, #600]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bf2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004bfa:	4993      	ldr	r1, [pc, #588]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d00a      	beq.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c0e:	4b8e      	ldr	r3, [pc, #568]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c14:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c1c:	498a      	ldr	r1, [pc, #552]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d00a      	beq.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c30:	4b85      	ldr	r3, [pc, #532]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c36:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c3e:	4982      	ldr	r1, [pc, #520]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c40:	4313      	orrs	r3, r2
 8004c42:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d00a      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004c52:	4b7d      	ldr	r3, [pc, #500]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c58:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c60:	4979      	ldr	r1, [pc, #484]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c62:	4313      	orrs	r3, r2
 8004c64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d00a      	beq.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c74:	4b74      	ldr	r3, [pc, #464]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c7a:	f023 0203 	bic.w	r2, r3, #3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c82:	4971      	ldr	r1, [pc, #452]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c84:	4313      	orrs	r3, r2
 8004c86:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d00a      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c96:	4b6c      	ldr	r3, [pc, #432]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c9c:	f023 020c 	bic.w	r2, r3, #12
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ca4:	4968      	ldr	r1, [pc, #416]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d00a      	beq.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004cb8:	4b63      	ldr	r3, [pc, #396]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cbe:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cc6:	4960      	ldr	r1, [pc, #384]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00a      	beq.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004cda:	4b5b      	ldr	r3, [pc, #364]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ce0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ce8:	4957      	ldr	r1, [pc, #348]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cea:	4313      	orrs	r3, r2
 8004cec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d00a      	beq.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004cfc:	4b52      	ldr	r3, [pc, #328]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d02:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d0a:	494f      	ldr	r1, [pc, #316]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00a      	beq.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004d1e:	4b4a      	ldr	r3, [pc, #296]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d24:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d2c:	4946      	ldr	r1, [pc, #280]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d00a      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004d40:	4b41      	ldr	r3, [pc, #260]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d46:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d4e:	493e      	ldr	r1, [pc, #248]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d50:	4313      	orrs	r3, r2
 8004d52:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00a      	beq.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004d62:	4b39      	ldr	r3, [pc, #228]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d68:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d70:	4935      	ldr	r1, [pc, #212]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d00a      	beq.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004d84:	4b30      	ldr	r3, [pc, #192]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d8a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d92:	492d      	ldr	r1, [pc, #180]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d94:	4313      	orrs	r3, r2
 8004d96:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d011      	beq.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004da6:	4b28      	ldr	r3, [pc, #160]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dac:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004db4:	4924      	ldr	r1, [pc, #144]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004db6:	4313      	orrs	r3, r2
 8004db8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dc0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dc4:	d101      	bne.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 0308 	and.w	r3, r3, #8
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d001      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00a      	beq.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004de6:	4b18      	ldr	r3, [pc, #96]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dec:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004df4:	4914      	ldr	r1, [pc, #80]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004df6:	4313      	orrs	r3, r2
 8004df8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d00b      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004e08:	4b0f      	ldr	r3, [pc, #60]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e0e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e18:	490b      	ldr	r1, [pc, #44]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d00f      	beq.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004e2c:	4b06      	ldr	r3, [pc, #24]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e32:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e3c:	4902      	ldr	r1, [pc, #8]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004e44:	e002      	b.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004e46:	bf00      	nop
 8004e48:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d00b      	beq.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004e58:	4b8a      	ldr	r3, [pc, #552]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e5e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e68:	4986      	ldr	r1, [pc, #536]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d00b      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004e7c:	4b81      	ldr	r3, [pc, #516]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e82:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e8c:	497d      	ldr	r1, [pc, #500]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d006      	beq.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	f000 80d6 	beq.w	8005054 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004ea8:	4b76      	ldr	r3, [pc, #472]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a75      	ldr	r2, [pc, #468]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004eae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004eb2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eb4:	f7fc fec8 	bl	8001c48 <HAL_GetTick>
 8004eb8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004eba:	e008      	b.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004ebc:	f7fc fec4 	bl	8001c48 <HAL_GetTick>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	2b64      	cmp	r3, #100	@ 0x64
 8004ec8:	d901      	bls.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e195      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ece:	4b6d      	ldr	r3, [pc, #436]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d1f0      	bne.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 0301 	and.w	r3, r3, #1
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d021      	beq.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d11d      	bne.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004eee:	4b65      	ldr	r3, [pc, #404]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ef0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ef4:	0c1b      	lsrs	r3, r3, #16
 8004ef6:	f003 0303 	and.w	r3, r3, #3
 8004efa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004efc:	4b61      	ldr	r3, [pc, #388]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004efe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f02:	0e1b      	lsrs	r3, r3, #24
 8004f04:	f003 030f 	and.w	r3, r3, #15
 8004f08:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	019a      	lsls	r2, r3, #6
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	041b      	lsls	r3, r3, #16
 8004f14:	431a      	orrs	r2, r3
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	061b      	lsls	r3, r3, #24
 8004f1a:	431a      	orrs	r2, r3
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	071b      	lsls	r3, r3, #28
 8004f22:	4958      	ldr	r1, [pc, #352]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d004      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f3e:	d00a      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d02e      	beq.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f54:	d129      	bne.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004f56:	4b4b      	ldr	r3, [pc, #300]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f5c:	0c1b      	lsrs	r3, r3, #16
 8004f5e:	f003 0303 	and.w	r3, r3, #3
 8004f62:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004f64:	4b47      	ldr	r3, [pc, #284]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f6a:	0f1b      	lsrs	r3, r3, #28
 8004f6c:	f003 0307 	and.w	r3, r3, #7
 8004f70:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	019a      	lsls	r2, r3, #6
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	041b      	lsls	r3, r3, #16
 8004f7c:	431a      	orrs	r2, r3
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	061b      	lsls	r3, r3, #24
 8004f84:	431a      	orrs	r2, r3
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	071b      	lsls	r3, r3, #28
 8004f8a:	493e      	ldr	r1, [pc, #248]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004f92:	4b3c      	ldr	r3, [pc, #240]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f98:	f023 021f 	bic.w	r2, r3, #31
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa0:	3b01      	subs	r3, #1
 8004fa2:	4938      	ldr	r1, [pc, #224]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d01d      	beq.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004fb6:	4b33      	ldr	r3, [pc, #204]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fbc:	0e1b      	lsrs	r3, r3, #24
 8004fbe:	f003 030f 	and.w	r3, r3, #15
 8004fc2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004fc4:	4b2f      	ldr	r3, [pc, #188]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fca:	0f1b      	lsrs	r3, r3, #28
 8004fcc:	f003 0307 	and.w	r3, r3, #7
 8004fd0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	019a      	lsls	r2, r3, #6
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	041b      	lsls	r3, r3, #16
 8004fde:	431a      	orrs	r2, r3
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	061b      	lsls	r3, r3, #24
 8004fe4:	431a      	orrs	r2, r3
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	071b      	lsls	r3, r3, #28
 8004fea:	4926      	ldr	r1, [pc, #152]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fec:	4313      	orrs	r3, r2
 8004fee:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d011      	beq.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	019a      	lsls	r2, r3, #6
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	691b      	ldr	r3, [r3, #16]
 8005008:	041b      	lsls	r3, r3, #16
 800500a:	431a      	orrs	r2, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	061b      	lsls	r3, r3, #24
 8005012:	431a      	orrs	r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	071b      	lsls	r3, r3, #28
 800501a:	491a      	ldr	r1, [pc, #104]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800501c:	4313      	orrs	r3, r2
 800501e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005022:	4b18      	ldr	r3, [pc, #96]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a17      	ldr	r2, [pc, #92]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005028:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800502c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800502e:	f7fc fe0b 	bl	8001c48 <HAL_GetTick>
 8005032:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005034:	e008      	b.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005036:	f7fc fe07 	bl	8001c48 <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	2b64      	cmp	r3, #100	@ 0x64
 8005042:	d901      	bls.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e0d8      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005048:	4b0e      	ldr	r3, [pc, #56]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005050:	2b00      	cmp	r3, #0
 8005052:	d0f0      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	2b01      	cmp	r3, #1
 8005058:	f040 80ce 	bne.w	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800505c:	4b09      	ldr	r3, [pc, #36]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a08      	ldr	r2, [pc, #32]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005062:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005066:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005068:	f7fc fdee 	bl	8001c48 <HAL_GetTick>
 800506c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800506e:	e00b      	b.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005070:	f7fc fdea 	bl	8001c48 <HAL_GetTick>
 8005074:	4602      	mov	r2, r0
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	2b64      	cmp	r3, #100	@ 0x64
 800507c:	d904      	bls.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800507e:	2303      	movs	r3, #3
 8005080:	e0bb      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005082:	bf00      	nop
 8005084:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005088:	4b5e      	ldr	r3, [pc, #376]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005090:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005094:	d0ec      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d003      	beq.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d009      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d02e      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d12a      	bne.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80050be:	4b51      	ldr	r3, [pc, #324]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050c4:	0c1b      	lsrs	r3, r3, #16
 80050c6:	f003 0303 	and.w	r3, r3, #3
 80050ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80050cc:	4b4d      	ldr	r3, [pc, #308]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050d2:	0f1b      	lsrs	r3, r3, #28
 80050d4:	f003 0307 	and.w	r3, r3, #7
 80050d8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	019a      	lsls	r2, r3, #6
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	041b      	lsls	r3, r3, #16
 80050e4:	431a      	orrs	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	061b      	lsls	r3, r3, #24
 80050ec:	431a      	orrs	r2, r3
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	071b      	lsls	r3, r3, #28
 80050f2:	4944      	ldr	r1, [pc, #272]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050f4:	4313      	orrs	r3, r2
 80050f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80050fa:	4b42      	ldr	r3, [pc, #264]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005100:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005108:	3b01      	subs	r3, #1
 800510a:	021b      	lsls	r3, r3, #8
 800510c:	493d      	ldr	r1, [pc, #244]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800510e:	4313      	orrs	r3, r2
 8005110:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800511c:	2b00      	cmp	r3, #0
 800511e:	d022      	beq.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005124:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005128:	d11d      	bne.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800512a:	4b36      	ldr	r3, [pc, #216]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800512c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005130:	0e1b      	lsrs	r3, r3, #24
 8005132:	f003 030f 	and.w	r3, r3, #15
 8005136:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005138:	4b32      	ldr	r3, [pc, #200]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800513a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800513e:	0f1b      	lsrs	r3, r3, #28
 8005140:	f003 0307 	and.w	r3, r3, #7
 8005144:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	695b      	ldr	r3, [r3, #20]
 800514a:	019a      	lsls	r2, r3, #6
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a1b      	ldr	r3, [r3, #32]
 8005150:	041b      	lsls	r3, r3, #16
 8005152:	431a      	orrs	r2, r3
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	061b      	lsls	r3, r3, #24
 8005158:	431a      	orrs	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	071b      	lsls	r3, r3, #28
 800515e:	4929      	ldr	r1, [pc, #164]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005160:	4313      	orrs	r3, r2
 8005162:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 0308 	and.w	r3, r3, #8
 800516e:	2b00      	cmp	r3, #0
 8005170:	d028      	beq.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005172:	4b24      	ldr	r3, [pc, #144]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005174:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005178:	0e1b      	lsrs	r3, r3, #24
 800517a:	f003 030f 	and.w	r3, r3, #15
 800517e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005180:	4b20      	ldr	r3, [pc, #128]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005186:	0c1b      	lsrs	r3, r3, #16
 8005188:	f003 0303 	and.w	r3, r3, #3
 800518c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	695b      	ldr	r3, [r3, #20]
 8005192:	019a      	lsls	r2, r3, #6
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	041b      	lsls	r3, r3, #16
 8005198:	431a      	orrs	r2, r3
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	061b      	lsls	r3, r3, #24
 800519e:	431a      	orrs	r2, r3
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	69db      	ldr	r3, [r3, #28]
 80051a4:	071b      	lsls	r3, r3, #28
 80051a6:	4917      	ldr	r1, [pc, #92]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051a8:	4313      	orrs	r3, r2
 80051aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80051ae:	4b15      	ldr	r3, [pc, #84]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80051b4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051bc:	4911      	ldr	r1, [pc, #68]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80051c4:	4b0f      	ldr	r3, [pc, #60]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a0e      	ldr	r2, [pc, #56]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051d0:	f7fc fd3a 	bl	8001c48 <HAL_GetTick>
 80051d4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80051d6:	e008      	b.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80051d8:	f7fc fd36 	bl	8001c48 <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	2b64      	cmp	r3, #100	@ 0x64
 80051e4:	d901      	bls.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e007      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80051ea:	4b06      	ldr	r3, [pc, #24]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051f6:	d1ef      	bne.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80051f8:	2300      	movs	r3, #0
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3720      	adds	r7, #32
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}
 8005202:	bf00      	nop
 8005204:	40023800 	.word	0x40023800

08005208 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b082      	sub	sp, #8
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d101      	bne.n	800521a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	e049      	b.n	80052ae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005220:	b2db      	uxtb	r3, r3
 8005222:	2b00      	cmp	r3, #0
 8005224:	d106      	bne.n	8005234 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f7fc fa4e 	bl	80016d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2202      	movs	r2, #2
 8005238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	3304      	adds	r3, #4
 8005244:	4619      	mov	r1, r3
 8005246:	4610      	mov	r0, r2
 8005248:	f000 fc88 	bl	8005b5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2201      	movs	r2, #1
 8005260:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2201      	movs	r2, #1
 8005268:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3708      	adds	r7, #8
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
	...

080052b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b085      	sub	sp, #20
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d001      	beq.n	80052d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	e054      	b.n	800537a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2202      	movs	r2, #2
 80052d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68da      	ldr	r2, [r3, #12]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f042 0201 	orr.w	r2, r2, #1
 80052e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a26      	ldr	r2, [pc, #152]	@ (8005388 <HAL_TIM_Base_Start_IT+0xd0>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d022      	beq.n	8005338 <HAL_TIM_Base_Start_IT+0x80>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052fa:	d01d      	beq.n	8005338 <HAL_TIM_Base_Start_IT+0x80>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a22      	ldr	r2, [pc, #136]	@ (800538c <HAL_TIM_Base_Start_IT+0xd4>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d018      	beq.n	8005338 <HAL_TIM_Base_Start_IT+0x80>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a21      	ldr	r2, [pc, #132]	@ (8005390 <HAL_TIM_Base_Start_IT+0xd8>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d013      	beq.n	8005338 <HAL_TIM_Base_Start_IT+0x80>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a1f      	ldr	r2, [pc, #124]	@ (8005394 <HAL_TIM_Base_Start_IT+0xdc>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d00e      	beq.n	8005338 <HAL_TIM_Base_Start_IT+0x80>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a1e      	ldr	r2, [pc, #120]	@ (8005398 <HAL_TIM_Base_Start_IT+0xe0>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d009      	beq.n	8005338 <HAL_TIM_Base_Start_IT+0x80>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a1c      	ldr	r2, [pc, #112]	@ (800539c <HAL_TIM_Base_Start_IT+0xe4>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d004      	beq.n	8005338 <HAL_TIM_Base_Start_IT+0x80>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a1b      	ldr	r2, [pc, #108]	@ (80053a0 <HAL_TIM_Base_Start_IT+0xe8>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d115      	bne.n	8005364 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	689a      	ldr	r2, [r3, #8]
 800533e:	4b19      	ldr	r3, [pc, #100]	@ (80053a4 <HAL_TIM_Base_Start_IT+0xec>)
 8005340:	4013      	ands	r3, r2
 8005342:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2b06      	cmp	r3, #6
 8005348:	d015      	beq.n	8005376 <HAL_TIM_Base_Start_IT+0xbe>
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005350:	d011      	beq.n	8005376 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f042 0201 	orr.w	r2, r2, #1
 8005360:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005362:	e008      	b.n	8005376 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f042 0201 	orr.w	r2, r2, #1
 8005372:	601a      	str	r2, [r3, #0]
 8005374:	e000      	b.n	8005378 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005376:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3714      	adds	r7, #20
 800537e:	46bd      	mov	sp, r7
 8005380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005384:	4770      	bx	lr
 8005386:	bf00      	nop
 8005388:	40010000 	.word	0x40010000
 800538c:	40000400 	.word	0x40000400
 8005390:	40000800 	.word	0x40000800
 8005394:	40000c00 	.word	0x40000c00
 8005398:	40010400 	.word	0x40010400
 800539c:	40014000 	.word	0x40014000
 80053a0:	40001800 	.word	0x40001800
 80053a4:	00010007 	.word	0x00010007

080053a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b082      	sub	sp, #8
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d101      	bne.n	80053ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e049      	b.n	800544e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d106      	bne.n	80053d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f7fc f95e 	bl	8001690 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2202      	movs	r2, #2
 80053d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	3304      	adds	r3, #4
 80053e4:	4619      	mov	r1, r3
 80053e6:	4610      	mov	r0, r2
 80053e8:	f000 fbb8 	bl	8005b5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2201      	movs	r2, #1
 80053f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2201      	movs	r2, #1
 8005418:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	3708      	adds	r7, #8
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}

08005456 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005456:	b580      	push	{r7, lr}
 8005458:	b082      	sub	sp, #8
 800545a:	af00      	add	r7, sp, #0
 800545c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d101      	bne.n	8005468 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	e049      	b.n	80054fc <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800546e:	b2db      	uxtb	r3, r3
 8005470:	2b00      	cmp	r3, #0
 8005472:	d106      	bne.n	8005482 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f000 f841 	bl	8005504 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2202      	movs	r2, #2
 8005486:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	3304      	adds	r3, #4
 8005492:	4619      	mov	r1, r3
 8005494:	4610      	mov	r0, r2
 8005496:	f000 fb61 	bl	8005b5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2201      	movs	r2, #1
 800549e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2201      	movs	r2, #1
 80054a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2201      	movs	r2, #1
 80054ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2201      	movs	r2, #1
 80054b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2201      	movs	r2, #1
 80054be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2201      	movs	r2, #1
 80054c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2201      	movs	r2, #1
 80054ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2201      	movs	r2, #1
 80054de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2201      	movs	r2, #1
 80054e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80054fa:	2300      	movs	r3, #0
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3708      	adds	r7, #8
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}

08005504 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b084      	sub	sp, #16
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	691b      	ldr	r3, [r3, #16]
 800552e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	f003 0302 	and.w	r3, r3, #2
 8005536:	2b00      	cmp	r3, #0
 8005538:	d020      	beq.n	800557c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f003 0302 	and.w	r3, r3, #2
 8005540:	2b00      	cmp	r3, #0
 8005542:	d01b      	beq.n	800557c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f06f 0202 	mvn.w	r2, #2
 800554c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2201      	movs	r2, #1
 8005552:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	699b      	ldr	r3, [r3, #24]
 800555a:	f003 0303 	and.w	r3, r3, #3
 800555e:	2b00      	cmp	r3, #0
 8005560:	d003      	beq.n	800556a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f000 fadc 	bl	8005b20 <HAL_TIM_IC_CaptureCallback>
 8005568:	e005      	b.n	8005576 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 face 	bl	8005b0c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f000 fadf 	bl	8005b34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	f003 0304 	and.w	r3, r3, #4
 8005582:	2b00      	cmp	r3, #0
 8005584:	d020      	beq.n	80055c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f003 0304 	and.w	r3, r3, #4
 800558c:	2b00      	cmp	r3, #0
 800558e:	d01b      	beq.n	80055c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f06f 0204 	mvn.w	r2, #4
 8005598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2202      	movs	r2, #2
 800559e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d003      	beq.n	80055b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f000 fab6 	bl	8005b20 <HAL_TIM_IC_CaptureCallback>
 80055b4:	e005      	b.n	80055c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 faa8 	bl	8005b0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f000 fab9 	bl	8005b34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	f003 0308 	and.w	r3, r3, #8
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d020      	beq.n	8005614 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f003 0308 	and.w	r3, r3, #8
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d01b      	beq.n	8005614 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f06f 0208 	mvn.w	r2, #8
 80055e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2204      	movs	r2, #4
 80055ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	69db      	ldr	r3, [r3, #28]
 80055f2:	f003 0303 	and.w	r3, r3, #3
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d003      	beq.n	8005602 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f000 fa90 	bl	8005b20 <HAL_TIM_IC_CaptureCallback>
 8005600:	e005      	b.n	800560e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f000 fa82 	bl	8005b0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	f000 fa93 	bl	8005b34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2200      	movs	r2, #0
 8005612:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	f003 0310 	and.w	r3, r3, #16
 800561a:	2b00      	cmp	r3, #0
 800561c:	d020      	beq.n	8005660 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	f003 0310 	and.w	r3, r3, #16
 8005624:	2b00      	cmp	r3, #0
 8005626:	d01b      	beq.n	8005660 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f06f 0210 	mvn.w	r2, #16
 8005630:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2208      	movs	r2, #8
 8005636:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	69db      	ldr	r3, [r3, #28]
 800563e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005642:	2b00      	cmp	r3, #0
 8005644:	d003      	beq.n	800564e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f000 fa6a 	bl	8005b20 <HAL_TIM_IC_CaptureCallback>
 800564c:	e005      	b.n	800565a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f000 fa5c 	bl	8005b0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f000 fa6d 	bl	8005b34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00c      	beq.n	8005684 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	f003 0301 	and.w	r3, r3, #1
 8005670:	2b00      	cmp	r3, #0
 8005672:	d007      	beq.n	8005684 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f06f 0201 	mvn.w	r2, #1
 800567c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f7fb fce0 	bl	8001044 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800568a:	2b00      	cmp	r3, #0
 800568c:	d104      	bne.n	8005698 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005694:	2b00      	cmp	r3, #0
 8005696:	d00c      	beq.n	80056b2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d007      	beq.n	80056b2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80056aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f001 f8ad 	bl	800680c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d00c      	beq.n	80056d6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d007      	beq.n	80056d6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80056ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f001 f8a5 	bl	8006820 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d00c      	beq.n	80056fa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d007      	beq.n	80056fa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80056f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f000 fa27 	bl	8005b48 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	f003 0320 	and.w	r3, r3, #32
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00c      	beq.n	800571e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f003 0320 	and.w	r3, r3, #32
 800570a:	2b00      	cmp	r3, #0
 800570c:	d007      	beq.n	800571e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f06f 0220 	mvn.w	r2, #32
 8005716:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f001 f86d 	bl	80067f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800571e:	bf00      	nop
 8005720:	3710      	adds	r7, #16
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}

08005726 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005726:	b580      	push	{r7, lr}
 8005728:	b086      	sub	sp, #24
 800572a:	af00      	add	r7, sp, #0
 800572c:	60f8      	str	r0, [r7, #12]
 800572e:	60b9      	str	r1, [r7, #8]
 8005730:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005732:	2300      	movs	r3, #0
 8005734:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800573c:	2b01      	cmp	r3, #1
 800573e:	d101      	bne.n	8005744 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005740:	2302      	movs	r3, #2
 8005742:	e088      	b.n	8005856 <HAL_TIM_IC_ConfigChannel+0x130>
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d11b      	bne.n	800578a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005762:	f000 fd93 	bl	800628c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	699a      	ldr	r2, [r3, #24]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f022 020c 	bic.w	r2, r2, #12
 8005774:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	6999      	ldr	r1, [r3, #24]
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	689a      	ldr	r2, [r3, #8]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	430a      	orrs	r2, r1
 8005786:	619a      	str	r2, [r3, #24]
 8005788:	e060      	b.n	800584c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2b04      	cmp	r3, #4
 800578e:	d11c      	bne.n	80057ca <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80057a0:	f000 fe17 	bl	80063d2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	699a      	ldr	r2, [r3, #24]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80057b2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	6999      	ldr	r1, [r3, #24]
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	021a      	lsls	r2, r3, #8
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	430a      	orrs	r2, r1
 80057c6:	619a      	str	r2, [r3, #24]
 80057c8:	e040      	b.n	800584c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2b08      	cmp	r3, #8
 80057ce:	d11b      	bne.n	8005808 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80057e0:	f000 fe64 	bl	80064ac <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	69da      	ldr	r2, [r3, #28]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f022 020c 	bic.w	r2, r2, #12
 80057f2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	69d9      	ldr	r1, [r3, #28]
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	689a      	ldr	r2, [r3, #8]
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	430a      	orrs	r2, r1
 8005804:	61da      	str	r2, [r3, #28]
 8005806:	e021      	b.n	800584c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2b0c      	cmp	r3, #12
 800580c:	d11c      	bne.n	8005848 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800581e:	f000 fe81 	bl	8006524 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	69da      	ldr	r2, [r3, #28]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005830:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	69d9      	ldr	r1, [r3, #28]
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	021a      	lsls	r2, r3, #8
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	430a      	orrs	r2, r1
 8005844:	61da      	str	r2, [r3, #28]
 8005846:	e001      	b.n	800584c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2200      	movs	r2, #0
 8005850:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005854:	7dfb      	ldrb	r3, [r7, #23]
}
 8005856:	4618      	mov	r0, r3
 8005858:	3718      	adds	r7, #24
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
	...

08005860 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b086      	sub	sp, #24
 8005864:	af00      	add	r7, sp, #0
 8005866:	60f8      	str	r0, [r7, #12]
 8005868:	60b9      	str	r1, [r7, #8]
 800586a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800586c:	2300      	movs	r3, #0
 800586e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005876:	2b01      	cmp	r3, #1
 8005878:	d101      	bne.n	800587e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800587a:	2302      	movs	r3, #2
 800587c:	e0ff      	b.n	8005a7e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2201      	movs	r2, #1
 8005882:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2b14      	cmp	r3, #20
 800588a:	f200 80f0 	bhi.w	8005a6e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800588e:	a201      	add	r2, pc, #4	@ (adr r2, 8005894 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005894:	080058e9 	.word	0x080058e9
 8005898:	08005a6f 	.word	0x08005a6f
 800589c:	08005a6f 	.word	0x08005a6f
 80058a0:	08005a6f 	.word	0x08005a6f
 80058a4:	08005929 	.word	0x08005929
 80058a8:	08005a6f 	.word	0x08005a6f
 80058ac:	08005a6f 	.word	0x08005a6f
 80058b0:	08005a6f 	.word	0x08005a6f
 80058b4:	0800596b 	.word	0x0800596b
 80058b8:	08005a6f 	.word	0x08005a6f
 80058bc:	08005a6f 	.word	0x08005a6f
 80058c0:	08005a6f 	.word	0x08005a6f
 80058c4:	080059ab 	.word	0x080059ab
 80058c8:	08005a6f 	.word	0x08005a6f
 80058cc:	08005a6f 	.word	0x08005a6f
 80058d0:	08005a6f 	.word	0x08005a6f
 80058d4:	080059ed 	.word	0x080059ed
 80058d8:	08005a6f 	.word	0x08005a6f
 80058dc:	08005a6f 	.word	0x08005a6f
 80058e0:	08005a6f 	.word	0x08005a6f
 80058e4:	08005a2d 	.word	0x08005a2d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	68b9      	ldr	r1, [r7, #8]
 80058ee:	4618      	mov	r0, r3
 80058f0:	f000 f9da 	bl	8005ca8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	699a      	ldr	r2, [r3, #24]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f042 0208 	orr.w	r2, r2, #8
 8005902:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	699a      	ldr	r2, [r3, #24]
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f022 0204 	bic.w	r2, r2, #4
 8005912:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	6999      	ldr	r1, [r3, #24]
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	691a      	ldr	r2, [r3, #16]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	430a      	orrs	r2, r1
 8005924:	619a      	str	r2, [r3, #24]
      break;
 8005926:	e0a5      	b.n	8005a74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	68b9      	ldr	r1, [r7, #8]
 800592e:	4618      	mov	r0, r3
 8005930:	f000 fa2c 	bl	8005d8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	699a      	ldr	r2, [r3, #24]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005942:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	699a      	ldr	r2, [r3, #24]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005952:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	6999      	ldr	r1, [r3, #24]
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	691b      	ldr	r3, [r3, #16]
 800595e:	021a      	lsls	r2, r3, #8
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	430a      	orrs	r2, r1
 8005966:	619a      	str	r2, [r3, #24]
      break;
 8005968:	e084      	b.n	8005a74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68b9      	ldr	r1, [r7, #8]
 8005970:	4618      	mov	r0, r3
 8005972:	f000 fa83 	bl	8005e7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	69da      	ldr	r2, [r3, #28]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f042 0208 	orr.w	r2, r2, #8
 8005984:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	69da      	ldr	r2, [r3, #28]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f022 0204 	bic.w	r2, r2, #4
 8005994:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	69d9      	ldr	r1, [r3, #28]
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	691a      	ldr	r2, [r3, #16]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	430a      	orrs	r2, r1
 80059a6:	61da      	str	r2, [r3, #28]
      break;
 80059a8:	e064      	b.n	8005a74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68b9      	ldr	r1, [r7, #8]
 80059b0:	4618      	mov	r0, r3
 80059b2:	f000 fad9 	bl	8005f68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	69da      	ldr	r2, [r3, #28]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	69da      	ldr	r2, [r3, #28]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	69d9      	ldr	r1, [r3, #28]
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	691b      	ldr	r3, [r3, #16]
 80059e0:	021a      	lsls	r2, r3, #8
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	430a      	orrs	r2, r1
 80059e8:	61da      	str	r2, [r3, #28]
      break;
 80059ea:	e043      	b.n	8005a74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	68b9      	ldr	r1, [r7, #8]
 80059f2:	4618      	mov	r0, r3
 80059f4:	f000 fb10 	bl	8006018 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f042 0208 	orr.w	r2, r2, #8
 8005a06:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f022 0204 	bic.w	r2, r2, #4
 8005a16:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	691a      	ldr	r2, [r3, #16]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	430a      	orrs	r2, r1
 8005a28:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005a2a:	e023      	b.n	8005a74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	68b9      	ldr	r1, [r7, #8]
 8005a32:	4618      	mov	r0, r3
 8005a34:	f000 fb42 	bl	80060bc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a46:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a56:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	021a      	lsls	r2, r3, #8
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005a6c:	e002      	b.n	8005a74 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	75fb      	strb	r3, [r7, #23]
      break;
 8005a72:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2200      	movs	r2, #0
 8005a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3718      	adds	r7, #24
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
 8005a86:	bf00      	nop

08005a88 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b082      	sub	sp, #8
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d101      	bne.n	8005aa0 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005a9c:	2302      	movs	r3, #2
 8005a9e:	e031      	b.n	8005b04 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2202      	movs	r2, #2
 8005aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005ab0:	6839      	ldr	r1, [r7, #0]
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f000 fb56 	bl	8006164 <TIM_SlaveTimer_SetConfig>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d009      	beq.n	8005ad2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e018      	b.n	8005b04 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	68da      	ldr	r2, [r3, #12]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ae0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	68da      	ldr	r2, [r3, #12]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005af0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2201      	movs	r2, #1
 8005af6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005b02:	2300      	movs	r3, #0
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3708      	adds	r7, #8
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}

08005b0c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b50:	bf00      	nop
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b085      	sub	sp, #20
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a43      	ldr	r2, [pc, #268]	@ (8005c7c <TIM_Base_SetConfig+0x120>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d013      	beq.n	8005b9c <TIM_Base_SetConfig+0x40>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b7a:	d00f      	beq.n	8005b9c <TIM_Base_SetConfig+0x40>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a40      	ldr	r2, [pc, #256]	@ (8005c80 <TIM_Base_SetConfig+0x124>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d00b      	beq.n	8005b9c <TIM_Base_SetConfig+0x40>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a3f      	ldr	r2, [pc, #252]	@ (8005c84 <TIM_Base_SetConfig+0x128>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d007      	beq.n	8005b9c <TIM_Base_SetConfig+0x40>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a3e      	ldr	r2, [pc, #248]	@ (8005c88 <TIM_Base_SetConfig+0x12c>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d003      	beq.n	8005b9c <TIM_Base_SetConfig+0x40>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a3d      	ldr	r2, [pc, #244]	@ (8005c8c <TIM_Base_SetConfig+0x130>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d108      	bne.n	8005bae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ba2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	68fa      	ldr	r2, [r7, #12]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a32      	ldr	r2, [pc, #200]	@ (8005c7c <TIM_Base_SetConfig+0x120>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d02b      	beq.n	8005c0e <TIM_Base_SetConfig+0xb2>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bbc:	d027      	beq.n	8005c0e <TIM_Base_SetConfig+0xb2>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a2f      	ldr	r2, [pc, #188]	@ (8005c80 <TIM_Base_SetConfig+0x124>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d023      	beq.n	8005c0e <TIM_Base_SetConfig+0xb2>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a2e      	ldr	r2, [pc, #184]	@ (8005c84 <TIM_Base_SetConfig+0x128>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d01f      	beq.n	8005c0e <TIM_Base_SetConfig+0xb2>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a2d      	ldr	r2, [pc, #180]	@ (8005c88 <TIM_Base_SetConfig+0x12c>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d01b      	beq.n	8005c0e <TIM_Base_SetConfig+0xb2>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4a2c      	ldr	r2, [pc, #176]	@ (8005c8c <TIM_Base_SetConfig+0x130>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d017      	beq.n	8005c0e <TIM_Base_SetConfig+0xb2>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a2b      	ldr	r2, [pc, #172]	@ (8005c90 <TIM_Base_SetConfig+0x134>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d013      	beq.n	8005c0e <TIM_Base_SetConfig+0xb2>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4a2a      	ldr	r2, [pc, #168]	@ (8005c94 <TIM_Base_SetConfig+0x138>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d00f      	beq.n	8005c0e <TIM_Base_SetConfig+0xb2>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a29      	ldr	r2, [pc, #164]	@ (8005c98 <TIM_Base_SetConfig+0x13c>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d00b      	beq.n	8005c0e <TIM_Base_SetConfig+0xb2>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a28      	ldr	r2, [pc, #160]	@ (8005c9c <TIM_Base_SetConfig+0x140>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d007      	beq.n	8005c0e <TIM_Base_SetConfig+0xb2>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	4a27      	ldr	r2, [pc, #156]	@ (8005ca0 <TIM_Base_SetConfig+0x144>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d003      	beq.n	8005c0e <TIM_Base_SetConfig+0xb2>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	4a26      	ldr	r2, [pc, #152]	@ (8005ca4 <TIM_Base_SetConfig+0x148>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d108      	bne.n	8005c20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	68db      	ldr	r3, [r3, #12]
 8005c1a:	68fa      	ldr	r2, [r7, #12]
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	695b      	ldr	r3, [r3, #20]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	689a      	ldr	r2, [r3, #8]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	4a0e      	ldr	r2, [pc, #56]	@ (8005c7c <TIM_Base_SetConfig+0x120>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d003      	beq.n	8005c4e <TIM_Base_SetConfig+0xf2>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	4a10      	ldr	r2, [pc, #64]	@ (8005c8c <TIM_Base_SetConfig+0x130>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d103      	bne.n	8005c56 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	691a      	ldr	r2, [r3, #16]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f043 0204 	orr.w	r2, r3, #4
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2201      	movs	r2, #1
 8005c66:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	68fa      	ldr	r2, [r7, #12]
 8005c6c:	601a      	str	r2, [r3, #0]
}
 8005c6e:	bf00      	nop
 8005c70:	3714      	adds	r7, #20
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	40010000 	.word	0x40010000
 8005c80:	40000400 	.word	0x40000400
 8005c84:	40000800 	.word	0x40000800
 8005c88:	40000c00 	.word	0x40000c00
 8005c8c:	40010400 	.word	0x40010400
 8005c90:	40014000 	.word	0x40014000
 8005c94:	40014400 	.word	0x40014400
 8005c98:	40014800 	.word	0x40014800
 8005c9c:	40001800 	.word	0x40001800
 8005ca0:	40001c00 	.word	0x40001c00
 8005ca4:	40002000 	.word	0x40002000

08005ca8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b087      	sub	sp, #28
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a1b      	ldr	r3, [r3, #32]
 8005cb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6a1b      	ldr	r3, [r3, #32]
 8005cbc:	f023 0201 	bic.w	r2, r3, #1
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	699b      	ldr	r3, [r3, #24]
 8005cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005cd0:	68fa      	ldr	r2, [r7, #12]
 8005cd2:	4b2b      	ldr	r3, [pc, #172]	@ (8005d80 <TIM_OC1_SetConfig+0xd8>)
 8005cd4:	4013      	ands	r3, r2
 8005cd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f023 0303 	bic.w	r3, r3, #3
 8005cde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	68fa      	ldr	r2, [r7, #12]
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	f023 0302 	bic.w	r3, r3, #2
 8005cf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a21      	ldr	r2, [pc, #132]	@ (8005d84 <TIM_OC1_SetConfig+0xdc>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d003      	beq.n	8005d0c <TIM_OC1_SetConfig+0x64>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	4a20      	ldr	r2, [pc, #128]	@ (8005d88 <TIM_OC1_SetConfig+0xe0>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d10c      	bne.n	8005d26 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	f023 0308 	bic.w	r3, r3, #8
 8005d12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	697a      	ldr	r2, [r7, #20]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	f023 0304 	bic.w	r3, r3, #4
 8005d24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a16      	ldr	r2, [pc, #88]	@ (8005d84 <TIM_OC1_SetConfig+0xdc>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d003      	beq.n	8005d36 <TIM_OC1_SetConfig+0x8e>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	4a15      	ldr	r2, [pc, #84]	@ (8005d88 <TIM_OC1_SetConfig+0xe0>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d111      	bne.n	8005d5a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	695b      	ldr	r3, [r3, #20]
 8005d4a:	693a      	ldr	r2, [r7, #16]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	699b      	ldr	r3, [r3, #24]
 8005d54:	693a      	ldr	r2, [r7, #16]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	693a      	ldr	r2, [r7, #16]
 8005d5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	68fa      	ldr	r2, [r7, #12]
 8005d64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	685a      	ldr	r2, [r3, #4]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	697a      	ldr	r2, [r7, #20]
 8005d72:	621a      	str	r2, [r3, #32]
}
 8005d74:	bf00      	nop
 8005d76:	371c      	adds	r7, #28
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr
 8005d80:	fffeff8f 	.word	0xfffeff8f
 8005d84:	40010000 	.word	0x40010000
 8005d88:	40010400 	.word	0x40010400

08005d8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b087      	sub	sp, #28
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6a1b      	ldr	r3, [r3, #32]
 8005d9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6a1b      	ldr	r3, [r3, #32]
 8005da0:	f023 0210 	bic.w	r2, r3, #16
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	699b      	ldr	r3, [r3, #24]
 8005db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005db4:	68fa      	ldr	r2, [r7, #12]
 8005db6:	4b2e      	ldr	r3, [pc, #184]	@ (8005e70 <TIM_OC2_SetConfig+0xe4>)
 8005db8:	4013      	ands	r3, r2
 8005dba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	021b      	lsls	r3, r3, #8
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	f023 0320 	bic.w	r3, r3, #32
 8005dd6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	011b      	lsls	r3, r3, #4
 8005dde:	697a      	ldr	r2, [r7, #20]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4a23      	ldr	r2, [pc, #140]	@ (8005e74 <TIM_OC2_SetConfig+0xe8>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d003      	beq.n	8005df4 <TIM_OC2_SetConfig+0x68>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	4a22      	ldr	r2, [pc, #136]	@ (8005e78 <TIM_OC2_SetConfig+0xec>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d10d      	bne.n	8005e10 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005dfa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	68db      	ldr	r3, [r3, #12]
 8005e00:	011b      	lsls	r3, r3, #4
 8005e02:	697a      	ldr	r2, [r7, #20]
 8005e04:	4313      	orrs	r3, r2
 8005e06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e0e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	4a18      	ldr	r2, [pc, #96]	@ (8005e74 <TIM_OC2_SetConfig+0xe8>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d003      	beq.n	8005e20 <TIM_OC2_SetConfig+0x94>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4a17      	ldr	r2, [pc, #92]	@ (8005e78 <TIM_OC2_SetConfig+0xec>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d113      	bne.n	8005e48 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	695b      	ldr	r3, [r3, #20]
 8005e34:	009b      	lsls	r3, r3, #2
 8005e36:	693a      	ldr	r2, [r7, #16]
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	699b      	ldr	r3, [r3, #24]
 8005e40:	009b      	lsls	r3, r3, #2
 8005e42:	693a      	ldr	r2, [r7, #16]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	693a      	ldr	r2, [r7, #16]
 8005e4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	68fa      	ldr	r2, [r7, #12]
 8005e52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	685a      	ldr	r2, [r3, #4]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	697a      	ldr	r2, [r7, #20]
 8005e60:	621a      	str	r2, [r3, #32]
}
 8005e62:	bf00      	nop
 8005e64:	371c      	adds	r7, #28
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop
 8005e70:	feff8fff 	.word	0xfeff8fff
 8005e74:	40010000 	.word	0x40010000
 8005e78:	40010400 	.word	0x40010400

08005e7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b087      	sub	sp, #28
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a1b      	ldr	r3, [r3, #32]
 8005e8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a1b      	ldr	r3, [r3, #32]
 8005e90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	69db      	ldr	r3, [r3, #28]
 8005ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ea4:	68fa      	ldr	r2, [r7, #12]
 8005ea6:	4b2d      	ldr	r3, [pc, #180]	@ (8005f5c <TIM_OC3_SetConfig+0xe0>)
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f023 0303 	bic.w	r3, r3, #3
 8005eb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	68fa      	ldr	r2, [r7, #12]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ec4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	021b      	lsls	r3, r3, #8
 8005ecc:	697a      	ldr	r2, [r7, #20]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4a22      	ldr	r2, [pc, #136]	@ (8005f60 <TIM_OC3_SetConfig+0xe4>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d003      	beq.n	8005ee2 <TIM_OC3_SetConfig+0x66>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a21      	ldr	r2, [pc, #132]	@ (8005f64 <TIM_OC3_SetConfig+0xe8>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d10d      	bne.n	8005efe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005ee8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	021b      	lsls	r3, r3, #8
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005efc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a17      	ldr	r2, [pc, #92]	@ (8005f60 <TIM_OC3_SetConfig+0xe4>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d003      	beq.n	8005f0e <TIM_OC3_SetConfig+0x92>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a16      	ldr	r2, [pc, #88]	@ (8005f64 <TIM_OC3_SetConfig+0xe8>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d113      	bne.n	8005f36 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	695b      	ldr	r3, [r3, #20]
 8005f22:	011b      	lsls	r3, r3, #4
 8005f24:	693a      	ldr	r2, [r7, #16]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	699b      	ldr	r3, [r3, #24]
 8005f2e:	011b      	lsls	r3, r3, #4
 8005f30:	693a      	ldr	r2, [r7, #16]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	693a      	ldr	r2, [r7, #16]
 8005f3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	685a      	ldr	r2, [r3, #4]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	697a      	ldr	r2, [r7, #20]
 8005f4e:	621a      	str	r2, [r3, #32]
}
 8005f50:	bf00      	nop
 8005f52:	371c      	adds	r7, #28
 8005f54:	46bd      	mov	sp, r7
 8005f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5a:	4770      	bx	lr
 8005f5c:	fffeff8f 	.word	0xfffeff8f
 8005f60:	40010000 	.word	0x40010000
 8005f64:	40010400 	.word	0x40010400

08005f68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b087      	sub	sp, #28
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6a1b      	ldr	r3, [r3, #32]
 8005f76:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6a1b      	ldr	r3, [r3, #32]
 8005f7c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	69db      	ldr	r3, [r3, #28]
 8005f8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f90:	68fa      	ldr	r2, [r7, #12]
 8005f92:	4b1e      	ldr	r3, [pc, #120]	@ (800600c <TIM_OC4_SetConfig+0xa4>)
 8005f94:	4013      	ands	r3, r2
 8005f96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	021b      	lsls	r3, r3, #8
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005fb2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	031b      	lsls	r3, r3, #12
 8005fba:	693a      	ldr	r2, [r7, #16]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	4a13      	ldr	r2, [pc, #76]	@ (8006010 <TIM_OC4_SetConfig+0xa8>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d003      	beq.n	8005fd0 <TIM_OC4_SetConfig+0x68>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	4a12      	ldr	r2, [pc, #72]	@ (8006014 <TIM_OC4_SetConfig+0xac>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d109      	bne.n	8005fe4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005fd6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	695b      	ldr	r3, [r3, #20]
 8005fdc:	019b      	lsls	r3, r3, #6
 8005fde:	697a      	ldr	r2, [r7, #20]
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	697a      	ldr	r2, [r7, #20]
 8005fe8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	68fa      	ldr	r2, [r7, #12]
 8005fee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	685a      	ldr	r2, [r3, #4]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	693a      	ldr	r2, [r7, #16]
 8005ffc:	621a      	str	r2, [r3, #32]
}
 8005ffe:	bf00      	nop
 8006000:	371c      	adds	r7, #28
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr
 800600a:	bf00      	nop
 800600c:	feff8fff 	.word	0xfeff8fff
 8006010:	40010000 	.word	0x40010000
 8006014:	40010400 	.word	0x40010400

08006018 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006018:	b480      	push	{r7}
 800601a:	b087      	sub	sp, #28
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6a1b      	ldr	r3, [r3, #32]
 8006026:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6a1b      	ldr	r3, [r3, #32]
 800602c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800603e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006040:	68fa      	ldr	r2, [r7, #12]
 8006042:	4b1b      	ldr	r3, [pc, #108]	@ (80060b0 <TIM_OC5_SetConfig+0x98>)
 8006044:	4013      	ands	r3, r2
 8006046:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	4313      	orrs	r3, r2
 8006050:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006058:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	041b      	lsls	r3, r3, #16
 8006060:	693a      	ldr	r2, [r7, #16]
 8006062:	4313      	orrs	r3, r2
 8006064:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a12      	ldr	r2, [pc, #72]	@ (80060b4 <TIM_OC5_SetConfig+0x9c>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d003      	beq.n	8006076 <TIM_OC5_SetConfig+0x5e>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a11      	ldr	r2, [pc, #68]	@ (80060b8 <TIM_OC5_SetConfig+0xa0>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d109      	bne.n	800608a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800607c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	695b      	ldr	r3, [r3, #20]
 8006082:	021b      	lsls	r3, r3, #8
 8006084:	697a      	ldr	r2, [r7, #20]
 8006086:	4313      	orrs	r3, r2
 8006088:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	697a      	ldr	r2, [r7, #20]
 800608e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	68fa      	ldr	r2, [r7, #12]
 8006094:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	685a      	ldr	r2, [r3, #4]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	693a      	ldr	r2, [r7, #16]
 80060a2:	621a      	str	r2, [r3, #32]
}
 80060a4:	bf00      	nop
 80060a6:	371c      	adds	r7, #28
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr
 80060b0:	fffeff8f 	.word	0xfffeff8f
 80060b4:	40010000 	.word	0x40010000
 80060b8:	40010400 	.word	0x40010400

080060bc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80060bc:	b480      	push	{r7}
 80060be:	b087      	sub	sp, #28
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a1b      	ldr	r3, [r3, #32]
 80060ca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a1b      	ldr	r3, [r3, #32]
 80060d0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80060e4:	68fa      	ldr	r2, [r7, #12]
 80060e6:	4b1c      	ldr	r3, [pc, #112]	@ (8006158 <TIM_OC6_SetConfig+0x9c>)
 80060e8:	4013      	ands	r3, r2
 80060ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	021b      	lsls	r3, r3, #8
 80060f2:	68fa      	ldr	r2, [r7, #12]
 80060f4:	4313      	orrs	r3, r2
 80060f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	051b      	lsls	r3, r3, #20
 8006106:	693a      	ldr	r2, [r7, #16]
 8006108:	4313      	orrs	r3, r2
 800610a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4a13      	ldr	r2, [pc, #76]	@ (800615c <TIM_OC6_SetConfig+0xa0>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d003      	beq.n	800611c <TIM_OC6_SetConfig+0x60>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	4a12      	ldr	r2, [pc, #72]	@ (8006160 <TIM_OC6_SetConfig+0xa4>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d109      	bne.n	8006130 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006122:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	695b      	ldr	r3, [r3, #20]
 8006128:	029b      	lsls	r3, r3, #10
 800612a:	697a      	ldr	r2, [r7, #20]
 800612c:	4313      	orrs	r3, r2
 800612e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	697a      	ldr	r2, [r7, #20]
 8006134:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	68fa      	ldr	r2, [r7, #12]
 800613a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	685a      	ldr	r2, [r3, #4]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	693a      	ldr	r2, [r7, #16]
 8006148:	621a      	str	r2, [r3, #32]
}
 800614a:	bf00      	nop
 800614c:	371c      	adds	r7, #28
 800614e:	46bd      	mov	sp, r7
 8006150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006154:	4770      	bx	lr
 8006156:	bf00      	nop
 8006158:	feff8fff 	.word	0xfeff8fff
 800615c:	40010000 	.word	0x40010000
 8006160:	40010400 	.word	0x40010400

08006164 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b086      	sub	sp, #24
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800616e:	2300      	movs	r3, #0
 8006170:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006180:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	693a      	ldr	r2, [r7, #16]
 8006188:	4313      	orrs	r3, r2
 800618a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800618c:	693a      	ldr	r2, [r7, #16]
 800618e:	4b3e      	ldr	r3, [pc, #248]	@ (8006288 <TIM_SlaveTimer_SetConfig+0x124>)
 8006190:	4013      	ands	r3, r2
 8006192:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	693a      	ldr	r2, [r7, #16]
 800619a:	4313      	orrs	r3, r2
 800619c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	693a      	ldr	r2, [r7, #16]
 80061a4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	2b70      	cmp	r3, #112	@ 0x70
 80061ac:	d01a      	beq.n	80061e4 <TIM_SlaveTimer_SetConfig+0x80>
 80061ae:	2b70      	cmp	r3, #112	@ 0x70
 80061b0:	d860      	bhi.n	8006274 <TIM_SlaveTimer_SetConfig+0x110>
 80061b2:	2b60      	cmp	r3, #96	@ 0x60
 80061b4:	d054      	beq.n	8006260 <TIM_SlaveTimer_SetConfig+0xfc>
 80061b6:	2b60      	cmp	r3, #96	@ 0x60
 80061b8:	d85c      	bhi.n	8006274 <TIM_SlaveTimer_SetConfig+0x110>
 80061ba:	2b50      	cmp	r3, #80	@ 0x50
 80061bc:	d046      	beq.n	800624c <TIM_SlaveTimer_SetConfig+0xe8>
 80061be:	2b50      	cmp	r3, #80	@ 0x50
 80061c0:	d858      	bhi.n	8006274 <TIM_SlaveTimer_SetConfig+0x110>
 80061c2:	2b40      	cmp	r3, #64	@ 0x40
 80061c4:	d019      	beq.n	80061fa <TIM_SlaveTimer_SetConfig+0x96>
 80061c6:	2b40      	cmp	r3, #64	@ 0x40
 80061c8:	d854      	bhi.n	8006274 <TIM_SlaveTimer_SetConfig+0x110>
 80061ca:	2b30      	cmp	r3, #48	@ 0x30
 80061cc:	d055      	beq.n	800627a <TIM_SlaveTimer_SetConfig+0x116>
 80061ce:	2b30      	cmp	r3, #48	@ 0x30
 80061d0:	d850      	bhi.n	8006274 <TIM_SlaveTimer_SetConfig+0x110>
 80061d2:	2b20      	cmp	r3, #32
 80061d4:	d051      	beq.n	800627a <TIM_SlaveTimer_SetConfig+0x116>
 80061d6:	2b20      	cmp	r3, #32
 80061d8:	d84c      	bhi.n	8006274 <TIM_SlaveTimer_SetConfig+0x110>
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d04d      	beq.n	800627a <TIM_SlaveTimer_SetConfig+0x116>
 80061de:	2b10      	cmp	r3, #16
 80061e0:	d04b      	beq.n	800627a <TIM_SlaveTimer_SetConfig+0x116>
 80061e2:	e047      	b.n	8006274 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80061f4:	f000 f9d3 	bl	800659e <TIM_ETR_SetConfig>
      break;
 80061f8:	e040      	b.n	800627c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	2b05      	cmp	r3, #5
 8006200:	d101      	bne.n	8006206 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	e03b      	b.n	800627e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	6a1b      	ldr	r3, [r3, #32]
 800620c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	6a1a      	ldr	r2, [r3, #32]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f022 0201 	bic.w	r2, r2, #1
 800621c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	699b      	ldr	r3, [r3, #24]
 8006224:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800622c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	691b      	ldr	r3, [r3, #16]
 8006232:	011b      	lsls	r3, r3, #4
 8006234:	68ba      	ldr	r2, [r7, #8]
 8006236:	4313      	orrs	r3, r2
 8006238:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68ba      	ldr	r2, [r7, #8]
 8006240:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	68fa      	ldr	r2, [r7, #12]
 8006248:	621a      	str	r2, [r3, #32]
      break;
 800624a:	e017      	b.n	800627c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006258:	461a      	mov	r2, r3
 800625a:	f000 f88b 	bl	8006374 <TIM_TI1_ConfigInputStage>
      break;
 800625e:	e00d      	b.n	800627c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800626c:	461a      	mov	r2, r3
 800626e:	f000 f8ed 	bl	800644c <TIM_TI2_ConfigInputStage>
      break;
 8006272:	e003      	b.n	800627c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006274:	2301      	movs	r3, #1
 8006276:	75fb      	strb	r3, [r7, #23]
      break;
 8006278:	e000      	b.n	800627c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800627a:	bf00      	nop
  }

  return status;
 800627c:	7dfb      	ldrb	r3, [r7, #23]
}
 800627e:	4618      	mov	r0, r3
 8006280:	3718      	adds	r7, #24
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	fffefff8 	.word	0xfffefff8

0800628c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800628c:	b480      	push	{r7}
 800628e:	b087      	sub	sp, #28
 8006290:	af00      	add	r7, sp, #0
 8006292:	60f8      	str	r0, [r7, #12]
 8006294:	60b9      	str	r1, [r7, #8]
 8006296:	607a      	str	r2, [r7, #4]
 8006298:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	6a1b      	ldr	r3, [r3, #32]
 800629e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6a1b      	ldr	r3, [r3, #32]
 80062a4:	f023 0201 	bic.w	r2, r3, #1
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	699b      	ldr	r3, [r3, #24]
 80062b0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	4a28      	ldr	r2, [pc, #160]	@ (8006358 <TIM_TI1_SetConfig+0xcc>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d01b      	beq.n	80062f2 <TIM_TI1_SetConfig+0x66>
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062c0:	d017      	beq.n	80062f2 <TIM_TI1_SetConfig+0x66>
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	4a25      	ldr	r2, [pc, #148]	@ (800635c <TIM_TI1_SetConfig+0xd0>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d013      	beq.n	80062f2 <TIM_TI1_SetConfig+0x66>
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	4a24      	ldr	r2, [pc, #144]	@ (8006360 <TIM_TI1_SetConfig+0xd4>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d00f      	beq.n	80062f2 <TIM_TI1_SetConfig+0x66>
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	4a23      	ldr	r2, [pc, #140]	@ (8006364 <TIM_TI1_SetConfig+0xd8>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d00b      	beq.n	80062f2 <TIM_TI1_SetConfig+0x66>
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	4a22      	ldr	r2, [pc, #136]	@ (8006368 <TIM_TI1_SetConfig+0xdc>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d007      	beq.n	80062f2 <TIM_TI1_SetConfig+0x66>
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	4a21      	ldr	r2, [pc, #132]	@ (800636c <TIM_TI1_SetConfig+0xe0>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d003      	beq.n	80062f2 <TIM_TI1_SetConfig+0x66>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	4a20      	ldr	r2, [pc, #128]	@ (8006370 <TIM_TI1_SetConfig+0xe4>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d101      	bne.n	80062f6 <TIM_TI1_SetConfig+0x6a>
 80062f2:	2301      	movs	r3, #1
 80062f4:	e000      	b.n	80062f8 <TIM_TI1_SetConfig+0x6c>
 80062f6:	2300      	movs	r3, #0
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d008      	beq.n	800630e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	f023 0303 	bic.w	r3, r3, #3
 8006302:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006304:	697a      	ldr	r2, [r7, #20]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4313      	orrs	r3, r2
 800630a:	617b      	str	r3, [r7, #20]
 800630c:	e003      	b.n	8006316 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	f043 0301 	orr.w	r3, r3, #1
 8006314:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800631c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	011b      	lsls	r3, r3, #4
 8006322:	b2db      	uxtb	r3, r3
 8006324:	697a      	ldr	r2, [r7, #20]
 8006326:	4313      	orrs	r3, r2
 8006328:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	f023 030a 	bic.w	r3, r3, #10
 8006330:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	f003 030a 	and.w	r3, r3, #10
 8006338:	693a      	ldr	r2, [r7, #16]
 800633a:	4313      	orrs	r3, r2
 800633c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	697a      	ldr	r2, [r7, #20]
 8006342:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	693a      	ldr	r2, [r7, #16]
 8006348:	621a      	str	r2, [r3, #32]
}
 800634a:	bf00      	nop
 800634c:	371c      	adds	r7, #28
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr
 8006356:	bf00      	nop
 8006358:	40010000 	.word	0x40010000
 800635c:	40000400 	.word	0x40000400
 8006360:	40000800 	.word	0x40000800
 8006364:	40000c00 	.word	0x40000c00
 8006368:	40010400 	.word	0x40010400
 800636c:	40014000 	.word	0x40014000
 8006370:	40001800 	.word	0x40001800

08006374 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006374:	b480      	push	{r7}
 8006376:	b087      	sub	sp, #28
 8006378:	af00      	add	r7, sp, #0
 800637a:	60f8      	str	r0, [r7, #12]
 800637c:	60b9      	str	r1, [r7, #8]
 800637e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6a1b      	ldr	r3, [r3, #32]
 8006384:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	6a1b      	ldr	r3, [r3, #32]
 800638a:	f023 0201 	bic.w	r2, r3, #1
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	699b      	ldr	r3, [r3, #24]
 8006396:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800639e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	011b      	lsls	r3, r3, #4
 80063a4:	693a      	ldr	r2, [r7, #16]
 80063a6:	4313      	orrs	r3, r2
 80063a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	f023 030a 	bic.w	r3, r3, #10
 80063b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80063b2:	697a      	ldr	r2, [r7, #20]
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	693a      	ldr	r2, [r7, #16]
 80063be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	697a      	ldr	r2, [r7, #20]
 80063c4:	621a      	str	r2, [r3, #32]
}
 80063c6:	bf00      	nop
 80063c8:	371c      	adds	r7, #28
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr

080063d2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80063d2:	b480      	push	{r7}
 80063d4:	b087      	sub	sp, #28
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	60f8      	str	r0, [r7, #12]
 80063da:	60b9      	str	r1, [r7, #8]
 80063dc:	607a      	str	r2, [r7, #4]
 80063de:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6a1b      	ldr	r3, [r3, #32]
 80063e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6a1b      	ldr	r3, [r3, #32]
 80063ea:	f023 0210 	bic.w	r2, r3, #16
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	699b      	ldr	r3, [r3, #24]
 80063f6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	021b      	lsls	r3, r3, #8
 8006404:	693a      	ldr	r2, [r7, #16]
 8006406:	4313      	orrs	r3, r2
 8006408:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006410:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	031b      	lsls	r3, r3, #12
 8006416:	b29b      	uxth	r3, r3
 8006418:	693a      	ldr	r2, [r7, #16]
 800641a:	4313      	orrs	r3, r2
 800641c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006424:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	011b      	lsls	r3, r3, #4
 800642a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800642e:	697a      	ldr	r2, [r7, #20]
 8006430:	4313      	orrs	r3, r2
 8006432:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	693a      	ldr	r2, [r7, #16]
 8006438:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	697a      	ldr	r2, [r7, #20]
 800643e:	621a      	str	r2, [r3, #32]
}
 8006440:	bf00      	nop
 8006442:	371c      	adds	r7, #28
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr

0800644c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800644c:	b480      	push	{r7}
 800644e:	b087      	sub	sp, #28
 8006450:	af00      	add	r7, sp, #0
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6a1b      	ldr	r3, [r3, #32]
 800645c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	6a1b      	ldr	r3, [r3, #32]
 8006462:	f023 0210 	bic.w	r2, r3, #16
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	699b      	ldr	r3, [r3, #24]
 800646e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006476:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	031b      	lsls	r3, r3, #12
 800647c:	693a      	ldr	r2, [r7, #16]
 800647e:	4313      	orrs	r3, r2
 8006480:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006488:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	011b      	lsls	r3, r3, #4
 800648e:	697a      	ldr	r2, [r7, #20]
 8006490:	4313      	orrs	r3, r2
 8006492:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	693a      	ldr	r2, [r7, #16]
 8006498:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	697a      	ldr	r2, [r7, #20]
 800649e:	621a      	str	r2, [r3, #32]
}
 80064a0:	bf00      	nop
 80064a2:	371c      	adds	r7, #28
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b087      	sub	sp, #28
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	60f8      	str	r0, [r7, #12]
 80064b4:	60b9      	str	r1, [r7, #8]
 80064b6:	607a      	str	r2, [r7, #4]
 80064b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	6a1b      	ldr	r3, [r3, #32]
 80064be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	6a1b      	ldr	r3, [r3, #32]
 80064c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	69db      	ldr	r3, [r3, #28]
 80064d0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	f023 0303 	bic.w	r3, r3, #3
 80064d8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80064da:	693a      	ldr	r2, [r7, #16]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	4313      	orrs	r3, r2
 80064e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80064e2:	693b      	ldr	r3, [r7, #16]
 80064e4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80064e8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	011b      	lsls	r3, r3, #4
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	693a      	ldr	r2, [r7, #16]
 80064f2:	4313      	orrs	r3, r2
 80064f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80064fc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	021b      	lsls	r3, r3, #8
 8006502:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006506:	697a      	ldr	r2, [r7, #20]
 8006508:	4313      	orrs	r3, r2
 800650a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	693a      	ldr	r2, [r7, #16]
 8006510:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	697a      	ldr	r2, [r7, #20]
 8006516:	621a      	str	r2, [r3, #32]
}
 8006518:	bf00      	nop
 800651a:	371c      	adds	r7, #28
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006524:	b480      	push	{r7}
 8006526:	b087      	sub	sp, #28
 8006528:	af00      	add	r7, sp, #0
 800652a:	60f8      	str	r0, [r7, #12]
 800652c:	60b9      	str	r1, [r7, #8]
 800652e:	607a      	str	r2, [r7, #4]
 8006530:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6a1b      	ldr	r3, [r3, #32]
 8006536:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6a1b      	ldr	r3, [r3, #32]
 800653c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	69db      	ldr	r3, [r3, #28]
 8006548:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006550:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	021b      	lsls	r3, r3, #8
 8006556:	693a      	ldr	r2, [r7, #16]
 8006558:	4313      	orrs	r3, r2
 800655a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006562:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	031b      	lsls	r3, r3, #12
 8006568:	b29b      	uxth	r3, r3
 800656a:	693a      	ldr	r2, [r7, #16]
 800656c:	4313      	orrs	r3, r2
 800656e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006576:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	031b      	lsls	r3, r3, #12
 800657c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006580:	697a      	ldr	r2, [r7, #20]
 8006582:	4313      	orrs	r3, r2
 8006584:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	693a      	ldr	r2, [r7, #16]
 800658a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	697a      	ldr	r2, [r7, #20]
 8006590:	621a      	str	r2, [r3, #32]
}
 8006592:	bf00      	nop
 8006594:	371c      	adds	r7, #28
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr

0800659e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800659e:	b480      	push	{r7}
 80065a0:	b087      	sub	sp, #28
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	60f8      	str	r0, [r7, #12]
 80065a6:	60b9      	str	r1, [r7, #8]
 80065a8:	607a      	str	r2, [r7, #4]
 80065aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80065b8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	021a      	lsls	r2, r3, #8
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	431a      	orrs	r2, r3
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	4313      	orrs	r3, r2
 80065c6:	697a      	ldr	r2, [r7, #20]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	697a      	ldr	r2, [r7, #20]
 80065d0:	609a      	str	r2, [r3, #8]
}
 80065d2:	bf00      	nop
 80065d4:	371c      	adds	r7, #28
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr
	...

080065e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b085      	sub	sp, #20
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d101      	bne.n	80065f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80065f4:	2302      	movs	r3, #2
 80065f6:	e06d      	b.n	80066d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2202      	movs	r2, #2
 8006604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a30      	ldr	r2, [pc, #192]	@ (80066e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d004      	beq.n	800662c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a2f      	ldr	r2, [pc, #188]	@ (80066e4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d108      	bne.n	800663e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006632:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	68fa      	ldr	r2, [r7, #12]
 800663a:	4313      	orrs	r3, r2
 800663c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006644:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	4313      	orrs	r3, r2
 800664e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	68fa      	ldr	r2, [r7, #12]
 8006656:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a20      	ldr	r2, [pc, #128]	@ (80066e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d022      	beq.n	80066a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800666a:	d01d      	beq.n	80066a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a1d      	ldr	r2, [pc, #116]	@ (80066e8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d018      	beq.n	80066a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a1c      	ldr	r2, [pc, #112]	@ (80066ec <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d013      	beq.n	80066a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a1a      	ldr	r2, [pc, #104]	@ (80066f0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d00e      	beq.n	80066a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a15      	ldr	r2, [pc, #84]	@ (80066e4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d009      	beq.n	80066a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a16      	ldr	r2, [pc, #88]	@ (80066f4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d004      	beq.n	80066a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a15      	ldr	r2, [pc, #84]	@ (80066f8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d10c      	bne.n	80066c2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066ae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	68ba      	ldr	r2, [r7, #8]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	68ba      	ldr	r2, [r7, #8]
 80066c0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2201      	movs	r2, #1
 80066c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80066d2:	2300      	movs	r3, #0
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3714      	adds	r7, #20
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr
 80066e0:	40010000 	.word	0x40010000
 80066e4:	40010400 	.word	0x40010400
 80066e8:	40000400 	.word	0x40000400
 80066ec:	40000800 	.word	0x40000800
 80066f0:	40000c00 	.word	0x40000c00
 80066f4:	40014000 	.word	0x40014000
 80066f8:	40001800 	.word	0x40001800

080066fc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
 8006704:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006706:	2300      	movs	r3, #0
 8006708:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006710:	2b01      	cmp	r3, #1
 8006712:	d101      	bne.n	8006718 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006714:	2302      	movs	r3, #2
 8006716:	e065      	b.n	80067e4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2201      	movs	r2, #1
 800671c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	68db      	ldr	r3, [r3, #12]
 800672a:	4313      	orrs	r3, r2
 800672c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	4313      	orrs	r3, r2
 800673a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	4313      	orrs	r3, r2
 8006748:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4313      	orrs	r3, r2
 8006756:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	691b      	ldr	r3, [r3, #16]
 8006762:	4313      	orrs	r3, r2
 8006764:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	695b      	ldr	r3, [r3, #20]
 8006770:	4313      	orrs	r3, r2
 8006772:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800677e:	4313      	orrs	r3, r2
 8006780:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	699b      	ldr	r3, [r3, #24]
 800678c:	041b      	lsls	r3, r3, #16
 800678e:	4313      	orrs	r3, r2
 8006790:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a16      	ldr	r2, [pc, #88]	@ (80067f0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d004      	beq.n	80067a6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a14      	ldr	r2, [pc, #80]	@ (80067f4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d115      	bne.n	80067d2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067b0:	051b      	lsls	r3, r3, #20
 80067b2:	4313      	orrs	r3, r2
 80067b4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	69db      	ldr	r3, [r3, #28]
 80067c0:	4313      	orrs	r3, r2
 80067c2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	6a1b      	ldr	r3, [r3, #32]
 80067ce:	4313      	orrs	r3, r2
 80067d0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	68fa      	ldr	r2, [r7, #12]
 80067d8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80067e2:	2300      	movs	r3, #0
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	3714      	adds	r7, #20
 80067e8:	46bd      	mov	sp, r7
 80067ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ee:	4770      	bx	lr
 80067f0:	40010000 	.word	0x40010000
 80067f4:	40010400 	.word	0x40010400

080067f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b083      	sub	sp, #12
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006800:	bf00      	nop
 8006802:	370c      	adds	r7, #12
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800680c:	b480      	push	{r7}
 800680e:	b083      	sub	sp, #12
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006814:	bf00      	nop
 8006816:	370c      	adds	r7, #12
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006828:	bf00      	nop
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b082      	sub	sp, #8
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d101      	bne.n	8006846 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	e040      	b.n	80068c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800684a:	2b00      	cmp	r3, #0
 800684c:	d106      	bne.n	800685c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2200      	movs	r2, #0
 8006852:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f7fa ffda 	bl	8001810 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2224      	movs	r2, #36	@ 0x24
 8006860:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f022 0201 	bic.w	r2, r2, #1
 8006870:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006876:	2b00      	cmp	r3, #0
 8006878:	d002      	beq.n	8006880 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f000 fe34 	bl	80074e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f000 fbcd 	bl	8007020 <UART_SetConfig>
 8006886:	4603      	mov	r3, r0
 8006888:	2b01      	cmp	r3, #1
 800688a:	d101      	bne.n	8006890 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	e01b      	b.n	80068c8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	685a      	ldr	r2, [r3, #4]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800689e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	689a      	ldr	r2, [r3, #8]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80068ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f042 0201 	orr.w	r2, r2, #1
 80068be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f000 feb3 	bl	800762c <UART_CheckIdleState>
 80068c6:	4603      	mov	r3, r0
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3708      	adds	r7, #8
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}

080068d0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b08a      	sub	sp, #40	@ 0x28
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	4613      	mov	r3, r2
 80068dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80068e2:	2b20      	cmp	r3, #32
 80068e4:	d165      	bne.n	80069b2 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d002      	beq.n	80068f2 <HAL_UART_Transmit_DMA+0x22>
 80068ec:	88fb      	ldrh	r3, [r7, #6]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d101      	bne.n	80068f6 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	e05e      	b.n	80069b4 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	68ba      	ldr	r2, [r7, #8]
 80068fa:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	88fa      	ldrh	r2, [r7, #6]
 8006900:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	88fa      	ldrh	r2, [r7, #6]
 8006908:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2200      	movs	r2, #0
 8006910:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2221      	movs	r2, #33	@ 0x21
 8006918:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800691e:	2b00      	cmp	r3, #0
 8006920:	d027      	beq.n	8006972 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006926:	4a25      	ldr	r2, [pc, #148]	@ (80069bc <HAL_UART_Transmit_DMA+0xec>)
 8006928:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800692e:	4a24      	ldr	r2, [pc, #144]	@ (80069c0 <HAL_UART_Transmit_DMA+0xf0>)
 8006930:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006936:	4a23      	ldr	r2, [pc, #140]	@ (80069c4 <HAL_UART_Transmit_DMA+0xf4>)
 8006938:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800693e:	2200      	movs	r2, #0
 8006940:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800694a:	4619      	mov	r1, r3
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	3328      	adds	r3, #40	@ 0x28
 8006952:	461a      	mov	r2, r3
 8006954:	88fb      	ldrh	r3, [r7, #6]
 8006956:	f7fb fb43 	bl	8001fe0 <HAL_DMA_Start_IT>
 800695a:	4603      	mov	r3, r0
 800695c:	2b00      	cmp	r3, #0
 800695e:	d008      	beq.n	8006972 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	2210      	movs	r2, #16
 8006964:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	2220      	movs	r2, #32
 800696c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800696e:	2301      	movs	r3, #1
 8006970:	e020      	b.n	80069b4 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2240      	movs	r2, #64	@ 0x40
 8006978:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	3308      	adds	r3, #8
 8006980:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	e853 3f00 	ldrex	r3, [r3]
 8006988:	613b      	str	r3, [r7, #16]
   return(result);
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006990:	627b      	str	r3, [r7, #36]	@ 0x24
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	3308      	adds	r3, #8
 8006998:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800699a:	623a      	str	r2, [r7, #32]
 800699c:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800699e:	69f9      	ldr	r1, [r7, #28]
 80069a0:	6a3a      	ldr	r2, [r7, #32]
 80069a2:	e841 2300 	strex	r3, r2, [r1]
 80069a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80069a8:	69bb      	ldr	r3, [r7, #24]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d1e5      	bne.n	800697a <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 80069ae:	2300      	movs	r3, #0
 80069b0:	e000      	b.n	80069b4 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 80069b2:	2302      	movs	r3, #2
  }
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	3728      	adds	r7, #40	@ 0x28
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bd80      	pop	{r7, pc}
 80069bc:	0800796b 	.word	0x0800796b
 80069c0:	08007a01 	.word	0x08007a01
 80069c4:	08007a1d 	.word	0x08007a1d

080069c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b0ba      	sub	sp, #232	@ 0xe8
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	69db      	ldr	r3, [r3, #28]
 80069d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80069ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80069f2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80069f6:	4013      	ands	r3, r2
 80069f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80069fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d115      	bne.n	8006a30 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006a04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a08:	f003 0320 	and.w	r3, r3, #32
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d00f      	beq.n	8006a30 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006a10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a14:	f003 0320 	and.w	r3, r3, #32
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d009      	beq.n	8006a30 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	f000 82c6 	beq.w	8006fb2 <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	4798      	blx	r3
      }
      return;
 8006a2e:	e2c0      	b.n	8006fb2 <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006a30:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	f000 8117 	beq.w	8006c68 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006a3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a3e:	f003 0301 	and.w	r3, r3, #1
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d106      	bne.n	8006a54 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006a46:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006a4a:	4b85      	ldr	r3, [pc, #532]	@ (8006c60 <HAL_UART_IRQHandler+0x298>)
 8006a4c:	4013      	ands	r3, r2
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	f000 810a 	beq.w	8006c68 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006a54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a58:	f003 0301 	and.w	r3, r3, #1
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d011      	beq.n	8006a84 <HAL_UART_IRQHandler+0xbc>
 8006a60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d00b      	beq.n	8006a84 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2201      	movs	r2, #1
 8006a72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a7a:	f043 0201 	orr.w	r2, r3, #1
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a88:	f003 0302 	and.w	r3, r3, #2
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d011      	beq.n	8006ab4 <HAL_UART_IRQHandler+0xec>
 8006a90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a94:	f003 0301 	and.w	r3, r3, #1
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d00b      	beq.n	8006ab4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	2202      	movs	r2, #2
 8006aa2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006aaa:	f043 0204 	orr.w	r2, r3, #4
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ab4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ab8:	f003 0304 	and.w	r3, r3, #4
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d011      	beq.n	8006ae4 <HAL_UART_IRQHandler+0x11c>
 8006ac0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ac4:	f003 0301 	and.w	r3, r3, #1
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d00b      	beq.n	8006ae4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2204      	movs	r2, #4
 8006ad2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ada:	f043 0202 	orr.w	r2, r3, #2
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006ae4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ae8:	f003 0308 	and.w	r3, r3, #8
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d017      	beq.n	8006b20 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006af0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006af4:	f003 0320 	and.w	r3, r3, #32
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d105      	bne.n	8006b08 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006afc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b00:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d00b      	beq.n	8006b20 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	2208      	movs	r2, #8
 8006b0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b16:	f043 0208 	orr.w	r2, r3, #8
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006b20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d012      	beq.n	8006b52 <HAL_UART_IRQHandler+0x18a>
 8006b2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b30:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d00c      	beq.n	8006b52 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006b40:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b48:	f043 0220 	orr.w	r2, r3, #32
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	f000 822c 	beq.w	8006fb6 <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006b5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b62:	f003 0320 	and.w	r3, r3, #32
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d00d      	beq.n	8006b86 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006b6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b6e:	f003 0320 	and.w	r3, r3, #32
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d007      	beq.n	8006b86 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d003      	beq.n	8006b86 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b8c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	689b      	ldr	r3, [r3, #8]
 8006b96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b9a:	2b40      	cmp	r3, #64	@ 0x40
 8006b9c:	d005      	beq.n	8006baa <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006b9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ba2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d04f      	beq.n	8006c4a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 fe79 	bl	80078a2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bba:	2b40      	cmp	r3, #64	@ 0x40
 8006bbc:	d141      	bne.n	8006c42 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	3308      	adds	r3, #8
 8006bc4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006bcc:	e853 3f00 	ldrex	r3, [r3]
 8006bd0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006bd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006bd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bdc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	3308      	adds	r3, #8
 8006be6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006bea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006bee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bf2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006bf6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006bfa:	e841 2300 	strex	r3, r2, [r1]
 8006bfe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006c02:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d1d9      	bne.n	8006bbe <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d013      	beq.n	8006c3a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c16:	4a13      	ldr	r2, [pc, #76]	@ (8006c64 <HAL_UART_IRQHandler+0x29c>)
 8006c18:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f7fb faae 	bl	8002180 <HAL_DMA_Abort_IT>
 8006c24:	4603      	mov	r3, r0
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d017      	beq.n	8006c5a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c30:	687a      	ldr	r2, [r7, #4]
 8006c32:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006c34:	4610      	mov	r0, r2
 8006c36:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c38:	e00f      	b.n	8006c5a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 f9d0 	bl	8006fe0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c40:	e00b      	b.n	8006c5a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 f9cc 	bl	8006fe0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c48:	e007      	b.n	8006c5a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 f9c8 	bl	8006fe0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006c58:	e1ad      	b.n	8006fb6 <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c5a:	bf00      	nop
    return;
 8006c5c:	e1ab      	b.n	8006fb6 <HAL_UART_IRQHandler+0x5ee>
 8006c5e:	bf00      	nop
 8006c60:	04000120 	.word	0x04000120
 8006c64:	08007a9b 	.word	0x08007a9b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	f040 8166 	bne.w	8006f3e <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c76:	f003 0310 	and.w	r3, r3, #16
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	f000 815f 	beq.w	8006f3e <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006c80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c84:	f003 0310 	and.w	r3, r3, #16
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	f000 8158 	beq.w	8006f3e <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2210      	movs	r2, #16
 8006c94:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ca0:	2b40      	cmp	r3, #64	@ 0x40
 8006ca2:	f040 80d0 	bne.w	8006e46 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006cb2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	f000 80ab 	beq.w	8006e12 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006cc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	f080 80a3 	bcs.w	8006e12 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006cd2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cda:	69db      	ldr	r3, [r3, #28]
 8006cdc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ce0:	f000 8086 	beq.w	8006df0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006cf0:	e853 3f00 	ldrex	r3, [r3]
 8006cf4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006cf8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006cfc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	461a      	mov	r2, r3
 8006d0a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006d0e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006d12:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d16:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006d1a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006d1e:	e841 2300 	strex	r3, r2, [r1]
 8006d22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006d26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d1da      	bne.n	8006ce4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	3308      	adds	r3, #8
 8006d34:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d38:	e853 3f00 	ldrex	r3, [r3]
 8006d3c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006d3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d40:	f023 0301 	bic.w	r3, r3, #1
 8006d44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	3308      	adds	r3, #8
 8006d4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006d52:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006d56:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d58:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006d5a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006d5e:	e841 2300 	strex	r3, r2, [r1]
 8006d62:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006d64:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d1e1      	bne.n	8006d2e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	3308      	adds	r3, #8
 8006d70:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d72:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d74:	e853 3f00 	ldrex	r3, [r3]
 8006d78:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006d7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d80:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	3308      	adds	r3, #8
 8006d8a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006d8e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006d90:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d92:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006d94:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006d96:	e841 2300 	strex	r3, r2, [r1]
 8006d9a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006d9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d1e3      	bne.n	8006d6a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2220      	movs	r2, #32
 8006da6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2200      	movs	r2, #0
 8006dae:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006db8:	e853 3f00 	ldrex	r3, [r3]
 8006dbc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006dbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006dc0:	f023 0310 	bic.w	r3, r3, #16
 8006dc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	461a      	mov	r2, r3
 8006dce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006dd2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006dd4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006dd8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006dda:	e841 2300 	strex	r3, r2, [r1]
 8006dde:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006de0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d1e4      	bne.n	8006db0 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006dea:	4618      	mov	r0, r3
 8006dec:	f7fb f958 	bl	80020a0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2202      	movs	r2, #2
 8006df4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	1ad3      	subs	r3, r2, r3
 8006e06:	b29b      	uxth	r3, r3
 8006e08:	4619      	mov	r1, r3
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f000 f8f2 	bl	8006ff4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006e10:	e0d3      	b.n	8006fba <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006e18:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	f040 80cc 	bne.w	8006fba <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e26:	69db      	ldr	r3, [r3, #28]
 8006e28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e2c:	f040 80c5 	bne.w	8006fba <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2202      	movs	r2, #2
 8006e34:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f000 f8d8 	bl	8006ff4 <HAL_UARTEx_RxEventCallback>
      return;
 8006e44:	e0b9      	b.n	8006fba <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	1ad3      	subs	r3, r2, r3
 8006e56:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	f000 80ab 	beq.w	8006fbe <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 8006e68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	f000 80a6 	beq.w	8006fbe <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e7a:	e853 3f00 	ldrex	r3, [r3]
 8006e7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e86:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	461a      	mov	r2, r3
 8006e90:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006e94:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e96:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e9c:	e841 2300 	strex	r3, r2, [r1]
 8006ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006ea2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d1e4      	bne.n	8006e72 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	3308      	adds	r3, #8
 8006eae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb2:	e853 3f00 	ldrex	r3, [r3]
 8006eb6:	623b      	str	r3, [r7, #32]
   return(result);
 8006eb8:	6a3b      	ldr	r3, [r7, #32]
 8006eba:	f023 0301 	bic.w	r3, r3, #1
 8006ebe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	3308      	adds	r3, #8
 8006ec8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006ecc:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ed2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ed4:	e841 2300 	strex	r3, r2, [r1]
 8006ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d1e3      	bne.n	8006ea8 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2220      	movs	r2, #32
 8006ee4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	e853 3f00 	ldrex	r3, [r3]
 8006f00:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f023 0310 	bic.w	r3, r3, #16
 8006f08:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	461a      	mov	r2, r3
 8006f12:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006f16:	61fb      	str	r3, [r7, #28]
 8006f18:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f1a:	69b9      	ldr	r1, [r7, #24]
 8006f1c:	69fa      	ldr	r2, [r7, #28]
 8006f1e:	e841 2300 	strex	r3, r2, [r1]
 8006f22:	617b      	str	r3, [r7, #20]
   return(result);
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d1e4      	bne.n	8006ef4 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2202      	movs	r2, #2
 8006f2e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006f30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006f34:	4619      	mov	r1, r3
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f000 f85c 	bl	8006ff4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006f3c:	e03f      	b.n	8006fbe <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00e      	beq.n	8006f68 <HAL_UART_IRQHandler+0x5a0>
 8006f4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d008      	beq.n	8006f68 <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006f5e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f000 f853 	bl	800700c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f66:	e02d      	b.n	8006fc4 <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006f68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d00e      	beq.n	8006f92 <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006f74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d008      	beq.n	8006f92 <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d01c      	beq.n	8006fc2 <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	4798      	blx	r3
    }
    return;
 8006f90:	e017      	b.n	8006fc2 <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006f92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d012      	beq.n	8006fc4 <HAL_UART_IRQHandler+0x5fc>
 8006f9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d00c      	beq.n	8006fc4 <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f000 fd87 	bl	8007abe <UART_EndTransmit_IT>
    return;
 8006fb0:	e008      	b.n	8006fc4 <HAL_UART_IRQHandler+0x5fc>
      return;
 8006fb2:	bf00      	nop
 8006fb4:	e006      	b.n	8006fc4 <HAL_UART_IRQHandler+0x5fc>
    return;
 8006fb6:	bf00      	nop
 8006fb8:	e004      	b.n	8006fc4 <HAL_UART_IRQHandler+0x5fc>
      return;
 8006fba:	bf00      	nop
 8006fbc:	e002      	b.n	8006fc4 <HAL_UART_IRQHandler+0x5fc>
      return;
 8006fbe:	bf00      	nop
 8006fc0:	e000      	b.n	8006fc4 <HAL_UART_IRQHandler+0x5fc>
    return;
 8006fc2:	bf00      	nop
  }

}
 8006fc4:	37e8      	adds	r7, #232	@ 0xe8
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	bf00      	nop

08006fcc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b083      	sub	sp, #12
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006fd4:	bf00      	nop
 8006fd6:	370c      	adds	r7, #12
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr

08006fe0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b083      	sub	sp, #12
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006fe8:	bf00      	nop
 8006fea:	370c      	adds	r7, #12
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr

08006ff4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b083      	sub	sp, #12
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
 8006ffc:	460b      	mov	r3, r1
 8006ffe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007000:	bf00      	nop
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007014:	bf00      	nop
 8007016:	370c      	adds	r7, #12
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr

08007020 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b088      	sub	sp, #32
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007028:	2300      	movs	r3, #0
 800702a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	689a      	ldr	r2, [r3, #8]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	691b      	ldr	r3, [r3, #16]
 8007034:	431a      	orrs	r2, r3
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	695b      	ldr	r3, [r3, #20]
 800703a:	431a      	orrs	r2, r3
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	69db      	ldr	r3, [r3, #28]
 8007040:	4313      	orrs	r3, r2
 8007042:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	4ba6      	ldr	r3, [pc, #664]	@ (80072e4 <UART_SetConfig+0x2c4>)
 800704c:	4013      	ands	r3, r2
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	6812      	ldr	r2, [r2, #0]
 8007052:	6979      	ldr	r1, [r7, #20]
 8007054:	430b      	orrs	r3, r1
 8007056:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	68da      	ldr	r2, [r3, #12]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	430a      	orrs	r2, r1
 800706c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	699b      	ldr	r3, [r3, #24]
 8007072:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6a1b      	ldr	r3, [r3, #32]
 8007078:	697a      	ldr	r2, [r7, #20]
 800707a:	4313      	orrs	r3, r2
 800707c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	697a      	ldr	r2, [r7, #20]
 800708e:	430a      	orrs	r2, r1
 8007090:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a94      	ldr	r2, [pc, #592]	@ (80072e8 <UART_SetConfig+0x2c8>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d120      	bne.n	80070de <UART_SetConfig+0xbe>
 800709c:	4b93      	ldr	r3, [pc, #588]	@ (80072ec <UART_SetConfig+0x2cc>)
 800709e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070a2:	f003 0303 	and.w	r3, r3, #3
 80070a6:	2b03      	cmp	r3, #3
 80070a8:	d816      	bhi.n	80070d8 <UART_SetConfig+0xb8>
 80070aa:	a201      	add	r2, pc, #4	@ (adr r2, 80070b0 <UART_SetConfig+0x90>)
 80070ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070b0:	080070c1 	.word	0x080070c1
 80070b4:	080070cd 	.word	0x080070cd
 80070b8:	080070c7 	.word	0x080070c7
 80070bc:	080070d3 	.word	0x080070d3
 80070c0:	2301      	movs	r3, #1
 80070c2:	77fb      	strb	r3, [r7, #31]
 80070c4:	e150      	b.n	8007368 <UART_SetConfig+0x348>
 80070c6:	2302      	movs	r3, #2
 80070c8:	77fb      	strb	r3, [r7, #31]
 80070ca:	e14d      	b.n	8007368 <UART_SetConfig+0x348>
 80070cc:	2304      	movs	r3, #4
 80070ce:	77fb      	strb	r3, [r7, #31]
 80070d0:	e14a      	b.n	8007368 <UART_SetConfig+0x348>
 80070d2:	2308      	movs	r3, #8
 80070d4:	77fb      	strb	r3, [r7, #31]
 80070d6:	e147      	b.n	8007368 <UART_SetConfig+0x348>
 80070d8:	2310      	movs	r3, #16
 80070da:	77fb      	strb	r3, [r7, #31]
 80070dc:	e144      	b.n	8007368 <UART_SetConfig+0x348>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4a83      	ldr	r2, [pc, #524]	@ (80072f0 <UART_SetConfig+0x2d0>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d132      	bne.n	800714e <UART_SetConfig+0x12e>
 80070e8:	4b80      	ldr	r3, [pc, #512]	@ (80072ec <UART_SetConfig+0x2cc>)
 80070ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070ee:	f003 030c 	and.w	r3, r3, #12
 80070f2:	2b0c      	cmp	r3, #12
 80070f4:	d828      	bhi.n	8007148 <UART_SetConfig+0x128>
 80070f6:	a201      	add	r2, pc, #4	@ (adr r2, 80070fc <UART_SetConfig+0xdc>)
 80070f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070fc:	08007131 	.word	0x08007131
 8007100:	08007149 	.word	0x08007149
 8007104:	08007149 	.word	0x08007149
 8007108:	08007149 	.word	0x08007149
 800710c:	0800713d 	.word	0x0800713d
 8007110:	08007149 	.word	0x08007149
 8007114:	08007149 	.word	0x08007149
 8007118:	08007149 	.word	0x08007149
 800711c:	08007137 	.word	0x08007137
 8007120:	08007149 	.word	0x08007149
 8007124:	08007149 	.word	0x08007149
 8007128:	08007149 	.word	0x08007149
 800712c:	08007143 	.word	0x08007143
 8007130:	2300      	movs	r3, #0
 8007132:	77fb      	strb	r3, [r7, #31]
 8007134:	e118      	b.n	8007368 <UART_SetConfig+0x348>
 8007136:	2302      	movs	r3, #2
 8007138:	77fb      	strb	r3, [r7, #31]
 800713a:	e115      	b.n	8007368 <UART_SetConfig+0x348>
 800713c:	2304      	movs	r3, #4
 800713e:	77fb      	strb	r3, [r7, #31]
 8007140:	e112      	b.n	8007368 <UART_SetConfig+0x348>
 8007142:	2308      	movs	r3, #8
 8007144:	77fb      	strb	r3, [r7, #31]
 8007146:	e10f      	b.n	8007368 <UART_SetConfig+0x348>
 8007148:	2310      	movs	r3, #16
 800714a:	77fb      	strb	r3, [r7, #31]
 800714c:	e10c      	b.n	8007368 <UART_SetConfig+0x348>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a68      	ldr	r2, [pc, #416]	@ (80072f4 <UART_SetConfig+0x2d4>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d120      	bne.n	800719a <UART_SetConfig+0x17a>
 8007158:	4b64      	ldr	r3, [pc, #400]	@ (80072ec <UART_SetConfig+0x2cc>)
 800715a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800715e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007162:	2b30      	cmp	r3, #48	@ 0x30
 8007164:	d013      	beq.n	800718e <UART_SetConfig+0x16e>
 8007166:	2b30      	cmp	r3, #48	@ 0x30
 8007168:	d814      	bhi.n	8007194 <UART_SetConfig+0x174>
 800716a:	2b20      	cmp	r3, #32
 800716c:	d009      	beq.n	8007182 <UART_SetConfig+0x162>
 800716e:	2b20      	cmp	r3, #32
 8007170:	d810      	bhi.n	8007194 <UART_SetConfig+0x174>
 8007172:	2b00      	cmp	r3, #0
 8007174:	d002      	beq.n	800717c <UART_SetConfig+0x15c>
 8007176:	2b10      	cmp	r3, #16
 8007178:	d006      	beq.n	8007188 <UART_SetConfig+0x168>
 800717a:	e00b      	b.n	8007194 <UART_SetConfig+0x174>
 800717c:	2300      	movs	r3, #0
 800717e:	77fb      	strb	r3, [r7, #31]
 8007180:	e0f2      	b.n	8007368 <UART_SetConfig+0x348>
 8007182:	2302      	movs	r3, #2
 8007184:	77fb      	strb	r3, [r7, #31]
 8007186:	e0ef      	b.n	8007368 <UART_SetConfig+0x348>
 8007188:	2304      	movs	r3, #4
 800718a:	77fb      	strb	r3, [r7, #31]
 800718c:	e0ec      	b.n	8007368 <UART_SetConfig+0x348>
 800718e:	2308      	movs	r3, #8
 8007190:	77fb      	strb	r3, [r7, #31]
 8007192:	e0e9      	b.n	8007368 <UART_SetConfig+0x348>
 8007194:	2310      	movs	r3, #16
 8007196:	77fb      	strb	r3, [r7, #31]
 8007198:	e0e6      	b.n	8007368 <UART_SetConfig+0x348>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a56      	ldr	r2, [pc, #344]	@ (80072f8 <UART_SetConfig+0x2d8>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d120      	bne.n	80071e6 <UART_SetConfig+0x1c6>
 80071a4:	4b51      	ldr	r3, [pc, #324]	@ (80072ec <UART_SetConfig+0x2cc>)
 80071a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071aa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80071ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80071b0:	d013      	beq.n	80071da <UART_SetConfig+0x1ba>
 80071b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80071b4:	d814      	bhi.n	80071e0 <UART_SetConfig+0x1c0>
 80071b6:	2b80      	cmp	r3, #128	@ 0x80
 80071b8:	d009      	beq.n	80071ce <UART_SetConfig+0x1ae>
 80071ba:	2b80      	cmp	r3, #128	@ 0x80
 80071bc:	d810      	bhi.n	80071e0 <UART_SetConfig+0x1c0>
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d002      	beq.n	80071c8 <UART_SetConfig+0x1a8>
 80071c2:	2b40      	cmp	r3, #64	@ 0x40
 80071c4:	d006      	beq.n	80071d4 <UART_SetConfig+0x1b4>
 80071c6:	e00b      	b.n	80071e0 <UART_SetConfig+0x1c0>
 80071c8:	2300      	movs	r3, #0
 80071ca:	77fb      	strb	r3, [r7, #31]
 80071cc:	e0cc      	b.n	8007368 <UART_SetConfig+0x348>
 80071ce:	2302      	movs	r3, #2
 80071d0:	77fb      	strb	r3, [r7, #31]
 80071d2:	e0c9      	b.n	8007368 <UART_SetConfig+0x348>
 80071d4:	2304      	movs	r3, #4
 80071d6:	77fb      	strb	r3, [r7, #31]
 80071d8:	e0c6      	b.n	8007368 <UART_SetConfig+0x348>
 80071da:	2308      	movs	r3, #8
 80071dc:	77fb      	strb	r3, [r7, #31]
 80071de:	e0c3      	b.n	8007368 <UART_SetConfig+0x348>
 80071e0:	2310      	movs	r3, #16
 80071e2:	77fb      	strb	r3, [r7, #31]
 80071e4:	e0c0      	b.n	8007368 <UART_SetConfig+0x348>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4a44      	ldr	r2, [pc, #272]	@ (80072fc <UART_SetConfig+0x2dc>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d125      	bne.n	800723c <UART_SetConfig+0x21c>
 80071f0:	4b3e      	ldr	r3, [pc, #248]	@ (80072ec <UART_SetConfig+0x2cc>)
 80071f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80071fe:	d017      	beq.n	8007230 <UART_SetConfig+0x210>
 8007200:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007204:	d817      	bhi.n	8007236 <UART_SetConfig+0x216>
 8007206:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800720a:	d00b      	beq.n	8007224 <UART_SetConfig+0x204>
 800720c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007210:	d811      	bhi.n	8007236 <UART_SetConfig+0x216>
 8007212:	2b00      	cmp	r3, #0
 8007214:	d003      	beq.n	800721e <UART_SetConfig+0x1fe>
 8007216:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800721a:	d006      	beq.n	800722a <UART_SetConfig+0x20a>
 800721c:	e00b      	b.n	8007236 <UART_SetConfig+0x216>
 800721e:	2300      	movs	r3, #0
 8007220:	77fb      	strb	r3, [r7, #31]
 8007222:	e0a1      	b.n	8007368 <UART_SetConfig+0x348>
 8007224:	2302      	movs	r3, #2
 8007226:	77fb      	strb	r3, [r7, #31]
 8007228:	e09e      	b.n	8007368 <UART_SetConfig+0x348>
 800722a:	2304      	movs	r3, #4
 800722c:	77fb      	strb	r3, [r7, #31]
 800722e:	e09b      	b.n	8007368 <UART_SetConfig+0x348>
 8007230:	2308      	movs	r3, #8
 8007232:	77fb      	strb	r3, [r7, #31]
 8007234:	e098      	b.n	8007368 <UART_SetConfig+0x348>
 8007236:	2310      	movs	r3, #16
 8007238:	77fb      	strb	r3, [r7, #31]
 800723a:	e095      	b.n	8007368 <UART_SetConfig+0x348>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a2f      	ldr	r2, [pc, #188]	@ (8007300 <UART_SetConfig+0x2e0>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d125      	bne.n	8007292 <UART_SetConfig+0x272>
 8007246:	4b29      	ldr	r3, [pc, #164]	@ (80072ec <UART_SetConfig+0x2cc>)
 8007248:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800724c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007250:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007254:	d017      	beq.n	8007286 <UART_SetConfig+0x266>
 8007256:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800725a:	d817      	bhi.n	800728c <UART_SetConfig+0x26c>
 800725c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007260:	d00b      	beq.n	800727a <UART_SetConfig+0x25a>
 8007262:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007266:	d811      	bhi.n	800728c <UART_SetConfig+0x26c>
 8007268:	2b00      	cmp	r3, #0
 800726a:	d003      	beq.n	8007274 <UART_SetConfig+0x254>
 800726c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007270:	d006      	beq.n	8007280 <UART_SetConfig+0x260>
 8007272:	e00b      	b.n	800728c <UART_SetConfig+0x26c>
 8007274:	2301      	movs	r3, #1
 8007276:	77fb      	strb	r3, [r7, #31]
 8007278:	e076      	b.n	8007368 <UART_SetConfig+0x348>
 800727a:	2302      	movs	r3, #2
 800727c:	77fb      	strb	r3, [r7, #31]
 800727e:	e073      	b.n	8007368 <UART_SetConfig+0x348>
 8007280:	2304      	movs	r3, #4
 8007282:	77fb      	strb	r3, [r7, #31]
 8007284:	e070      	b.n	8007368 <UART_SetConfig+0x348>
 8007286:	2308      	movs	r3, #8
 8007288:	77fb      	strb	r3, [r7, #31]
 800728a:	e06d      	b.n	8007368 <UART_SetConfig+0x348>
 800728c:	2310      	movs	r3, #16
 800728e:	77fb      	strb	r3, [r7, #31]
 8007290:	e06a      	b.n	8007368 <UART_SetConfig+0x348>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a1b      	ldr	r2, [pc, #108]	@ (8007304 <UART_SetConfig+0x2e4>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d138      	bne.n	800730e <UART_SetConfig+0x2ee>
 800729c:	4b13      	ldr	r3, [pc, #76]	@ (80072ec <UART_SetConfig+0x2cc>)
 800729e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072a2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80072a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80072aa:	d017      	beq.n	80072dc <UART_SetConfig+0x2bc>
 80072ac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80072b0:	d82a      	bhi.n	8007308 <UART_SetConfig+0x2e8>
 80072b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072b6:	d00b      	beq.n	80072d0 <UART_SetConfig+0x2b0>
 80072b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072bc:	d824      	bhi.n	8007308 <UART_SetConfig+0x2e8>
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d003      	beq.n	80072ca <UART_SetConfig+0x2aa>
 80072c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072c6:	d006      	beq.n	80072d6 <UART_SetConfig+0x2b6>
 80072c8:	e01e      	b.n	8007308 <UART_SetConfig+0x2e8>
 80072ca:	2300      	movs	r3, #0
 80072cc:	77fb      	strb	r3, [r7, #31]
 80072ce:	e04b      	b.n	8007368 <UART_SetConfig+0x348>
 80072d0:	2302      	movs	r3, #2
 80072d2:	77fb      	strb	r3, [r7, #31]
 80072d4:	e048      	b.n	8007368 <UART_SetConfig+0x348>
 80072d6:	2304      	movs	r3, #4
 80072d8:	77fb      	strb	r3, [r7, #31]
 80072da:	e045      	b.n	8007368 <UART_SetConfig+0x348>
 80072dc:	2308      	movs	r3, #8
 80072de:	77fb      	strb	r3, [r7, #31]
 80072e0:	e042      	b.n	8007368 <UART_SetConfig+0x348>
 80072e2:	bf00      	nop
 80072e4:	efff69f3 	.word	0xefff69f3
 80072e8:	40011000 	.word	0x40011000
 80072ec:	40023800 	.word	0x40023800
 80072f0:	40004400 	.word	0x40004400
 80072f4:	40004800 	.word	0x40004800
 80072f8:	40004c00 	.word	0x40004c00
 80072fc:	40005000 	.word	0x40005000
 8007300:	40011400 	.word	0x40011400
 8007304:	40007800 	.word	0x40007800
 8007308:	2310      	movs	r3, #16
 800730a:	77fb      	strb	r3, [r7, #31]
 800730c:	e02c      	b.n	8007368 <UART_SetConfig+0x348>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a72      	ldr	r2, [pc, #456]	@ (80074dc <UART_SetConfig+0x4bc>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d125      	bne.n	8007364 <UART_SetConfig+0x344>
 8007318:	4b71      	ldr	r3, [pc, #452]	@ (80074e0 <UART_SetConfig+0x4c0>)
 800731a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800731e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007322:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007326:	d017      	beq.n	8007358 <UART_SetConfig+0x338>
 8007328:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800732c:	d817      	bhi.n	800735e <UART_SetConfig+0x33e>
 800732e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007332:	d00b      	beq.n	800734c <UART_SetConfig+0x32c>
 8007334:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007338:	d811      	bhi.n	800735e <UART_SetConfig+0x33e>
 800733a:	2b00      	cmp	r3, #0
 800733c:	d003      	beq.n	8007346 <UART_SetConfig+0x326>
 800733e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007342:	d006      	beq.n	8007352 <UART_SetConfig+0x332>
 8007344:	e00b      	b.n	800735e <UART_SetConfig+0x33e>
 8007346:	2300      	movs	r3, #0
 8007348:	77fb      	strb	r3, [r7, #31]
 800734a:	e00d      	b.n	8007368 <UART_SetConfig+0x348>
 800734c:	2302      	movs	r3, #2
 800734e:	77fb      	strb	r3, [r7, #31]
 8007350:	e00a      	b.n	8007368 <UART_SetConfig+0x348>
 8007352:	2304      	movs	r3, #4
 8007354:	77fb      	strb	r3, [r7, #31]
 8007356:	e007      	b.n	8007368 <UART_SetConfig+0x348>
 8007358:	2308      	movs	r3, #8
 800735a:	77fb      	strb	r3, [r7, #31]
 800735c:	e004      	b.n	8007368 <UART_SetConfig+0x348>
 800735e:	2310      	movs	r3, #16
 8007360:	77fb      	strb	r3, [r7, #31]
 8007362:	e001      	b.n	8007368 <UART_SetConfig+0x348>
 8007364:	2310      	movs	r3, #16
 8007366:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	69db      	ldr	r3, [r3, #28]
 800736c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007370:	d15b      	bne.n	800742a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007372:	7ffb      	ldrb	r3, [r7, #31]
 8007374:	2b08      	cmp	r3, #8
 8007376:	d828      	bhi.n	80073ca <UART_SetConfig+0x3aa>
 8007378:	a201      	add	r2, pc, #4	@ (adr r2, 8007380 <UART_SetConfig+0x360>)
 800737a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800737e:	bf00      	nop
 8007380:	080073a5 	.word	0x080073a5
 8007384:	080073ad 	.word	0x080073ad
 8007388:	080073b5 	.word	0x080073b5
 800738c:	080073cb 	.word	0x080073cb
 8007390:	080073bb 	.word	0x080073bb
 8007394:	080073cb 	.word	0x080073cb
 8007398:	080073cb 	.word	0x080073cb
 800739c:	080073cb 	.word	0x080073cb
 80073a0:	080073c3 	.word	0x080073c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073a4:	f7fd faae 	bl	8004904 <HAL_RCC_GetPCLK1Freq>
 80073a8:	61b8      	str	r0, [r7, #24]
        break;
 80073aa:	e013      	b.n	80073d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073ac:	f7fd fabe 	bl	800492c <HAL_RCC_GetPCLK2Freq>
 80073b0:	61b8      	str	r0, [r7, #24]
        break;
 80073b2:	e00f      	b.n	80073d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073b4:	4b4b      	ldr	r3, [pc, #300]	@ (80074e4 <UART_SetConfig+0x4c4>)
 80073b6:	61bb      	str	r3, [r7, #24]
        break;
 80073b8:	e00c      	b.n	80073d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073ba:	f7fd f993 	bl	80046e4 <HAL_RCC_GetSysClockFreq>
 80073be:	61b8      	str	r0, [r7, #24]
        break;
 80073c0:	e008      	b.n	80073d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073c6:	61bb      	str	r3, [r7, #24]
        break;
 80073c8:	e004      	b.n	80073d4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80073ca:	2300      	movs	r3, #0
 80073cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80073ce:	2301      	movs	r3, #1
 80073d0:	77bb      	strb	r3, [r7, #30]
        break;
 80073d2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80073d4:	69bb      	ldr	r3, [r7, #24]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d074      	beq.n	80074c4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80073da:	69bb      	ldr	r3, [r7, #24]
 80073dc:	005a      	lsls	r2, r3, #1
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	085b      	lsrs	r3, r3, #1
 80073e4:	441a      	add	r2, r3
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80073ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	2b0f      	cmp	r3, #15
 80073f4:	d916      	bls.n	8007424 <UART_SetConfig+0x404>
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073fc:	d212      	bcs.n	8007424 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	b29b      	uxth	r3, r3
 8007402:	f023 030f 	bic.w	r3, r3, #15
 8007406:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	085b      	lsrs	r3, r3, #1
 800740c:	b29b      	uxth	r3, r3
 800740e:	f003 0307 	and.w	r3, r3, #7
 8007412:	b29a      	uxth	r2, r3
 8007414:	89fb      	ldrh	r3, [r7, #14]
 8007416:	4313      	orrs	r3, r2
 8007418:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	89fa      	ldrh	r2, [r7, #14]
 8007420:	60da      	str	r2, [r3, #12]
 8007422:	e04f      	b.n	80074c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	77bb      	strb	r3, [r7, #30]
 8007428:	e04c      	b.n	80074c4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800742a:	7ffb      	ldrb	r3, [r7, #31]
 800742c:	2b08      	cmp	r3, #8
 800742e:	d828      	bhi.n	8007482 <UART_SetConfig+0x462>
 8007430:	a201      	add	r2, pc, #4	@ (adr r2, 8007438 <UART_SetConfig+0x418>)
 8007432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007436:	bf00      	nop
 8007438:	0800745d 	.word	0x0800745d
 800743c:	08007465 	.word	0x08007465
 8007440:	0800746d 	.word	0x0800746d
 8007444:	08007483 	.word	0x08007483
 8007448:	08007473 	.word	0x08007473
 800744c:	08007483 	.word	0x08007483
 8007450:	08007483 	.word	0x08007483
 8007454:	08007483 	.word	0x08007483
 8007458:	0800747b 	.word	0x0800747b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800745c:	f7fd fa52 	bl	8004904 <HAL_RCC_GetPCLK1Freq>
 8007460:	61b8      	str	r0, [r7, #24]
        break;
 8007462:	e013      	b.n	800748c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007464:	f7fd fa62 	bl	800492c <HAL_RCC_GetPCLK2Freq>
 8007468:	61b8      	str	r0, [r7, #24]
        break;
 800746a:	e00f      	b.n	800748c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800746c:	4b1d      	ldr	r3, [pc, #116]	@ (80074e4 <UART_SetConfig+0x4c4>)
 800746e:	61bb      	str	r3, [r7, #24]
        break;
 8007470:	e00c      	b.n	800748c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007472:	f7fd f937 	bl	80046e4 <HAL_RCC_GetSysClockFreq>
 8007476:	61b8      	str	r0, [r7, #24]
        break;
 8007478:	e008      	b.n	800748c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800747a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800747e:	61bb      	str	r3, [r7, #24]
        break;
 8007480:	e004      	b.n	800748c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007482:	2300      	movs	r3, #0
 8007484:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007486:	2301      	movs	r3, #1
 8007488:	77bb      	strb	r3, [r7, #30]
        break;
 800748a:	bf00      	nop
    }

    if (pclk != 0U)
 800748c:	69bb      	ldr	r3, [r7, #24]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d018      	beq.n	80074c4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	085a      	lsrs	r2, r3, #1
 8007498:	69bb      	ldr	r3, [r7, #24]
 800749a:	441a      	add	r2, r3
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80074a4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074a6:	693b      	ldr	r3, [r7, #16]
 80074a8:	2b0f      	cmp	r3, #15
 80074aa:	d909      	bls.n	80074c0 <UART_SetConfig+0x4a0>
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074b2:	d205      	bcs.n	80074c0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	b29a      	uxth	r2, r3
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	60da      	str	r2, [r3, #12]
 80074be:	e001      	b.n	80074c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80074c0:	2301      	movs	r3, #1
 80074c2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2200      	movs	r2, #0
 80074c8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80074d0:	7fbb      	ldrb	r3, [r7, #30]
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3720      	adds	r7, #32
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}
 80074da:	bf00      	nop
 80074dc:	40007c00 	.word	0x40007c00
 80074e0:	40023800 	.word	0x40023800
 80074e4:	00f42400 	.word	0x00f42400

080074e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b083      	sub	sp, #12
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074f4:	f003 0308 	and.w	r3, r3, #8
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d00a      	beq.n	8007512 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	430a      	orrs	r2, r1
 8007510:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007516:	f003 0301 	and.w	r3, r3, #1
 800751a:	2b00      	cmp	r3, #0
 800751c:	d00a      	beq.n	8007534 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	685b      	ldr	r3, [r3, #4]
 8007524:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	430a      	orrs	r2, r1
 8007532:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007538:	f003 0302 	and.w	r3, r3, #2
 800753c:	2b00      	cmp	r3, #0
 800753e:	d00a      	beq.n	8007556 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	430a      	orrs	r2, r1
 8007554:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800755a:	f003 0304 	and.w	r3, r3, #4
 800755e:	2b00      	cmp	r3, #0
 8007560:	d00a      	beq.n	8007578 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	430a      	orrs	r2, r1
 8007576:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800757c:	f003 0310 	and.w	r3, r3, #16
 8007580:	2b00      	cmp	r3, #0
 8007582:	d00a      	beq.n	800759a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	430a      	orrs	r2, r1
 8007598:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800759e:	f003 0320 	and.w	r3, r3, #32
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d00a      	beq.n	80075bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	430a      	orrs	r2, r1
 80075ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d01a      	beq.n	80075fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	430a      	orrs	r2, r1
 80075dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80075e6:	d10a      	bne.n	80075fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	430a      	orrs	r2, r1
 80075fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007606:	2b00      	cmp	r3, #0
 8007608:	d00a      	beq.n	8007620 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	430a      	orrs	r2, r1
 800761e:	605a      	str	r2, [r3, #4]
  }
}
 8007620:	bf00      	nop
 8007622:	370c      	adds	r7, #12
 8007624:	46bd      	mov	sp, r7
 8007626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762a:	4770      	bx	lr

0800762c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b098      	sub	sp, #96	@ 0x60
 8007630:	af02      	add	r7, sp, #8
 8007632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800763c:	f7fa fb04 	bl	8001c48 <HAL_GetTick>
 8007640:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f003 0308 	and.w	r3, r3, #8
 800764c:	2b08      	cmp	r3, #8
 800764e:	d12e      	bne.n	80076ae <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007650:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007654:	9300      	str	r3, [sp, #0]
 8007656:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007658:	2200      	movs	r2, #0
 800765a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f000 f88c 	bl	800777c <UART_WaitOnFlagUntilTimeout>
 8007664:	4603      	mov	r3, r0
 8007666:	2b00      	cmp	r3, #0
 8007668:	d021      	beq.n	80076ae <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007672:	e853 3f00 	ldrex	r3, [r3]
 8007676:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800767a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800767e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	461a      	mov	r2, r3
 8007686:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007688:	647b      	str	r3, [r7, #68]	@ 0x44
 800768a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800768c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800768e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007690:	e841 2300 	strex	r3, r2, [r1]
 8007694:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007696:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007698:	2b00      	cmp	r3, #0
 800769a:	d1e6      	bne.n	800766a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2220      	movs	r2, #32
 80076a0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076aa:	2303      	movs	r3, #3
 80076ac:	e062      	b.n	8007774 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f003 0304 	and.w	r3, r3, #4
 80076b8:	2b04      	cmp	r3, #4
 80076ba:	d149      	bne.n	8007750 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80076c0:	9300      	str	r3, [sp, #0]
 80076c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076c4:	2200      	movs	r2, #0
 80076c6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f000 f856 	bl	800777c <UART_WaitOnFlagUntilTimeout>
 80076d0:	4603      	mov	r3, r0
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d03c      	beq.n	8007750 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076de:	e853 3f00 	ldrex	r3, [r3]
 80076e2:	623b      	str	r3, [r7, #32]
   return(result);
 80076e4:	6a3b      	ldr	r3, [r7, #32]
 80076e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	461a      	mov	r2, r3
 80076f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80076f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076fc:	e841 2300 	strex	r3, r2, [r1]
 8007700:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007704:	2b00      	cmp	r3, #0
 8007706:	d1e6      	bne.n	80076d6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	3308      	adds	r3, #8
 800770e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	e853 3f00 	ldrex	r3, [r3]
 8007716:	60fb      	str	r3, [r7, #12]
   return(result);
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f023 0301 	bic.w	r3, r3, #1
 800771e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	3308      	adds	r3, #8
 8007726:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007728:	61fa      	str	r2, [r7, #28]
 800772a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800772c:	69b9      	ldr	r1, [r7, #24]
 800772e:	69fa      	ldr	r2, [r7, #28]
 8007730:	e841 2300 	strex	r3, r2, [r1]
 8007734:	617b      	str	r3, [r7, #20]
   return(result);
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d1e5      	bne.n	8007708 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2220      	movs	r2, #32
 8007740:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2200      	movs	r2, #0
 8007748:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800774c:	2303      	movs	r3, #3
 800774e:	e011      	b.n	8007774 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2220      	movs	r2, #32
 8007754:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2220      	movs	r2, #32
 800775a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2200      	movs	r2, #0
 8007768:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2200      	movs	r2, #0
 800776e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007772:	2300      	movs	r3, #0
}
 8007774:	4618      	mov	r0, r3
 8007776:	3758      	adds	r7, #88	@ 0x58
 8007778:	46bd      	mov	sp, r7
 800777a:	bd80      	pop	{r7, pc}

0800777c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b084      	sub	sp, #16
 8007780:	af00      	add	r7, sp, #0
 8007782:	60f8      	str	r0, [r7, #12]
 8007784:	60b9      	str	r1, [r7, #8]
 8007786:	603b      	str	r3, [r7, #0]
 8007788:	4613      	mov	r3, r2
 800778a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800778c:	e04f      	b.n	800782e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800778e:	69bb      	ldr	r3, [r7, #24]
 8007790:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007794:	d04b      	beq.n	800782e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007796:	f7fa fa57 	bl	8001c48 <HAL_GetTick>
 800779a:	4602      	mov	r2, r0
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	1ad3      	subs	r3, r2, r3
 80077a0:	69ba      	ldr	r2, [r7, #24]
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d302      	bcc.n	80077ac <UART_WaitOnFlagUntilTimeout+0x30>
 80077a6:	69bb      	ldr	r3, [r7, #24]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d101      	bne.n	80077b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80077ac:	2303      	movs	r3, #3
 80077ae:	e04e      	b.n	800784e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f003 0304 	and.w	r3, r3, #4
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d037      	beq.n	800782e <UART_WaitOnFlagUntilTimeout+0xb2>
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	2b80      	cmp	r3, #128	@ 0x80
 80077c2:	d034      	beq.n	800782e <UART_WaitOnFlagUntilTimeout+0xb2>
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	2b40      	cmp	r3, #64	@ 0x40
 80077c8:	d031      	beq.n	800782e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	69db      	ldr	r3, [r3, #28]
 80077d0:	f003 0308 	and.w	r3, r3, #8
 80077d4:	2b08      	cmp	r3, #8
 80077d6:	d110      	bne.n	80077fa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2208      	movs	r2, #8
 80077de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80077e0:	68f8      	ldr	r0, [r7, #12]
 80077e2:	f000 f85e 	bl	80078a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2208      	movs	r2, #8
 80077ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2200      	movs	r2, #0
 80077f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	e029      	b.n	800784e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	69db      	ldr	r3, [r3, #28]
 8007800:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007804:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007808:	d111      	bne.n	800782e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007812:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007814:	68f8      	ldr	r0, [r7, #12]
 8007816:	f000 f844 	bl	80078a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2220      	movs	r2, #32
 800781e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2200      	movs	r2, #0
 8007826:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800782a:	2303      	movs	r3, #3
 800782c:	e00f      	b.n	800784e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	69da      	ldr	r2, [r3, #28]
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	4013      	ands	r3, r2
 8007838:	68ba      	ldr	r2, [r7, #8]
 800783a:	429a      	cmp	r2, r3
 800783c:	bf0c      	ite	eq
 800783e:	2301      	moveq	r3, #1
 8007840:	2300      	movne	r3, #0
 8007842:	b2db      	uxtb	r3, r3
 8007844:	461a      	mov	r2, r3
 8007846:	79fb      	ldrb	r3, [r7, #7]
 8007848:	429a      	cmp	r2, r3
 800784a:	d0a0      	beq.n	800778e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800784c:	2300      	movs	r3, #0
}
 800784e:	4618      	mov	r0, r3
 8007850:	3710      	adds	r7, #16
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}

08007856 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007856:	b480      	push	{r7}
 8007858:	b089      	sub	sp, #36	@ 0x24
 800785a:	af00      	add	r7, sp, #0
 800785c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	e853 3f00 	ldrex	r3, [r3]
 800786a:	60bb      	str	r3, [r7, #8]
   return(result);
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007872:	61fb      	str	r3, [r7, #28]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	461a      	mov	r2, r3
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	61bb      	str	r3, [r7, #24]
 800787e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007880:	6979      	ldr	r1, [r7, #20]
 8007882:	69ba      	ldr	r2, [r7, #24]
 8007884:	e841 2300 	strex	r3, r2, [r1]
 8007888:	613b      	str	r3, [r7, #16]
   return(result);
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d1e6      	bne.n	800785e <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2220      	movs	r2, #32
 8007894:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8007896:	bf00      	nop
 8007898:	3724      	adds	r7, #36	@ 0x24
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr

080078a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078a2:	b480      	push	{r7}
 80078a4:	b095      	sub	sp, #84	@ 0x54
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078b2:	e853 3f00 	ldrex	r3, [r3]
 80078b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	461a      	mov	r2, r3
 80078c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80078ca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078d0:	e841 2300 	strex	r3, r2, [r1]
 80078d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d1e6      	bne.n	80078aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	3308      	adds	r3, #8
 80078e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e4:	6a3b      	ldr	r3, [r7, #32]
 80078e6:	e853 3f00 	ldrex	r3, [r3]
 80078ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80078ec:	69fb      	ldr	r3, [r7, #28]
 80078ee:	f023 0301 	bic.w	r3, r3, #1
 80078f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	3308      	adds	r3, #8
 80078fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80078fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007900:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007902:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007904:	e841 2300 	strex	r3, r2, [r1]
 8007908:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800790a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800790c:	2b00      	cmp	r3, #0
 800790e:	d1e5      	bne.n	80078dc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007914:	2b01      	cmp	r3, #1
 8007916:	d118      	bne.n	800794a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	e853 3f00 	ldrex	r3, [r3]
 8007924:	60bb      	str	r3, [r7, #8]
   return(result);
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	f023 0310 	bic.w	r3, r3, #16
 800792c:	647b      	str	r3, [r7, #68]	@ 0x44
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	461a      	mov	r2, r3
 8007934:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007936:	61bb      	str	r3, [r7, #24]
 8007938:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800793a:	6979      	ldr	r1, [r7, #20]
 800793c:	69ba      	ldr	r2, [r7, #24]
 800793e:	e841 2300 	strex	r3, r2, [r1]
 8007942:	613b      	str	r3, [r7, #16]
   return(result);
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d1e6      	bne.n	8007918 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2220      	movs	r2, #32
 800794e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2200      	movs	r2, #0
 8007956:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2200      	movs	r2, #0
 800795c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800795e:	bf00      	nop
 8007960:	3754      	adds	r7, #84	@ 0x54
 8007962:	46bd      	mov	sp, r7
 8007964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007968:	4770      	bx	lr

0800796a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800796a:	b580      	push	{r7, lr}
 800796c:	b090      	sub	sp, #64	@ 0x40
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007976:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	69db      	ldr	r3, [r3, #28]
 800797c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007980:	d037      	beq.n	80079f2 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8007982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007984:	2200      	movs	r2, #0
 8007986:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800798a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	3308      	adds	r3, #8
 8007990:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007994:	e853 3f00 	ldrex	r3, [r3]
 8007998:	623b      	str	r3, [r7, #32]
   return(result);
 800799a:	6a3b      	ldr	r3, [r7, #32]
 800799c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079a0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80079a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	3308      	adds	r3, #8
 80079a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80079aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80079ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079b2:	e841 2300 	strex	r3, r2, [r1]
 80079b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d1e5      	bne.n	800798a <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80079be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c4:	693b      	ldr	r3, [r7, #16]
 80079c6:	e853 3f00 	ldrex	r3, [r3]
 80079ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80079d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	461a      	mov	r2, r3
 80079da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079dc:	61fb      	str	r3, [r7, #28]
 80079de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e0:	69b9      	ldr	r1, [r7, #24]
 80079e2:	69fa      	ldr	r2, [r7, #28]
 80079e4:	e841 2300 	strex	r3, r2, [r1]
 80079e8:	617b      	str	r3, [r7, #20]
   return(result);
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d1e6      	bne.n	80079be <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80079f0:	e002      	b.n	80079f8 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 80079f2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80079f4:	f7f9 f8c0 	bl	8000b78 <HAL_UART_TxCpltCallback>
}
 80079f8:	bf00      	nop
 80079fa:	3740      	adds	r7, #64	@ 0x40
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bd80      	pop	{r7, pc}

08007a00 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b084      	sub	sp, #16
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a0c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007a0e:	68f8      	ldr	r0, [r7, #12]
 8007a10:	f7ff fadc 	bl	8006fcc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a14:	bf00      	nop
 8007a16:	3710      	adds	r7, #16
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}

08007a1c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b086      	sub	sp, #24
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a28:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a2e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a36:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a42:	2b80      	cmp	r3, #128	@ 0x80
 8007a44:	d109      	bne.n	8007a5a <UART_DMAError+0x3e>
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	2b21      	cmp	r3, #33	@ 0x21
 8007a4a:	d106      	bne.n	8007a5a <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8007a54:	6978      	ldr	r0, [r7, #20]
 8007a56:	f7ff fefe 	bl	8007856 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a64:	2b40      	cmp	r3, #64	@ 0x40
 8007a66:	d109      	bne.n	8007a7c <UART_DMAError+0x60>
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2b22      	cmp	r3, #34	@ 0x22
 8007a6c:	d106      	bne.n	8007a7c <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	2200      	movs	r2, #0
 8007a72:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8007a76:	6978      	ldr	r0, [r7, #20]
 8007a78:	f7ff ff13 	bl	80078a2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a82:	f043 0210 	orr.w	r2, r3, #16
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a8c:	6978      	ldr	r0, [r7, #20]
 8007a8e:	f7ff faa7 	bl	8006fe0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a92:	bf00      	nop
 8007a94:	3718      	adds	r7, #24
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}

08007a9a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007a9a:	b580      	push	{r7, lr}
 8007a9c:	b084      	sub	sp, #16
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aa6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ab0:	68f8      	ldr	r0, [r7, #12]
 8007ab2:	f7ff fa95 	bl	8006fe0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ab6:	bf00      	nop
 8007ab8:	3710      	adds	r7, #16
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}

08007abe <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007abe:	b580      	push	{r7, lr}
 8007ac0:	b088      	sub	sp, #32
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	e853 3f00 	ldrex	r3, [r3]
 8007ad2:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ada:	61fb      	str	r3, [r7, #28]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	461a      	mov	r2, r3
 8007ae2:	69fb      	ldr	r3, [r7, #28]
 8007ae4:	61bb      	str	r3, [r7, #24]
 8007ae6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae8:	6979      	ldr	r1, [r7, #20]
 8007aea:	69ba      	ldr	r2, [r7, #24]
 8007aec:	e841 2300 	strex	r3, r2, [r1]
 8007af0:	613b      	str	r3, [r7, #16]
   return(result);
 8007af2:	693b      	ldr	r3, [r7, #16]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d1e6      	bne.n	8007ac6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2220      	movs	r2, #32
 8007afc:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2200      	movs	r2, #0
 8007b02:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f7f9 f837 	bl	8000b78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b0a:	bf00      	nop
 8007b0c:	3720      	adds	r7, #32
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}
	...

08007b14 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8007b14:	b5b0      	push	{r4, r5, r7, lr}
 8007b16:	b08c      	sub	sp, #48	@ 0x30
 8007b18:	af04      	add	r7, sp, #16
  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8007b1a:	2100      	movs	r1, #0
 8007b1c:	2000      	movs	r0, #0
 8007b1e:	f007 feb1 	bl	800f884 <tcpip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 8007b22:	4b1a      	ldr	r3, [pc, #104]	@ (8007b8c <MX_LWIP_Init+0x78>)
 8007b24:	2200      	movs	r2, #0
 8007b26:	601a      	str	r2, [r3, #0]
  netmask.addr = 0;
 8007b28:	4b19      	ldr	r3, [pc, #100]	@ (8007b90 <MX_LWIP_Init+0x7c>)
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	601a      	str	r2, [r3, #0]
  gw.addr = 0;
 8007b2e:	4b19      	ldr	r3, [pc, #100]	@ (8007b94 <MX_LWIP_Init+0x80>)
 8007b30:	2200      	movs	r2, #0
 8007b32:	601a      	str	r2, [r3, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007b34:	4b18      	ldr	r3, [pc, #96]	@ (8007b98 <MX_LWIP_Init+0x84>)
 8007b36:	9302      	str	r3, [sp, #8]
 8007b38:	4b18      	ldr	r3, [pc, #96]	@ (8007b9c <MX_LWIP_Init+0x88>)
 8007b3a:	9301      	str	r3, [sp, #4]
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	9300      	str	r3, [sp, #0]
 8007b40:	4b14      	ldr	r3, [pc, #80]	@ (8007b94 <MX_LWIP_Init+0x80>)
 8007b42:	4a13      	ldr	r2, [pc, #76]	@ (8007b90 <MX_LWIP_Init+0x7c>)
 8007b44:	4911      	ldr	r1, [pc, #68]	@ (8007b8c <MX_LWIP_Init+0x78>)
 8007b46:	4816      	ldr	r0, [pc, #88]	@ (8007ba0 <MX_LWIP_Init+0x8c>)
 8007b48:	f008 fc62 	bl	8010410 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8007b4c:	4814      	ldr	r0, [pc, #80]	@ (8007ba0 <MX_LWIP_Init+0x8c>)
 8007b4e:	f008 fe19 	bl	8010784 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8007b52:	4813      	ldr	r0, [pc, #76]	@ (8007ba0 <MX_LWIP_Init+0x8c>)
 8007b54:	f008 fe26 	bl	80107a4 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8007b58:	4912      	ldr	r1, [pc, #72]	@ (8007ba4 <MX_LWIP_Init+0x90>)
 8007b5a:	4811      	ldr	r0, [pc, #68]	@ (8007ba0 <MX_LWIP_Init+0x8c>)
 8007b5c:	f008 ff28 	bl	80109b0 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 8007b60:	4b11      	ldr	r3, [pc, #68]	@ (8007ba8 <MX_LWIP_Init+0x94>)
 8007b62:	1d3c      	adds	r4, r7, #4
 8007b64:	461d      	mov	r5, r3
 8007b66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007b68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007b6a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007b6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 8007b72:	1d3b      	adds	r3, r7, #4
 8007b74:	490a      	ldr	r1, [pc, #40]	@ (8007ba0 <MX_LWIP_Init+0x8c>)
 8007b76:	4618      	mov	r0, r3
 8007b78:	f000 fdc9 	bl	800870e <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 8007b7c:	4808      	ldr	r0, [pc, #32]	@ (8007ba0 <MX_LWIP_Init+0x8c>)
 8007b7e:	f011 f8df 	bl	8018d40 <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8007b82:	bf00      	nop
 8007b84:	3720      	adds	r7, #32
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bdb0      	pop	{r4, r5, r7, pc}
 8007b8a:	bf00      	nop
 8007b8c:	20002a68 	.word	0x20002a68
 8007b90:	20002a6c 	.word	0x20002a6c
 8007b94:	20002a70 	.word	0x20002a70
 8007b98:	0800f795 	.word	0x0800f795
 8007b9c:	08008145 	.word	0x08008145
 8007ba0:	20002a30 	.word	0x20002a30
 8007ba4:	08007bad 	.word	0x08007bad
 8007ba8:	0801e478 	.word	0x0801e478

08007bac <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b083      	sub	sp, #12
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8007bb4:	bf00      	nop
 8007bb6:	370c      	adds	r7, #12
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr

08007bc0 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b087      	sub	sp, #28
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8007bd2:	2320      	movs	r3, #32
 8007bd4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8007bd6:	f3bf 8f4f 	dsb	sy
}
 8007bda:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8007bdc:	e00b      	b.n	8007bf6 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 8007bde:	4a0d      	ldr	r2, [pc, #52]	@ (8007c14 <SCB_InvalidateDCache_by_Addr+0x54>)
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	693a      	ldr	r2, [r7, #16]
 8007bea:	4413      	add	r3, r2
 8007bec:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8007bee:	697a      	ldr	r2, [r7, #20]
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	1ad3      	subs	r3, r2, r3
 8007bf4:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	dcf0      	bgt.n	8007bde <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8007bfc:	f3bf 8f4f 	dsb	sy
}
 8007c00:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007c02:	f3bf 8f6f 	isb	sy
}
 8007c06:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8007c08:	bf00      	nop
 8007c0a:	371c      	adds	r7, #28
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c12:	4770      	bx	lr
 8007c14:	e000ed00 	.word	0xe000ed00

08007c18 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b082      	sub	sp, #8
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8007c20:	4b04      	ldr	r3, [pc, #16]	@ (8007c34 <HAL_ETH_RxCpltCallback+0x1c>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4618      	mov	r0, r3
 8007c26:	f000 fefb 	bl	8008a20 <osSemaphoreRelease>
}
 8007c2a:	bf00      	nop
 8007c2c:	3708      	adds	r7, #8
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bd80      	pop	{r7, pc}
 8007c32:	bf00      	nop
 8007c34:	20007400 	.word	0x20007400

08007c38 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b082      	sub	sp, #8
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 8007c40:	4b04      	ldr	r3, [pc, #16]	@ (8007c54 <HAL_ETH_TxCpltCallback+0x1c>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4618      	mov	r0, r3
 8007c46:	f000 feeb 	bl	8008a20 <osSemaphoreRelease>
}
 8007c4a:	bf00      	nop
 8007c4c:	3708      	adds	r7, #8
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}
 8007c52:	bf00      	nop
 8007c54:	20007404 	.word	0x20007404

08007c58 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b082      	sub	sp, #8
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f7fb fb62 	bl	800332a <HAL_ETH_GetDMAError>
 8007c66:	4603      	mov	r3, r0
 8007c68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c6c:	2b80      	cmp	r3, #128	@ 0x80
 8007c6e:	d104      	bne.n	8007c7a <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 8007c70:	4b04      	ldr	r3, [pc, #16]	@ (8007c84 <HAL_ETH_ErrorCallback+0x2c>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4618      	mov	r0, r3
 8007c76:	f000 fed3 	bl	8008a20 <osSemaphoreRelease>
  }
}
 8007c7a:	bf00      	nop
 8007c7c:	3708      	adds	r7, #8
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	bd80      	pop	{r7, pc}
 8007c82:	bf00      	nop
 8007c84:	20007400 	.word	0x20007400

08007c88 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8007c88:	b5b0      	push	{r4, r5, r7, lr}
 8007c8a:	b0b4      	sub	sp, #208	@ 0xd0
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8007c90:	2300      	movs	r3, #0
 8007c92:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  uint32_t duplex, speed = 0;
 8007c96:	2300      	movs	r3, #0
 8007c98:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int32_t PHYLinkState = 0;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  ETH_MACConfigTypeDef MACConf = {0};
 8007ca2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007ca6:	2264      	movs	r2, #100	@ 0x64
 8007ca8:	2100      	movs	r1, #0
 8007caa:	4618      	mov	r0, r3
 8007cac:	f015 fa1c 	bl	801d0e8 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8007cb0:	4b9f      	ldr	r3, [pc, #636]	@ (8007f30 <low_level_init+0x2a8>)
 8007cb2:	4aa0      	ldr	r2, [pc, #640]	@ (8007f34 <low_level_init+0x2ac>)
 8007cb4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  MACAddr[1] = 0x80;
 8007cbc:	2380      	movs	r3, #128	@ 0x80
 8007cbe:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  MACAddr[2] = 0xE1;
 8007cc2:	23e1      	movs	r3, #225	@ 0xe1
 8007cc4:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  MACAddr[3] = 0x00;
 8007cc8:	2300      	movs	r3, #0
 8007cca:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  MACAddr[4] = 0x00;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  MACAddr[5] = 0x00;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  heth.Init.MACAddr = &MACAddr[0];
 8007cda:	4a95      	ldr	r2, [pc, #596]	@ (8007f30 <low_level_init+0x2a8>)
 8007cdc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007ce0:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8007ce2:	4b93      	ldr	r3, [pc, #588]	@ (8007f30 <low_level_init+0x2a8>)
 8007ce4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8007ce8:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8007cea:	4b91      	ldr	r3, [pc, #580]	@ (8007f30 <low_level_init+0x2a8>)
 8007cec:	4a92      	ldr	r2, [pc, #584]	@ (8007f38 <low_level_init+0x2b0>)
 8007cee:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8007cf0:	4b8f      	ldr	r3, [pc, #572]	@ (8007f30 <low_level_init+0x2a8>)
 8007cf2:	4a92      	ldr	r2, [pc, #584]	@ (8007f3c <low_level_init+0x2b4>)
 8007cf4:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8007cf6:	4b8e      	ldr	r3, [pc, #568]	@ (8007f30 <low_level_init+0x2a8>)
 8007cf8:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8007cfc:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8007cfe:	488c      	ldr	r0, [pc, #560]	@ (8007f30 <low_level_init+0x2a8>)
 8007d00:	f7fa fcca 	bl	8002698 <HAL_ETH_Init>
 8007d04:	4603      	mov	r3, r0
 8007d06:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8007d0a:	2238      	movs	r2, #56	@ 0x38
 8007d0c:	2100      	movs	r1, #0
 8007d0e:	488c      	ldr	r0, [pc, #560]	@ (8007f40 <low_level_init+0x2b8>)
 8007d10:	f015 f9ea 	bl	801d0e8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8007d14:	4b8a      	ldr	r3, [pc, #552]	@ (8007f40 <low_level_init+0x2b8>)
 8007d16:	2221      	movs	r2, #33	@ 0x21
 8007d18:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8007d1a:	4b89      	ldr	r3, [pc, #548]	@ (8007f40 <low_level_init+0x2b8>)
 8007d1c:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8007d20:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8007d22:	4b87      	ldr	r3, [pc, #540]	@ (8007f40 <low_level_init+0x2b8>)
 8007d24:	2200      	movs	r2, #0
 8007d26:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8007d28:	4886      	ldr	r0, [pc, #536]	@ (8007f44 <low_level_init+0x2bc>)
 8007d2a:	f008 fa2b 	bl	8010184 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2206      	movs	r2, #6
 8007d32:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8007d36:	4b7e      	ldr	r3, [pc, #504]	@ (8007f30 <low_level_init+0x2a8>)
 8007d38:	685b      	ldr	r3, [r3, #4]
 8007d3a:	781a      	ldrb	r2, [r3, #0]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8007d42:	4b7b      	ldr	r3, [pc, #492]	@ (8007f30 <low_level_init+0x2a8>)
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	785a      	ldrb	r2, [r3, #1]
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8007d4e:	4b78      	ldr	r3, [pc, #480]	@ (8007f30 <low_level_init+0x2a8>)
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	789a      	ldrb	r2, [r3, #2]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8007d5a:	4b75      	ldr	r3, [pc, #468]	@ (8007f30 <low_level_init+0x2a8>)
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	78da      	ldrb	r2, [r3, #3]
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8007d66:	4b72      	ldr	r3, [pc, #456]	@ (8007f30 <low_level_init+0x2a8>)
 8007d68:	685b      	ldr	r3, [r3, #4]
 8007d6a:	791a      	ldrb	r2, [r3, #4]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8007d72:	4b6f      	ldr	r3, [pc, #444]	@ (8007f30 <low_level_init+0x2a8>)
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	795a      	ldrb	r2, [r3, #5]
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8007d84:	851a      	strh	r2, [r3, #40]	@ 0x28

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8007d8c:	f043 030a 	orr.w	r3, r3, #10
 8007d90:	b2da      	uxtb	r2, r3
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 8007d98:	2300      	movs	r3, #0
 8007d9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	653b      	str	r3, [r7, #80]	@ 0x50
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 8007da0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8007da4:	2101      	movs	r1, #1
 8007da6:	4618      	mov	r0, r3
 8007da8:	f000 fdba 	bl	8008920 <osSemaphoreCreate>
 8007dac:	4603      	mov	r3, r0
 8007dae:	4a66      	ldr	r2, [pc, #408]	@ (8007f48 <low_level_init+0x2c0>)
 8007db0:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 8007db2:	2300      	movs	r3, #0
 8007db4:	647b      	str	r3, [r7, #68]	@ 0x44
 8007db6:	2300      	movs	r3, #0
 8007db8:	64bb      	str	r3, [r7, #72]	@ 0x48
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 8007dba:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8007dbe:	2101      	movs	r1, #1
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	f000 fdad 	bl	8008920 <osSemaphoreCreate>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	4a60      	ldr	r2, [pc, #384]	@ (8007f4c <low_level_init+0x2c4>)
 8007dca:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 8007dcc:	4b5e      	ldr	r3, [pc, #376]	@ (8007f48 <low_level_init+0x2c0>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	2100      	movs	r1, #0
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	f000 fdd6 	bl	8008984 <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 8007dd8:	4b5c      	ldr	r3, [pc, #368]	@ (8007f4c <low_level_init+0x2c4>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	2100      	movs	r1, #0
 8007dde:	4618      	mov	r0, r3
 8007de0:	f000 fdd0 	bl	8008984 <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8007de4:	4b5a      	ldr	r3, [pc, #360]	@ (8007f50 <low_level_init+0x2c8>)
 8007de6:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8007dea:	461d      	mov	r5, r3
 8007dec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007dee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007df0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007df4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8007df8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8007dfc:	6879      	ldr	r1, [r7, #4]
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f000 fc85 	bl	800870e <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8007e04:	4953      	ldr	r1, [pc, #332]	@ (8007f54 <low_level_init+0x2cc>)
 8007e06:	4854      	ldr	r0, [pc, #336]	@ (8007f58 <low_level_init+0x2d0>)
 8007e08:	f7f9 fdf7 	bl	80019fa <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8007e0c:	4852      	ldr	r0, [pc, #328]	@ (8007f58 <low_level_init+0x2d0>)
 8007e0e:	f7f9 fe26 	bl	8001a5e <LAN8742_Init>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d006      	beq.n	8007e26 <low_level_init+0x19e>
  {
    netif_set_link_down(netif);
 8007e18:	6878      	ldr	r0, [r7, #4]
 8007e1a:	f008 fd99 	bl	8010950 <netif_set_link_down>
    netif_set_down(netif);
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f008 fd2c 	bl	801087c <netif_set_down>
 8007e24:	e081      	b.n	8007f2a <low_level_init+0x2a2>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8007e26:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d165      	bne.n	8007efa <low_level_init+0x272>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8007e2e:	484a      	ldr	r0, [pc, #296]	@ (8007f58 <low_level_init+0x2d0>)
 8007e30:	f7f9 fe62 	bl	8001af8 <LAN8742_GetLinkState>
 8007e34:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8007e38:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	dc06      	bgt.n	8007e4e <low_level_init+0x1c6>
    {
      netif_set_link_down(netif);
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	f008 fd85 	bl	8010950 <netif_set_link_down>
      netif_set_down(netif);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f008 fd18 	bl	801087c <netif_set_down>
 8007e4c:	e057      	b.n	8007efe <low_level_init+0x276>
    }
    else
    {
      switch (PHYLinkState)
 8007e4e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007e52:	3b02      	subs	r3, #2
 8007e54:	2b03      	cmp	r3, #3
 8007e56:	d82b      	bhi.n	8007eb0 <low_level_init+0x228>
 8007e58:	a201      	add	r2, pc, #4	@ (adr r2, 8007e60 <low_level_init+0x1d8>)
 8007e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e5e:	bf00      	nop
 8007e60:	08007e71 	.word	0x08007e71
 8007e64:	08007e83 	.word	0x08007e83
 8007e68:	08007e93 	.word	0x08007e93
 8007e6c:	08007ea3 	.word	0x08007ea3
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8007e70:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007e74:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007e78:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007e7c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007e80:	e01f      	b.n	8007ec2 <low_level_init+0x23a>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8007e82:	2300      	movs	r3, #0
 8007e84:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007e88:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007e8c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007e90:	e017      	b.n	8007ec2 <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8007e92:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007e96:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007ea0:	e00f      	b.n	8007ec2 <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007eae:	e008      	b.n	8007ec2 <low_level_init+0x23a>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 8007eb0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007eb4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007eb8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007ebc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007ec0:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 8007ec2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007ec6:	4619      	mov	r1, r3
 8007ec8:	4819      	ldr	r0, [pc, #100]	@ (8007f30 <low_level_init+0x2a8>)
 8007eca:	f7fb f8cd 	bl	8003068 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 8007ece:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007ed2:	677b      	str	r3, [r7, #116]	@ 0x74
    MACConf.Speed = speed;
 8007ed4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007ed8:	673b      	str	r3, [r7, #112]	@ 0x70
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8007eda:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007ede:	4619      	mov	r1, r3
 8007ee0:	4813      	ldr	r0, [pc, #76]	@ (8007f30 <low_level_init+0x2a8>)
 8007ee2:	f7fb f9b8 	bl	8003256 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 8007ee6:	4812      	ldr	r0, [pc, #72]	@ (8007f30 <low_level_init+0x2a8>)
 8007ee8:	f7fa fc70 	bl	80027cc <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f008 fc59 	bl	80107a4 <netif_set_up>
    netif_set_link_up(netif);
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f008 fcf4 	bl	80108e0 <netif_set_link_up>
 8007ef8:	e001      	b.n	8007efe <low_level_init+0x276>
    }

  }
  else
  {
    Error_Handler();
 8007efa:	f7f9 f8b5 	bl	8001068 <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

  if(HAL_GetREVID() == 0x1000)
 8007efe:	f7f9 fed3 	bl	8001ca8 <HAL_GetREVID>
 8007f02:	4603      	mov	r3, r0
 8007f04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f08:	d10f      	bne.n	8007f2a <low_level_init+0x2a2>
  {
    /*
      This thread will keep resetting the RMII interface until good frames are received
    */
    osThreadDef(RMII_Watchdog, RMII_Thread, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE);
 8007f0a:	4b14      	ldr	r3, [pc, #80]	@ (8007f5c <low_level_init+0x2d4>)
 8007f0c:	f107 040c 	add.w	r4, r7, #12
 8007f10:	461d      	mov	r5, r3
 8007f12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007f14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007f16:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007f1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate (osThread(RMII_Watchdog), NULL);
 8007f1e:	f107 030c 	add.w	r3, r7, #12
 8007f22:	2100      	movs	r1, #0
 8007f24:	4618      	mov	r0, r3
 8007f26:	f000 fbf2 	bl	800870e <osThreadCreate>
  }
}
 8007f2a:	37d0      	adds	r7, #208	@ 0xd0
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bdb0      	pop	{r4, r5, r7, pc}
 8007f30:	20007408 	.word	0x20007408
 8007f34:	40028000 	.word	0x40028000
 8007f38:	20000138 	.word	0x20000138
 8007f3c:	20000098 	.word	0x20000098
 8007f40:	200074b8 	.word	0x200074b8
 8007f44:	080221a0 	.word	0x080221a0
 8007f48:	20007400 	.word	0x20007400
 8007f4c:	20007404 	.word	0x20007404
 8007f50:	0801e49c 	.word	0x0801e49c
 8007f54:	20000014 	.word	0x20000014
 8007f58:	200074f0 	.word	0x200074f0
 8007f5c:	0801e4c8 	.word	0x0801e4c8

08007f60 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b092      	sub	sp, #72	@ 0x48
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 8007f72:	2300      	movs	r3, #0
 8007f74:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8007f78:	f107 030c 	add.w	r3, r7, #12
 8007f7c:	2230      	movs	r2, #48	@ 0x30
 8007f7e:	2100      	movs	r1, #0
 8007f80:	4618      	mov	r0, r3
 8007f82:	f015 f8b1 	bl	801d0e8 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8007f86:	f107 030c 	add.w	r3, r7, #12
 8007f8a:	2230      	movs	r2, #48	@ 0x30
 8007f8c:	2100      	movs	r1, #0
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f015 f8aa 	bl	801d0e8 <memset>

  for(q = p; q != NULL; q = q->next)
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	643b      	str	r3, [r7, #64]	@ 0x40
 8007f98:	e045      	b.n	8008026 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 8007f9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f9c:	2b03      	cmp	r3, #3
 8007f9e:	d902      	bls.n	8007fa6 <low_level_output+0x46>
      return ERR_IF;
 8007fa0:	f06f 030b 	mvn.w	r3, #11
 8007fa4:	e07f      	b.n	80080a6 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 8007fa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fa8:	6859      	ldr	r1, [r3, #4]
 8007faa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007fac:	4613      	mov	r3, r2
 8007fae:	005b      	lsls	r3, r3, #1
 8007fb0:	4413      	add	r3, r2
 8007fb2:	009b      	lsls	r3, r3, #2
 8007fb4:	3348      	adds	r3, #72	@ 0x48
 8007fb6:	443b      	add	r3, r7
 8007fb8:	3b3c      	subs	r3, #60	@ 0x3c
 8007fba:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8007fbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fbe:	895b      	ldrh	r3, [r3, #10]
 8007fc0:	4619      	mov	r1, r3
 8007fc2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007fc4:	4613      	mov	r3, r2
 8007fc6:	005b      	lsls	r3, r3, #1
 8007fc8:	4413      	add	r3, r2
 8007fca:	009b      	lsls	r3, r3, #2
 8007fcc:	3348      	adds	r3, #72	@ 0x48
 8007fce:	443b      	add	r3, r7
 8007fd0:	3b38      	subs	r3, #56	@ 0x38
 8007fd2:	6019      	str	r1, [r3, #0]

    if(i>0)
 8007fd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d011      	beq.n	8007ffe <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 8007fda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007fdc:	1e5a      	subs	r2, r3, #1
 8007fde:	f107 000c 	add.w	r0, r7, #12
 8007fe2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007fe4:	460b      	mov	r3, r1
 8007fe6:	005b      	lsls	r3, r3, #1
 8007fe8:	440b      	add	r3, r1
 8007fea:	009b      	lsls	r3, r3, #2
 8007fec:	18c1      	adds	r1, r0, r3
 8007fee:	4613      	mov	r3, r2
 8007ff0:	005b      	lsls	r3, r3, #1
 8007ff2:	4413      	add	r3, r2
 8007ff4:	009b      	lsls	r3, r3, #2
 8007ff6:	3348      	adds	r3, #72	@ 0x48
 8007ff8:	443b      	add	r3, r7
 8007ffa:	3b34      	subs	r3, #52	@ 0x34
 8007ffc:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 8007ffe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d109      	bne.n	800801a <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 8008006:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008008:	4613      	mov	r3, r2
 800800a:	005b      	lsls	r3, r3, #1
 800800c:	4413      	add	r3, r2
 800800e:	009b      	lsls	r3, r3, #2
 8008010:	3348      	adds	r3, #72	@ 0x48
 8008012:	443b      	add	r3, r7
 8008014:	3b34      	subs	r3, #52	@ 0x34
 8008016:	2200      	movs	r2, #0
 8008018:	601a      	str	r2, [r3, #0]
    }

    i++;
 800801a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800801c:	3301      	adds	r3, #1
 800801e:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 8008020:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	643b      	str	r3, [r7, #64]	@ 0x40
 8008026:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008028:	2b00      	cmp	r3, #0
 800802a:	d1b6      	bne.n	8007f9a <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	891b      	ldrh	r3, [r3, #8]
 8008030:	461a      	mov	r2, r3
 8008032:	4b1f      	ldr	r3, [pc, #124]	@ (80080b0 <low_level_output+0x150>)
 8008034:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 8008036:	4a1e      	ldr	r2, [pc, #120]	@ (80080b0 <low_level_output+0x150>)
 8008038:	f107 030c 	add.w	r3, r7, #12
 800803c:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800803e:	4a1c      	ldr	r2, [pc, #112]	@ (80080b0 <low_level_output+0x150>)
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 8008044:	6838      	ldr	r0, [r7, #0]
 8008046:	f009 f971 	bl	801132c <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800804a:	4919      	ldr	r1, [pc, #100]	@ (80080b0 <low_level_output+0x150>)
 800804c:	4819      	ldr	r0, [pc, #100]	@ (80080b4 <low_level_output+0x154>)
 800804e:	f7fa fcad 	bl	80029ac <HAL_ETH_Transmit_IT>
 8008052:	4603      	mov	r3, r0
 8008054:	2b00      	cmp	r3, #0
 8008056:	d103      	bne.n	8008060 <low_level_output+0x100>
    {
      errval = ERR_OK;
 8008058:	2300      	movs	r3, #0
 800805a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800805e:	e01b      	b.n	8008098 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 8008060:	4814      	ldr	r0, [pc, #80]	@ (80080b4 <low_level_output+0x154>)
 8008062:	f7fb f955 	bl	8003310 <HAL_ETH_GetError>
 8008066:	4603      	mov	r3, r0
 8008068:	f003 0302 	and.w	r3, r3, #2
 800806c:	2b00      	cmp	r3, #0
 800806e:	d00d      	beq.n	800808c <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreWait(  TxPktSemaphore, ETHIF_TX_TIMEOUT);
 8008070:	4b11      	ldr	r3, [pc, #68]	@ (80080b8 <low_level_output+0x158>)
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8008078:	4618      	mov	r0, r3
 800807a:	f000 fc83 	bl	8008984 <osSemaphoreWait>
        HAL_ETH_ReleaseTxPacket(&heth);
 800807e:	480d      	ldr	r0, [pc, #52]	@ (80080b4 <low_level_output+0x154>)
 8008080:	f7fa fe34 	bl	8002cec <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 8008084:	23fe      	movs	r3, #254	@ 0xfe
 8008086:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800808a:	e005      	b.n	8008098 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800808c:	6838      	ldr	r0, [r7, #0]
 800808e:	f009 f8a7 	bl	80111e0 <pbuf_free>
        errval =  ERR_IF;
 8008092:	23f4      	movs	r3, #244	@ 0xf4
 8008094:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 8008098:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800809c:	f113 0f02 	cmn.w	r3, #2
 80080a0:	d0d3      	beq.n	800804a <low_level_output+0xea>

  return errval;
 80080a2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	3748      	adds	r7, #72	@ 0x48
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}
 80080ae:	bf00      	nop
 80080b0:	200074b8 	.word	0x200074b8
 80080b4:	20007408 	.word	0x20007408
 80080b8:	20007404 	.word	0x20007404

080080bc <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b084      	sub	sp, #16
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80080c4:	2300      	movs	r3, #0
 80080c6:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 80080c8:	4b07      	ldr	r3, [pc, #28]	@ (80080e8 <low_level_input+0x2c>)
 80080ca:	781b      	ldrb	r3, [r3, #0]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d105      	bne.n	80080dc <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 80080d0:	f107 030c 	add.w	r3, r7, #12
 80080d4:	4619      	mov	r1, r3
 80080d6:	4805      	ldr	r0, [pc, #20]	@ (80080ec <low_level_input+0x30>)
 80080d8:	f7fa fcc4 	bl	8002a64 <HAL_ETH_ReadData>
  }

  return p;
 80080dc:	68fb      	ldr	r3, [r7, #12]
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3710      	adds	r7, #16
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}
 80080e6:	bf00      	nop
 80080e8:	200073fc 	.word	0x200073fc
 80080ec:	20007408 	.word	0x20007408

080080f0 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b084      	sub	sp, #16
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80080f8:	2300      	movs	r3, #0
 80080fa:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8008100:	4b0f      	ldr	r3, [pc, #60]	@ (8008140 <ethernetif_input+0x50>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8008108:	4618      	mov	r0, r3
 800810a:	f000 fc3b 	bl	8008984 <osSemaphoreWait>
 800810e:	4603      	mov	r3, r0
 8008110:	2b00      	cmp	r3, #0
 8008112:	d1f5      	bne.n	8008100 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 8008114:	68b8      	ldr	r0, [r7, #8]
 8008116:	f7ff ffd1 	bl	80080bc <low_level_input>
 800811a:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d00a      	beq.n	8008138 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	691b      	ldr	r3, [r3, #16]
 8008126:	68b9      	ldr	r1, [r7, #8]
 8008128:	68f8      	ldr	r0, [r7, #12]
 800812a:	4798      	blx	r3
 800812c:	4603      	mov	r3, r0
 800812e:	2b00      	cmp	r3, #0
 8008130:	d002      	beq.n	8008138 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 8008132:	68f8      	ldr	r0, [r7, #12]
 8008134:	f009 f854 	bl	80111e0 <pbuf_free>
          }
        }
      } while(p!=NULL);
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d1ea      	bne.n	8008114 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800813e:	e7df      	b.n	8008100 <ethernetif_input+0x10>
 8008140:	20007400 	.word	0x20007400

08008144 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b082      	sub	sp, #8
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d106      	bne.n	8008160 <ethernetif_init+0x1c>
 8008152:	4b0e      	ldr	r3, [pc, #56]	@ (800818c <ethernetif_init+0x48>)
 8008154:	f240 2217 	movw	r2, #535	@ 0x217
 8008158:	490d      	ldr	r1, [pc, #52]	@ (8008190 <ethernetif_init+0x4c>)
 800815a:	480e      	ldr	r0, [pc, #56]	@ (8008194 <ethernetif_init+0x50>)
 800815c:	f014 ff88 	bl	801d070 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2273      	movs	r2, #115	@ 0x73
 8008164:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  netif->name[1] = IFNAME1;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2274      	movs	r2, #116	@ 0x74
 800816c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	4a09      	ldr	r2, [pc, #36]	@ (8008198 <ethernetif_init+0x54>)
 8008174:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	4a08      	ldr	r2, [pc, #32]	@ (800819c <ethernetif_init+0x58>)
 800817a:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	f7ff fd83 	bl	8007c88 <low_level_init>

  return ERR_OK;
 8008182:	2300      	movs	r3, #0
}
 8008184:	4618      	mov	r0, r3
 8008186:	3708      	adds	r7, #8
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}
 800818c:	0801e4e4 	.word	0x0801e4e4
 8008190:	0801e500 	.word	0x0801e500
 8008194:	0801e510 	.word	0x0801e510
 8008198:	0801ac01 	.word	0x0801ac01
 800819c:	08007f61 	.word	0x08007f61

080081a0 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b084      	sub	sp, #16
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 80081ac:	68f9      	ldr	r1, [r7, #12]
 80081ae:	4809      	ldr	r0, [pc, #36]	@ (80081d4 <pbuf_free_custom+0x34>)
 80081b0:	f008 f8d8 	bl	8010364 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 80081b4:	4b08      	ldr	r3, [pc, #32]	@ (80081d8 <pbuf_free_custom+0x38>)
 80081b6:	781b      	ldrb	r3, [r3, #0]
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d107      	bne.n	80081cc <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 80081bc:	4b06      	ldr	r3, [pc, #24]	@ (80081d8 <pbuf_free_custom+0x38>)
 80081be:	2200      	movs	r2, #0
 80081c0:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 80081c2:	4b06      	ldr	r3, [pc, #24]	@ (80081dc <pbuf_free_custom+0x3c>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	4618      	mov	r0, r3
 80081c8:	f000 fc2a 	bl	8008a20 <osSemaphoreRelease>
  }
}
 80081cc:	bf00      	nop
 80081ce:	3710      	adds	r7, #16
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}
 80081d4:	080221a0 	.word	0x080221a0
 80081d8:	200073fc 	.word	0x200073fc
 80081dc:	20007400 	.word	0x20007400

080081e0 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80081e4:	f7f9 fd30 	bl	8001c48 <HAL_GetTick>
 80081e8:	4603      	mov	r3, r0
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	bd80      	pop	{r7, pc}
	...

080081f0 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b08e      	sub	sp, #56	@ 0x38
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80081fc:	2200      	movs	r2, #0
 80081fe:	601a      	str	r2, [r3, #0]
 8008200:	605a      	str	r2, [r3, #4]
 8008202:	609a      	str	r2, [r3, #8]
 8008204:	60da      	str	r2, [r3, #12]
 8008206:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	4a52      	ldr	r2, [pc, #328]	@ (8008358 <HAL_ETH_MspInit+0x168>)
 800820e:	4293      	cmp	r3, r2
 8008210:	f040 809e 	bne.w	8008350 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8008214:	4b51      	ldr	r3, [pc, #324]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 8008216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008218:	4a50      	ldr	r2, [pc, #320]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 800821a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800821e:	6313      	str	r3, [r2, #48]	@ 0x30
 8008220:	4b4e      	ldr	r3, [pc, #312]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 8008222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008224:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008228:	623b      	str	r3, [r7, #32]
 800822a:	6a3b      	ldr	r3, [r7, #32]
 800822c:	4b4b      	ldr	r3, [pc, #300]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 800822e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008230:	4a4a      	ldr	r2, [pc, #296]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 8008232:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008236:	6313      	str	r3, [r2, #48]	@ 0x30
 8008238:	4b48      	ldr	r3, [pc, #288]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 800823a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800823c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008240:	61fb      	str	r3, [r7, #28]
 8008242:	69fb      	ldr	r3, [r7, #28]
 8008244:	4b45      	ldr	r3, [pc, #276]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 8008246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008248:	4a44      	ldr	r2, [pc, #272]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 800824a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800824e:	6313      	str	r3, [r2, #48]	@ 0x30
 8008250:	4b42      	ldr	r3, [pc, #264]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 8008252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008254:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008258:	61bb      	str	r3, [r7, #24]
 800825a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800825c:	4b3f      	ldr	r3, [pc, #252]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 800825e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008260:	4a3e      	ldr	r2, [pc, #248]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 8008262:	f043 0304 	orr.w	r3, r3, #4
 8008266:	6313      	str	r3, [r2, #48]	@ 0x30
 8008268:	4b3c      	ldr	r3, [pc, #240]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 800826a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800826c:	f003 0304 	and.w	r3, r3, #4
 8008270:	617b      	str	r3, [r7, #20]
 8008272:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008274:	4b39      	ldr	r3, [pc, #228]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 8008276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008278:	4a38      	ldr	r2, [pc, #224]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 800827a:	f043 0301 	orr.w	r3, r3, #1
 800827e:	6313      	str	r3, [r2, #48]	@ 0x30
 8008280:	4b36      	ldr	r3, [pc, #216]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 8008282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008284:	f003 0301 	and.w	r3, r3, #1
 8008288:	613b      	str	r3, [r7, #16]
 800828a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800828c:	4b33      	ldr	r3, [pc, #204]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 800828e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008290:	4a32      	ldr	r2, [pc, #200]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 8008292:	f043 0302 	orr.w	r3, r3, #2
 8008296:	6313      	str	r3, [r2, #48]	@ 0x30
 8008298:	4b30      	ldr	r3, [pc, #192]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 800829a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800829c:	f003 0302 	and.w	r3, r3, #2
 80082a0:	60fb      	str	r3, [r7, #12]
 80082a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80082a4:	4b2d      	ldr	r3, [pc, #180]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 80082a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082a8:	4a2c      	ldr	r2, [pc, #176]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 80082aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80082b0:	4b2a      	ldr	r3, [pc, #168]	@ (800835c <HAL_ETH_MspInit+0x16c>)
 80082b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082b8:	60bb      	str	r3, [r7, #8]
 80082ba:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80082bc:	2332      	movs	r3, #50	@ 0x32
 80082be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80082c0:	2302      	movs	r3, #2
 80082c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082c4:	2300      	movs	r3, #0
 80082c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80082c8:	2303      	movs	r3, #3
 80082ca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80082cc:	230b      	movs	r3, #11
 80082ce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80082d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80082d4:	4619      	mov	r1, r3
 80082d6:	4822      	ldr	r0, [pc, #136]	@ (8008360 <HAL_ETH_MspInit+0x170>)
 80082d8:	f7fb fc54 	bl	8003b84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80082dc:	2386      	movs	r3, #134	@ 0x86
 80082de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80082e0:	2302      	movs	r3, #2
 80082e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082e4:	2300      	movs	r3, #0
 80082e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80082e8:	2303      	movs	r3, #3
 80082ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80082ec:	230b      	movs	r3, #11
 80082ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80082f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80082f4:	4619      	mov	r1, r3
 80082f6:	481b      	ldr	r0, [pc, #108]	@ (8008364 <HAL_ETH_MspInit+0x174>)
 80082f8:	f7fb fc44 	bl	8003b84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80082fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008300:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008302:	2302      	movs	r3, #2
 8008304:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008306:	2300      	movs	r3, #0
 8008308:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800830a:	2303      	movs	r3, #3
 800830c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800830e:	230b      	movs	r3, #11
 8008310:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8008312:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008316:	4619      	mov	r1, r3
 8008318:	4813      	ldr	r0, [pc, #76]	@ (8008368 <HAL_ETH_MspInit+0x178>)
 800831a:	f7fb fc33 	bl	8003b84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800831e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8008322:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008324:	2302      	movs	r3, #2
 8008326:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008328:	2300      	movs	r3, #0
 800832a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800832c:	2303      	movs	r3, #3
 800832e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8008330:	230b      	movs	r3, #11
 8008332:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008334:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008338:	4619      	mov	r1, r3
 800833a:	480c      	ldr	r0, [pc, #48]	@ (800836c <HAL_ETH_MspInit+0x17c>)
 800833c:	f7fb fc22 	bl	8003b84 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8008340:	2200      	movs	r2, #0
 8008342:	2105      	movs	r1, #5
 8008344:	203d      	movs	r0, #61	@ 0x3d
 8008346:	f7f9 fd73 	bl	8001e30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800834a:	203d      	movs	r0, #61	@ 0x3d
 800834c:	f7f9 fd8c 	bl	8001e68 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8008350:	bf00      	nop
 8008352:	3738      	adds	r7, #56	@ 0x38
 8008354:	46bd      	mov	sp, r7
 8008356:	bd80      	pop	{r7, pc}
 8008358:	40028000 	.word	0x40028000
 800835c:	40023800 	.word	0x40023800
 8008360:	40020800 	.word	0x40020800
 8008364:	40020000 	.word	0x40020000
 8008368:	40020400 	.word	0x40020400
 800836c:	40021800 	.word	0x40021800

08008370 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8008374:	4802      	ldr	r0, [pc, #8]	@ (8008380 <ETH_PHY_IO_Init+0x10>)
 8008376:	f7fa ff89 	bl	800328c <HAL_ETH_SetMDIOClockRange>

  return 0;
 800837a:	2300      	movs	r3, #0
}
 800837c:	4618      	mov	r0, r3
 800837e:	bd80      	pop	{r7, pc}
 8008380:	20007408 	.word	0x20007408

08008384 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8008384:	b480      	push	{r7}
 8008386:	af00      	add	r7, sp, #0
  return 0;
 8008388:	2300      	movs	r3, #0
}
 800838a:	4618      	mov	r0, r3
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr

08008394 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b084      	sub	sp, #16
 8008398:	af00      	add	r7, sp, #0
 800839a:	60f8      	str	r0, [r7, #12]
 800839c:	60b9      	str	r1, [r7, #8]
 800839e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	68ba      	ldr	r2, [r7, #8]
 80083a4:	68f9      	ldr	r1, [r7, #12]
 80083a6:	4807      	ldr	r0, [pc, #28]	@ (80083c4 <ETH_PHY_IO_ReadReg+0x30>)
 80083a8:	f7fa fdca 	bl	8002f40 <HAL_ETH_ReadPHYRegister>
 80083ac:	4603      	mov	r3, r0
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d002      	beq.n	80083b8 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 80083b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80083b6:	e000      	b.n	80083ba <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 80083b8:	2300      	movs	r3, #0
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3710      	adds	r7, #16
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}
 80083c2:	bf00      	nop
 80083c4:	20007408 	.word	0x20007408

080083c8 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b084      	sub	sp, #16
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	60f8      	str	r0, [r7, #12]
 80083d0:	60b9      	str	r1, [r7, #8]
 80083d2:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	68ba      	ldr	r2, [r7, #8]
 80083d8:	68f9      	ldr	r1, [r7, #12]
 80083da:	4807      	ldr	r0, [pc, #28]	@ (80083f8 <ETH_PHY_IO_WriteReg+0x30>)
 80083dc:	f7fa fdfb 	bl	8002fd6 <HAL_ETH_WritePHYRegister>
 80083e0:	4603      	mov	r3, r0
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d002      	beq.n	80083ec <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 80083e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80083ea:	e000      	b.n	80083ee <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 80083ec:	2300      	movs	r3, #0
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	3710      	adds	r7, #16
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}
 80083f6:	bf00      	nop
 80083f8:	20007408 	.word	0x20007408

080083fc <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8008400:	f7f9 fc22 	bl	8001c48 <HAL_GetTick>
 8008404:	4603      	mov	r3, r0
}
 8008406:	4618      	mov	r0, r3
 8008408:	bd80      	pop	{r7, pc}
	...

0800840c <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b0a0      	sub	sp, #128	@ 0x80
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 8008414:	f107 0308 	add.w	r3, r7, #8
 8008418:	2264      	movs	r2, #100	@ 0x64
 800841a:	2100      	movs	r1, #0
 800841c:	4618      	mov	r0, r3
 800841e:	f014 fe63 	bl	801d0e8 <memset>
  int32_t PHYLinkState = 0;
 8008422:	2300      	movs	r3, #0
 8008424:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 8008426:	2300      	movs	r3, #0
 8008428:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800842a:	2300      	movs	r3, #0
 800842c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800842e:	2300      	movs	r3, #0
 8008430:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8008436:	483a      	ldr	r0, [pc, #232]	@ (8008520 <ethernet_link_thread+0x114>)
 8008438:	f7f9 fb5e 	bl	8001af8 <LAN8742_GetLinkState>
 800843c:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800843e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008440:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8008444:	089b      	lsrs	r3, r3, #2
 8008446:	f003 0301 	and.w	r3, r3, #1
 800844a:	b2db      	uxtb	r3, r3
 800844c:	2b00      	cmp	r3, #0
 800844e:	d00c      	beq.n	800846a <ethernet_link_thread+0x5e>
 8008450:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008452:	2b01      	cmp	r3, #1
 8008454:	dc09      	bgt.n	800846a <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 8008456:	4833      	ldr	r0, [pc, #204]	@ (8008524 <ethernet_link_thread+0x118>)
 8008458:	f7fa fa28 	bl	80028ac <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800845c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800845e:	f008 fa0d 	bl	801087c <netif_set_down>
    netif_set_link_down(netif);
 8008462:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008464:	f008 fa74 	bl	8010950 <netif_set_link_down>
 8008468:	e055      	b.n	8008516 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800846a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800846c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8008470:	f003 0304 	and.w	r3, r3, #4
 8008474:	2b00      	cmp	r3, #0
 8008476:	d14e      	bne.n	8008516 <ethernet_link_thread+0x10a>
 8008478:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800847a:	2b01      	cmp	r3, #1
 800847c:	dd4b      	ble.n	8008516 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800847e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008480:	3b02      	subs	r3, #2
 8008482:	2b03      	cmp	r3, #3
 8008484:	d82a      	bhi.n	80084dc <ethernet_link_thread+0xd0>
 8008486:	a201      	add	r2, pc, #4	@ (adr r2, 800848c <ethernet_link_thread+0x80>)
 8008488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800848c:	0800849d 	.word	0x0800849d
 8008490:	080084af 	.word	0x080084af
 8008494:	080084bf 	.word	0x080084bf
 8008498:	080084cf 	.word	0x080084cf
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800849c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80084a0:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 80084a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80084a6:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 80084a8:	2301      	movs	r3, #1
 80084aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80084ac:	e017      	b.n	80084de <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 80084ae:	2300      	movs	r3, #0
 80084b0:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 80084b2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80084b6:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 80084b8:	2301      	movs	r3, #1
 80084ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80084bc:	e00f      	b.n	80084de <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 80084be:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80084c2:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 80084c4:	2300      	movs	r3, #0
 80084c6:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 80084c8:	2301      	movs	r3, #1
 80084ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80084cc:	e007      	b.n	80084de <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 80084ce:	2300      	movs	r3, #0
 80084d0:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 80084d2:	2300      	movs	r3, #0
 80084d4:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 80084d6:	2301      	movs	r3, #1
 80084d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80084da:	e000      	b.n	80084de <ethernet_link_thread+0xd2>
    default:
      break;
 80084dc:	bf00      	nop
    }

    if(linkchanged)
 80084de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d018      	beq.n	8008516 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 80084e4:	f107 0308 	add.w	r3, r7, #8
 80084e8:	4619      	mov	r1, r3
 80084ea:	480e      	ldr	r0, [pc, #56]	@ (8008524 <ethernet_link_thread+0x118>)
 80084ec:	f7fa fdbc 	bl	8003068 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 80084f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80084f2:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 80084f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80084f6:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 80084f8:	f107 0308 	add.w	r3, r7, #8
 80084fc:	4619      	mov	r1, r3
 80084fe:	4809      	ldr	r0, [pc, #36]	@ (8008524 <ethernet_link_thread+0x118>)
 8008500:	f7fa fea9 	bl	8003256 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8008504:	4807      	ldr	r0, [pc, #28]	@ (8008524 <ethernet_link_thread+0x118>)
 8008506:	f7fa f961 	bl	80027cc <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800850a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800850c:	f008 f94a 	bl	80107a4 <netif_set_up>
      netif_set_link_up(netif);
 8008510:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008512:	f008 f9e5 	bl	80108e0 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 8008516:	2064      	movs	r0, #100	@ 0x64
 8008518:	f000 f951 	bl	80087be <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800851c:	e78b      	b.n	8008436 <ethernet_link_thread+0x2a>
 800851e:	bf00      	nop
 8008520:	200074f0 	.word	0x200074f0
 8008524:	20007408 	.word	0x20007408

08008528 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b086      	sub	sp, #24
 800852c:	af02      	add	r7, sp, #8
 800852e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8008530:	4812      	ldr	r0, [pc, #72]	@ (800857c <HAL_ETH_RxAllocateCallback+0x54>)
 8008532:	f007 fea3 	bl	801027c <memp_malloc_pool>
 8008536:	60f8      	str	r0, [r7, #12]
  if (p)
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d014      	beq.n	8008568 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	f103 0220 	add.w	r2, r3, #32
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	4a0d      	ldr	r2, [pc, #52]	@ (8008580 <HAL_ETH_RxAllocateCallback+0x58>)
 800854c:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8008556:	9201      	str	r2, [sp, #4]
 8008558:	9300      	str	r3, [sp, #0]
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2241      	movs	r2, #65	@ 0x41
 800855e:	2100      	movs	r1, #0
 8008560:	2000      	movs	r0, #0
 8008562:	f008 fc51 	bl	8010e08 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8008566:	e005      	b.n	8008574 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8008568:	4b06      	ldr	r3, [pc, #24]	@ (8008584 <HAL_ETH_RxAllocateCallback+0x5c>)
 800856a:	2201      	movs	r2, #1
 800856c:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2200      	movs	r2, #0
 8008572:	601a      	str	r2, [r3, #0]
}
 8008574:	bf00      	nop
 8008576:	3710      	adds	r7, #16
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}
 800857c:	080221a0 	.word	0x080221a0
 8008580:	080081a1 	.word	0x080081a1
 8008584:	200073fc 	.word	0x200073fc

08008588 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b088      	sub	sp, #32
 800858c:	af00      	add	r7, sp, #0
 800858e:	60f8      	str	r0, [r7, #12]
 8008590:	60b9      	str	r1, [r7, #8]
 8008592:	607a      	str	r2, [r7, #4]
 8008594:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800859e:	2300      	movs	r3, #0
 80085a0:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	3b20      	subs	r3, #32
 80085a6:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 80085a8:	69fb      	ldr	r3, [r7, #28]
 80085aa:	2200      	movs	r2, #0
 80085ac:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 80085ae:	69fb      	ldr	r3, [r7, #28]
 80085b0:	2200      	movs	r2, #0
 80085b2:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 80085b4:	69fb      	ldr	r3, [r7, #28]
 80085b6:	887a      	ldrh	r2, [r7, #2]
 80085b8:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 80085ba:	69bb      	ldr	r3, [r7, #24]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d103      	bne.n	80085ca <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 80085c2:	69bb      	ldr	r3, [r7, #24]
 80085c4:	69fa      	ldr	r2, [r7, #28]
 80085c6:	601a      	str	r2, [r3, #0]
 80085c8:	e003      	b.n	80085d2 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	69fa      	ldr	r2, [r7, #28]
 80085d0:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	69fa      	ldr	r2, [r7, #28]
 80085d6:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 80085d8:	69bb      	ldr	r3, [r7, #24]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	61fb      	str	r3, [r7, #28]
 80085de:	e009      	b.n	80085f4 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 80085e0:	69fb      	ldr	r3, [r7, #28]
 80085e2:	891a      	ldrh	r2, [r3, #8]
 80085e4:	887b      	ldrh	r3, [r7, #2]
 80085e6:	4413      	add	r3, r2
 80085e8:	b29a      	uxth	r2, r3
 80085ea:	69fb      	ldr	r3, [r7, #28]
 80085ec:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 80085ee:	69fb      	ldr	r3, [r7, #28]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	61fb      	str	r3, [r7, #28]
 80085f4:	69fb      	ldr	r3, [r7, #28]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d1f2      	bne.n	80085e0 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 80085fa:	887b      	ldrh	r3, [r7, #2]
 80085fc:	4619      	mov	r1, r3
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f7ff fade 	bl	8007bc0 <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 8008604:	bf00      	nop
 8008606:	3720      	adds	r7, #32
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}

0800860c <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b082      	sub	sp, #8
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 8008614:	6878      	ldr	r0, [r7, #4]
 8008616:	f008 fde3 	bl	80111e0 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800861a:	bf00      	nop
 800861c:	3708      	adds	r7, #8
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}
	...

08008624 <RMII_Thread>:
/* USER CODE BEGIN 8 */

/* USER CODE END 8 */

void RMII_Thread( void const * argument )
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b082      	sub	sp, #8
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
  (void) argument;

  for(;;)
  {
    /* some unicast good packets are received */
    if(heth.Instance->MMCRGUFCR > 0U)
 800862c:	4b15      	ldr	r3, [pc, #84]	@ (8008684 <RMII_Thread+0x60>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8008634:	2b00      	cmp	r3, #0
 8008636:	d003      	beq.n	8008640 <RMII_Thread+0x1c>
    {
      /* RMII Init is OK: Delete the Thread */
      osThreadTerminate(NULL);
 8008638:	2000      	movs	r0, #0
 800863a:	f000 f8b4 	bl	80087a6 <osThreadTerminate>
 800863e:	e7f5      	b.n	800862c <RMII_Thread+0x8>
    }
    else if(heth.Instance->MMCRFCECR > 10U)
 8008640:	4b10      	ldr	r3, [pc, #64]	@ (8008684 <RMII_Thread+0x60>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 8008648:	2b0a      	cmp	r3, #10
 800864a:	d916      	bls.n	800867a <RMII_Thread+0x56>
    {
      /* ETH received too many packets with CRC errors, resetting RMII */
      SYSCFG->PMC &= ~SYSCFG_PMC_MII_RMII_SEL;
 800864c:	4b0e      	ldr	r3, [pc, #56]	@ (8008688 <RMII_Thread+0x64>)
 800864e:	685b      	ldr	r3, [r3, #4]
 8008650:	4a0d      	ldr	r2, [pc, #52]	@ (8008688 <RMII_Thread+0x64>)
 8008652:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008656:	6053      	str	r3, [r2, #4]
      SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL;
 8008658:	4b0b      	ldr	r3, [pc, #44]	@ (8008688 <RMII_Thread+0x64>)
 800865a:	685b      	ldr	r3, [r3, #4]
 800865c:	4a0a      	ldr	r2, [pc, #40]	@ (8008688 <RMII_Thread+0x64>)
 800865e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008662:	6053      	str	r3, [r2, #4]

      heth.Instance->MMCCR |= ETH_MMCCR_CR;
 8008664:	4b07      	ldr	r3, [pc, #28]	@ (8008684 <RMII_Thread+0x60>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800866c:	4b05      	ldr	r3, [pc, #20]	@ (8008684 <RMII_Thread+0x60>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f042 0201 	orr.w	r2, r2, #1
 8008674:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8008678:	e7d8      	b.n	800862c <RMII_Thread+0x8>
    }
    else
    {
      /* Delay 200 ms */
      osDelay(200);
 800867a:	20c8      	movs	r0, #200	@ 0xc8
 800867c:	f000 f89f 	bl	80087be <osDelay>
    if(heth.Instance->MMCRGUFCR > 0U)
 8008680:	e7d4      	b.n	800862c <RMII_Thread+0x8>
 8008682:	bf00      	nop
 8008684:	20007408 	.word	0x20007408
 8008688:	40013800 	.word	0x40013800

0800868c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800868c:	b480      	push	{r7}
 800868e:	b085      	sub	sp, #20
 8008690:	af00      	add	r7, sp, #0
 8008692:	4603      	mov	r3, r0
 8008694:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008696:	2300      	movs	r3, #0
 8008698:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800869a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800869e:	2b84      	cmp	r3, #132	@ 0x84
 80086a0:	d005      	beq.n	80086ae <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80086a2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	4413      	add	r3, r2
 80086aa:	3303      	adds	r3, #3
 80086ac:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80086ae:	68fb      	ldr	r3, [r7, #12]
}
 80086b0:	4618      	mov	r0, r3
 80086b2:	3714      	adds	r7, #20
 80086b4:	46bd      	mov	sp, r7
 80086b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ba:	4770      	bx	lr

080086bc <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80086bc:	b480      	push	{r7}
 80086be:	b083      	sub	sp, #12
 80086c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80086c2:	f3ef 8305 	mrs	r3, IPSR
 80086c6:	607b      	str	r3, [r7, #4]
  return(result);
 80086c8:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	bf14      	ite	ne
 80086ce:	2301      	movne	r3, #1
 80086d0:	2300      	moveq	r3, #0
 80086d2:	b2db      	uxtb	r3, r3
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	370c      	adds	r7, #12
 80086d8:	46bd      	mov	sp, r7
 80086da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086de:	4770      	bx	lr

080086e0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80086e4:	f001 fe4c 	bl	800a380 <vTaskStartScheduler>
  
  return osOK;
 80086e8:	2300      	movs	r3, #0
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	bd80      	pop	{r7, pc}

080086ee <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 80086ee:	b580      	push	{r7, lr}
 80086f0:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 80086f2:	f7ff ffe3 	bl	80086bc <inHandlerMode>
 80086f6:	4603      	mov	r3, r0
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d003      	beq.n	8008704 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 80086fc:	f001 ff6c 	bl	800a5d8 <xTaskGetTickCountFromISR>
 8008700:	4603      	mov	r3, r0
 8008702:	e002      	b.n	800870a <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8008704:	f001 ff58 	bl	800a5b8 <xTaskGetTickCount>
 8008708:	4603      	mov	r3, r0
  }
}
 800870a:	4618      	mov	r0, r3
 800870c:	bd80      	pop	{r7, pc}

0800870e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800870e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008710:	b089      	sub	sp, #36	@ 0x24
 8008712:	af04      	add	r7, sp, #16
 8008714:	6078      	str	r0, [r7, #4]
 8008716:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	695b      	ldr	r3, [r3, #20]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d020      	beq.n	8008762 <osThreadCreate+0x54>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	699b      	ldr	r3, [r3, #24]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d01c      	beq.n	8008762 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	685c      	ldr	r4, [r3, #4]
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	691e      	ldr	r6, [r3, #16]
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800873a:	4618      	mov	r0, r3
 800873c:	f7ff ffa6 	bl	800868c <makeFreeRtosPriority>
 8008740:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	695b      	ldr	r3, [r3, #20]
 8008746:	687a      	ldr	r2, [r7, #4]
 8008748:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800874a:	9202      	str	r2, [sp, #8]
 800874c:	9301      	str	r3, [sp, #4]
 800874e:	9100      	str	r1, [sp, #0]
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	4632      	mov	r2, r6
 8008754:	4629      	mov	r1, r5
 8008756:	4620      	mov	r0, r4
 8008758:	f001 fb90 	bl	8009e7c <xTaskCreateStatic>
 800875c:	4603      	mov	r3, r0
 800875e:	60fb      	str	r3, [r7, #12]
 8008760:	e01c      	b.n	800879c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	685c      	ldr	r4, [r3, #4]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800876e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008776:	4618      	mov	r0, r3
 8008778:	f7ff ff88 	bl	800868c <makeFreeRtosPriority>
 800877c:	4602      	mov	r2, r0
 800877e:	f107 030c 	add.w	r3, r7, #12
 8008782:	9301      	str	r3, [sp, #4]
 8008784:	9200      	str	r2, [sp, #0]
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	4632      	mov	r2, r6
 800878a:	4629      	mov	r1, r5
 800878c:	4620      	mov	r0, r4
 800878e:	f001 fbdb 	bl	8009f48 <xTaskCreate>
 8008792:	4603      	mov	r3, r0
 8008794:	2b01      	cmp	r3, #1
 8008796:	d001      	beq.n	800879c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008798:	2300      	movs	r3, #0
 800879a:	e000      	b.n	800879e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800879c:	68fb      	ldr	r3, [r7, #12]
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3714      	adds	r7, #20
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080087a6 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 80087a6:	b580      	push	{r7, lr}
 80087a8:	b082      	sub	sp, #8
 80087aa:	af00      	add	r7, sp, #0
 80087ac:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f001 fd1c 	bl	800a1ec <vTaskDelete>
  return osOK;
 80087b4:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3708      	adds	r7, #8
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}

080087be <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80087be:	b580      	push	{r7, lr}
 80087c0:	b084      	sub	sp, #16
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d001      	beq.n	80087d4 <osDelay+0x16>
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	e000      	b.n	80087d6 <osDelay+0x18>
 80087d4:	2301      	movs	r3, #1
 80087d6:	4618      	mov	r0, r3
 80087d8:	f001 fd9a 	bl	800a310 <vTaskDelay>
  
  return osOK;
 80087dc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80087de:	4618      	mov	r0, r3
 80087e0:	3710      	adds	r7, #16
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bd80      	pop	{r7, pc}

080087e6 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80087e6:	b580      	push	{r7, lr}
 80087e8:	b082      	sub	sp, #8
 80087ea:	af00      	add	r7, sp, #0
 80087ec:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	685b      	ldr	r3, [r3, #4]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d007      	beq.n	8008806 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	685b      	ldr	r3, [r3, #4]
 80087fa:	4619      	mov	r1, r3
 80087fc:	2001      	movs	r0, #1
 80087fe:	f000 fc9a 	bl	8009136 <xQueueCreateMutexStatic>
 8008802:	4603      	mov	r3, r0
 8008804:	e003      	b.n	800880e <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8008806:	2001      	movs	r0, #1
 8008808:	f000 fc7d 	bl	8009106 <xQueueCreateMutex>
 800880c:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800880e:	4618      	mov	r0, r3
 8008810:	3708      	adds	r7, #8
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}
	...

08008818 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b084      	sub	sp, #16
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
 8008820:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8008822:	2300      	movs	r3, #0
 8008824:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d101      	bne.n	8008830 <osMutexWait+0x18>
    return osErrorParameter;
 800882c:	2380      	movs	r3, #128	@ 0x80
 800882e:	e03a      	b.n	80088a6 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8008830:	2300      	movs	r3, #0
 8008832:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800883a:	d103      	bne.n	8008844 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800883c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008840:	60fb      	str	r3, [r7, #12]
 8008842:	e009      	b.n	8008858 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d006      	beq.n	8008858 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d101      	bne.n	8008858 <osMutexWait+0x40>
      ticks = 1;
 8008854:	2301      	movs	r3, #1
 8008856:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8008858:	f7ff ff30 	bl	80086bc <inHandlerMode>
 800885c:	4603      	mov	r3, r0
 800885e:	2b00      	cmp	r3, #0
 8008860:	d017      	beq.n	8008892 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8008862:	f107 0308 	add.w	r3, r7, #8
 8008866:	461a      	mov	r2, r3
 8008868:	2100      	movs	r1, #0
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f001 f8c4 	bl	80099f8 <xQueueReceiveFromISR>
 8008870:	4603      	mov	r3, r0
 8008872:	2b01      	cmp	r3, #1
 8008874:	d001      	beq.n	800887a <osMutexWait+0x62>
      return osErrorOS;
 8008876:	23ff      	movs	r3, #255	@ 0xff
 8008878:	e015      	b.n	80088a6 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d011      	beq.n	80088a4 <osMutexWait+0x8c>
 8008880:	4b0b      	ldr	r3, [pc, #44]	@ (80088b0 <osMutexWait+0x98>)
 8008882:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008886:	601a      	str	r2, [r3, #0]
 8008888:	f3bf 8f4f 	dsb	sy
 800888c:	f3bf 8f6f 	isb	sy
 8008890:	e008      	b.n	80088a4 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8008892:	68f9      	ldr	r1, [r7, #12]
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	f000 ff97 	bl	80097c8 <xQueueSemaphoreTake>
 800889a:	4603      	mov	r3, r0
 800889c:	2b01      	cmp	r3, #1
 800889e:	d001      	beq.n	80088a4 <osMutexWait+0x8c>
    return osErrorOS;
 80088a0:	23ff      	movs	r3, #255	@ 0xff
 80088a2:	e000      	b.n	80088a6 <osMutexWait+0x8e>
  }
  
  return osOK;
 80088a4:	2300      	movs	r3, #0
}
 80088a6:	4618      	mov	r0, r3
 80088a8:	3710      	adds	r7, #16
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}
 80088ae:	bf00      	nop
 80088b0:	e000ed04 	.word	0xe000ed04

080088b4 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b084      	sub	sp, #16
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80088bc:	2300      	movs	r3, #0
 80088be:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80088c0:	2300      	movs	r3, #0
 80088c2:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80088c4:	f7ff fefa 	bl	80086bc <inHandlerMode>
 80088c8:	4603      	mov	r3, r0
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d016      	beq.n	80088fc <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80088ce:	f107 0308 	add.w	r3, r7, #8
 80088d2:	4619      	mov	r1, r3
 80088d4:	6878      	ldr	r0, [r7, #4]
 80088d6:	f000 fdf6 	bl	80094c6 <xQueueGiveFromISR>
 80088da:	4603      	mov	r3, r0
 80088dc:	2b01      	cmp	r3, #1
 80088de:	d001      	beq.n	80088e4 <osMutexRelease+0x30>
      return osErrorOS;
 80088e0:	23ff      	movs	r3, #255	@ 0xff
 80088e2:	e017      	b.n	8008914 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d013      	beq.n	8008912 <osMutexRelease+0x5e>
 80088ea:	4b0c      	ldr	r3, [pc, #48]	@ (800891c <osMutexRelease+0x68>)
 80088ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088f0:	601a      	str	r2, [r3, #0]
 80088f2:	f3bf 8f4f 	dsb	sy
 80088f6:	f3bf 8f6f 	isb	sy
 80088fa:	e00a      	b.n	8008912 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80088fc:	2300      	movs	r3, #0
 80088fe:	2200      	movs	r2, #0
 8008900:	2100      	movs	r1, #0
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 fc32 	bl	800916c <xQueueGenericSend>
 8008908:	4603      	mov	r3, r0
 800890a:	2b01      	cmp	r3, #1
 800890c:	d001      	beq.n	8008912 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800890e:	23ff      	movs	r3, #255	@ 0xff
 8008910:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8008912:	68fb      	ldr	r3, [r7, #12]
}
 8008914:	4618      	mov	r0, r3
 8008916:	3710      	adds	r7, #16
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}
 800891c:	e000ed04 	.word	0xe000ed04

08008920 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8008920:	b580      	push	{r7, lr}
 8008922:	b086      	sub	sp, #24
 8008924:	af02      	add	r7, sp, #8
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	685b      	ldr	r3, [r3, #4]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d00f      	beq.n	8008952 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	2b01      	cmp	r3, #1
 8008936:	d10a      	bne.n	800894e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	2203      	movs	r2, #3
 800893e:	9200      	str	r2, [sp, #0]
 8008940:	2200      	movs	r2, #0
 8008942:	2100      	movs	r1, #0
 8008944:	2001      	movs	r0, #1
 8008946:	f000 fadb 	bl	8008f00 <xQueueGenericCreateStatic>
 800894a:	4603      	mov	r3, r0
 800894c:	e016      	b.n	800897c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800894e:	2300      	movs	r3, #0
 8008950:	e014      	b.n	800897c <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	2b01      	cmp	r3, #1
 8008956:	d110      	bne.n	800897a <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8008958:	2203      	movs	r2, #3
 800895a:	2100      	movs	r1, #0
 800895c:	2001      	movs	r0, #1
 800895e:	f000 fb56 	bl	800900e <xQueueGenericCreate>
 8008962:	60f8      	str	r0, [r7, #12]
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d005      	beq.n	8008976 <osSemaphoreCreate+0x56>
 800896a:	2300      	movs	r3, #0
 800896c:	2200      	movs	r2, #0
 800896e:	2100      	movs	r1, #0
 8008970:	68f8      	ldr	r0, [r7, #12]
 8008972:	f000 fbfb 	bl	800916c <xQueueGenericSend>
      return sema;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	e000      	b.n	800897c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800897a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800897c:	4618      	mov	r0, r3
 800897e:	3710      	adds	r7, #16
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}

08008984 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b084      	sub	sp, #16
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
 800898c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800898e:	2300      	movs	r3, #0
 8008990:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d101      	bne.n	800899c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8008998:	2380      	movs	r3, #128	@ 0x80
 800899a:	e03a      	b.n	8008a12 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800899c:	2300      	movs	r3, #0
 800899e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089a6:	d103      	bne.n	80089b0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80089a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80089ac:	60fb      	str	r3, [r7, #12]
 80089ae:	e009      	b.n	80089c4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d006      	beq.n	80089c4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d101      	bne.n	80089c4 <osSemaphoreWait+0x40>
      ticks = 1;
 80089c0:	2301      	movs	r3, #1
 80089c2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80089c4:	f7ff fe7a 	bl	80086bc <inHandlerMode>
 80089c8:	4603      	mov	r3, r0
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d017      	beq.n	80089fe <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80089ce:	f107 0308 	add.w	r3, r7, #8
 80089d2:	461a      	mov	r2, r3
 80089d4:	2100      	movs	r1, #0
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f001 f80e 	bl	80099f8 <xQueueReceiveFromISR>
 80089dc:	4603      	mov	r3, r0
 80089de:	2b01      	cmp	r3, #1
 80089e0:	d001      	beq.n	80089e6 <osSemaphoreWait+0x62>
      return osErrorOS;
 80089e2:	23ff      	movs	r3, #255	@ 0xff
 80089e4:	e015      	b.n	8008a12 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d011      	beq.n	8008a10 <osSemaphoreWait+0x8c>
 80089ec:	4b0b      	ldr	r3, [pc, #44]	@ (8008a1c <osSemaphoreWait+0x98>)
 80089ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089f2:	601a      	str	r2, [r3, #0]
 80089f4:	f3bf 8f4f 	dsb	sy
 80089f8:	f3bf 8f6f 	isb	sy
 80089fc:	e008      	b.n	8008a10 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80089fe:	68f9      	ldr	r1, [r7, #12]
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f000 fee1 	bl	80097c8 <xQueueSemaphoreTake>
 8008a06:	4603      	mov	r3, r0
 8008a08:	2b01      	cmp	r3, #1
 8008a0a:	d001      	beq.n	8008a10 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8008a0c:	23ff      	movs	r3, #255	@ 0xff
 8008a0e:	e000      	b.n	8008a12 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8008a10:	2300      	movs	r3, #0
}
 8008a12:	4618      	mov	r0, r3
 8008a14:	3710      	adds	r7, #16
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}
 8008a1a:	bf00      	nop
 8008a1c:	e000ed04 	.word	0xe000ed04

08008a20 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8008a30:	f7ff fe44 	bl	80086bc <inHandlerMode>
 8008a34:	4603      	mov	r3, r0
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d016      	beq.n	8008a68 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8008a3a:	f107 0308 	add.w	r3, r7, #8
 8008a3e:	4619      	mov	r1, r3
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f000 fd40 	bl	80094c6 <xQueueGiveFromISR>
 8008a46:	4603      	mov	r3, r0
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d001      	beq.n	8008a50 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8008a4c:	23ff      	movs	r3, #255	@ 0xff
 8008a4e:	e017      	b.n	8008a80 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d013      	beq.n	8008a7e <osSemaphoreRelease+0x5e>
 8008a56:	4b0c      	ldr	r3, [pc, #48]	@ (8008a88 <osSemaphoreRelease+0x68>)
 8008a58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a5c:	601a      	str	r2, [r3, #0]
 8008a5e:	f3bf 8f4f 	dsb	sy
 8008a62:	f3bf 8f6f 	isb	sy
 8008a66:	e00a      	b.n	8008a7e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8008a68:	2300      	movs	r3, #0
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	2100      	movs	r1, #0
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 fb7c 	bl	800916c <xQueueGenericSend>
 8008a74:	4603      	mov	r3, r0
 8008a76:	2b01      	cmp	r3, #1
 8008a78:	d001      	beq.n	8008a7e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8008a7a:	23ff      	movs	r3, #255	@ 0xff
 8008a7c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3710      	adds	r7, #16
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}
 8008a88:	e000ed04 	.word	0xe000ed04

08008a8c <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b082      	sub	sp, #8
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8008a94:	f7ff fe12 	bl	80086bc <inHandlerMode>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d001      	beq.n	8008aa2 <osSemaphoreDelete+0x16>
    return osErrorISR;
 8008a9e:	2382      	movs	r3, #130	@ 0x82
 8008aa0:	e003      	b.n	8008aaa <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f001 f872 	bl	8009b8c <vQueueDelete>

  return osOK; 
 8008aa8:	2300      	movs	r3, #0
}
 8008aaa:	4618      	mov	r0, r3
 8008aac:	3708      	adds	r7, #8
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bd80      	pop	{r7, pc}

08008ab2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8008ab2:	b590      	push	{r4, r7, lr}
 8008ab4:	b085      	sub	sp, #20
 8008ab6:	af02      	add	r7, sp, #8
 8008ab8:	6078      	str	r0, [r7, #4]
 8008aba:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	689b      	ldr	r3, [r3, #8]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d011      	beq.n	8008ae8 <osMessageCreate+0x36>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	68db      	ldr	r3, [r3, #12]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d00d      	beq.n	8008ae8 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6818      	ldr	r0, [r3, #0]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6859      	ldr	r1, [r3, #4]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	689a      	ldr	r2, [r3, #8]
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	68db      	ldr	r3, [r3, #12]
 8008adc:	2400      	movs	r4, #0
 8008ade:	9400      	str	r4, [sp, #0]
 8008ae0:	f000 fa0e 	bl	8008f00 <xQueueGenericCreateStatic>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	e008      	b.n	8008afa <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	6818      	ldr	r0, [r3, #0]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	2200      	movs	r2, #0
 8008af2:	4619      	mov	r1, r3
 8008af4:	f000 fa8b 	bl	800900e <xQueueGenericCreate>
 8008af8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	370c      	adds	r7, #12
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd90      	pop	{r4, r7, pc}
	...

08008b04 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b086      	sub	sp, #24
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	60f8      	str	r0, [r7, #12]
 8008b0c:	60b9      	str	r1, [r7, #8]
 8008b0e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8008b10:	2300      	movs	r3, #0
 8008b12:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8008b18:	697b      	ldr	r3, [r7, #20]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d101      	bne.n	8008b22 <osMessagePut+0x1e>
    ticks = 1;
 8008b1e:	2301      	movs	r3, #1
 8008b20:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8008b22:	f7ff fdcb 	bl	80086bc <inHandlerMode>
 8008b26:	4603      	mov	r3, r0
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d018      	beq.n	8008b5e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8008b2c:	f107 0210 	add.w	r2, r7, #16
 8008b30:	f107 0108 	add.w	r1, r7, #8
 8008b34:	2300      	movs	r3, #0
 8008b36:	68f8      	ldr	r0, [r7, #12]
 8008b38:	f000 fc22 	bl	8009380 <xQueueGenericSendFromISR>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	2b01      	cmp	r3, #1
 8008b40:	d001      	beq.n	8008b46 <osMessagePut+0x42>
      return osErrorOS;
 8008b42:	23ff      	movs	r3, #255	@ 0xff
 8008b44:	e018      	b.n	8008b78 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008b46:	693b      	ldr	r3, [r7, #16]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d014      	beq.n	8008b76 <osMessagePut+0x72>
 8008b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8008b80 <osMessagePut+0x7c>)
 8008b4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b52:	601a      	str	r2, [r3, #0]
 8008b54:	f3bf 8f4f 	dsb	sy
 8008b58:	f3bf 8f6f 	isb	sy
 8008b5c:	e00b      	b.n	8008b76 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8008b5e:	f107 0108 	add.w	r1, r7, #8
 8008b62:	2300      	movs	r3, #0
 8008b64:	697a      	ldr	r2, [r7, #20]
 8008b66:	68f8      	ldr	r0, [r7, #12]
 8008b68:	f000 fb00 	bl	800916c <xQueueGenericSend>
 8008b6c:	4603      	mov	r3, r0
 8008b6e:	2b01      	cmp	r3, #1
 8008b70:	d001      	beq.n	8008b76 <osMessagePut+0x72>
      return osErrorOS;
 8008b72:	23ff      	movs	r3, #255	@ 0xff
 8008b74:	e000      	b.n	8008b78 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8008b76:	2300      	movs	r3, #0
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	3718      	adds	r7, #24
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	bd80      	pop	{r7, pc}
 8008b80:	e000ed04 	.word	0xe000ed04

08008b84 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8008b84:	b590      	push	{r4, r7, lr}
 8008b86:	b08b      	sub	sp, #44	@ 0x2c
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8008b94:	2300      	movs	r3, #0
 8008b96:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d10a      	bne.n	8008bb4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8008b9e:	2380      	movs	r3, #128	@ 0x80
 8008ba0:	617b      	str	r3, [r7, #20]
    return event;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	461c      	mov	r4, r3
 8008ba6:	f107 0314 	add.w	r3, r7, #20
 8008baa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008bae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008bb2:	e054      	b.n	8008c5e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8008bb8:	2300      	movs	r3, #0
 8008bba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008bc2:	d103      	bne.n	8008bcc <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8008bc4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008bc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8008bca:	e009      	b.n	8008be0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d006      	beq.n	8008be0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8008bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d101      	bne.n	8008be0 <osMessageGet+0x5c>
      ticks = 1;
 8008bdc:	2301      	movs	r3, #1
 8008bde:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8008be0:	f7ff fd6c 	bl	80086bc <inHandlerMode>
 8008be4:	4603      	mov	r3, r0
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d01c      	beq.n	8008c24 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8008bea:	f107 0220 	add.w	r2, r7, #32
 8008bee:	f107 0314 	add.w	r3, r7, #20
 8008bf2:	3304      	adds	r3, #4
 8008bf4:	4619      	mov	r1, r3
 8008bf6:	68b8      	ldr	r0, [r7, #8]
 8008bf8:	f000 fefe 	bl	80099f8 <xQueueReceiveFromISR>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	2b01      	cmp	r3, #1
 8008c00:	d102      	bne.n	8008c08 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8008c02:	2310      	movs	r3, #16
 8008c04:	617b      	str	r3, [r7, #20]
 8008c06:	e001      	b.n	8008c0c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008c0c:	6a3b      	ldr	r3, [r7, #32]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d01d      	beq.n	8008c4e <osMessageGet+0xca>
 8008c12:	4b15      	ldr	r3, [pc, #84]	@ (8008c68 <osMessageGet+0xe4>)
 8008c14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c18:	601a      	str	r2, [r3, #0]
 8008c1a:	f3bf 8f4f 	dsb	sy
 8008c1e:	f3bf 8f6f 	isb	sy
 8008c22:	e014      	b.n	8008c4e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8008c24:	f107 0314 	add.w	r3, r7, #20
 8008c28:	3304      	adds	r3, #4
 8008c2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c2c:	4619      	mov	r1, r3
 8008c2e:	68b8      	ldr	r0, [r7, #8]
 8008c30:	f000 fce2 	bl	80095f8 <xQueueReceive>
 8008c34:	4603      	mov	r3, r0
 8008c36:	2b01      	cmp	r3, #1
 8008c38:	d102      	bne.n	8008c40 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8008c3a:	2310      	movs	r3, #16
 8008c3c:	617b      	str	r3, [r7, #20]
 8008c3e:	e006      	b.n	8008c4e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8008c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d101      	bne.n	8008c4a <osMessageGet+0xc6>
 8008c46:	2300      	movs	r3, #0
 8008c48:	e000      	b.n	8008c4c <osMessageGet+0xc8>
 8008c4a:	2340      	movs	r3, #64	@ 0x40
 8008c4c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	461c      	mov	r4, r3
 8008c52:	f107 0314 	add.w	r3, r7, #20
 8008c56:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008c5a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8008c5e:	68f8      	ldr	r0, [r7, #12]
 8008c60:	372c      	adds	r7, #44	@ 0x2c
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd90      	pop	{r4, r7, pc}
 8008c66:	bf00      	nop
 8008c68:	e000ed04 	.word	0xe000ed04

08008c6c <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b082      	sub	sp, #8
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8008c74:	f7ff fd22 	bl	80086bc <inHandlerMode>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d004      	beq.n	8008c88 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8008c7e:	6878      	ldr	r0, [r7, #4]
 8008c80:	f000 ff63 	bl	8009b4a <uxQueueMessagesWaitingFromISR>
 8008c84:	4603      	mov	r3, r0
 8008c86:	e003      	b.n	8008c90 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8008c88:	6878      	ldr	r0, [r7, #4]
 8008c8a:	f000 ff3d 	bl	8009b08 <uxQueueMessagesWaiting>
 8008c8e:	4603      	mov	r3, r0
  }
}
 8008c90:	4618      	mov	r0, r3
 8008c92:	3708      	adds	r7, #8
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bd80      	pop	{r7, pc}

08008c98 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b082      	sub	sp, #8
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8008ca0:	f7ff fd0c 	bl	80086bc <inHandlerMode>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d001      	beq.n	8008cae <osMessageDelete+0x16>
    return osErrorISR;
 8008caa:	2382      	movs	r3, #130	@ 0x82
 8008cac:	e003      	b.n	8008cb6 <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f000 ff6c 	bl	8009b8c <vQueueDelete>

  return osOK; 
 8008cb4:	2300      	movs	r3, #0
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	3708      	adds	r7, #8
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}

08008cbe <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008cbe:	b480      	push	{r7}
 8008cc0:	b083      	sub	sp, #12
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f103 0208 	add.w	r2, r3, #8
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008cd6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f103 0208 	add.w	r2, r3, #8
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	f103 0208 	add.w	r2, r3, #8
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008cf2:	bf00      	nop
 8008cf4:	370c      	adds	r7, #12
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfc:	4770      	bx	lr

08008cfe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008cfe:	b480      	push	{r7}
 8008d00:	b083      	sub	sp, #12
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008d0c:	bf00      	nop
 8008d0e:	370c      	adds	r7, #12
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr

08008d18 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b085      	sub	sp, #20
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
 8008d20:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	685b      	ldr	r3, [r3, #4]
 8008d26:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	68fa      	ldr	r2, [r7, #12]
 8008d2c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	689a      	ldr	r2, [r3, #8]
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	689b      	ldr	r3, [r3, #8]
 8008d3a:	683a      	ldr	r2, [r7, #0]
 8008d3c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	683a      	ldr	r2, [r7, #0]
 8008d42:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	687a      	ldr	r2, [r7, #4]
 8008d48:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	1c5a      	adds	r2, r3, #1
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	601a      	str	r2, [r3, #0]
}
 8008d54:	bf00      	nop
 8008d56:	3714      	adds	r7, #20
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5e:	4770      	bx	lr

08008d60 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008d60:	b480      	push	{r7}
 8008d62:	b085      	sub	sp, #20
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
 8008d68:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d76:	d103      	bne.n	8008d80 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	691b      	ldr	r3, [r3, #16]
 8008d7c:	60fb      	str	r3, [r7, #12]
 8008d7e:	e00c      	b.n	8008d9a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	3308      	adds	r3, #8
 8008d84:	60fb      	str	r3, [r7, #12]
 8008d86:	e002      	b.n	8008d8e <vListInsert+0x2e>
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	60fb      	str	r3, [r7, #12]
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	685b      	ldr	r3, [r3, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	68ba      	ldr	r2, [r7, #8]
 8008d96:	429a      	cmp	r2, r3
 8008d98:	d2f6      	bcs.n	8008d88 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	685a      	ldr	r2, [r3, #4]
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	685b      	ldr	r3, [r3, #4]
 8008da6:	683a      	ldr	r2, [r7, #0]
 8008da8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	68fa      	ldr	r2, [r7, #12]
 8008dae:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	683a      	ldr	r2, [r7, #0]
 8008db4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	687a      	ldr	r2, [r7, #4]
 8008dba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	1c5a      	adds	r2, r3, #1
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	601a      	str	r2, [r3, #0]
}
 8008dc6:	bf00      	nop
 8008dc8:	3714      	adds	r7, #20
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd0:	4770      	bx	lr

08008dd2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008dd2:	b480      	push	{r7}
 8008dd4:	b085      	sub	sp, #20
 8008dd6:	af00      	add	r7, sp, #0
 8008dd8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	691b      	ldr	r3, [r3, #16]
 8008dde:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	687a      	ldr	r2, [r7, #4]
 8008de6:	6892      	ldr	r2, [r2, #8]
 8008de8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	689b      	ldr	r3, [r3, #8]
 8008dee:	687a      	ldr	r2, [r7, #4]
 8008df0:	6852      	ldr	r2, [r2, #4]
 8008df2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	687a      	ldr	r2, [r7, #4]
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d103      	bne.n	8008e06 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	689a      	ldr	r2, [r3, #8]
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	1e5a      	subs	r2, r3, #1
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	3714      	adds	r7, #20
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr
	...

08008e28 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b084      	sub	sp, #16
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
 8008e30:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d10d      	bne.n	8008e58 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e40:	b672      	cpsid	i
 8008e42:	f383 8811 	msr	BASEPRI, r3
 8008e46:	f3bf 8f6f 	isb	sy
 8008e4a:	f3bf 8f4f 	dsb	sy
 8008e4e:	b662      	cpsie	i
 8008e50:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008e52:	bf00      	nop
 8008e54:	bf00      	nop
 8008e56:	e7fd      	b.n	8008e54 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8008e58:	f002 fa38 	bl	800b2cc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681a      	ldr	r2, [r3, #0]
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e64:	68f9      	ldr	r1, [r7, #12]
 8008e66:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008e68:	fb01 f303 	mul.w	r3, r1, r3
 8008e6c:	441a      	add	r2, r3
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	2200      	movs	r2, #0
 8008e76:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681a      	ldr	r2, [r3, #0]
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681a      	ldr	r2, [r3, #0]
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e88:	3b01      	subs	r3, #1
 8008e8a:	68f9      	ldr	r1, [r7, #12]
 8008e8c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008e8e:	fb01 f303 	mul.w	r3, r1, r3
 8008e92:	441a      	add	r2, r3
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	22ff      	movs	r2, #255	@ 0xff
 8008e9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	22ff      	movs	r2, #255	@ 0xff
 8008ea4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d114      	bne.n	8008ed8 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	691b      	ldr	r3, [r3, #16]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d01a      	beq.n	8008eec <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	3310      	adds	r3, #16
 8008eba:	4618      	mov	r0, r3
 8008ebc:	f001 fce8 	bl	800a890 <xTaskRemoveFromEventList>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d012      	beq.n	8008eec <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8008efc <xQueueGenericReset+0xd4>)
 8008ec8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ecc:	601a      	str	r2, [r3, #0]
 8008ece:	f3bf 8f4f 	dsb	sy
 8008ed2:	f3bf 8f6f 	isb	sy
 8008ed6:	e009      	b.n	8008eec <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	3310      	adds	r3, #16
 8008edc:	4618      	mov	r0, r3
 8008ede:	f7ff feee 	bl	8008cbe <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	3324      	adds	r3, #36	@ 0x24
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f7ff fee9 	bl	8008cbe <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008eec:	f002 fa24 	bl	800b338 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008ef0:	2301      	movs	r3, #1
}
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	3710      	adds	r7, #16
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	bd80      	pop	{r7, pc}
 8008efa:	bf00      	nop
 8008efc:	e000ed04 	.word	0xe000ed04

08008f00 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b08e      	sub	sp, #56	@ 0x38
 8008f04:	af02      	add	r7, sp, #8
 8008f06:	60f8      	str	r0, [r7, #12]
 8008f08:	60b9      	str	r1, [r7, #8]
 8008f0a:	607a      	str	r2, [r7, #4]
 8008f0c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d10d      	bne.n	8008f30 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8008f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f18:	b672      	cpsid	i
 8008f1a:	f383 8811 	msr	BASEPRI, r3
 8008f1e:	f3bf 8f6f 	isb	sy
 8008f22:	f3bf 8f4f 	dsb	sy
 8008f26:	b662      	cpsie	i
 8008f28:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008f2a:	bf00      	nop
 8008f2c:	bf00      	nop
 8008f2e:	e7fd      	b.n	8008f2c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d10d      	bne.n	8008f52 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8008f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f3a:	b672      	cpsid	i
 8008f3c:	f383 8811 	msr	BASEPRI, r3
 8008f40:	f3bf 8f6f 	isb	sy
 8008f44:	f3bf 8f4f 	dsb	sy
 8008f48:	b662      	cpsie	i
 8008f4a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008f4c:	bf00      	nop
 8008f4e:	bf00      	nop
 8008f50:	e7fd      	b.n	8008f4e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d002      	beq.n	8008f5e <xQueueGenericCreateStatic+0x5e>
 8008f58:	68bb      	ldr	r3, [r7, #8]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d001      	beq.n	8008f62 <xQueueGenericCreateStatic+0x62>
 8008f5e:	2301      	movs	r3, #1
 8008f60:	e000      	b.n	8008f64 <xQueueGenericCreateStatic+0x64>
 8008f62:	2300      	movs	r3, #0
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d10d      	bne.n	8008f84 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8008f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f6c:	b672      	cpsid	i
 8008f6e:	f383 8811 	msr	BASEPRI, r3
 8008f72:	f3bf 8f6f 	isb	sy
 8008f76:	f3bf 8f4f 	dsb	sy
 8008f7a:	b662      	cpsie	i
 8008f7c:	623b      	str	r3, [r7, #32]
}
 8008f7e:	bf00      	nop
 8008f80:	bf00      	nop
 8008f82:	e7fd      	b.n	8008f80 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d102      	bne.n	8008f90 <xQueueGenericCreateStatic+0x90>
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d101      	bne.n	8008f94 <xQueueGenericCreateStatic+0x94>
 8008f90:	2301      	movs	r3, #1
 8008f92:	e000      	b.n	8008f96 <xQueueGenericCreateStatic+0x96>
 8008f94:	2300      	movs	r3, #0
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d10d      	bne.n	8008fb6 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8008f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f9e:	b672      	cpsid	i
 8008fa0:	f383 8811 	msr	BASEPRI, r3
 8008fa4:	f3bf 8f6f 	isb	sy
 8008fa8:	f3bf 8f4f 	dsb	sy
 8008fac:	b662      	cpsie	i
 8008fae:	61fb      	str	r3, [r7, #28]
}
 8008fb0:	bf00      	nop
 8008fb2:	bf00      	nop
 8008fb4:	e7fd      	b.n	8008fb2 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008fb6:	2348      	movs	r3, #72	@ 0x48
 8008fb8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008fba:	697b      	ldr	r3, [r7, #20]
 8008fbc:	2b48      	cmp	r3, #72	@ 0x48
 8008fbe:	d00d      	beq.n	8008fdc <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8008fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc4:	b672      	cpsid	i
 8008fc6:	f383 8811 	msr	BASEPRI, r3
 8008fca:	f3bf 8f6f 	isb	sy
 8008fce:	f3bf 8f4f 	dsb	sy
 8008fd2:	b662      	cpsie	i
 8008fd4:	61bb      	str	r3, [r7, #24]
}
 8008fd6:	bf00      	nop
 8008fd8:	bf00      	nop
 8008fda:	e7fd      	b.n	8008fd8 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008fdc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d00d      	beq.n	8009004 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fea:	2201      	movs	r2, #1
 8008fec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008ff0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ff6:	9300      	str	r3, [sp, #0]
 8008ff8:	4613      	mov	r3, r2
 8008ffa:	687a      	ldr	r2, [r7, #4]
 8008ffc:	68b9      	ldr	r1, [r7, #8]
 8008ffe:	68f8      	ldr	r0, [r7, #12]
 8009000:	f000 f848 	bl	8009094 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009006:	4618      	mov	r0, r3
 8009008:	3730      	adds	r7, #48	@ 0x30
 800900a:	46bd      	mov	sp, r7
 800900c:	bd80      	pop	{r7, pc}

0800900e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800900e:	b580      	push	{r7, lr}
 8009010:	b08a      	sub	sp, #40	@ 0x28
 8009012:	af02      	add	r7, sp, #8
 8009014:	60f8      	str	r0, [r7, #12]
 8009016:	60b9      	str	r1, [r7, #8]
 8009018:	4613      	mov	r3, r2
 800901a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d10d      	bne.n	800903e <xQueueGenericCreate+0x30>
	__asm volatile
 8009022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009026:	b672      	cpsid	i
 8009028:	f383 8811 	msr	BASEPRI, r3
 800902c:	f3bf 8f6f 	isb	sy
 8009030:	f3bf 8f4f 	dsb	sy
 8009034:	b662      	cpsie	i
 8009036:	613b      	str	r3, [r7, #16]
}
 8009038:	bf00      	nop
 800903a:	bf00      	nop
 800903c:	e7fd      	b.n	800903a <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d102      	bne.n	800904a <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8009044:	2300      	movs	r3, #0
 8009046:	61fb      	str	r3, [r7, #28]
 8009048:	e004      	b.n	8009054 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	68ba      	ldr	r2, [r7, #8]
 800904e:	fb02 f303 	mul.w	r3, r2, r3
 8009052:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009054:	69fb      	ldr	r3, [r7, #28]
 8009056:	3348      	adds	r3, #72	@ 0x48
 8009058:	4618      	mov	r0, r3
 800905a:	f002 fa65 	bl	800b528 <pvPortMalloc>
 800905e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009060:	69bb      	ldr	r3, [r7, #24]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d011      	beq.n	800908a <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009066:	69bb      	ldr	r3, [r7, #24]
 8009068:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	3348      	adds	r3, #72	@ 0x48
 800906e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009070:	69bb      	ldr	r3, [r7, #24]
 8009072:	2200      	movs	r2, #0
 8009074:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009078:	79fa      	ldrb	r2, [r7, #7]
 800907a:	69bb      	ldr	r3, [r7, #24]
 800907c:	9300      	str	r3, [sp, #0]
 800907e:	4613      	mov	r3, r2
 8009080:	697a      	ldr	r2, [r7, #20]
 8009082:	68b9      	ldr	r1, [r7, #8]
 8009084:	68f8      	ldr	r0, [r7, #12]
 8009086:	f000 f805 	bl	8009094 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800908a:	69bb      	ldr	r3, [r7, #24]
	}
 800908c:	4618      	mov	r0, r3
 800908e:	3720      	adds	r7, #32
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}

08009094 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b084      	sub	sp, #16
 8009098:	af00      	add	r7, sp, #0
 800909a:	60f8      	str	r0, [r7, #12]
 800909c:	60b9      	str	r1, [r7, #8]
 800909e:	607a      	str	r2, [r7, #4]
 80090a0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d103      	bne.n	80090b0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80090a8:	69bb      	ldr	r3, [r7, #24]
 80090aa:	69ba      	ldr	r2, [r7, #24]
 80090ac:	601a      	str	r2, [r3, #0]
 80090ae:	e002      	b.n	80090b6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80090b0:	69bb      	ldr	r3, [r7, #24]
 80090b2:	687a      	ldr	r2, [r7, #4]
 80090b4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80090b6:	69bb      	ldr	r3, [r7, #24]
 80090b8:	68fa      	ldr	r2, [r7, #12]
 80090ba:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80090bc:	69bb      	ldr	r3, [r7, #24]
 80090be:	68ba      	ldr	r2, [r7, #8]
 80090c0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80090c2:	2101      	movs	r1, #1
 80090c4:	69b8      	ldr	r0, [r7, #24]
 80090c6:	f7ff feaf 	bl	8008e28 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80090ca:	bf00      	nop
 80090cc:	3710      	adds	r7, #16
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bd80      	pop	{r7, pc}

080090d2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80090d2:	b580      	push	{r7, lr}
 80090d4:	b082      	sub	sp, #8
 80090d6:	af00      	add	r7, sp, #0
 80090d8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d00e      	beq.n	80090fe <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2200      	movs	r2, #0
 80090e4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2200      	movs	r2, #0
 80090ea:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2200      	movs	r2, #0
 80090f0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80090f2:	2300      	movs	r3, #0
 80090f4:	2200      	movs	r2, #0
 80090f6:	2100      	movs	r1, #0
 80090f8:	6878      	ldr	r0, [r7, #4]
 80090fa:	f000 f837 	bl	800916c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80090fe:	bf00      	nop
 8009100:	3708      	adds	r7, #8
 8009102:	46bd      	mov	sp, r7
 8009104:	bd80      	pop	{r7, pc}

08009106 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8009106:	b580      	push	{r7, lr}
 8009108:	b086      	sub	sp, #24
 800910a:	af00      	add	r7, sp, #0
 800910c:	4603      	mov	r3, r0
 800910e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009110:	2301      	movs	r3, #1
 8009112:	617b      	str	r3, [r7, #20]
 8009114:	2300      	movs	r3, #0
 8009116:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009118:	79fb      	ldrb	r3, [r7, #7]
 800911a:	461a      	mov	r2, r3
 800911c:	6939      	ldr	r1, [r7, #16]
 800911e:	6978      	ldr	r0, [r7, #20]
 8009120:	f7ff ff75 	bl	800900e <xQueueGenericCreate>
 8009124:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009126:	68f8      	ldr	r0, [r7, #12]
 8009128:	f7ff ffd3 	bl	80090d2 <prvInitialiseMutex>

		return xNewQueue;
 800912c:	68fb      	ldr	r3, [r7, #12]
	}
 800912e:	4618      	mov	r0, r3
 8009130:	3718      	adds	r7, #24
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}

08009136 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8009136:	b580      	push	{r7, lr}
 8009138:	b088      	sub	sp, #32
 800913a:	af02      	add	r7, sp, #8
 800913c:	4603      	mov	r3, r0
 800913e:	6039      	str	r1, [r7, #0]
 8009140:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009142:	2301      	movs	r3, #1
 8009144:	617b      	str	r3, [r7, #20]
 8009146:	2300      	movs	r3, #0
 8009148:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800914a:	79fb      	ldrb	r3, [r7, #7]
 800914c:	9300      	str	r3, [sp, #0]
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	2200      	movs	r2, #0
 8009152:	6939      	ldr	r1, [r7, #16]
 8009154:	6978      	ldr	r0, [r7, #20]
 8009156:	f7ff fed3 	bl	8008f00 <xQueueGenericCreateStatic>
 800915a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800915c:	68f8      	ldr	r0, [r7, #12]
 800915e:	f7ff ffb8 	bl	80090d2 <prvInitialiseMutex>

		return xNewQueue;
 8009162:	68fb      	ldr	r3, [r7, #12]
	}
 8009164:	4618      	mov	r0, r3
 8009166:	3718      	adds	r7, #24
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}

0800916c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b08e      	sub	sp, #56	@ 0x38
 8009170:	af00      	add	r7, sp, #0
 8009172:	60f8      	str	r0, [r7, #12]
 8009174:	60b9      	str	r1, [r7, #8]
 8009176:	607a      	str	r2, [r7, #4]
 8009178:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800917a:	2300      	movs	r3, #0
 800917c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009184:	2b00      	cmp	r3, #0
 8009186:	d10d      	bne.n	80091a4 <xQueueGenericSend+0x38>
	__asm volatile
 8009188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800918c:	b672      	cpsid	i
 800918e:	f383 8811 	msr	BASEPRI, r3
 8009192:	f3bf 8f6f 	isb	sy
 8009196:	f3bf 8f4f 	dsb	sy
 800919a:	b662      	cpsie	i
 800919c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800919e:	bf00      	nop
 80091a0:	bf00      	nop
 80091a2:	e7fd      	b.n	80091a0 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d103      	bne.n	80091b2 <xQueueGenericSend+0x46>
 80091aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d101      	bne.n	80091b6 <xQueueGenericSend+0x4a>
 80091b2:	2301      	movs	r3, #1
 80091b4:	e000      	b.n	80091b8 <xQueueGenericSend+0x4c>
 80091b6:	2300      	movs	r3, #0
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d10d      	bne.n	80091d8 <xQueueGenericSend+0x6c>
	__asm volatile
 80091bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091c0:	b672      	cpsid	i
 80091c2:	f383 8811 	msr	BASEPRI, r3
 80091c6:	f3bf 8f6f 	isb	sy
 80091ca:	f3bf 8f4f 	dsb	sy
 80091ce:	b662      	cpsie	i
 80091d0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80091d2:	bf00      	nop
 80091d4:	bf00      	nop
 80091d6:	e7fd      	b.n	80091d4 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	2b02      	cmp	r3, #2
 80091dc:	d103      	bne.n	80091e6 <xQueueGenericSend+0x7a>
 80091de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091e2:	2b01      	cmp	r3, #1
 80091e4:	d101      	bne.n	80091ea <xQueueGenericSend+0x7e>
 80091e6:	2301      	movs	r3, #1
 80091e8:	e000      	b.n	80091ec <xQueueGenericSend+0x80>
 80091ea:	2300      	movs	r3, #0
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d10d      	bne.n	800920c <xQueueGenericSend+0xa0>
	__asm volatile
 80091f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091f4:	b672      	cpsid	i
 80091f6:	f383 8811 	msr	BASEPRI, r3
 80091fa:	f3bf 8f6f 	isb	sy
 80091fe:	f3bf 8f4f 	dsb	sy
 8009202:	b662      	cpsie	i
 8009204:	623b      	str	r3, [r7, #32]
}
 8009206:	bf00      	nop
 8009208:	bf00      	nop
 800920a:	e7fd      	b.n	8009208 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800920c:	f001 fd0e 	bl	800ac2c <xTaskGetSchedulerState>
 8009210:	4603      	mov	r3, r0
 8009212:	2b00      	cmp	r3, #0
 8009214:	d102      	bne.n	800921c <xQueueGenericSend+0xb0>
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d101      	bne.n	8009220 <xQueueGenericSend+0xb4>
 800921c:	2301      	movs	r3, #1
 800921e:	e000      	b.n	8009222 <xQueueGenericSend+0xb6>
 8009220:	2300      	movs	r3, #0
 8009222:	2b00      	cmp	r3, #0
 8009224:	d10d      	bne.n	8009242 <xQueueGenericSend+0xd6>
	__asm volatile
 8009226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800922a:	b672      	cpsid	i
 800922c:	f383 8811 	msr	BASEPRI, r3
 8009230:	f3bf 8f6f 	isb	sy
 8009234:	f3bf 8f4f 	dsb	sy
 8009238:	b662      	cpsie	i
 800923a:	61fb      	str	r3, [r7, #28]
}
 800923c:	bf00      	nop
 800923e:	bf00      	nop
 8009240:	e7fd      	b.n	800923e <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009242:	f002 f843 	bl	800b2cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009248:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800924a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800924c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800924e:	429a      	cmp	r2, r3
 8009250:	d302      	bcc.n	8009258 <xQueueGenericSend+0xec>
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	2b02      	cmp	r3, #2
 8009256:	d129      	bne.n	80092ac <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009258:	683a      	ldr	r2, [r7, #0]
 800925a:	68b9      	ldr	r1, [r7, #8]
 800925c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800925e:	f000 fcd3 	bl	8009c08 <prvCopyDataToQueue>
 8009262:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009268:	2b00      	cmp	r3, #0
 800926a:	d010      	beq.n	800928e <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800926c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800926e:	3324      	adds	r3, #36	@ 0x24
 8009270:	4618      	mov	r0, r3
 8009272:	f001 fb0d 	bl	800a890 <xTaskRemoveFromEventList>
 8009276:	4603      	mov	r3, r0
 8009278:	2b00      	cmp	r3, #0
 800927a:	d013      	beq.n	80092a4 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800927c:	4b3f      	ldr	r3, [pc, #252]	@ (800937c <xQueueGenericSend+0x210>)
 800927e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009282:	601a      	str	r2, [r3, #0]
 8009284:	f3bf 8f4f 	dsb	sy
 8009288:	f3bf 8f6f 	isb	sy
 800928c:	e00a      	b.n	80092a4 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800928e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009290:	2b00      	cmp	r3, #0
 8009292:	d007      	beq.n	80092a4 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009294:	4b39      	ldr	r3, [pc, #228]	@ (800937c <xQueueGenericSend+0x210>)
 8009296:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800929a:	601a      	str	r2, [r3, #0]
 800929c:	f3bf 8f4f 	dsb	sy
 80092a0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80092a4:	f002 f848 	bl	800b338 <vPortExitCritical>
				return pdPASS;
 80092a8:	2301      	movs	r3, #1
 80092aa:	e063      	b.n	8009374 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d103      	bne.n	80092ba <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80092b2:	f002 f841 	bl	800b338 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80092b6:	2300      	movs	r3, #0
 80092b8:	e05c      	b.n	8009374 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 80092ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d106      	bne.n	80092ce <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80092c0:	f107 0314 	add.w	r3, r7, #20
 80092c4:	4618      	mov	r0, r3
 80092c6:	f001 fb49 	bl	800a95c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80092ca:	2301      	movs	r3, #1
 80092cc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80092ce:	f002 f833 	bl	800b338 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80092d2:	f001 f8c3 	bl	800a45c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80092d6:	f001 fff9 	bl	800b2cc <vPortEnterCritical>
 80092da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80092e0:	b25b      	sxtb	r3, r3
 80092e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80092e6:	d103      	bne.n	80092f0 <xQueueGenericSend+0x184>
 80092e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ea:	2200      	movs	r2, #0
 80092ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80092f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80092f6:	b25b      	sxtb	r3, r3
 80092f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80092fc:	d103      	bne.n	8009306 <xQueueGenericSend+0x19a>
 80092fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009300:	2200      	movs	r2, #0
 8009302:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009306:	f002 f817 	bl	800b338 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800930a:	1d3a      	adds	r2, r7, #4
 800930c:	f107 0314 	add.w	r3, r7, #20
 8009310:	4611      	mov	r1, r2
 8009312:	4618      	mov	r0, r3
 8009314:	f001 fb38 	bl	800a988 <xTaskCheckForTimeOut>
 8009318:	4603      	mov	r3, r0
 800931a:	2b00      	cmp	r3, #0
 800931c:	d124      	bne.n	8009368 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800931e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009320:	f000 fd6a 	bl	8009df8 <prvIsQueueFull>
 8009324:	4603      	mov	r3, r0
 8009326:	2b00      	cmp	r3, #0
 8009328:	d018      	beq.n	800935c <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800932a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800932c:	3310      	adds	r3, #16
 800932e:	687a      	ldr	r2, [r7, #4]
 8009330:	4611      	mov	r1, r2
 8009332:	4618      	mov	r0, r3
 8009334:	f001 fa84 	bl	800a840 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009338:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800933a:	f000 fcf5 	bl	8009d28 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800933e:	f001 f89b 	bl	800a478 <xTaskResumeAll>
 8009342:	4603      	mov	r3, r0
 8009344:	2b00      	cmp	r3, #0
 8009346:	f47f af7c 	bne.w	8009242 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800934a:	4b0c      	ldr	r3, [pc, #48]	@ (800937c <xQueueGenericSend+0x210>)
 800934c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009350:	601a      	str	r2, [r3, #0]
 8009352:	f3bf 8f4f 	dsb	sy
 8009356:	f3bf 8f6f 	isb	sy
 800935a:	e772      	b.n	8009242 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800935c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800935e:	f000 fce3 	bl	8009d28 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009362:	f001 f889 	bl	800a478 <xTaskResumeAll>
 8009366:	e76c      	b.n	8009242 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009368:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800936a:	f000 fcdd 	bl	8009d28 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800936e:	f001 f883 	bl	800a478 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009372:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009374:	4618      	mov	r0, r3
 8009376:	3738      	adds	r7, #56	@ 0x38
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}
 800937c:	e000ed04 	.word	0xe000ed04

08009380 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b08e      	sub	sp, #56	@ 0x38
 8009384:	af00      	add	r7, sp, #0
 8009386:	60f8      	str	r0, [r7, #12]
 8009388:	60b9      	str	r1, [r7, #8]
 800938a:	607a      	str	r2, [r7, #4]
 800938c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009394:	2b00      	cmp	r3, #0
 8009396:	d10d      	bne.n	80093b4 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8009398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800939c:	b672      	cpsid	i
 800939e:	f383 8811 	msr	BASEPRI, r3
 80093a2:	f3bf 8f6f 	isb	sy
 80093a6:	f3bf 8f4f 	dsb	sy
 80093aa:	b662      	cpsie	i
 80093ac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80093ae:	bf00      	nop
 80093b0:	bf00      	nop
 80093b2:	e7fd      	b.n	80093b0 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d103      	bne.n	80093c2 <xQueueGenericSendFromISR+0x42>
 80093ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d101      	bne.n	80093c6 <xQueueGenericSendFromISR+0x46>
 80093c2:	2301      	movs	r3, #1
 80093c4:	e000      	b.n	80093c8 <xQueueGenericSendFromISR+0x48>
 80093c6:	2300      	movs	r3, #0
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d10d      	bne.n	80093e8 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 80093cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093d0:	b672      	cpsid	i
 80093d2:	f383 8811 	msr	BASEPRI, r3
 80093d6:	f3bf 8f6f 	isb	sy
 80093da:	f3bf 8f4f 	dsb	sy
 80093de:	b662      	cpsie	i
 80093e0:	623b      	str	r3, [r7, #32]
}
 80093e2:	bf00      	nop
 80093e4:	bf00      	nop
 80093e6:	e7fd      	b.n	80093e4 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	2b02      	cmp	r3, #2
 80093ec:	d103      	bne.n	80093f6 <xQueueGenericSendFromISR+0x76>
 80093ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093f2:	2b01      	cmp	r3, #1
 80093f4:	d101      	bne.n	80093fa <xQueueGenericSendFromISR+0x7a>
 80093f6:	2301      	movs	r3, #1
 80093f8:	e000      	b.n	80093fc <xQueueGenericSendFromISR+0x7c>
 80093fa:	2300      	movs	r3, #0
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d10d      	bne.n	800941c <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8009400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009404:	b672      	cpsid	i
 8009406:	f383 8811 	msr	BASEPRI, r3
 800940a:	f3bf 8f6f 	isb	sy
 800940e:	f3bf 8f4f 	dsb	sy
 8009412:	b662      	cpsie	i
 8009414:	61fb      	str	r3, [r7, #28]
}
 8009416:	bf00      	nop
 8009418:	bf00      	nop
 800941a:	e7fd      	b.n	8009418 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800941c:	f002 f83e 	bl	800b49c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009420:	f3ef 8211 	mrs	r2, BASEPRI
 8009424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009428:	b672      	cpsid	i
 800942a:	f383 8811 	msr	BASEPRI, r3
 800942e:	f3bf 8f6f 	isb	sy
 8009432:	f3bf 8f4f 	dsb	sy
 8009436:	b662      	cpsie	i
 8009438:	61ba      	str	r2, [r7, #24]
 800943a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800943c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800943e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009442:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009448:	429a      	cmp	r2, r3
 800944a:	d302      	bcc.n	8009452 <xQueueGenericSendFromISR+0xd2>
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	2b02      	cmp	r3, #2
 8009450:	d12c      	bne.n	80094ac <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009454:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009458:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800945c:	683a      	ldr	r2, [r7, #0]
 800945e:	68b9      	ldr	r1, [r7, #8]
 8009460:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009462:	f000 fbd1 	bl	8009c08 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009466:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800946a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800946e:	d112      	bne.n	8009496 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009474:	2b00      	cmp	r3, #0
 8009476:	d016      	beq.n	80094a6 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800947a:	3324      	adds	r3, #36	@ 0x24
 800947c:	4618      	mov	r0, r3
 800947e:	f001 fa07 	bl	800a890 <xTaskRemoveFromEventList>
 8009482:	4603      	mov	r3, r0
 8009484:	2b00      	cmp	r3, #0
 8009486:	d00e      	beq.n	80094a6 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d00b      	beq.n	80094a6 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2201      	movs	r2, #1
 8009492:	601a      	str	r2, [r3, #0]
 8009494:	e007      	b.n	80094a6 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009496:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800949a:	3301      	adds	r3, #1
 800949c:	b2db      	uxtb	r3, r3
 800949e:	b25a      	sxtb	r2, r3
 80094a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80094a6:	2301      	movs	r3, #1
 80094a8:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80094aa:	e001      	b.n	80094b0 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80094ac:	2300      	movs	r3, #0
 80094ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80094b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094b2:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80094ba:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80094bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80094be:	4618      	mov	r0, r3
 80094c0:	3738      	adds	r7, #56	@ 0x38
 80094c2:	46bd      	mov	sp, r7
 80094c4:	bd80      	pop	{r7, pc}

080094c6 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80094c6:	b580      	push	{r7, lr}
 80094c8:	b08e      	sub	sp, #56	@ 0x38
 80094ca:	af00      	add	r7, sp, #0
 80094cc:	6078      	str	r0, [r7, #4]
 80094ce:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80094d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d10d      	bne.n	80094f6 <xQueueGiveFromISR+0x30>
	__asm volatile
 80094da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094de:	b672      	cpsid	i
 80094e0:	f383 8811 	msr	BASEPRI, r3
 80094e4:	f3bf 8f6f 	isb	sy
 80094e8:	f3bf 8f4f 	dsb	sy
 80094ec:	b662      	cpsie	i
 80094ee:	623b      	str	r3, [r7, #32]
}
 80094f0:	bf00      	nop
 80094f2:	bf00      	nop
 80094f4:	e7fd      	b.n	80094f2 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80094f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d00d      	beq.n	800951a <xQueueGiveFromISR+0x54>
	__asm volatile
 80094fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009502:	b672      	cpsid	i
 8009504:	f383 8811 	msr	BASEPRI, r3
 8009508:	f3bf 8f6f 	isb	sy
 800950c:	f3bf 8f4f 	dsb	sy
 8009510:	b662      	cpsie	i
 8009512:	61fb      	str	r3, [r7, #28]
}
 8009514:	bf00      	nop
 8009516:	bf00      	nop
 8009518:	e7fd      	b.n	8009516 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800951a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d103      	bne.n	800952a <xQueueGiveFromISR+0x64>
 8009522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009524:	689b      	ldr	r3, [r3, #8]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d101      	bne.n	800952e <xQueueGiveFromISR+0x68>
 800952a:	2301      	movs	r3, #1
 800952c:	e000      	b.n	8009530 <xQueueGiveFromISR+0x6a>
 800952e:	2300      	movs	r3, #0
 8009530:	2b00      	cmp	r3, #0
 8009532:	d10d      	bne.n	8009550 <xQueueGiveFromISR+0x8a>
	__asm volatile
 8009534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009538:	b672      	cpsid	i
 800953a:	f383 8811 	msr	BASEPRI, r3
 800953e:	f3bf 8f6f 	isb	sy
 8009542:	f3bf 8f4f 	dsb	sy
 8009546:	b662      	cpsie	i
 8009548:	61bb      	str	r3, [r7, #24]
}
 800954a:	bf00      	nop
 800954c:	bf00      	nop
 800954e:	e7fd      	b.n	800954c <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009550:	f001 ffa4 	bl	800b49c <vPortValidateInterruptPriority>
	__asm volatile
 8009554:	f3ef 8211 	mrs	r2, BASEPRI
 8009558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800955c:	b672      	cpsid	i
 800955e:	f383 8811 	msr	BASEPRI, r3
 8009562:	f3bf 8f6f 	isb	sy
 8009566:	f3bf 8f4f 	dsb	sy
 800956a:	b662      	cpsie	i
 800956c:	617a      	str	r2, [r7, #20]
 800956e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009570:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009572:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009578:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800957a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800957c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800957e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009580:	429a      	cmp	r2, r3
 8009582:	d22b      	bcs.n	80095dc <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009586:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800958a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800958e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009590:	1c5a      	adds	r2, r3, #1
 8009592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009594:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009596:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800959a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800959e:	d112      	bne.n	80095c6 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80095a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d016      	beq.n	80095d6 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80095a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095aa:	3324      	adds	r3, #36	@ 0x24
 80095ac:	4618      	mov	r0, r3
 80095ae:	f001 f96f 	bl	800a890 <xTaskRemoveFromEventList>
 80095b2:	4603      	mov	r3, r0
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d00e      	beq.n	80095d6 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d00b      	beq.n	80095d6 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80095be:	683b      	ldr	r3, [r7, #0]
 80095c0:	2201      	movs	r2, #1
 80095c2:	601a      	str	r2, [r3, #0]
 80095c4:	e007      	b.n	80095d6 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80095c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80095ca:	3301      	adds	r3, #1
 80095cc:	b2db      	uxtb	r3, r3
 80095ce:	b25a      	sxtb	r2, r3
 80095d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80095d6:	2301      	movs	r3, #1
 80095d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80095da:	e001      	b.n	80095e0 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80095dc:	2300      	movs	r3, #0
 80095de:	637b      	str	r3, [r7, #52]	@ 0x34
 80095e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095e2:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	f383 8811 	msr	BASEPRI, r3
}
 80095ea:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80095ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80095ee:	4618      	mov	r0, r3
 80095f0:	3738      	adds	r7, #56	@ 0x38
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}
	...

080095f8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b08c      	sub	sp, #48	@ 0x30
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	60f8      	str	r0, [r7, #12]
 8009600:	60b9      	str	r1, [r7, #8]
 8009602:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009604:	2300      	movs	r3, #0
 8009606:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800960c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800960e:	2b00      	cmp	r3, #0
 8009610:	d10d      	bne.n	800962e <xQueueReceive+0x36>
	__asm volatile
 8009612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009616:	b672      	cpsid	i
 8009618:	f383 8811 	msr	BASEPRI, r3
 800961c:	f3bf 8f6f 	isb	sy
 8009620:	f3bf 8f4f 	dsb	sy
 8009624:	b662      	cpsie	i
 8009626:	623b      	str	r3, [r7, #32]
}
 8009628:	bf00      	nop
 800962a:	bf00      	nop
 800962c:	e7fd      	b.n	800962a <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800962e:	68bb      	ldr	r3, [r7, #8]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d103      	bne.n	800963c <xQueueReceive+0x44>
 8009634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009638:	2b00      	cmp	r3, #0
 800963a:	d101      	bne.n	8009640 <xQueueReceive+0x48>
 800963c:	2301      	movs	r3, #1
 800963e:	e000      	b.n	8009642 <xQueueReceive+0x4a>
 8009640:	2300      	movs	r3, #0
 8009642:	2b00      	cmp	r3, #0
 8009644:	d10d      	bne.n	8009662 <xQueueReceive+0x6a>
	__asm volatile
 8009646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800964a:	b672      	cpsid	i
 800964c:	f383 8811 	msr	BASEPRI, r3
 8009650:	f3bf 8f6f 	isb	sy
 8009654:	f3bf 8f4f 	dsb	sy
 8009658:	b662      	cpsie	i
 800965a:	61fb      	str	r3, [r7, #28]
}
 800965c:	bf00      	nop
 800965e:	bf00      	nop
 8009660:	e7fd      	b.n	800965e <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009662:	f001 fae3 	bl	800ac2c <xTaskGetSchedulerState>
 8009666:	4603      	mov	r3, r0
 8009668:	2b00      	cmp	r3, #0
 800966a:	d102      	bne.n	8009672 <xQueueReceive+0x7a>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d101      	bne.n	8009676 <xQueueReceive+0x7e>
 8009672:	2301      	movs	r3, #1
 8009674:	e000      	b.n	8009678 <xQueueReceive+0x80>
 8009676:	2300      	movs	r3, #0
 8009678:	2b00      	cmp	r3, #0
 800967a:	d10d      	bne.n	8009698 <xQueueReceive+0xa0>
	__asm volatile
 800967c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009680:	b672      	cpsid	i
 8009682:	f383 8811 	msr	BASEPRI, r3
 8009686:	f3bf 8f6f 	isb	sy
 800968a:	f3bf 8f4f 	dsb	sy
 800968e:	b662      	cpsie	i
 8009690:	61bb      	str	r3, [r7, #24]
}
 8009692:	bf00      	nop
 8009694:	bf00      	nop
 8009696:	e7fd      	b.n	8009694 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009698:	f001 fe18 	bl	800b2cc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800969c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800969e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096a0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80096a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d01f      	beq.n	80096e8 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80096a8:	68b9      	ldr	r1, [r7, #8]
 80096aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80096ac:	f000 fb16 	bl	8009cdc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80096b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b2:	1e5a      	subs	r2, r3, #1
 80096b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096b6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80096b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ba:	691b      	ldr	r3, [r3, #16]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d00f      	beq.n	80096e0 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80096c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096c2:	3310      	adds	r3, #16
 80096c4:	4618      	mov	r0, r3
 80096c6:	f001 f8e3 	bl	800a890 <xTaskRemoveFromEventList>
 80096ca:	4603      	mov	r3, r0
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d007      	beq.n	80096e0 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80096d0:	4b3c      	ldr	r3, [pc, #240]	@ (80097c4 <xQueueReceive+0x1cc>)
 80096d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096d6:	601a      	str	r2, [r3, #0]
 80096d8:	f3bf 8f4f 	dsb	sy
 80096dc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80096e0:	f001 fe2a 	bl	800b338 <vPortExitCritical>
				return pdPASS;
 80096e4:	2301      	movs	r3, #1
 80096e6:	e069      	b.n	80097bc <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d103      	bne.n	80096f6 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80096ee:	f001 fe23 	bl	800b338 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80096f2:	2300      	movs	r3, #0
 80096f4:	e062      	b.n	80097bc <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80096f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d106      	bne.n	800970a <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80096fc:	f107 0310 	add.w	r3, r7, #16
 8009700:	4618      	mov	r0, r3
 8009702:	f001 f92b 	bl	800a95c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009706:	2301      	movs	r3, #1
 8009708:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800970a:	f001 fe15 	bl	800b338 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800970e:	f000 fea5 	bl	800a45c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009712:	f001 fddb 	bl	800b2cc <vPortEnterCritical>
 8009716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009718:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800971c:	b25b      	sxtb	r3, r3
 800971e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009722:	d103      	bne.n	800972c <xQueueReceive+0x134>
 8009724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009726:	2200      	movs	r2, #0
 8009728:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800972c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800972e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009732:	b25b      	sxtb	r3, r3
 8009734:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009738:	d103      	bne.n	8009742 <xQueueReceive+0x14a>
 800973a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800973c:	2200      	movs	r2, #0
 800973e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009742:	f001 fdf9 	bl	800b338 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009746:	1d3a      	adds	r2, r7, #4
 8009748:	f107 0310 	add.w	r3, r7, #16
 800974c:	4611      	mov	r1, r2
 800974e:	4618      	mov	r0, r3
 8009750:	f001 f91a 	bl	800a988 <xTaskCheckForTimeOut>
 8009754:	4603      	mov	r3, r0
 8009756:	2b00      	cmp	r3, #0
 8009758:	d123      	bne.n	80097a2 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800975a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800975c:	f000 fb36 	bl	8009dcc <prvIsQueueEmpty>
 8009760:	4603      	mov	r3, r0
 8009762:	2b00      	cmp	r3, #0
 8009764:	d017      	beq.n	8009796 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009768:	3324      	adds	r3, #36	@ 0x24
 800976a:	687a      	ldr	r2, [r7, #4]
 800976c:	4611      	mov	r1, r2
 800976e:	4618      	mov	r0, r3
 8009770:	f001 f866 	bl	800a840 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009774:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009776:	f000 fad7 	bl	8009d28 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800977a:	f000 fe7d 	bl	800a478 <xTaskResumeAll>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d189      	bne.n	8009698 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8009784:	4b0f      	ldr	r3, [pc, #60]	@ (80097c4 <xQueueReceive+0x1cc>)
 8009786:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800978a:	601a      	str	r2, [r3, #0]
 800978c:	f3bf 8f4f 	dsb	sy
 8009790:	f3bf 8f6f 	isb	sy
 8009794:	e780      	b.n	8009698 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009796:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009798:	f000 fac6 	bl	8009d28 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800979c:	f000 fe6c 	bl	800a478 <xTaskResumeAll>
 80097a0:	e77a      	b.n	8009698 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80097a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097a4:	f000 fac0 	bl	8009d28 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80097a8:	f000 fe66 	bl	800a478 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80097ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097ae:	f000 fb0d 	bl	8009dcc <prvIsQueueEmpty>
 80097b2:	4603      	mov	r3, r0
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	f43f af6f 	beq.w	8009698 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80097ba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80097bc:	4618      	mov	r0, r3
 80097be:	3730      	adds	r7, #48	@ 0x30
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}
 80097c4:	e000ed04 	.word	0xe000ed04

080097c8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b08e      	sub	sp, #56	@ 0x38
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80097d2:	2300      	movs	r3, #0
 80097d4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80097da:	2300      	movs	r3, #0
 80097dc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80097de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d10d      	bne.n	8009800 <xQueueSemaphoreTake+0x38>
	__asm volatile
 80097e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097e8:	b672      	cpsid	i
 80097ea:	f383 8811 	msr	BASEPRI, r3
 80097ee:	f3bf 8f6f 	isb	sy
 80097f2:	f3bf 8f4f 	dsb	sy
 80097f6:	b662      	cpsie	i
 80097f8:	623b      	str	r3, [r7, #32]
}
 80097fa:	bf00      	nop
 80097fc:	bf00      	nop
 80097fe:	e7fd      	b.n	80097fc <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009804:	2b00      	cmp	r3, #0
 8009806:	d00d      	beq.n	8009824 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8009808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800980c:	b672      	cpsid	i
 800980e:	f383 8811 	msr	BASEPRI, r3
 8009812:	f3bf 8f6f 	isb	sy
 8009816:	f3bf 8f4f 	dsb	sy
 800981a:	b662      	cpsie	i
 800981c:	61fb      	str	r3, [r7, #28]
}
 800981e:	bf00      	nop
 8009820:	bf00      	nop
 8009822:	e7fd      	b.n	8009820 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009824:	f001 fa02 	bl	800ac2c <xTaskGetSchedulerState>
 8009828:	4603      	mov	r3, r0
 800982a:	2b00      	cmp	r3, #0
 800982c:	d102      	bne.n	8009834 <xQueueSemaphoreTake+0x6c>
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d101      	bne.n	8009838 <xQueueSemaphoreTake+0x70>
 8009834:	2301      	movs	r3, #1
 8009836:	e000      	b.n	800983a <xQueueSemaphoreTake+0x72>
 8009838:	2300      	movs	r3, #0
 800983a:	2b00      	cmp	r3, #0
 800983c:	d10d      	bne.n	800985a <xQueueSemaphoreTake+0x92>
	__asm volatile
 800983e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009842:	b672      	cpsid	i
 8009844:	f383 8811 	msr	BASEPRI, r3
 8009848:	f3bf 8f6f 	isb	sy
 800984c:	f3bf 8f4f 	dsb	sy
 8009850:	b662      	cpsie	i
 8009852:	61bb      	str	r3, [r7, #24]
}
 8009854:	bf00      	nop
 8009856:	bf00      	nop
 8009858:	e7fd      	b.n	8009856 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800985a:	f001 fd37 	bl	800b2cc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800985e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009862:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009866:	2b00      	cmp	r3, #0
 8009868:	d024      	beq.n	80098b4 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800986a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800986c:	1e5a      	subs	r2, r3, #1
 800986e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009870:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d104      	bne.n	8009884 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800987a:	f001 fba1 	bl	800afc0 <pvTaskIncrementMutexHeldCount>
 800987e:	4602      	mov	r2, r0
 8009880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009882:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009886:	691b      	ldr	r3, [r3, #16]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d00f      	beq.n	80098ac <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800988c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800988e:	3310      	adds	r3, #16
 8009890:	4618      	mov	r0, r3
 8009892:	f000 fffd 	bl	800a890 <xTaskRemoveFromEventList>
 8009896:	4603      	mov	r3, r0
 8009898:	2b00      	cmp	r3, #0
 800989a:	d007      	beq.n	80098ac <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800989c:	4b55      	ldr	r3, [pc, #340]	@ (80099f4 <xQueueSemaphoreTake+0x22c>)
 800989e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098a2:	601a      	str	r2, [r3, #0]
 80098a4:	f3bf 8f4f 	dsb	sy
 80098a8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80098ac:	f001 fd44 	bl	800b338 <vPortExitCritical>
				return pdPASS;
 80098b0:	2301      	movs	r3, #1
 80098b2:	e09a      	b.n	80099ea <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d114      	bne.n	80098e4 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80098ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d00d      	beq.n	80098dc <xQueueSemaphoreTake+0x114>
	__asm volatile
 80098c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098c4:	b672      	cpsid	i
 80098c6:	f383 8811 	msr	BASEPRI, r3
 80098ca:	f3bf 8f6f 	isb	sy
 80098ce:	f3bf 8f4f 	dsb	sy
 80098d2:	b662      	cpsie	i
 80098d4:	617b      	str	r3, [r7, #20]
}
 80098d6:	bf00      	nop
 80098d8:	bf00      	nop
 80098da:	e7fd      	b.n	80098d8 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80098dc:	f001 fd2c 	bl	800b338 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80098e0:	2300      	movs	r3, #0
 80098e2:	e082      	b.n	80099ea <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 80098e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d106      	bne.n	80098f8 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80098ea:	f107 030c 	add.w	r3, r7, #12
 80098ee:	4618      	mov	r0, r3
 80098f0:	f001 f834 	bl	800a95c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80098f4:	2301      	movs	r3, #1
 80098f6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80098f8:	f001 fd1e 	bl	800b338 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80098fc:	f000 fdae 	bl	800a45c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009900:	f001 fce4 	bl	800b2cc <vPortEnterCritical>
 8009904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009906:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800990a:	b25b      	sxtb	r3, r3
 800990c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009910:	d103      	bne.n	800991a <xQueueSemaphoreTake+0x152>
 8009912:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009914:	2200      	movs	r2, #0
 8009916:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800991a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800991c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009920:	b25b      	sxtb	r3, r3
 8009922:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009926:	d103      	bne.n	8009930 <xQueueSemaphoreTake+0x168>
 8009928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800992a:	2200      	movs	r2, #0
 800992c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009930:	f001 fd02 	bl	800b338 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009934:	463a      	mov	r2, r7
 8009936:	f107 030c 	add.w	r3, r7, #12
 800993a:	4611      	mov	r1, r2
 800993c:	4618      	mov	r0, r3
 800993e:	f001 f823 	bl	800a988 <xTaskCheckForTimeOut>
 8009942:	4603      	mov	r3, r0
 8009944:	2b00      	cmp	r3, #0
 8009946:	d132      	bne.n	80099ae <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009948:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800994a:	f000 fa3f 	bl	8009dcc <prvIsQueueEmpty>
 800994e:	4603      	mov	r3, r0
 8009950:	2b00      	cmp	r3, #0
 8009952:	d026      	beq.n	80099a2 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d109      	bne.n	8009970 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800995c:	f001 fcb6 	bl	800b2cc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009962:	689b      	ldr	r3, [r3, #8]
 8009964:	4618      	mov	r0, r3
 8009966:	f001 f97f 	bl	800ac68 <xTaskPriorityInherit>
 800996a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800996c:	f001 fce4 	bl	800b338 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009972:	3324      	adds	r3, #36	@ 0x24
 8009974:	683a      	ldr	r2, [r7, #0]
 8009976:	4611      	mov	r1, r2
 8009978:	4618      	mov	r0, r3
 800997a:	f000 ff61 	bl	800a840 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800997e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009980:	f000 f9d2 	bl	8009d28 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009984:	f000 fd78 	bl	800a478 <xTaskResumeAll>
 8009988:	4603      	mov	r3, r0
 800998a:	2b00      	cmp	r3, #0
 800998c:	f47f af65 	bne.w	800985a <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8009990:	4b18      	ldr	r3, [pc, #96]	@ (80099f4 <xQueueSemaphoreTake+0x22c>)
 8009992:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009996:	601a      	str	r2, [r3, #0]
 8009998:	f3bf 8f4f 	dsb	sy
 800999c:	f3bf 8f6f 	isb	sy
 80099a0:	e75b      	b.n	800985a <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80099a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80099a4:	f000 f9c0 	bl	8009d28 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80099a8:	f000 fd66 	bl	800a478 <xTaskResumeAll>
 80099ac:	e755      	b.n	800985a <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80099ae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80099b0:	f000 f9ba 	bl	8009d28 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80099b4:	f000 fd60 	bl	800a478 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80099b8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80099ba:	f000 fa07 	bl	8009dcc <prvIsQueueEmpty>
 80099be:	4603      	mov	r3, r0
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	f43f af4a 	beq.w	800985a <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80099c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d00d      	beq.n	80099e8 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 80099cc:	f001 fc7e 	bl	800b2cc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80099d0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80099d2:	f000 f901 	bl	8009bd8 <prvGetDisinheritPriorityAfterTimeout>
 80099d6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80099d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099da:	689b      	ldr	r3, [r3, #8]
 80099dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80099de:	4618      	mov	r0, r3
 80099e0:	f001 fa4e 	bl	800ae80 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80099e4:	f001 fca8 	bl	800b338 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80099e8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3738      	adds	r7, #56	@ 0x38
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}
 80099f2:	bf00      	nop
 80099f4:	e000ed04 	.word	0xe000ed04

080099f8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b08e      	sub	sp, #56	@ 0x38
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	60f8      	str	r0, [r7, #12]
 8009a00:	60b9      	str	r1, [r7, #8]
 8009a02:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d10d      	bne.n	8009a2a <xQueueReceiveFromISR+0x32>
	__asm volatile
 8009a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a12:	b672      	cpsid	i
 8009a14:	f383 8811 	msr	BASEPRI, r3
 8009a18:	f3bf 8f6f 	isb	sy
 8009a1c:	f3bf 8f4f 	dsb	sy
 8009a20:	b662      	cpsie	i
 8009a22:	623b      	str	r3, [r7, #32]
}
 8009a24:	bf00      	nop
 8009a26:	bf00      	nop
 8009a28:	e7fd      	b.n	8009a26 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009a2a:	68bb      	ldr	r3, [r7, #8]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d103      	bne.n	8009a38 <xQueueReceiveFromISR+0x40>
 8009a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d101      	bne.n	8009a3c <xQueueReceiveFromISR+0x44>
 8009a38:	2301      	movs	r3, #1
 8009a3a:	e000      	b.n	8009a3e <xQueueReceiveFromISR+0x46>
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d10d      	bne.n	8009a5e <xQueueReceiveFromISR+0x66>
	__asm volatile
 8009a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a46:	b672      	cpsid	i
 8009a48:	f383 8811 	msr	BASEPRI, r3
 8009a4c:	f3bf 8f6f 	isb	sy
 8009a50:	f3bf 8f4f 	dsb	sy
 8009a54:	b662      	cpsie	i
 8009a56:	61fb      	str	r3, [r7, #28]
}
 8009a58:	bf00      	nop
 8009a5a:	bf00      	nop
 8009a5c:	e7fd      	b.n	8009a5a <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009a5e:	f001 fd1d 	bl	800b49c <vPortValidateInterruptPriority>
	__asm volatile
 8009a62:	f3ef 8211 	mrs	r2, BASEPRI
 8009a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a6a:	b672      	cpsid	i
 8009a6c:	f383 8811 	msr	BASEPRI, r3
 8009a70:	f3bf 8f6f 	isb	sy
 8009a74:	f3bf 8f4f 	dsb	sy
 8009a78:	b662      	cpsie	i
 8009a7a:	61ba      	str	r2, [r7, #24]
 8009a7c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009a7e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a86:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d02f      	beq.n	8009aee <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009a94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009a98:	68b9      	ldr	r1, [r7, #8]
 8009a9a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009a9c:	f000 f91e 	bl	8009cdc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aa2:	1e5a      	subs	r2, r3, #1
 8009aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aa6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009aa8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009aac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009ab0:	d112      	bne.n	8009ad8 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ab4:	691b      	ldr	r3, [r3, #16]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d016      	beq.n	8009ae8 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009abc:	3310      	adds	r3, #16
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f000 fee6 	bl	800a890 <xTaskRemoveFromEventList>
 8009ac4:	4603      	mov	r3, r0
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d00e      	beq.n	8009ae8 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d00b      	beq.n	8009ae8 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2201      	movs	r2, #1
 8009ad4:	601a      	str	r2, [r3, #0]
 8009ad6:	e007      	b.n	8009ae8 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009ad8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009adc:	3301      	adds	r3, #1
 8009ade:	b2db      	uxtb	r3, r3
 8009ae0:	b25a      	sxtb	r2, r3
 8009ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8009ae8:	2301      	movs	r3, #1
 8009aea:	637b      	str	r3, [r7, #52]	@ 0x34
 8009aec:	e001      	b.n	8009af2 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8009aee:	2300      	movs	r3, #0
 8009af0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009af2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009af4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009af6:	693b      	ldr	r3, [r7, #16]
 8009af8:	f383 8811 	msr	BASEPRI, r3
}
 8009afc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	3738      	adds	r7, #56	@ 0x38
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd80      	pop	{r7, pc}

08009b08 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b084      	sub	sp, #16
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d10d      	bne.n	8009b32 <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 8009b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b1a:	b672      	cpsid	i
 8009b1c:	f383 8811 	msr	BASEPRI, r3
 8009b20:	f3bf 8f6f 	isb	sy
 8009b24:	f3bf 8f4f 	dsb	sy
 8009b28:	b662      	cpsie	i
 8009b2a:	60bb      	str	r3, [r7, #8]
}
 8009b2c:	bf00      	nop
 8009b2e:	bf00      	nop
 8009b30:	e7fd      	b.n	8009b2e <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 8009b32:	f001 fbcb 	bl	800b2cc <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b3a:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8009b3c:	f001 fbfc 	bl	800b338 <vPortExitCritical>

	return uxReturn;
 8009b40:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8009b42:	4618      	mov	r0, r3
 8009b44:	3710      	adds	r7, #16
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}

08009b4a <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8009b4a:	b480      	push	{r7}
 8009b4c:	b087      	sub	sp, #28
 8009b4e:	af00      	add	r7, sp, #0
 8009b50:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d10d      	bne.n	8009b78 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8009b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b60:	b672      	cpsid	i
 8009b62:	f383 8811 	msr	BASEPRI, r3
 8009b66:	f3bf 8f6f 	isb	sy
 8009b6a:	f3bf 8f4f 	dsb	sy
 8009b6e:	b662      	cpsie	i
 8009b70:	60fb      	str	r3, [r7, #12]
}
 8009b72:	bf00      	nop
 8009b74:	bf00      	nop
 8009b76:	e7fd      	b.n	8009b74 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b7c:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8009b7e:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8009b80:	4618      	mov	r0, r3
 8009b82:	371c      	adds	r7, #28
 8009b84:	46bd      	mov	sp, r7
 8009b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8a:	4770      	bx	lr

08009b8c <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b084      	sub	sp, #16
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d10d      	bne.n	8009bba <vQueueDelete+0x2e>
	__asm volatile
 8009b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ba2:	b672      	cpsid	i
 8009ba4:	f383 8811 	msr	BASEPRI, r3
 8009ba8:	f3bf 8f6f 	isb	sy
 8009bac:	f3bf 8f4f 	dsb	sy
 8009bb0:	b662      	cpsie	i
 8009bb2:	60bb      	str	r3, [r7, #8]
}
 8009bb4:	bf00      	nop
 8009bb6:	bf00      	nop
 8009bb8:	e7fd      	b.n	8009bb6 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009bba:	68f8      	ldr	r0, [r7, #12]
 8009bbc:	f000 f934 	bl	8009e28 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d102      	bne.n	8009bd0 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 8009bca:	68f8      	ldr	r0, [r7, #12]
 8009bcc:	f001 fd7a 	bl	800b6c4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8009bd0:	bf00      	nop
 8009bd2:	3710      	adds	r7, #16
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}

08009bd8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009bd8:	b480      	push	{r7}
 8009bda:	b085      	sub	sp, #20
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d006      	beq.n	8009bf6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	f1c3 0307 	rsb	r3, r3, #7
 8009bf2:	60fb      	str	r3, [r7, #12]
 8009bf4:	e001      	b.n	8009bfa <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
	}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3714      	adds	r7, #20
 8009c00:	46bd      	mov	sp, r7
 8009c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c06:	4770      	bx	lr

08009c08 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b086      	sub	sp, #24
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	60f8      	str	r0, [r7, #12]
 8009c10:	60b9      	str	r1, [r7, #8]
 8009c12:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009c14:	2300      	movs	r3, #0
 8009c16:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c1c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d10d      	bne.n	8009c42 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d14d      	bne.n	8009cca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	689b      	ldr	r3, [r3, #8]
 8009c32:	4618      	mov	r0, r3
 8009c34:	f001 f898 	bl	800ad68 <xTaskPriorityDisinherit>
 8009c38:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	609a      	str	r2, [r3, #8]
 8009c40:	e043      	b.n	8009cca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d119      	bne.n	8009c7c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	6858      	ldr	r0, [r3, #4]
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c50:	461a      	mov	r2, r3
 8009c52:	68b9      	ldr	r1, [r7, #8]
 8009c54:	f013 faf2 	bl	801d23c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	685a      	ldr	r2, [r3, #4]
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c60:	441a      	add	r2, r3
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	685a      	ldr	r2, [r3, #4]
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	689b      	ldr	r3, [r3, #8]
 8009c6e:	429a      	cmp	r2, r3
 8009c70:	d32b      	bcc.n	8009cca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	681a      	ldr	r2, [r3, #0]
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	605a      	str	r2, [r3, #4]
 8009c7a:	e026      	b.n	8009cca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	68d8      	ldr	r0, [r3, #12]
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c84:	461a      	mov	r2, r3
 8009c86:	68b9      	ldr	r1, [r7, #8]
 8009c88:	f013 fad8 	bl	801d23c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	68da      	ldr	r2, [r3, #12]
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c94:	425b      	negs	r3, r3
 8009c96:	441a      	add	r2, r3
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	68da      	ldr	r2, [r3, #12]
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	429a      	cmp	r2, r3
 8009ca6:	d207      	bcs.n	8009cb8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	689a      	ldr	r2, [r3, #8]
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cb0:	425b      	negs	r3, r3
 8009cb2:	441a      	add	r2, r3
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2b02      	cmp	r3, #2
 8009cbc:	d105      	bne.n	8009cca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009cbe:	693b      	ldr	r3, [r7, #16]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d002      	beq.n	8009cca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009cc4:	693b      	ldr	r3, [r7, #16]
 8009cc6:	3b01      	subs	r3, #1
 8009cc8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	1c5a      	adds	r2, r3, #1
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009cd2:	697b      	ldr	r3, [r7, #20]
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	3718      	adds	r7, #24
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bd80      	pop	{r7, pc}

08009cdc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b082      	sub	sp, #8
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
 8009ce4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d018      	beq.n	8009d20 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	68da      	ldr	r2, [r3, #12]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cf6:	441a      	add	r2, r3
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	68da      	ldr	r2, [r3, #12]
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	689b      	ldr	r3, [r3, #8]
 8009d04:	429a      	cmp	r2, r3
 8009d06:	d303      	bcc.n	8009d10 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681a      	ldr	r2, [r3, #0]
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	68d9      	ldr	r1, [r3, #12]
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d18:	461a      	mov	r2, r3
 8009d1a:	6838      	ldr	r0, [r7, #0]
 8009d1c:	f013 fa8e 	bl	801d23c <memcpy>
	}
}
 8009d20:	bf00      	nop
 8009d22:	3708      	adds	r7, #8
 8009d24:	46bd      	mov	sp, r7
 8009d26:	bd80      	pop	{r7, pc}

08009d28 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b084      	sub	sp, #16
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009d30:	f001 facc 	bl	800b2cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009d3a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009d3c:	e011      	b.n	8009d62 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d012      	beq.n	8009d6c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	3324      	adds	r3, #36	@ 0x24
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	f000 fda0 	bl	800a890 <xTaskRemoveFromEventList>
 8009d50:	4603      	mov	r3, r0
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d001      	beq.n	8009d5a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009d56:	f000 fe7f 	bl	800aa58 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009d5a:	7bfb      	ldrb	r3, [r7, #15]
 8009d5c:	3b01      	subs	r3, #1
 8009d5e:	b2db      	uxtb	r3, r3
 8009d60:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009d62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	dce9      	bgt.n	8009d3e <prvUnlockQueue+0x16>
 8009d6a:	e000      	b.n	8009d6e <prvUnlockQueue+0x46>
					break;
 8009d6c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	22ff      	movs	r2, #255	@ 0xff
 8009d72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009d76:	f001 fadf 	bl	800b338 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009d7a:	f001 faa7 	bl	800b2cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009d84:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009d86:	e011      	b.n	8009dac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	691b      	ldr	r3, [r3, #16]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d012      	beq.n	8009db6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	3310      	adds	r3, #16
 8009d94:	4618      	mov	r0, r3
 8009d96:	f000 fd7b 	bl	800a890 <xTaskRemoveFromEventList>
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d001      	beq.n	8009da4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009da0:	f000 fe5a 	bl	800aa58 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009da4:	7bbb      	ldrb	r3, [r7, #14]
 8009da6:	3b01      	subs	r3, #1
 8009da8:	b2db      	uxtb	r3, r3
 8009daa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009dac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	dce9      	bgt.n	8009d88 <prvUnlockQueue+0x60>
 8009db4:	e000      	b.n	8009db8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009db6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	22ff      	movs	r2, #255	@ 0xff
 8009dbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009dc0:	f001 faba 	bl	800b338 <vPortExitCritical>
}
 8009dc4:	bf00      	nop
 8009dc6:	3710      	adds	r7, #16
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}

08009dcc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b084      	sub	sp, #16
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009dd4:	f001 fa7a 	bl	800b2cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d102      	bne.n	8009de6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009de0:	2301      	movs	r3, #1
 8009de2:	60fb      	str	r3, [r7, #12]
 8009de4:	e001      	b.n	8009dea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009de6:	2300      	movs	r3, #0
 8009de8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009dea:	f001 faa5 	bl	800b338 <vPortExitCritical>

	return xReturn;
 8009dee:	68fb      	ldr	r3, [r7, #12]
}
 8009df0:	4618      	mov	r0, r3
 8009df2:	3710      	adds	r7, #16
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}

08009df8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b084      	sub	sp, #16
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009e00:	f001 fa64 	bl	800b2cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	d102      	bne.n	8009e16 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009e10:	2301      	movs	r3, #1
 8009e12:	60fb      	str	r3, [r7, #12]
 8009e14:	e001      	b.n	8009e1a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009e16:	2300      	movs	r3, #0
 8009e18:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009e1a:	f001 fa8d 	bl	800b338 <vPortExitCritical>

	return xReturn;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	3710      	adds	r7, #16
 8009e24:	46bd      	mov	sp, r7
 8009e26:	bd80      	pop	{r7, pc}

08009e28 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009e28:	b480      	push	{r7}
 8009e2a:	b085      	sub	sp, #20
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009e30:	2300      	movs	r3, #0
 8009e32:	60fb      	str	r3, [r7, #12]
 8009e34:	e016      	b.n	8009e64 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009e36:	4a10      	ldr	r2, [pc, #64]	@ (8009e78 <vQueueUnregisterQueue+0x50>)
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	00db      	lsls	r3, r3, #3
 8009e3c:	4413      	add	r3, r2
 8009e3e:	685b      	ldr	r3, [r3, #4]
 8009e40:	687a      	ldr	r2, [r7, #4]
 8009e42:	429a      	cmp	r2, r3
 8009e44:	d10b      	bne.n	8009e5e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8009e46:	4a0c      	ldr	r2, [pc, #48]	@ (8009e78 <vQueueUnregisterQueue+0x50>)
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	2100      	movs	r1, #0
 8009e4c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009e50:	4a09      	ldr	r2, [pc, #36]	@ (8009e78 <vQueueUnregisterQueue+0x50>)
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	00db      	lsls	r3, r3, #3
 8009e56:	4413      	add	r3, r2
 8009e58:	2200      	movs	r2, #0
 8009e5a:	605a      	str	r2, [r3, #4]
				break;
 8009e5c:	e006      	b.n	8009e6c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	3301      	adds	r3, #1
 8009e62:	60fb      	str	r3, [r7, #12]
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	2b07      	cmp	r3, #7
 8009e68:	d9e5      	bls.n	8009e36 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009e6a:	bf00      	nop
 8009e6c:	bf00      	nop
 8009e6e:	3714      	adds	r7, #20
 8009e70:	46bd      	mov	sp, r7
 8009e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e76:	4770      	bx	lr
 8009e78:	20007510 	.word	0x20007510

08009e7c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b08e      	sub	sp, #56	@ 0x38
 8009e80:	af04      	add	r7, sp, #16
 8009e82:	60f8      	str	r0, [r7, #12]
 8009e84:	60b9      	str	r1, [r7, #8]
 8009e86:	607a      	str	r2, [r7, #4]
 8009e88:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009e8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d10d      	bne.n	8009eac <xTaskCreateStatic+0x30>
	__asm volatile
 8009e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e94:	b672      	cpsid	i
 8009e96:	f383 8811 	msr	BASEPRI, r3
 8009e9a:	f3bf 8f6f 	isb	sy
 8009e9e:	f3bf 8f4f 	dsb	sy
 8009ea2:	b662      	cpsie	i
 8009ea4:	623b      	str	r3, [r7, #32]
}
 8009ea6:	bf00      	nop
 8009ea8:	bf00      	nop
 8009eaa:	e7fd      	b.n	8009ea8 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8009eac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d10d      	bne.n	8009ece <xTaskCreateStatic+0x52>
	__asm volatile
 8009eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eb6:	b672      	cpsid	i
 8009eb8:	f383 8811 	msr	BASEPRI, r3
 8009ebc:	f3bf 8f6f 	isb	sy
 8009ec0:	f3bf 8f4f 	dsb	sy
 8009ec4:	b662      	cpsie	i
 8009ec6:	61fb      	str	r3, [r7, #28]
}
 8009ec8:	bf00      	nop
 8009eca:	bf00      	nop
 8009ecc:	e7fd      	b.n	8009eca <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009ece:	23a0      	movs	r3, #160	@ 0xa0
 8009ed0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009ed2:	693b      	ldr	r3, [r7, #16]
 8009ed4:	2ba0      	cmp	r3, #160	@ 0xa0
 8009ed6:	d00d      	beq.n	8009ef4 <xTaskCreateStatic+0x78>
	__asm volatile
 8009ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009edc:	b672      	cpsid	i
 8009ede:	f383 8811 	msr	BASEPRI, r3
 8009ee2:	f3bf 8f6f 	isb	sy
 8009ee6:	f3bf 8f4f 	dsb	sy
 8009eea:	b662      	cpsie	i
 8009eec:	61bb      	str	r3, [r7, #24]
}
 8009eee:	bf00      	nop
 8009ef0:	bf00      	nop
 8009ef2:	e7fd      	b.n	8009ef0 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009ef4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d01e      	beq.n	8009f3a <xTaskCreateStatic+0xbe>
 8009efc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d01b      	beq.n	8009f3a <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009f02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f04:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009f0a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f0e:	2202      	movs	r2, #2
 8009f10:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009f14:	2300      	movs	r3, #0
 8009f16:	9303      	str	r3, [sp, #12]
 8009f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f1a:	9302      	str	r3, [sp, #8]
 8009f1c:	f107 0314 	add.w	r3, r7, #20
 8009f20:	9301      	str	r3, [sp, #4]
 8009f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f24:	9300      	str	r3, [sp, #0]
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	687a      	ldr	r2, [r7, #4]
 8009f2a:	68b9      	ldr	r1, [r7, #8]
 8009f2c:	68f8      	ldr	r0, [r7, #12]
 8009f2e:	f000 f851 	bl	8009fd4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009f32:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009f34:	f000 f8f0 	bl	800a118 <prvAddNewTaskToReadyList>
 8009f38:	e001      	b.n	8009f3e <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009f3e:	697b      	ldr	r3, [r7, #20]
	}
 8009f40:	4618      	mov	r0, r3
 8009f42:	3728      	adds	r7, #40	@ 0x28
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}

08009f48 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b08c      	sub	sp, #48	@ 0x30
 8009f4c:	af04      	add	r7, sp, #16
 8009f4e:	60f8      	str	r0, [r7, #12]
 8009f50:	60b9      	str	r1, [r7, #8]
 8009f52:	603b      	str	r3, [r7, #0]
 8009f54:	4613      	mov	r3, r2
 8009f56:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009f58:	88fb      	ldrh	r3, [r7, #6]
 8009f5a:	009b      	lsls	r3, r3, #2
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	f001 fae3 	bl	800b528 <pvPortMalloc>
 8009f62:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009f64:	697b      	ldr	r3, [r7, #20]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d00e      	beq.n	8009f88 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009f6a:	20a0      	movs	r0, #160	@ 0xa0
 8009f6c:	f001 fadc 	bl	800b528 <pvPortMalloc>
 8009f70:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009f72:	69fb      	ldr	r3, [r7, #28]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d003      	beq.n	8009f80 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009f78:	69fb      	ldr	r3, [r7, #28]
 8009f7a:	697a      	ldr	r2, [r7, #20]
 8009f7c:	631a      	str	r2, [r3, #48]	@ 0x30
 8009f7e:	e005      	b.n	8009f8c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009f80:	6978      	ldr	r0, [r7, #20]
 8009f82:	f001 fb9f 	bl	800b6c4 <vPortFree>
 8009f86:	e001      	b.n	8009f8c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009f88:	2300      	movs	r3, #0
 8009f8a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009f8c:	69fb      	ldr	r3, [r7, #28]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d017      	beq.n	8009fc2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009f92:	69fb      	ldr	r3, [r7, #28]
 8009f94:	2200      	movs	r2, #0
 8009f96:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009f9a:	88fa      	ldrh	r2, [r7, #6]
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	9303      	str	r3, [sp, #12]
 8009fa0:	69fb      	ldr	r3, [r7, #28]
 8009fa2:	9302      	str	r3, [sp, #8]
 8009fa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fa6:	9301      	str	r3, [sp, #4]
 8009fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009faa:	9300      	str	r3, [sp, #0]
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	68b9      	ldr	r1, [r7, #8]
 8009fb0:	68f8      	ldr	r0, [r7, #12]
 8009fb2:	f000 f80f 	bl	8009fd4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009fb6:	69f8      	ldr	r0, [r7, #28]
 8009fb8:	f000 f8ae 	bl	800a118 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	61bb      	str	r3, [r7, #24]
 8009fc0:	e002      	b.n	8009fc8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009fc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009fc6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009fc8:	69bb      	ldr	r3, [r7, #24]
	}
 8009fca:	4618      	mov	r0, r3
 8009fcc:	3720      	adds	r7, #32
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	bd80      	pop	{r7, pc}
	...

08009fd4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b088      	sub	sp, #32
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	60f8      	str	r0, [r7, #12]
 8009fdc:	60b9      	str	r1, [r7, #8]
 8009fde:	607a      	str	r2, [r7, #4]
 8009fe0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fe4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009fe6:	6879      	ldr	r1, [r7, #4]
 8009fe8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8009fec:	440b      	add	r3, r1
 8009fee:	009b      	lsls	r3, r3, #2
 8009ff0:	4413      	add	r3, r2
 8009ff2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009ff4:	69bb      	ldr	r3, [r7, #24]
 8009ff6:	f023 0307 	bic.w	r3, r3, #7
 8009ffa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009ffc:	69bb      	ldr	r3, [r7, #24]
 8009ffe:	f003 0307 	and.w	r3, r3, #7
 800a002:	2b00      	cmp	r3, #0
 800a004:	d00d      	beq.n	800a022 <prvInitialiseNewTask+0x4e>
	__asm volatile
 800a006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a00a:	b672      	cpsid	i
 800a00c:	f383 8811 	msr	BASEPRI, r3
 800a010:	f3bf 8f6f 	isb	sy
 800a014:	f3bf 8f4f 	dsb	sy
 800a018:	b662      	cpsie	i
 800a01a:	617b      	str	r3, [r7, #20]
}
 800a01c:	bf00      	nop
 800a01e:	bf00      	nop
 800a020:	e7fd      	b.n	800a01e <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a022:	68bb      	ldr	r3, [r7, #8]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d01f      	beq.n	800a068 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a028:	2300      	movs	r3, #0
 800a02a:	61fb      	str	r3, [r7, #28]
 800a02c:	e012      	b.n	800a054 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a02e:	68ba      	ldr	r2, [r7, #8]
 800a030:	69fb      	ldr	r3, [r7, #28]
 800a032:	4413      	add	r3, r2
 800a034:	7819      	ldrb	r1, [r3, #0]
 800a036:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a038:	69fb      	ldr	r3, [r7, #28]
 800a03a:	4413      	add	r3, r2
 800a03c:	3334      	adds	r3, #52	@ 0x34
 800a03e:	460a      	mov	r2, r1
 800a040:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a042:	68ba      	ldr	r2, [r7, #8]
 800a044:	69fb      	ldr	r3, [r7, #28]
 800a046:	4413      	add	r3, r2
 800a048:	781b      	ldrb	r3, [r3, #0]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d006      	beq.n	800a05c <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a04e:	69fb      	ldr	r3, [r7, #28]
 800a050:	3301      	adds	r3, #1
 800a052:	61fb      	str	r3, [r7, #28]
 800a054:	69fb      	ldr	r3, [r7, #28]
 800a056:	2b0f      	cmp	r3, #15
 800a058:	d9e9      	bls.n	800a02e <prvInitialiseNewTask+0x5a>
 800a05a:	e000      	b.n	800a05e <prvInitialiseNewTask+0x8a>
			{
				break;
 800a05c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a05e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a060:	2200      	movs	r2, #0
 800a062:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a066:	e003      	b.n	800a070 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a06a:	2200      	movs	r2, #0
 800a06c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a072:	2b06      	cmp	r3, #6
 800a074:	d901      	bls.n	800a07a <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a076:	2306      	movs	r3, #6
 800a078:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a07a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a07c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a07e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a082:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a084:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a088:	2200      	movs	r2, #0
 800a08a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a08c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a08e:	3304      	adds	r3, #4
 800a090:	4618      	mov	r0, r3
 800a092:	f7fe fe34 	bl	8008cfe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a098:	3318      	adds	r3, #24
 800a09a:	4618      	mov	r0, r3
 800a09c:	f7fe fe2f 	bl	8008cfe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a0a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a0a4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0a8:	f1c3 0207 	rsb	r2, r3, #7
 800a0ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ae:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a0b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a0b4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a0b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a0be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a0c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c8:	334c      	adds	r3, #76	@ 0x4c
 800a0ca:	224c      	movs	r2, #76	@ 0x4c
 800a0cc:	2100      	movs	r1, #0
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	f013 f80a 	bl	801d0e8 <memset>
 800a0d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0d6:	4a0d      	ldr	r2, [pc, #52]	@ (800a10c <prvInitialiseNewTask+0x138>)
 800a0d8:	651a      	str	r2, [r3, #80]	@ 0x50
 800a0da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0dc:	4a0c      	ldr	r2, [pc, #48]	@ (800a110 <prvInitialiseNewTask+0x13c>)
 800a0de:	655a      	str	r2, [r3, #84]	@ 0x54
 800a0e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e2:	4a0c      	ldr	r2, [pc, #48]	@ (800a114 <prvInitialiseNewTask+0x140>)
 800a0e4:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a0e6:	683a      	ldr	r2, [r7, #0]
 800a0e8:	68f9      	ldr	r1, [r7, #12]
 800a0ea:	69b8      	ldr	r0, [r7, #24]
 800a0ec:	f000 ffe2 	bl	800b0b4 <pxPortInitialiseStack>
 800a0f0:	4602      	mov	r2, r0
 800a0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0f4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a0f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d002      	beq.n	800a102 <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a0fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a100:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a102:	bf00      	nop
 800a104:	3720      	adds	r7, #32
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}
 800a10a:	bf00      	nop
 800a10c:	2000e5a4 	.word	0x2000e5a4
 800a110:	2000e60c 	.word	0x2000e60c
 800a114:	2000e674 	.word	0x2000e674

0800a118 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b082      	sub	sp, #8
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a120:	f001 f8d4 	bl	800b2cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a124:	4b2a      	ldr	r3, [pc, #168]	@ (800a1d0 <prvAddNewTaskToReadyList+0xb8>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	3301      	adds	r3, #1
 800a12a:	4a29      	ldr	r2, [pc, #164]	@ (800a1d0 <prvAddNewTaskToReadyList+0xb8>)
 800a12c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a12e:	4b29      	ldr	r3, [pc, #164]	@ (800a1d4 <prvAddNewTaskToReadyList+0xbc>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d109      	bne.n	800a14a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a136:	4a27      	ldr	r2, [pc, #156]	@ (800a1d4 <prvAddNewTaskToReadyList+0xbc>)
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a13c:	4b24      	ldr	r3, [pc, #144]	@ (800a1d0 <prvAddNewTaskToReadyList+0xb8>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	2b01      	cmp	r3, #1
 800a142:	d110      	bne.n	800a166 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a144:	f000 fcac 	bl	800aaa0 <prvInitialiseTaskLists>
 800a148:	e00d      	b.n	800a166 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a14a:	4b23      	ldr	r3, [pc, #140]	@ (800a1d8 <prvAddNewTaskToReadyList+0xc0>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d109      	bne.n	800a166 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a152:	4b20      	ldr	r3, [pc, #128]	@ (800a1d4 <prvAddNewTaskToReadyList+0xbc>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a15c:	429a      	cmp	r2, r3
 800a15e:	d802      	bhi.n	800a166 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a160:	4a1c      	ldr	r2, [pc, #112]	@ (800a1d4 <prvAddNewTaskToReadyList+0xbc>)
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a166:	4b1d      	ldr	r3, [pc, #116]	@ (800a1dc <prvAddNewTaskToReadyList+0xc4>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	3301      	adds	r3, #1
 800a16c:	4a1b      	ldr	r2, [pc, #108]	@ (800a1dc <prvAddNewTaskToReadyList+0xc4>)
 800a16e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a174:	2201      	movs	r2, #1
 800a176:	409a      	lsls	r2, r3
 800a178:	4b19      	ldr	r3, [pc, #100]	@ (800a1e0 <prvAddNewTaskToReadyList+0xc8>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	4313      	orrs	r3, r2
 800a17e:	4a18      	ldr	r2, [pc, #96]	@ (800a1e0 <prvAddNewTaskToReadyList+0xc8>)
 800a180:	6013      	str	r3, [r2, #0]
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a186:	4613      	mov	r3, r2
 800a188:	009b      	lsls	r3, r3, #2
 800a18a:	4413      	add	r3, r2
 800a18c:	009b      	lsls	r3, r3, #2
 800a18e:	4a15      	ldr	r2, [pc, #84]	@ (800a1e4 <prvAddNewTaskToReadyList+0xcc>)
 800a190:	441a      	add	r2, r3
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	3304      	adds	r3, #4
 800a196:	4619      	mov	r1, r3
 800a198:	4610      	mov	r0, r2
 800a19a:	f7fe fdbd 	bl	8008d18 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a19e:	f001 f8cb 	bl	800b338 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a1a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a1d8 <prvAddNewTaskToReadyList+0xc0>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d00e      	beq.n	800a1c8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a1aa:	4b0a      	ldr	r3, [pc, #40]	@ (800a1d4 <prvAddNewTaskToReadyList+0xbc>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1b4:	429a      	cmp	r2, r3
 800a1b6:	d207      	bcs.n	800a1c8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a1b8:	4b0b      	ldr	r3, [pc, #44]	@ (800a1e8 <prvAddNewTaskToReadyList+0xd0>)
 800a1ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1be:	601a      	str	r2, [r3, #0]
 800a1c0:	f3bf 8f4f 	dsb	sy
 800a1c4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a1c8:	bf00      	nop
 800a1ca:	3708      	adds	r7, #8
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd80      	pop	{r7, pc}
 800a1d0:	20007650 	.word	0x20007650
 800a1d4:	20007550 	.word	0x20007550
 800a1d8:	2000765c 	.word	0x2000765c
 800a1dc:	2000766c 	.word	0x2000766c
 800a1e0:	20007658 	.word	0x20007658
 800a1e4:	20007554 	.word	0x20007554
 800a1e8:	e000ed04 	.word	0xe000ed04

0800a1ec <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b084      	sub	sp, #16
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800a1f4:	f001 f86a 	bl	800b2cc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d102      	bne.n	800a204 <vTaskDelete+0x18>
 800a1fe:	4b3a      	ldr	r3, [pc, #232]	@ (800a2e8 <vTaskDelete+0xfc>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	e000      	b.n	800a206 <vTaskDelete+0x1a>
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	3304      	adds	r3, #4
 800a20c:	4618      	mov	r0, r3
 800a20e:	f7fe fde0 	bl	8008dd2 <uxListRemove>
 800a212:	4603      	mov	r3, r0
 800a214:	2b00      	cmp	r3, #0
 800a216:	d115      	bne.n	800a244 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a21c:	4933      	ldr	r1, [pc, #204]	@ (800a2ec <vTaskDelete+0x100>)
 800a21e:	4613      	mov	r3, r2
 800a220:	009b      	lsls	r3, r3, #2
 800a222:	4413      	add	r3, r2
 800a224:	009b      	lsls	r3, r3, #2
 800a226:	440b      	add	r3, r1
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d10a      	bne.n	800a244 <vTaskDelete+0x58>
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a232:	2201      	movs	r2, #1
 800a234:	fa02 f303 	lsl.w	r3, r2, r3
 800a238:	43da      	mvns	r2, r3
 800a23a:	4b2d      	ldr	r3, [pc, #180]	@ (800a2f0 <vTaskDelete+0x104>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	4013      	ands	r3, r2
 800a240:	4a2b      	ldr	r2, [pc, #172]	@ (800a2f0 <vTaskDelete+0x104>)
 800a242:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d004      	beq.n	800a256 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	3318      	adds	r3, #24
 800a250:	4618      	mov	r0, r3
 800a252:	f7fe fdbe 	bl	8008dd2 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800a256:	4b27      	ldr	r3, [pc, #156]	@ (800a2f4 <vTaskDelete+0x108>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	3301      	adds	r3, #1
 800a25c:	4a25      	ldr	r2, [pc, #148]	@ (800a2f4 <vTaskDelete+0x108>)
 800a25e:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800a260:	4b21      	ldr	r3, [pc, #132]	@ (800a2e8 <vTaskDelete+0xfc>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	68fa      	ldr	r2, [r7, #12]
 800a266:	429a      	cmp	r2, r3
 800a268:	d10b      	bne.n	800a282 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	3304      	adds	r3, #4
 800a26e:	4619      	mov	r1, r3
 800a270:	4821      	ldr	r0, [pc, #132]	@ (800a2f8 <vTaskDelete+0x10c>)
 800a272:	f7fe fd51 	bl	8008d18 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800a276:	4b21      	ldr	r3, [pc, #132]	@ (800a2fc <vTaskDelete+0x110>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	3301      	adds	r3, #1
 800a27c:	4a1f      	ldr	r2, [pc, #124]	@ (800a2fc <vTaskDelete+0x110>)
 800a27e:	6013      	str	r3, [r2, #0]
 800a280:	e009      	b.n	800a296 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800a282:	4b1f      	ldr	r3, [pc, #124]	@ (800a300 <vTaskDelete+0x114>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	3b01      	subs	r3, #1
 800a288:	4a1d      	ldr	r2, [pc, #116]	@ (800a300 <vTaskDelete+0x114>)
 800a28a:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800a28c:	68f8      	ldr	r0, [r7, #12]
 800a28e:	f000 fc75 	bl	800ab7c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800a292:	f000 fcab 	bl	800abec <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800a296:	f001 f84f 	bl	800b338 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800a29a:	4b1a      	ldr	r3, [pc, #104]	@ (800a304 <vTaskDelete+0x118>)
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d01e      	beq.n	800a2e0 <vTaskDelete+0xf4>
		{
			if( pxTCB == pxCurrentTCB )
 800a2a2:	4b11      	ldr	r3, [pc, #68]	@ (800a2e8 <vTaskDelete+0xfc>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	68fa      	ldr	r2, [r7, #12]
 800a2a8:	429a      	cmp	r2, r3
 800a2aa:	d119      	bne.n	800a2e0 <vTaskDelete+0xf4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800a2ac:	4b16      	ldr	r3, [pc, #88]	@ (800a308 <vTaskDelete+0x11c>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d00d      	beq.n	800a2d0 <vTaskDelete+0xe4>
	__asm volatile
 800a2b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2b8:	b672      	cpsid	i
 800a2ba:	f383 8811 	msr	BASEPRI, r3
 800a2be:	f3bf 8f6f 	isb	sy
 800a2c2:	f3bf 8f4f 	dsb	sy
 800a2c6:	b662      	cpsie	i
 800a2c8:	60bb      	str	r3, [r7, #8]
}
 800a2ca:	bf00      	nop
 800a2cc:	bf00      	nop
 800a2ce:	e7fd      	b.n	800a2cc <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800a2d0:	4b0e      	ldr	r3, [pc, #56]	@ (800a30c <vTaskDelete+0x120>)
 800a2d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2d6:	601a      	str	r2, [r3, #0]
 800a2d8:	f3bf 8f4f 	dsb	sy
 800a2dc:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a2e0:	bf00      	nop
 800a2e2:	3710      	adds	r7, #16
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	bd80      	pop	{r7, pc}
 800a2e8:	20007550 	.word	0x20007550
 800a2ec:	20007554 	.word	0x20007554
 800a2f0:	20007658 	.word	0x20007658
 800a2f4:	2000766c 	.word	0x2000766c
 800a2f8:	20007624 	.word	0x20007624
 800a2fc:	20007638 	.word	0x20007638
 800a300:	20007650 	.word	0x20007650
 800a304:	2000765c 	.word	0x2000765c
 800a308:	20007678 	.word	0x20007678
 800a30c:	e000ed04 	.word	0xe000ed04

0800a310 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a310:	b580      	push	{r7, lr}
 800a312:	b084      	sub	sp, #16
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a318:	2300      	movs	r3, #0
 800a31a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d01a      	beq.n	800a358 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a322:	4b15      	ldr	r3, [pc, #84]	@ (800a378 <vTaskDelay+0x68>)
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d00d      	beq.n	800a346 <vTaskDelay+0x36>
	__asm volatile
 800a32a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a32e:	b672      	cpsid	i
 800a330:	f383 8811 	msr	BASEPRI, r3
 800a334:	f3bf 8f6f 	isb	sy
 800a338:	f3bf 8f4f 	dsb	sy
 800a33c:	b662      	cpsie	i
 800a33e:	60bb      	str	r3, [r7, #8]
}
 800a340:	bf00      	nop
 800a342:	bf00      	nop
 800a344:	e7fd      	b.n	800a342 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800a346:	f000 f889 	bl	800a45c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a34a:	2100      	movs	r1, #0
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f000 fe4b 	bl	800afe8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a352:	f000 f891 	bl	800a478 <xTaskResumeAll>
 800a356:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d107      	bne.n	800a36e <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800a35e:	4b07      	ldr	r3, [pc, #28]	@ (800a37c <vTaskDelay+0x6c>)
 800a360:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a364:	601a      	str	r2, [r3, #0]
 800a366:	f3bf 8f4f 	dsb	sy
 800a36a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a36e:	bf00      	nop
 800a370:	3710      	adds	r7, #16
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}
 800a376:	bf00      	nop
 800a378:	20007678 	.word	0x20007678
 800a37c:	e000ed04 	.word	0xe000ed04

0800a380 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b08a      	sub	sp, #40	@ 0x28
 800a384:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a386:	2300      	movs	r3, #0
 800a388:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a38a:	2300      	movs	r3, #0
 800a38c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a38e:	463a      	mov	r2, r7
 800a390:	1d39      	adds	r1, r7, #4
 800a392:	f107 0308 	add.w	r3, r7, #8
 800a396:	4618      	mov	r0, r3
 800a398:	f7f6 fc64 	bl	8000c64 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a39c:	6839      	ldr	r1, [r7, #0]
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	68ba      	ldr	r2, [r7, #8]
 800a3a2:	9202      	str	r2, [sp, #8]
 800a3a4:	9301      	str	r3, [sp, #4]
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	9300      	str	r3, [sp, #0]
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	460a      	mov	r2, r1
 800a3ae:	4923      	ldr	r1, [pc, #140]	@ (800a43c <vTaskStartScheduler+0xbc>)
 800a3b0:	4823      	ldr	r0, [pc, #140]	@ (800a440 <vTaskStartScheduler+0xc0>)
 800a3b2:	f7ff fd63 	bl	8009e7c <xTaskCreateStatic>
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	4a22      	ldr	r2, [pc, #136]	@ (800a444 <vTaskStartScheduler+0xc4>)
 800a3ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a3bc:	4b21      	ldr	r3, [pc, #132]	@ (800a444 <vTaskStartScheduler+0xc4>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d002      	beq.n	800a3ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	617b      	str	r3, [r7, #20]
 800a3c8:	e001      	b.n	800a3ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a3ce:	697b      	ldr	r3, [r7, #20]
 800a3d0:	2b01      	cmp	r3, #1
 800a3d2:	d11d      	bne.n	800a410 <vTaskStartScheduler+0x90>
	__asm volatile
 800a3d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3d8:	b672      	cpsid	i
 800a3da:	f383 8811 	msr	BASEPRI, r3
 800a3de:	f3bf 8f6f 	isb	sy
 800a3e2:	f3bf 8f4f 	dsb	sy
 800a3e6:	b662      	cpsie	i
 800a3e8:	613b      	str	r3, [r7, #16]
}
 800a3ea:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a3ec:	4b16      	ldr	r3, [pc, #88]	@ (800a448 <vTaskStartScheduler+0xc8>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	334c      	adds	r3, #76	@ 0x4c
 800a3f2:	4a16      	ldr	r2, [pc, #88]	@ (800a44c <vTaskStartScheduler+0xcc>)
 800a3f4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a3f6:	4b16      	ldr	r3, [pc, #88]	@ (800a450 <vTaskStartScheduler+0xd0>)
 800a3f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a3fc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a3fe:	4b15      	ldr	r3, [pc, #84]	@ (800a454 <vTaskStartScheduler+0xd4>)
 800a400:	2201      	movs	r2, #1
 800a402:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a404:	4b14      	ldr	r3, [pc, #80]	@ (800a458 <vTaskStartScheduler+0xd8>)
 800a406:	2200      	movs	r2, #0
 800a408:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a40a:	f000 fee1 	bl	800b1d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a40e:	e011      	b.n	800a434 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a410:	697b      	ldr	r3, [r7, #20]
 800a412:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a416:	d10d      	bne.n	800a434 <vTaskStartScheduler+0xb4>
	__asm volatile
 800a418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a41c:	b672      	cpsid	i
 800a41e:	f383 8811 	msr	BASEPRI, r3
 800a422:	f3bf 8f6f 	isb	sy
 800a426:	f3bf 8f4f 	dsb	sy
 800a42a:	b662      	cpsie	i
 800a42c:	60fb      	str	r3, [r7, #12]
}
 800a42e:	bf00      	nop
 800a430:	bf00      	nop
 800a432:	e7fd      	b.n	800a430 <vTaskStartScheduler+0xb0>
}
 800a434:	bf00      	nop
 800a436:	3718      	adds	r7, #24
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}
 800a43c:	0801e538 	.word	0x0801e538
 800a440:	0800aa71 	.word	0x0800aa71
 800a444:	20007674 	.word	0x20007674
 800a448:	20007550 	.word	0x20007550
 800a44c:	20000048 	.word	0x20000048
 800a450:	20007670 	.word	0x20007670
 800a454:	2000765c 	.word	0x2000765c
 800a458:	20007654 	.word	0x20007654

0800a45c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a45c:	b480      	push	{r7}
 800a45e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a460:	4b04      	ldr	r3, [pc, #16]	@ (800a474 <vTaskSuspendAll+0x18>)
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	3301      	adds	r3, #1
 800a466:	4a03      	ldr	r2, [pc, #12]	@ (800a474 <vTaskSuspendAll+0x18>)
 800a468:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800a46a:	bf00      	nop
 800a46c:	46bd      	mov	sp, r7
 800a46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a472:	4770      	bx	lr
 800a474:	20007678 	.word	0x20007678

0800a478 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b084      	sub	sp, #16
 800a47c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a47e:	2300      	movs	r3, #0
 800a480:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a482:	2300      	movs	r3, #0
 800a484:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a486:	4b43      	ldr	r3, [pc, #268]	@ (800a594 <xTaskResumeAll+0x11c>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d10d      	bne.n	800a4aa <xTaskResumeAll+0x32>
	__asm volatile
 800a48e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a492:	b672      	cpsid	i
 800a494:	f383 8811 	msr	BASEPRI, r3
 800a498:	f3bf 8f6f 	isb	sy
 800a49c:	f3bf 8f4f 	dsb	sy
 800a4a0:	b662      	cpsie	i
 800a4a2:	603b      	str	r3, [r7, #0]
}
 800a4a4:	bf00      	nop
 800a4a6:	bf00      	nop
 800a4a8:	e7fd      	b.n	800a4a6 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a4aa:	f000 ff0f 	bl	800b2cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a4ae:	4b39      	ldr	r3, [pc, #228]	@ (800a594 <xTaskResumeAll+0x11c>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	3b01      	subs	r3, #1
 800a4b4:	4a37      	ldr	r2, [pc, #220]	@ (800a594 <xTaskResumeAll+0x11c>)
 800a4b6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a4b8:	4b36      	ldr	r3, [pc, #216]	@ (800a594 <xTaskResumeAll+0x11c>)
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d161      	bne.n	800a584 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a4c0:	4b35      	ldr	r3, [pc, #212]	@ (800a598 <xTaskResumeAll+0x120>)
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d05d      	beq.n	800a584 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a4c8:	e02e      	b.n	800a528 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4ca:	4b34      	ldr	r3, [pc, #208]	@ (800a59c <xTaskResumeAll+0x124>)
 800a4cc:	68db      	ldr	r3, [r3, #12]
 800a4ce:	68db      	ldr	r3, [r3, #12]
 800a4d0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	3318      	adds	r3, #24
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	f7fe fc7b 	bl	8008dd2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	3304      	adds	r3, #4
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	f7fe fc76 	bl	8008dd2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4ea:	2201      	movs	r2, #1
 800a4ec:	409a      	lsls	r2, r3
 800a4ee:	4b2c      	ldr	r3, [pc, #176]	@ (800a5a0 <xTaskResumeAll+0x128>)
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	4313      	orrs	r3, r2
 800a4f4:	4a2a      	ldr	r2, [pc, #168]	@ (800a5a0 <xTaskResumeAll+0x128>)
 800a4f6:	6013      	str	r3, [r2, #0]
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4fc:	4613      	mov	r3, r2
 800a4fe:	009b      	lsls	r3, r3, #2
 800a500:	4413      	add	r3, r2
 800a502:	009b      	lsls	r3, r3, #2
 800a504:	4a27      	ldr	r2, [pc, #156]	@ (800a5a4 <xTaskResumeAll+0x12c>)
 800a506:	441a      	add	r2, r3
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	3304      	adds	r3, #4
 800a50c:	4619      	mov	r1, r3
 800a50e:	4610      	mov	r0, r2
 800a510:	f7fe fc02 	bl	8008d18 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a518:	4b23      	ldr	r3, [pc, #140]	@ (800a5a8 <xTaskResumeAll+0x130>)
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a51e:	429a      	cmp	r2, r3
 800a520:	d302      	bcc.n	800a528 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800a522:	4b22      	ldr	r3, [pc, #136]	@ (800a5ac <xTaskResumeAll+0x134>)
 800a524:	2201      	movs	r2, #1
 800a526:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a528:	4b1c      	ldr	r3, [pc, #112]	@ (800a59c <xTaskResumeAll+0x124>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d1cc      	bne.n	800a4ca <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d001      	beq.n	800a53a <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a536:	f000 fb59 	bl	800abec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a53a:	4b1d      	ldr	r3, [pc, #116]	@ (800a5b0 <xTaskResumeAll+0x138>)
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d010      	beq.n	800a568 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a546:	f000 f859 	bl	800a5fc <xTaskIncrementTick>
 800a54a:	4603      	mov	r3, r0
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d002      	beq.n	800a556 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800a550:	4b16      	ldr	r3, [pc, #88]	@ (800a5ac <xTaskResumeAll+0x134>)
 800a552:	2201      	movs	r2, #1
 800a554:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	3b01      	subs	r3, #1
 800a55a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d1f1      	bne.n	800a546 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800a562:	4b13      	ldr	r3, [pc, #76]	@ (800a5b0 <xTaskResumeAll+0x138>)
 800a564:	2200      	movs	r2, #0
 800a566:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a568:	4b10      	ldr	r3, [pc, #64]	@ (800a5ac <xTaskResumeAll+0x134>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d009      	beq.n	800a584 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a570:	2301      	movs	r3, #1
 800a572:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a574:	4b0f      	ldr	r3, [pc, #60]	@ (800a5b4 <xTaskResumeAll+0x13c>)
 800a576:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a57a:	601a      	str	r2, [r3, #0]
 800a57c:	f3bf 8f4f 	dsb	sy
 800a580:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a584:	f000 fed8 	bl	800b338 <vPortExitCritical>

	return xAlreadyYielded;
 800a588:	68bb      	ldr	r3, [r7, #8]
}
 800a58a:	4618      	mov	r0, r3
 800a58c:	3710      	adds	r7, #16
 800a58e:	46bd      	mov	sp, r7
 800a590:	bd80      	pop	{r7, pc}
 800a592:	bf00      	nop
 800a594:	20007678 	.word	0x20007678
 800a598:	20007650 	.word	0x20007650
 800a59c:	20007610 	.word	0x20007610
 800a5a0:	20007658 	.word	0x20007658
 800a5a4:	20007554 	.word	0x20007554
 800a5a8:	20007550 	.word	0x20007550
 800a5ac:	20007664 	.word	0x20007664
 800a5b0:	20007660 	.word	0x20007660
 800a5b4:	e000ed04 	.word	0xe000ed04

0800a5b8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	b083      	sub	sp, #12
 800a5bc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a5be:	4b05      	ldr	r3, [pc, #20]	@ (800a5d4 <xTaskGetTickCount+0x1c>)
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a5c4:	687b      	ldr	r3, [r7, #4]
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	370c      	adds	r7, #12
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d0:	4770      	bx	lr
 800a5d2:	bf00      	nop
 800a5d4:	20007654 	.word	0x20007654

0800a5d8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b082      	sub	sp, #8
 800a5dc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a5de:	f000 ff5d 	bl	800b49c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800a5e6:	4b04      	ldr	r3, [pc, #16]	@ (800a5f8 <xTaskGetTickCountFromISR+0x20>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a5ec:	683b      	ldr	r3, [r7, #0]
}
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	3708      	adds	r7, #8
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}
 800a5f6:	bf00      	nop
 800a5f8:	20007654 	.word	0x20007654

0800a5fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b086      	sub	sp, #24
 800a600:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a602:	2300      	movs	r3, #0
 800a604:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a606:	4b50      	ldr	r3, [pc, #320]	@ (800a748 <xTaskIncrementTick+0x14c>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	f040 808b 	bne.w	800a726 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a610:	4b4e      	ldr	r3, [pc, #312]	@ (800a74c <xTaskIncrementTick+0x150>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	3301      	adds	r3, #1
 800a616:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a618:	4a4c      	ldr	r2, [pc, #304]	@ (800a74c <xTaskIncrementTick+0x150>)
 800a61a:	693b      	ldr	r3, [r7, #16]
 800a61c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a61e:	693b      	ldr	r3, [r7, #16]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d123      	bne.n	800a66c <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800a624:	4b4a      	ldr	r3, [pc, #296]	@ (800a750 <xTaskIncrementTick+0x154>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d00d      	beq.n	800a64a <xTaskIncrementTick+0x4e>
	__asm volatile
 800a62e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a632:	b672      	cpsid	i
 800a634:	f383 8811 	msr	BASEPRI, r3
 800a638:	f3bf 8f6f 	isb	sy
 800a63c:	f3bf 8f4f 	dsb	sy
 800a640:	b662      	cpsie	i
 800a642:	603b      	str	r3, [r7, #0]
}
 800a644:	bf00      	nop
 800a646:	bf00      	nop
 800a648:	e7fd      	b.n	800a646 <xTaskIncrementTick+0x4a>
 800a64a:	4b41      	ldr	r3, [pc, #260]	@ (800a750 <xTaskIncrementTick+0x154>)
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	60fb      	str	r3, [r7, #12]
 800a650:	4b40      	ldr	r3, [pc, #256]	@ (800a754 <xTaskIncrementTick+0x158>)
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	4a3e      	ldr	r2, [pc, #248]	@ (800a750 <xTaskIncrementTick+0x154>)
 800a656:	6013      	str	r3, [r2, #0]
 800a658:	4a3e      	ldr	r2, [pc, #248]	@ (800a754 <xTaskIncrementTick+0x158>)
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	6013      	str	r3, [r2, #0]
 800a65e:	4b3e      	ldr	r3, [pc, #248]	@ (800a758 <xTaskIncrementTick+0x15c>)
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	3301      	adds	r3, #1
 800a664:	4a3c      	ldr	r2, [pc, #240]	@ (800a758 <xTaskIncrementTick+0x15c>)
 800a666:	6013      	str	r3, [r2, #0]
 800a668:	f000 fac0 	bl	800abec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a66c:	4b3b      	ldr	r3, [pc, #236]	@ (800a75c <xTaskIncrementTick+0x160>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	693a      	ldr	r2, [r7, #16]
 800a672:	429a      	cmp	r2, r3
 800a674:	d348      	bcc.n	800a708 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a676:	4b36      	ldr	r3, [pc, #216]	@ (800a750 <xTaskIncrementTick+0x154>)
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d104      	bne.n	800a68a <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a680:	4b36      	ldr	r3, [pc, #216]	@ (800a75c <xTaskIncrementTick+0x160>)
 800a682:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a686:	601a      	str	r2, [r3, #0]
					break;
 800a688:	e03e      	b.n	800a708 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a68a:	4b31      	ldr	r3, [pc, #196]	@ (800a750 <xTaskIncrementTick+0x154>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	68db      	ldr	r3, [r3, #12]
 800a690:	68db      	ldr	r3, [r3, #12]
 800a692:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	685b      	ldr	r3, [r3, #4]
 800a698:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a69a:	693a      	ldr	r2, [r7, #16]
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	429a      	cmp	r2, r3
 800a6a0:	d203      	bcs.n	800a6aa <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a6a2:	4a2e      	ldr	r2, [pc, #184]	@ (800a75c <xTaskIncrementTick+0x160>)
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a6a8:	e02e      	b.n	800a708 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a6aa:	68bb      	ldr	r3, [r7, #8]
 800a6ac:	3304      	adds	r3, #4
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	f7fe fb8f 	bl	8008dd2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d004      	beq.n	800a6c6 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	3318      	adds	r3, #24
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	f7fe fb86 	bl	8008dd2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6ca:	2201      	movs	r2, #1
 800a6cc:	409a      	lsls	r2, r3
 800a6ce:	4b24      	ldr	r3, [pc, #144]	@ (800a760 <xTaskIncrementTick+0x164>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	4313      	orrs	r3, r2
 800a6d4:	4a22      	ldr	r2, [pc, #136]	@ (800a760 <xTaskIncrementTick+0x164>)
 800a6d6:	6013      	str	r3, [r2, #0]
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6dc:	4613      	mov	r3, r2
 800a6de:	009b      	lsls	r3, r3, #2
 800a6e0:	4413      	add	r3, r2
 800a6e2:	009b      	lsls	r3, r3, #2
 800a6e4:	4a1f      	ldr	r2, [pc, #124]	@ (800a764 <xTaskIncrementTick+0x168>)
 800a6e6:	441a      	add	r2, r3
 800a6e8:	68bb      	ldr	r3, [r7, #8]
 800a6ea:	3304      	adds	r3, #4
 800a6ec:	4619      	mov	r1, r3
 800a6ee:	4610      	mov	r0, r2
 800a6f0:	f7fe fb12 	bl	8008d18 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a6f4:	68bb      	ldr	r3, [r7, #8]
 800a6f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6f8:	4b1b      	ldr	r3, [pc, #108]	@ (800a768 <xTaskIncrementTick+0x16c>)
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6fe:	429a      	cmp	r2, r3
 800a700:	d3b9      	bcc.n	800a676 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800a702:	2301      	movs	r3, #1
 800a704:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a706:	e7b6      	b.n	800a676 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a708:	4b17      	ldr	r3, [pc, #92]	@ (800a768 <xTaskIncrementTick+0x16c>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a70e:	4915      	ldr	r1, [pc, #84]	@ (800a764 <xTaskIncrementTick+0x168>)
 800a710:	4613      	mov	r3, r2
 800a712:	009b      	lsls	r3, r3, #2
 800a714:	4413      	add	r3, r2
 800a716:	009b      	lsls	r3, r3, #2
 800a718:	440b      	add	r3, r1
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	2b01      	cmp	r3, #1
 800a71e:	d907      	bls.n	800a730 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800a720:	2301      	movs	r3, #1
 800a722:	617b      	str	r3, [r7, #20]
 800a724:	e004      	b.n	800a730 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800a726:	4b11      	ldr	r3, [pc, #68]	@ (800a76c <xTaskIncrementTick+0x170>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	3301      	adds	r3, #1
 800a72c:	4a0f      	ldr	r2, [pc, #60]	@ (800a76c <xTaskIncrementTick+0x170>)
 800a72e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800a730:	4b0f      	ldr	r3, [pc, #60]	@ (800a770 <xTaskIncrementTick+0x174>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d001      	beq.n	800a73c <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800a738:	2301      	movs	r3, #1
 800a73a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800a73c:	697b      	ldr	r3, [r7, #20]
}
 800a73e:	4618      	mov	r0, r3
 800a740:	3718      	adds	r7, #24
 800a742:	46bd      	mov	sp, r7
 800a744:	bd80      	pop	{r7, pc}
 800a746:	bf00      	nop
 800a748:	20007678 	.word	0x20007678
 800a74c:	20007654 	.word	0x20007654
 800a750:	20007608 	.word	0x20007608
 800a754:	2000760c 	.word	0x2000760c
 800a758:	20007668 	.word	0x20007668
 800a75c:	20007670 	.word	0x20007670
 800a760:	20007658 	.word	0x20007658
 800a764:	20007554 	.word	0x20007554
 800a768:	20007550 	.word	0x20007550
 800a76c:	20007660 	.word	0x20007660
 800a770:	20007664 	.word	0x20007664

0800a774 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a774:	b480      	push	{r7}
 800a776:	b087      	sub	sp, #28
 800a778:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a77a:	4b2b      	ldr	r3, [pc, #172]	@ (800a828 <vTaskSwitchContext+0xb4>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d003      	beq.n	800a78a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a782:	4b2a      	ldr	r3, [pc, #168]	@ (800a82c <vTaskSwitchContext+0xb8>)
 800a784:	2201      	movs	r2, #1
 800a786:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a788:	e047      	b.n	800a81a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800a78a:	4b28      	ldr	r3, [pc, #160]	@ (800a82c <vTaskSwitchContext+0xb8>)
 800a78c:	2200      	movs	r2, #0
 800a78e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a790:	4b27      	ldr	r3, [pc, #156]	@ (800a830 <vTaskSwitchContext+0xbc>)
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	fab3 f383 	clz	r3, r3
 800a79c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a79e:	7afb      	ldrb	r3, [r7, #11]
 800a7a0:	f1c3 031f 	rsb	r3, r3, #31
 800a7a4:	617b      	str	r3, [r7, #20]
 800a7a6:	4923      	ldr	r1, [pc, #140]	@ (800a834 <vTaskSwitchContext+0xc0>)
 800a7a8:	697a      	ldr	r2, [r7, #20]
 800a7aa:	4613      	mov	r3, r2
 800a7ac:	009b      	lsls	r3, r3, #2
 800a7ae:	4413      	add	r3, r2
 800a7b0:	009b      	lsls	r3, r3, #2
 800a7b2:	440b      	add	r3, r1
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d10d      	bne.n	800a7d6 <vTaskSwitchContext+0x62>
	__asm volatile
 800a7ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7be:	b672      	cpsid	i
 800a7c0:	f383 8811 	msr	BASEPRI, r3
 800a7c4:	f3bf 8f6f 	isb	sy
 800a7c8:	f3bf 8f4f 	dsb	sy
 800a7cc:	b662      	cpsie	i
 800a7ce:	607b      	str	r3, [r7, #4]
}
 800a7d0:	bf00      	nop
 800a7d2:	bf00      	nop
 800a7d4:	e7fd      	b.n	800a7d2 <vTaskSwitchContext+0x5e>
 800a7d6:	697a      	ldr	r2, [r7, #20]
 800a7d8:	4613      	mov	r3, r2
 800a7da:	009b      	lsls	r3, r3, #2
 800a7dc:	4413      	add	r3, r2
 800a7de:	009b      	lsls	r3, r3, #2
 800a7e0:	4a14      	ldr	r2, [pc, #80]	@ (800a834 <vTaskSwitchContext+0xc0>)
 800a7e2:	4413      	add	r3, r2
 800a7e4:	613b      	str	r3, [r7, #16]
 800a7e6:	693b      	ldr	r3, [r7, #16]
 800a7e8:	685b      	ldr	r3, [r3, #4]
 800a7ea:	685a      	ldr	r2, [r3, #4]
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	605a      	str	r2, [r3, #4]
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	685a      	ldr	r2, [r3, #4]
 800a7f4:	693b      	ldr	r3, [r7, #16]
 800a7f6:	3308      	adds	r3, #8
 800a7f8:	429a      	cmp	r2, r3
 800a7fa:	d104      	bne.n	800a806 <vTaskSwitchContext+0x92>
 800a7fc:	693b      	ldr	r3, [r7, #16]
 800a7fe:	685b      	ldr	r3, [r3, #4]
 800a800:	685a      	ldr	r2, [r3, #4]
 800a802:	693b      	ldr	r3, [r7, #16]
 800a804:	605a      	str	r2, [r3, #4]
 800a806:	693b      	ldr	r3, [r7, #16]
 800a808:	685b      	ldr	r3, [r3, #4]
 800a80a:	68db      	ldr	r3, [r3, #12]
 800a80c:	4a0a      	ldr	r2, [pc, #40]	@ (800a838 <vTaskSwitchContext+0xc4>)
 800a80e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a810:	4b09      	ldr	r3, [pc, #36]	@ (800a838 <vTaskSwitchContext+0xc4>)
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	334c      	adds	r3, #76	@ 0x4c
 800a816:	4a09      	ldr	r2, [pc, #36]	@ (800a83c <vTaskSwitchContext+0xc8>)
 800a818:	6013      	str	r3, [r2, #0]
}
 800a81a:	bf00      	nop
 800a81c:	371c      	adds	r7, #28
 800a81e:	46bd      	mov	sp, r7
 800a820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a824:	4770      	bx	lr
 800a826:	bf00      	nop
 800a828:	20007678 	.word	0x20007678
 800a82c:	20007664 	.word	0x20007664
 800a830:	20007658 	.word	0x20007658
 800a834:	20007554 	.word	0x20007554
 800a838:	20007550 	.word	0x20007550
 800a83c:	20000048 	.word	0x20000048

0800a840 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b084      	sub	sp, #16
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
 800a848:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d10d      	bne.n	800a86c <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800a850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a854:	b672      	cpsid	i
 800a856:	f383 8811 	msr	BASEPRI, r3
 800a85a:	f3bf 8f6f 	isb	sy
 800a85e:	f3bf 8f4f 	dsb	sy
 800a862:	b662      	cpsie	i
 800a864:	60fb      	str	r3, [r7, #12]
}
 800a866:	bf00      	nop
 800a868:	bf00      	nop
 800a86a:	e7fd      	b.n	800a868 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a86c:	4b07      	ldr	r3, [pc, #28]	@ (800a88c <vTaskPlaceOnEventList+0x4c>)
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	3318      	adds	r3, #24
 800a872:	4619      	mov	r1, r3
 800a874:	6878      	ldr	r0, [r7, #4]
 800a876:	f7fe fa73 	bl	8008d60 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a87a:	2101      	movs	r1, #1
 800a87c:	6838      	ldr	r0, [r7, #0]
 800a87e:	f000 fbb3 	bl	800afe8 <prvAddCurrentTaskToDelayedList>
}
 800a882:	bf00      	nop
 800a884:	3710      	adds	r7, #16
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}
 800a88a:	bf00      	nop
 800a88c:	20007550 	.word	0x20007550

0800a890 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b086      	sub	sp, #24
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	68db      	ldr	r3, [r3, #12]
 800a89c:	68db      	ldr	r3, [r3, #12]
 800a89e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a8a0:	693b      	ldr	r3, [r7, #16]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d10d      	bne.n	800a8c2 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800a8a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8aa:	b672      	cpsid	i
 800a8ac:	f383 8811 	msr	BASEPRI, r3
 800a8b0:	f3bf 8f6f 	isb	sy
 800a8b4:	f3bf 8f4f 	dsb	sy
 800a8b8:	b662      	cpsie	i
 800a8ba:	60fb      	str	r3, [r7, #12]
}
 800a8bc:	bf00      	nop
 800a8be:	bf00      	nop
 800a8c0:	e7fd      	b.n	800a8be <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a8c2:	693b      	ldr	r3, [r7, #16]
 800a8c4:	3318      	adds	r3, #24
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	f7fe fa83 	bl	8008dd2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a8cc:	4b1d      	ldr	r3, [pc, #116]	@ (800a944 <xTaskRemoveFromEventList+0xb4>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d11c      	bne.n	800a90e <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a8d4:	693b      	ldr	r3, [r7, #16]
 800a8d6:	3304      	adds	r3, #4
 800a8d8:	4618      	mov	r0, r3
 800a8da:	f7fe fa7a 	bl	8008dd2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a8de:	693b      	ldr	r3, [r7, #16]
 800a8e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8e2:	2201      	movs	r2, #1
 800a8e4:	409a      	lsls	r2, r3
 800a8e6:	4b18      	ldr	r3, [pc, #96]	@ (800a948 <xTaskRemoveFromEventList+0xb8>)
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	4313      	orrs	r3, r2
 800a8ec:	4a16      	ldr	r2, [pc, #88]	@ (800a948 <xTaskRemoveFromEventList+0xb8>)
 800a8ee:	6013      	str	r3, [r2, #0]
 800a8f0:	693b      	ldr	r3, [r7, #16]
 800a8f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8f4:	4613      	mov	r3, r2
 800a8f6:	009b      	lsls	r3, r3, #2
 800a8f8:	4413      	add	r3, r2
 800a8fa:	009b      	lsls	r3, r3, #2
 800a8fc:	4a13      	ldr	r2, [pc, #76]	@ (800a94c <xTaskRemoveFromEventList+0xbc>)
 800a8fe:	441a      	add	r2, r3
 800a900:	693b      	ldr	r3, [r7, #16]
 800a902:	3304      	adds	r3, #4
 800a904:	4619      	mov	r1, r3
 800a906:	4610      	mov	r0, r2
 800a908:	f7fe fa06 	bl	8008d18 <vListInsertEnd>
 800a90c:	e005      	b.n	800a91a <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a90e:	693b      	ldr	r3, [r7, #16]
 800a910:	3318      	adds	r3, #24
 800a912:	4619      	mov	r1, r3
 800a914:	480e      	ldr	r0, [pc, #56]	@ (800a950 <xTaskRemoveFromEventList+0xc0>)
 800a916:	f7fe f9ff 	bl	8008d18 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a91a:	693b      	ldr	r3, [r7, #16]
 800a91c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a91e:	4b0d      	ldr	r3, [pc, #52]	@ (800a954 <xTaskRemoveFromEventList+0xc4>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a924:	429a      	cmp	r2, r3
 800a926:	d905      	bls.n	800a934 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a928:	2301      	movs	r3, #1
 800a92a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a92c:	4b0a      	ldr	r3, [pc, #40]	@ (800a958 <xTaskRemoveFromEventList+0xc8>)
 800a92e:	2201      	movs	r2, #1
 800a930:	601a      	str	r2, [r3, #0]
 800a932:	e001      	b.n	800a938 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800a934:	2300      	movs	r3, #0
 800a936:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a938:	697b      	ldr	r3, [r7, #20]
}
 800a93a:	4618      	mov	r0, r3
 800a93c:	3718      	adds	r7, #24
 800a93e:	46bd      	mov	sp, r7
 800a940:	bd80      	pop	{r7, pc}
 800a942:	bf00      	nop
 800a944:	20007678 	.word	0x20007678
 800a948:	20007658 	.word	0x20007658
 800a94c:	20007554 	.word	0x20007554
 800a950:	20007610 	.word	0x20007610
 800a954:	20007550 	.word	0x20007550
 800a958:	20007664 	.word	0x20007664

0800a95c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a95c:	b480      	push	{r7}
 800a95e:	b083      	sub	sp, #12
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a964:	4b06      	ldr	r3, [pc, #24]	@ (800a980 <vTaskInternalSetTimeOutState+0x24>)
 800a966:	681a      	ldr	r2, [r3, #0]
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a96c:	4b05      	ldr	r3, [pc, #20]	@ (800a984 <vTaskInternalSetTimeOutState+0x28>)
 800a96e:	681a      	ldr	r2, [r3, #0]
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	605a      	str	r2, [r3, #4]
}
 800a974:	bf00      	nop
 800a976:	370c      	adds	r7, #12
 800a978:	46bd      	mov	sp, r7
 800a97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97e:	4770      	bx	lr
 800a980:	20007668 	.word	0x20007668
 800a984:	20007654 	.word	0x20007654

0800a988 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b088      	sub	sp, #32
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
 800a990:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d10d      	bne.n	800a9b4 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800a998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a99c:	b672      	cpsid	i
 800a99e:	f383 8811 	msr	BASEPRI, r3
 800a9a2:	f3bf 8f6f 	isb	sy
 800a9a6:	f3bf 8f4f 	dsb	sy
 800a9aa:	b662      	cpsie	i
 800a9ac:	613b      	str	r3, [r7, #16]
}
 800a9ae:	bf00      	nop
 800a9b0:	bf00      	nop
 800a9b2:	e7fd      	b.n	800a9b0 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d10d      	bne.n	800a9d6 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800a9ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9be:	b672      	cpsid	i
 800a9c0:	f383 8811 	msr	BASEPRI, r3
 800a9c4:	f3bf 8f6f 	isb	sy
 800a9c8:	f3bf 8f4f 	dsb	sy
 800a9cc:	b662      	cpsie	i
 800a9ce:	60fb      	str	r3, [r7, #12]
}
 800a9d0:	bf00      	nop
 800a9d2:	bf00      	nop
 800a9d4:	e7fd      	b.n	800a9d2 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800a9d6:	f000 fc79 	bl	800b2cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a9da:	4b1d      	ldr	r3, [pc, #116]	@ (800aa50 <xTaskCheckForTimeOut+0xc8>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	685b      	ldr	r3, [r3, #4]
 800a9e4:	69ba      	ldr	r2, [r7, #24]
 800a9e6:	1ad3      	subs	r3, r2, r3
 800a9e8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a9f2:	d102      	bne.n	800a9fa <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	61fb      	str	r3, [r7, #28]
 800a9f8:	e023      	b.n	800aa42 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	681a      	ldr	r2, [r3, #0]
 800a9fe:	4b15      	ldr	r3, [pc, #84]	@ (800aa54 <xTaskCheckForTimeOut+0xcc>)
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	429a      	cmp	r2, r3
 800aa04:	d007      	beq.n	800aa16 <xTaskCheckForTimeOut+0x8e>
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	685b      	ldr	r3, [r3, #4]
 800aa0a:	69ba      	ldr	r2, [r7, #24]
 800aa0c:	429a      	cmp	r2, r3
 800aa0e:	d302      	bcc.n	800aa16 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800aa10:	2301      	movs	r3, #1
 800aa12:	61fb      	str	r3, [r7, #28]
 800aa14:	e015      	b.n	800aa42 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	697a      	ldr	r2, [r7, #20]
 800aa1c:	429a      	cmp	r2, r3
 800aa1e:	d20b      	bcs.n	800aa38 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800aa20:	683b      	ldr	r3, [r7, #0]
 800aa22:	681a      	ldr	r2, [r3, #0]
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	1ad2      	subs	r2, r2, r3
 800aa28:	683b      	ldr	r3, [r7, #0]
 800aa2a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800aa2c:	6878      	ldr	r0, [r7, #4]
 800aa2e:	f7ff ff95 	bl	800a95c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800aa32:	2300      	movs	r3, #0
 800aa34:	61fb      	str	r3, [r7, #28]
 800aa36:	e004      	b.n	800aa42 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800aa3e:	2301      	movs	r3, #1
 800aa40:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800aa42:	f000 fc79 	bl	800b338 <vPortExitCritical>

	return xReturn;
 800aa46:	69fb      	ldr	r3, [r7, #28]
}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	3720      	adds	r7, #32
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	bd80      	pop	{r7, pc}
 800aa50:	20007654 	.word	0x20007654
 800aa54:	20007668 	.word	0x20007668

0800aa58 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800aa58:	b480      	push	{r7}
 800aa5a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800aa5c:	4b03      	ldr	r3, [pc, #12]	@ (800aa6c <vTaskMissedYield+0x14>)
 800aa5e:	2201      	movs	r2, #1
 800aa60:	601a      	str	r2, [r3, #0]
}
 800aa62:	bf00      	nop
 800aa64:	46bd      	mov	sp, r7
 800aa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6a:	4770      	bx	lr
 800aa6c:	20007664 	.word	0x20007664

0800aa70 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b082      	sub	sp, #8
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800aa78:	f000 f852 	bl	800ab20 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800aa7c:	4b06      	ldr	r3, [pc, #24]	@ (800aa98 <prvIdleTask+0x28>)
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	2b01      	cmp	r3, #1
 800aa82:	d9f9      	bls.n	800aa78 <prvIdleTask+0x8>
			{
				taskYIELD();
 800aa84:	4b05      	ldr	r3, [pc, #20]	@ (800aa9c <prvIdleTask+0x2c>)
 800aa86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa8a:	601a      	str	r2, [r3, #0]
 800aa8c:	f3bf 8f4f 	dsb	sy
 800aa90:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800aa94:	e7f0      	b.n	800aa78 <prvIdleTask+0x8>
 800aa96:	bf00      	nop
 800aa98:	20007554 	.word	0x20007554
 800aa9c:	e000ed04 	.word	0xe000ed04

0800aaa0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b082      	sub	sp, #8
 800aaa4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	607b      	str	r3, [r7, #4]
 800aaaa:	e00c      	b.n	800aac6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800aaac:	687a      	ldr	r2, [r7, #4]
 800aaae:	4613      	mov	r3, r2
 800aab0:	009b      	lsls	r3, r3, #2
 800aab2:	4413      	add	r3, r2
 800aab4:	009b      	lsls	r3, r3, #2
 800aab6:	4a12      	ldr	r2, [pc, #72]	@ (800ab00 <prvInitialiseTaskLists+0x60>)
 800aab8:	4413      	add	r3, r2
 800aaba:	4618      	mov	r0, r3
 800aabc:	f7fe f8ff 	bl	8008cbe <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	3301      	adds	r3, #1
 800aac4:	607b      	str	r3, [r7, #4]
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2b06      	cmp	r3, #6
 800aaca:	d9ef      	bls.n	800aaac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800aacc:	480d      	ldr	r0, [pc, #52]	@ (800ab04 <prvInitialiseTaskLists+0x64>)
 800aace:	f7fe f8f6 	bl	8008cbe <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800aad2:	480d      	ldr	r0, [pc, #52]	@ (800ab08 <prvInitialiseTaskLists+0x68>)
 800aad4:	f7fe f8f3 	bl	8008cbe <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800aad8:	480c      	ldr	r0, [pc, #48]	@ (800ab0c <prvInitialiseTaskLists+0x6c>)
 800aada:	f7fe f8f0 	bl	8008cbe <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800aade:	480c      	ldr	r0, [pc, #48]	@ (800ab10 <prvInitialiseTaskLists+0x70>)
 800aae0:	f7fe f8ed 	bl	8008cbe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800aae4:	480b      	ldr	r0, [pc, #44]	@ (800ab14 <prvInitialiseTaskLists+0x74>)
 800aae6:	f7fe f8ea 	bl	8008cbe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800aaea:	4b0b      	ldr	r3, [pc, #44]	@ (800ab18 <prvInitialiseTaskLists+0x78>)
 800aaec:	4a05      	ldr	r2, [pc, #20]	@ (800ab04 <prvInitialiseTaskLists+0x64>)
 800aaee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800aaf0:	4b0a      	ldr	r3, [pc, #40]	@ (800ab1c <prvInitialiseTaskLists+0x7c>)
 800aaf2:	4a05      	ldr	r2, [pc, #20]	@ (800ab08 <prvInitialiseTaskLists+0x68>)
 800aaf4:	601a      	str	r2, [r3, #0]
}
 800aaf6:	bf00      	nop
 800aaf8:	3708      	adds	r7, #8
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}
 800aafe:	bf00      	nop
 800ab00:	20007554 	.word	0x20007554
 800ab04:	200075e0 	.word	0x200075e0
 800ab08:	200075f4 	.word	0x200075f4
 800ab0c:	20007610 	.word	0x20007610
 800ab10:	20007624 	.word	0x20007624
 800ab14:	2000763c 	.word	0x2000763c
 800ab18:	20007608 	.word	0x20007608
 800ab1c:	2000760c 	.word	0x2000760c

0800ab20 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b082      	sub	sp, #8
 800ab24:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ab26:	e019      	b.n	800ab5c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ab28:	f000 fbd0 	bl	800b2cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab2c:	4b10      	ldr	r3, [pc, #64]	@ (800ab70 <prvCheckTasksWaitingTermination+0x50>)
 800ab2e:	68db      	ldr	r3, [r3, #12]
 800ab30:	68db      	ldr	r3, [r3, #12]
 800ab32:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	3304      	adds	r3, #4
 800ab38:	4618      	mov	r0, r3
 800ab3a:	f7fe f94a 	bl	8008dd2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ab3e:	4b0d      	ldr	r3, [pc, #52]	@ (800ab74 <prvCheckTasksWaitingTermination+0x54>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	3b01      	subs	r3, #1
 800ab44:	4a0b      	ldr	r2, [pc, #44]	@ (800ab74 <prvCheckTasksWaitingTermination+0x54>)
 800ab46:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ab48:	4b0b      	ldr	r3, [pc, #44]	@ (800ab78 <prvCheckTasksWaitingTermination+0x58>)
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	3b01      	subs	r3, #1
 800ab4e:	4a0a      	ldr	r2, [pc, #40]	@ (800ab78 <prvCheckTasksWaitingTermination+0x58>)
 800ab50:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ab52:	f000 fbf1 	bl	800b338 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ab56:	6878      	ldr	r0, [r7, #4]
 800ab58:	f000 f810 	bl	800ab7c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ab5c:	4b06      	ldr	r3, [pc, #24]	@ (800ab78 <prvCheckTasksWaitingTermination+0x58>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d1e1      	bne.n	800ab28 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ab64:	bf00      	nop
 800ab66:	bf00      	nop
 800ab68:	3708      	adds	r7, #8
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}
 800ab6e:	bf00      	nop
 800ab70:	20007624 	.word	0x20007624
 800ab74:	20007650 	.word	0x20007650
 800ab78:	20007638 	.word	0x20007638

0800ab7c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b084      	sub	sp, #16
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	334c      	adds	r3, #76	@ 0x4c
 800ab88:	4618      	mov	r0, r3
 800ab8a:	f012 faf9 	bl	801d180 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d108      	bne.n	800abaa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	f000 fd91 	bl	800b6c4 <vPortFree>
				vPortFree( pxTCB );
 800aba2:	6878      	ldr	r0, [r7, #4]
 800aba4:	f000 fd8e 	bl	800b6c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800aba8:	e01b      	b.n	800abe2 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800abb0:	2b01      	cmp	r3, #1
 800abb2:	d103      	bne.n	800abbc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800abb4:	6878      	ldr	r0, [r7, #4]
 800abb6:	f000 fd85 	bl	800b6c4 <vPortFree>
	}
 800abba:	e012      	b.n	800abe2 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800abc2:	2b02      	cmp	r3, #2
 800abc4:	d00d      	beq.n	800abe2 <prvDeleteTCB+0x66>
	__asm volatile
 800abc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abca:	b672      	cpsid	i
 800abcc:	f383 8811 	msr	BASEPRI, r3
 800abd0:	f3bf 8f6f 	isb	sy
 800abd4:	f3bf 8f4f 	dsb	sy
 800abd8:	b662      	cpsie	i
 800abda:	60fb      	str	r3, [r7, #12]
}
 800abdc:	bf00      	nop
 800abde:	bf00      	nop
 800abe0:	e7fd      	b.n	800abde <prvDeleteTCB+0x62>
	}
 800abe2:	bf00      	nop
 800abe4:	3710      	adds	r7, #16
 800abe6:	46bd      	mov	sp, r7
 800abe8:	bd80      	pop	{r7, pc}
	...

0800abec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800abec:	b480      	push	{r7}
 800abee:	b083      	sub	sp, #12
 800abf0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800abf2:	4b0c      	ldr	r3, [pc, #48]	@ (800ac24 <prvResetNextTaskUnblockTime+0x38>)
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d104      	bne.n	800ac06 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800abfc:	4b0a      	ldr	r3, [pc, #40]	@ (800ac28 <prvResetNextTaskUnblockTime+0x3c>)
 800abfe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ac02:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ac04:	e008      	b.n	800ac18 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac06:	4b07      	ldr	r3, [pc, #28]	@ (800ac24 <prvResetNextTaskUnblockTime+0x38>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	68db      	ldr	r3, [r3, #12]
 800ac0c:	68db      	ldr	r3, [r3, #12]
 800ac0e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	685b      	ldr	r3, [r3, #4]
 800ac14:	4a04      	ldr	r2, [pc, #16]	@ (800ac28 <prvResetNextTaskUnblockTime+0x3c>)
 800ac16:	6013      	str	r3, [r2, #0]
}
 800ac18:	bf00      	nop
 800ac1a:	370c      	adds	r7, #12
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac22:	4770      	bx	lr
 800ac24:	20007608 	.word	0x20007608
 800ac28:	20007670 	.word	0x20007670

0800ac2c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ac2c:	b480      	push	{r7}
 800ac2e:	b083      	sub	sp, #12
 800ac30:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ac32:	4b0b      	ldr	r3, [pc, #44]	@ (800ac60 <xTaskGetSchedulerState+0x34>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d102      	bne.n	800ac40 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ac3a:	2301      	movs	r3, #1
 800ac3c:	607b      	str	r3, [r7, #4]
 800ac3e:	e008      	b.n	800ac52 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac40:	4b08      	ldr	r3, [pc, #32]	@ (800ac64 <xTaskGetSchedulerState+0x38>)
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d102      	bne.n	800ac4e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ac48:	2302      	movs	r3, #2
 800ac4a:	607b      	str	r3, [r7, #4]
 800ac4c:	e001      	b.n	800ac52 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ac4e:	2300      	movs	r3, #0
 800ac50:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ac52:	687b      	ldr	r3, [r7, #4]
	}
 800ac54:	4618      	mov	r0, r3
 800ac56:	370c      	adds	r7, #12
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5e:	4770      	bx	lr
 800ac60:	2000765c 	.word	0x2000765c
 800ac64:	20007678 	.word	0x20007678

0800ac68 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b084      	sub	sp, #16
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ac74:	2300      	movs	r3, #0
 800ac76:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d069      	beq.n	800ad52 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ac7e:	68bb      	ldr	r3, [r7, #8]
 800ac80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac82:	4b36      	ldr	r3, [pc, #216]	@ (800ad5c <xTaskPriorityInherit+0xf4>)
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac88:	429a      	cmp	r2, r3
 800ac8a:	d259      	bcs.n	800ad40 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	699b      	ldr	r3, [r3, #24]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	db06      	blt.n	800aca2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac94:	4b31      	ldr	r3, [pc, #196]	@ (800ad5c <xTaskPriorityInherit+0xf4>)
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac9a:	f1c3 0207 	rsb	r2, r3, #7
 800ac9e:	68bb      	ldr	r3, [r7, #8]
 800aca0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800aca2:	68bb      	ldr	r3, [r7, #8]
 800aca4:	6959      	ldr	r1, [r3, #20]
 800aca6:	68bb      	ldr	r3, [r7, #8]
 800aca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acaa:	4613      	mov	r3, r2
 800acac:	009b      	lsls	r3, r3, #2
 800acae:	4413      	add	r3, r2
 800acb0:	009b      	lsls	r3, r3, #2
 800acb2:	4a2b      	ldr	r2, [pc, #172]	@ (800ad60 <xTaskPriorityInherit+0xf8>)
 800acb4:	4413      	add	r3, r2
 800acb6:	4299      	cmp	r1, r3
 800acb8:	d13a      	bne.n	800ad30 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800acba:	68bb      	ldr	r3, [r7, #8]
 800acbc:	3304      	adds	r3, #4
 800acbe:	4618      	mov	r0, r3
 800acc0:	f7fe f887 	bl	8008dd2 <uxListRemove>
 800acc4:	4603      	mov	r3, r0
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d115      	bne.n	800acf6 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800acca:	68bb      	ldr	r3, [r7, #8]
 800accc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acce:	4924      	ldr	r1, [pc, #144]	@ (800ad60 <xTaskPriorityInherit+0xf8>)
 800acd0:	4613      	mov	r3, r2
 800acd2:	009b      	lsls	r3, r3, #2
 800acd4:	4413      	add	r3, r2
 800acd6:	009b      	lsls	r3, r3, #2
 800acd8:	440b      	add	r3, r1
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d10a      	bne.n	800acf6 <xTaskPriorityInherit+0x8e>
 800ace0:	68bb      	ldr	r3, [r7, #8]
 800ace2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ace4:	2201      	movs	r2, #1
 800ace6:	fa02 f303 	lsl.w	r3, r2, r3
 800acea:	43da      	mvns	r2, r3
 800acec:	4b1d      	ldr	r3, [pc, #116]	@ (800ad64 <xTaskPriorityInherit+0xfc>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	4013      	ands	r3, r2
 800acf2:	4a1c      	ldr	r2, [pc, #112]	@ (800ad64 <xTaskPriorityInherit+0xfc>)
 800acf4:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800acf6:	4b19      	ldr	r3, [pc, #100]	@ (800ad5c <xTaskPriorityInherit+0xf4>)
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acfc:	68bb      	ldr	r3, [r7, #8]
 800acfe:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad04:	2201      	movs	r2, #1
 800ad06:	409a      	lsls	r2, r3
 800ad08:	4b16      	ldr	r3, [pc, #88]	@ (800ad64 <xTaskPriorityInherit+0xfc>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	4313      	orrs	r3, r2
 800ad0e:	4a15      	ldr	r2, [pc, #84]	@ (800ad64 <xTaskPriorityInherit+0xfc>)
 800ad10:	6013      	str	r3, [r2, #0]
 800ad12:	68bb      	ldr	r3, [r7, #8]
 800ad14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad16:	4613      	mov	r3, r2
 800ad18:	009b      	lsls	r3, r3, #2
 800ad1a:	4413      	add	r3, r2
 800ad1c:	009b      	lsls	r3, r3, #2
 800ad1e:	4a10      	ldr	r2, [pc, #64]	@ (800ad60 <xTaskPriorityInherit+0xf8>)
 800ad20:	441a      	add	r2, r3
 800ad22:	68bb      	ldr	r3, [r7, #8]
 800ad24:	3304      	adds	r3, #4
 800ad26:	4619      	mov	r1, r3
 800ad28:	4610      	mov	r0, r2
 800ad2a:	f7fd fff5 	bl	8008d18 <vListInsertEnd>
 800ad2e:	e004      	b.n	800ad3a <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ad30:	4b0a      	ldr	r3, [pc, #40]	@ (800ad5c <xTaskPriorityInherit+0xf4>)
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad36:	68bb      	ldr	r3, [r7, #8]
 800ad38:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ad3a:	2301      	movs	r3, #1
 800ad3c:	60fb      	str	r3, [r7, #12]
 800ad3e:	e008      	b.n	800ad52 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ad44:	4b05      	ldr	r3, [pc, #20]	@ (800ad5c <xTaskPriorityInherit+0xf4>)
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad4a:	429a      	cmp	r2, r3
 800ad4c:	d201      	bcs.n	800ad52 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ad4e:	2301      	movs	r3, #1
 800ad50:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ad52:	68fb      	ldr	r3, [r7, #12]
	}
 800ad54:	4618      	mov	r0, r3
 800ad56:	3710      	adds	r7, #16
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	bd80      	pop	{r7, pc}
 800ad5c:	20007550 	.word	0x20007550
 800ad60:	20007554 	.word	0x20007554
 800ad64:	20007658 	.word	0x20007658

0800ad68 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b086      	sub	sp, #24
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ad74:	2300      	movs	r3, #0
 800ad76:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d074      	beq.n	800ae68 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ad7e:	4b3d      	ldr	r3, [pc, #244]	@ (800ae74 <xTaskPriorityDisinherit+0x10c>)
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	693a      	ldr	r2, [r7, #16]
 800ad84:	429a      	cmp	r2, r3
 800ad86:	d00d      	beq.n	800ada4 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800ad88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad8c:	b672      	cpsid	i
 800ad8e:	f383 8811 	msr	BASEPRI, r3
 800ad92:	f3bf 8f6f 	isb	sy
 800ad96:	f3bf 8f4f 	dsb	sy
 800ad9a:	b662      	cpsie	i
 800ad9c:	60fb      	str	r3, [r7, #12]
}
 800ad9e:	bf00      	nop
 800ada0:	bf00      	nop
 800ada2:	e7fd      	b.n	800ada0 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d10d      	bne.n	800adc8 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800adac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adb0:	b672      	cpsid	i
 800adb2:	f383 8811 	msr	BASEPRI, r3
 800adb6:	f3bf 8f6f 	isb	sy
 800adba:	f3bf 8f4f 	dsb	sy
 800adbe:	b662      	cpsie	i
 800adc0:	60bb      	str	r3, [r7, #8]
}
 800adc2:	bf00      	nop
 800adc4:	bf00      	nop
 800adc6:	e7fd      	b.n	800adc4 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800adcc:	1e5a      	subs	r2, r3, #1
 800adce:	693b      	ldr	r3, [r7, #16]
 800add0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800add2:	693b      	ldr	r3, [r7, #16]
 800add4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800add6:	693b      	ldr	r3, [r7, #16]
 800add8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adda:	429a      	cmp	r2, r3
 800addc:	d044      	beq.n	800ae68 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800adde:	693b      	ldr	r3, [r7, #16]
 800ade0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d140      	bne.n	800ae68 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ade6:	693b      	ldr	r3, [r7, #16]
 800ade8:	3304      	adds	r3, #4
 800adea:	4618      	mov	r0, r3
 800adec:	f7fd fff1 	bl	8008dd2 <uxListRemove>
 800adf0:	4603      	mov	r3, r0
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d115      	bne.n	800ae22 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800adf6:	693b      	ldr	r3, [r7, #16]
 800adf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adfa:	491f      	ldr	r1, [pc, #124]	@ (800ae78 <xTaskPriorityDisinherit+0x110>)
 800adfc:	4613      	mov	r3, r2
 800adfe:	009b      	lsls	r3, r3, #2
 800ae00:	4413      	add	r3, r2
 800ae02:	009b      	lsls	r3, r3, #2
 800ae04:	440b      	add	r3, r1
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d10a      	bne.n	800ae22 <xTaskPriorityDisinherit+0xba>
 800ae0c:	693b      	ldr	r3, [r7, #16]
 800ae0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae10:	2201      	movs	r2, #1
 800ae12:	fa02 f303 	lsl.w	r3, r2, r3
 800ae16:	43da      	mvns	r2, r3
 800ae18:	4b18      	ldr	r3, [pc, #96]	@ (800ae7c <xTaskPriorityDisinherit+0x114>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	4013      	ands	r3, r2
 800ae1e:	4a17      	ldr	r2, [pc, #92]	@ (800ae7c <xTaskPriorityDisinherit+0x114>)
 800ae20:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ae22:	693b      	ldr	r3, [r7, #16]
 800ae24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ae26:	693b      	ldr	r3, [r7, #16]
 800ae28:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae2a:	693b      	ldr	r3, [r7, #16]
 800ae2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae2e:	f1c3 0207 	rsb	r2, r3, #7
 800ae32:	693b      	ldr	r3, [r7, #16]
 800ae34:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ae36:	693b      	ldr	r3, [r7, #16]
 800ae38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae3a:	2201      	movs	r2, #1
 800ae3c:	409a      	lsls	r2, r3
 800ae3e:	4b0f      	ldr	r3, [pc, #60]	@ (800ae7c <xTaskPriorityDisinherit+0x114>)
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	4313      	orrs	r3, r2
 800ae44:	4a0d      	ldr	r2, [pc, #52]	@ (800ae7c <xTaskPriorityDisinherit+0x114>)
 800ae46:	6013      	str	r3, [r2, #0]
 800ae48:	693b      	ldr	r3, [r7, #16]
 800ae4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae4c:	4613      	mov	r3, r2
 800ae4e:	009b      	lsls	r3, r3, #2
 800ae50:	4413      	add	r3, r2
 800ae52:	009b      	lsls	r3, r3, #2
 800ae54:	4a08      	ldr	r2, [pc, #32]	@ (800ae78 <xTaskPriorityDisinherit+0x110>)
 800ae56:	441a      	add	r2, r3
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	3304      	adds	r3, #4
 800ae5c:	4619      	mov	r1, r3
 800ae5e:	4610      	mov	r0, r2
 800ae60:	f7fd ff5a 	bl	8008d18 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ae64:	2301      	movs	r3, #1
 800ae66:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ae68:	697b      	ldr	r3, [r7, #20]
	}
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	3718      	adds	r7, #24
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	bd80      	pop	{r7, pc}
 800ae72:	bf00      	nop
 800ae74:	20007550 	.word	0x20007550
 800ae78:	20007554 	.word	0x20007554
 800ae7c:	20007658 	.word	0x20007658

0800ae80 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b088      	sub	sp, #32
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
 800ae88:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800ae8e:	2301      	movs	r3, #1
 800ae90:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	f000 8089 	beq.w	800afac <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800ae9a:	69bb      	ldr	r3, [r7, #24]
 800ae9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d10d      	bne.n	800aebe <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800aea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aea6:	b672      	cpsid	i
 800aea8:	f383 8811 	msr	BASEPRI, r3
 800aeac:	f3bf 8f6f 	isb	sy
 800aeb0:	f3bf 8f4f 	dsb	sy
 800aeb4:	b662      	cpsie	i
 800aeb6:	60fb      	str	r3, [r7, #12]
}
 800aeb8:	bf00      	nop
 800aeba:	bf00      	nop
 800aebc:	e7fd      	b.n	800aeba <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800aebe:	69bb      	ldr	r3, [r7, #24]
 800aec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aec2:	683a      	ldr	r2, [r7, #0]
 800aec4:	429a      	cmp	r2, r3
 800aec6:	d902      	bls.n	800aece <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	61fb      	str	r3, [r7, #28]
 800aecc:	e002      	b.n	800aed4 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800aece:	69bb      	ldr	r3, [r7, #24]
 800aed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aed2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800aed4:	69bb      	ldr	r3, [r7, #24]
 800aed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aed8:	69fa      	ldr	r2, [r7, #28]
 800aeda:	429a      	cmp	r2, r3
 800aedc:	d066      	beq.n	800afac <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800aede:	69bb      	ldr	r3, [r7, #24]
 800aee0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aee2:	697a      	ldr	r2, [r7, #20]
 800aee4:	429a      	cmp	r2, r3
 800aee6:	d161      	bne.n	800afac <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800aee8:	4b32      	ldr	r3, [pc, #200]	@ (800afb4 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	69ba      	ldr	r2, [r7, #24]
 800aeee:	429a      	cmp	r2, r3
 800aef0:	d10d      	bne.n	800af0e <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800aef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aef6:	b672      	cpsid	i
 800aef8:	f383 8811 	msr	BASEPRI, r3
 800aefc:	f3bf 8f6f 	isb	sy
 800af00:	f3bf 8f4f 	dsb	sy
 800af04:	b662      	cpsie	i
 800af06:	60bb      	str	r3, [r7, #8]
}
 800af08:	bf00      	nop
 800af0a:	bf00      	nop
 800af0c:	e7fd      	b.n	800af0a <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800af0e:	69bb      	ldr	r3, [r7, #24]
 800af10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af12:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800af14:	69bb      	ldr	r3, [r7, #24]
 800af16:	69fa      	ldr	r2, [r7, #28]
 800af18:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800af1a:	69bb      	ldr	r3, [r7, #24]
 800af1c:	699b      	ldr	r3, [r3, #24]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	db04      	blt.n	800af2c <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af22:	69fb      	ldr	r3, [r7, #28]
 800af24:	f1c3 0207 	rsb	r2, r3, #7
 800af28:	69bb      	ldr	r3, [r7, #24]
 800af2a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800af2c:	69bb      	ldr	r3, [r7, #24]
 800af2e:	6959      	ldr	r1, [r3, #20]
 800af30:	693a      	ldr	r2, [r7, #16]
 800af32:	4613      	mov	r3, r2
 800af34:	009b      	lsls	r3, r3, #2
 800af36:	4413      	add	r3, r2
 800af38:	009b      	lsls	r3, r3, #2
 800af3a:	4a1f      	ldr	r2, [pc, #124]	@ (800afb8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800af3c:	4413      	add	r3, r2
 800af3e:	4299      	cmp	r1, r3
 800af40:	d134      	bne.n	800afac <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800af42:	69bb      	ldr	r3, [r7, #24]
 800af44:	3304      	adds	r3, #4
 800af46:	4618      	mov	r0, r3
 800af48:	f7fd ff43 	bl	8008dd2 <uxListRemove>
 800af4c:	4603      	mov	r3, r0
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d115      	bne.n	800af7e <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800af52:	69bb      	ldr	r3, [r7, #24]
 800af54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af56:	4918      	ldr	r1, [pc, #96]	@ (800afb8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800af58:	4613      	mov	r3, r2
 800af5a:	009b      	lsls	r3, r3, #2
 800af5c:	4413      	add	r3, r2
 800af5e:	009b      	lsls	r3, r3, #2
 800af60:	440b      	add	r3, r1
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d10a      	bne.n	800af7e <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800af68:	69bb      	ldr	r3, [r7, #24]
 800af6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af6c:	2201      	movs	r2, #1
 800af6e:	fa02 f303 	lsl.w	r3, r2, r3
 800af72:	43da      	mvns	r2, r3
 800af74:	4b11      	ldr	r3, [pc, #68]	@ (800afbc <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	4013      	ands	r3, r2
 800af7a:	4a10      	ldr	r2, [pc, #64]	@ (800afbc <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800af7c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800af7e:	69bb      	ldr	r3, [r7, #24]
 800af80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af82:	2201      	movs	r2, #1
 800af84:	409a      	lsls	r2, r3
 800af86:	4b0d      	ldr	r3, [pc, #52]	@ (800afbc <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	4313      	orrs	r3, r2
 800af8c:	4a0b      	ldr	r2, [pc, #44]	@ (800afbc <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800af8e:	6013      	str	r3, [r2, #0]
 800af90:	69bb      	ldr	r3, [r7, #24]
 800af92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af94:	4613      	mov	r3, r2
 800af96:	009b      	lsls	r3, r3, #2
 800af98:	4413      	add	r3, r2
 800af9a:	009b      	lsls	r3, r3, #2
 800af9c:	4a06      	ldr	r2, [pc, #24]	@ (800afb8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800af9e:	441a      	add	r2, r3
 800afa0:	69bb      	ldr	r3, [r7, #24]
 800afa2:	3304      	adds	r3, #4
 800afa4:	4619      	mov	r1, r3
 800afa6:	4610      	mov	r0, r2
 800afa8:	f7fd feb6 	bl	8008d18 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800afac:	bf00      	nop
 800afae:	3720      	adds	r7, #32
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bd80      	pop	{r7, pc}
 800afb4:	20007550 	.word	0x20007550
 800afb8:	20007554 	.word	0x20007554
 800afbc:	20007658 	.word	0x20007658

0800afc0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800afc0:	b480      	push	{r7}
 800afc2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800afc4:	4b07      	ldr	r3, [pc, #28]	@ (800afe4 <pvTaskIncrementMutexHeldCount+0x24>)
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d004      	beq.n	800afd6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800afcc:	4b05      	ldr	r3, [pc, #20]	@ (800afe4 <pvTaskIncrementMutexHeldCount+0x24>)
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800afd2:	3201      	adds	r2, #1
 800afd4:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800afd6:	4b03      	ldr	r3, [pc, #12]	@ (800afe4 <pvTaskIncrementMutexHeldCount+0x24>)
 800afd8:	681b      	ldr	r3, [r3, #0]
	}
 800afda:	4618      	mov	r0, r3
 800afdc:	46bd      	mov	sp, r7
 800afde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe2:	4770      	bx	lr
 800afe4:	20007550 	.word	0x20007550

0800afe8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	b084      	sub	sp, #16
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
 800aff0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800aff2:	4b29      	ldr	r3, [pc, #164]	@ (800b098 <prvAddCurrentTaskToDelayedList+0xb0>)
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aff8:	4b28      	ldr	r3, [pc, #160]	@ (800b09c <prvAddCurrentTaskToDelayedList+0xb4>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	3304      	adds	r3, #4
 800affe:	4618      	mov	r0, r3
 800b000:	f7fd fee7 	bl	8008dd2 <uxListRemove>
 800b004:	4603      	mov	r3, r0
 800b006:	2b00      	cmp	r3, #0
 800b008:	d10b      	bne.n	800b022 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b00a:	4b24      	ldr	r3, [pc, #144]	@ (800b09c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b010:	2201      	movs	r2, #1
 800b012:	fa02 f303 	lsl.w	r3, r2, r3
 800b016:	43da      	mvns	r2, r3
 800b018:	4b21      	ldr	r3, [pc, #132]	@ (800b0a0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	4013      	ands	r3, r2
 800b01e:	4a20      	ldr	r2, [pc, #128]	@ (800b0a0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b020:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b028:	d10a      	bne.n	800b040 <prvAddCurrentTaskToDelayedList+0x58>
 800b02a:	683b      	ldr	r3, [r7, #0]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d007      	beq.n	800b040 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b030:	4b1a      	ldr	r3, [pc, #104]	@ (800b09c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	3304      	adds	r3, #4
 800b036:	4619      	mov	r1, r3
 800b038:	481a      	ldr	r0, [pc, #104]	@ (800b0a4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b03a:	f7fd fe6d 	bl	8008d18 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b03e:	e026      	b.n	800b08e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b040:	68fa      	ldr	r2, [r7, #12]
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	4413      	add	r3, r2
 800b046:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b048:	4b14      	ldr	r3, [pc, #80]	@ (800b09c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	68ba      	ldr	r2, [r7, #8]
 800b04e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b050:	68ba      	ldr	r2, [r7, #8]
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	429a      	cmp	r2, r3
 800b056:	d209      	bcs.n	800b06c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b058:	4b13      	ldr	r3, [pc, #76]	@ (800b0a8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800b05a:	681a      	ldr	r2, [r3, #0]
 800b05c:	4b0f      	ldr	r3, [pc, #60]	@ (800b09c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	3304      	adds	r3, #4
 800b062:	4619      	mov	r1, r3
 800b064:	4610      	mov	r0, r2
 800b066:	f7fd fe7b 	bl	8008d60 <vListInsert>
}
 800b06a:	e010      	b.n	800b08e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b06c:	4b0f      	ldr	r3, [pc, #60]	@ (800b0ac <prvAddCurrentTaskToDelayedList+0xc4>)
 800b06e:	681a      	ldr	r2, [r3, #0]
 800b070:	4b0a      	ldr	r3, [pc, #40]	@ (800b09c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	3304      	adds	r3, #4
 800b076:	4619      	mov	r1, r3
 800b078:	4610      	mov	r0, r2
 800b07a:	f7fd fe71 	bl	8008d60 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b07e:	4b0c      	ldr	r3, [pc, #48]	@ (800b0b0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	68ba      	ldr	r2, [r7, #8]
 800b084:	429a      	cmp	r2, r3
 800b086:	d202      	bcs.n	800b08e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b088:	4a09      	ldr	r2, [pc, #36]	@ (800b0b0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	6013      	str	r3, [r2, #0]
}
 800b08e:	bf00      	nop
 800b090:	3710      	adds	r7, #16
 800b092:	46bd      	mov	sp, r7
 800b094:	bd80      	pop	{r7, pc}
 800b096:	bf00      	nop
 800b098:	20007654 	.word	0x20007654
 800b09c:	20007550 	.word	0x20007550
 800b0a0:	20007658 	.word	0x20007658
 800b0a4:	2000763c 	.word	0x2000763c
 800b0a8:	2000760c 	.word	0x2000760c
 800b0ac:	20007608 	.word	0x20007608
 800b0b0:	20007670 	.word	0x20007670

0800b0b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b0b4:	b480      	push	{r7}
 800b0b6:	b085      	sub	sp, #20
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	60f8      	str	r0, [r7, #12]
 800b0bc:	60b9      	str	r1, [r7, #8]
 800b0be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	3b04      	subs	r3, #4
 800b0c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b0cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	3b04      	subs	r3, #4
 800b0d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b0d4:	68bb      	ldr	r3, [r7, #8]
 800b0d6:	f023 0201 	bic.w	r2, r3, #1
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	3b04      	subs	r3, #4
 800b0e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b0e4:	4a0c      	ldr	r2, [pc, #48]	@ (800b118 <pxPortInitialiseStack+0x64>)
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	3b14      	subs	r3, #20
 800b0ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b0f0:	687a      	ldr	r2, [r7, #4]
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	3b04      	subs	r3, #4
 800b0fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	f06f 0202 	mvn.w	r2, #2
 800b102:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	3b20      	subs	r3, #32
 800b108:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b10a:	68fb      	ldr	r3, [r7, #12]
}
 800b10c:	4618      	mov	r0, r3
 800b10e:	3714      	adds	r7, #20
 800b110:	46bd      	mov	sp, r7
 800b112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b116:	4770      	bx	lr
 800b118:	0800b11d 	.word	0x0800b11d

0800b11c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b11c:	b480      	push	{r7}
 800b11e:	b085      	sub	sp, #20
 800b120:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b122:	2300      	movs	r3, #0
 800b124:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b126:	4b15      	ldr	r3, [pc, #84]	@ (800b17c <prvTaskExitError+0x60>)
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b12e:	d00d      	beq.n	800b14c <prvTaskExitError+0x30>
	__asm volatile
 800b130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b134:	b672      	cpsid	i
 800b136:	f383 8811 	msr	BASEPRI, r3
 800b13a:	f3bf 8f6f 	isb	sy
 800b13e:	f3bf 8f4f 	dsb	sy
 800b142:	b662      	cpsie	i
 800b144:	60fb      	str	r3, [r7, #12]
}
 800b146:	bf00      	nop
 800b148:	bf00      	nop
 800b14a:	e7fd      	b.n	800b148 <prvTaskExitError+0x2c>
	__asm volatile
 800b14c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b150:	b672      	cpsid	i
 800b152:	f383 8811 	msr	BASEPRI, r3
 800b156:	f3bf 8f6f 	isb	sy
 800b15a:	f3bf 8f4f 	dsb	sy
 800b15e:	b662      	cpsie	i
 800b160:	60bb      	str	r3, [r7, #8]
}
 800b162:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b164:	bf00      	nop
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d0fc      	beq.n	800b166 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b16c:	bf00      	nop
 800b16e:	bf00      	nop
 800b170:	3714      	adds	r7, #20
 800b172:	46bd      	mov	sp, r7
 800b174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b178:	4770      	bx	lr
 800b17a:	bf00      	nop
 800b17c:	20000028 	.word	0x20000028

0800b180 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b180:	4b07      	ldr	r3, [pc, #28]	@ (800b1a0 <pxCurrentTCBConst2>)
 800b182:	6819      	ldr	r1, [r3, #0]
 800b184:	6808      	ldr	r0, [r1, #0]
 800b186:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b18a:	f380 8809 	msr	PSP, r0
 800b18e:	f3bf 8f6f 	isb	sy
 800b192:	f04f 0000 	mov.w	r0, #0
 800b196:	f380 8811 	msr	BASEPRI, r0
 800b19a:	4770      	bx	lr
 800b19c:	f3af 8000 	nop.w

0800b1a0 <pxCurrentTCBConst2>:
 800b1a0:	20007550 	.word	0x20007550
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b1a4:	bf00      	nop
 800b1a6:	bf00      	nop

0800b1a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b1a8:	4808      	ldr	r0, [pc, #32]	@ (800b1cc <prvPortStartFirstTask+0x24>)
 800b1aa:	6800      	ldr	r0, [r0, #0]
 800b1ac:	6800      	ldr	r0, [r0, #0]
 800b1ae:	f380 8808 	msr	MSP, r0
 800b1b2:	f04f 0000 	mov.w	r0, #0
 800b1b6:	f380 8814 	msr	CONTROL, r0
 800b1ba:	b662      	cpsie	i
 800b1bc:	b661      	cpsie	f
 800b1be:	f3bf 8f4f 	dsb	sy
 800b1c2:	f3bf 8f6f 	isb	sy
 800b1c6:	df00      	svc	0
 800b1c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b1ca:	bf00      	nop
 800b1cc:	e000ed08 	.word	0xe000ed08

0800b1d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b084      	sub	sp, #16
 800b1d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b1d6:	4b37      	ldr	r3, [pc, #220]	@ (800b2b4 <xPortStartScheduler+0xe4>)
 800b1d8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	781b      	ldrb	r3, [r3, #0]
 800b1de:	b2db      	uxtb	r3, r3
 800b1e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	22ff      	movs	r2, #255	@ 0xff
 800b1e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	781b      	ldrb	r3, [r3, #0]
 800b1ec:	b2db      	uxtb	r3, r3
 800b1ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b1f0:	78fb      	ldrb	r3, [r7, #3]
 800b1f2:	b2db      	uxtb	r3, r3
 800b1f4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b1f8:	b2da      	uxtb	r2, r3
 800b1fa:	4b2f      	ldr	r3, [pc, #188]	@ (800b2b8 <xPortStartScheduler+0xe8>)
 800b1fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b1fe:	4b2f      	ldr	r3, [pc, #188]	@ (800b2bc <xPortStartScheduler+0xec>)
 800b200:	2207      	movs	r2, #7
 800b202:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b204:	e009      	b.n	800b21a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800b206:	4b2d      	ldr	r3, [pc, #180]	@ (800b2bc <xPortStartScheduler+0xec>)
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	3b01      	subs	r3, #1
 800b20c:	4a2b      	ldr	r2, [pc, #172]	@ (800b2bc <xPortStartScheduler+0xec>)
 800b20e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b210:	78fb      	ldrb	r3, [r7, #3]
 800b212:	b2db      	uxtb	r3, r3
 800b214:	005b      	lsls	r3, r3, #1
 800b216:	b2db      	uxtb	r3, r3
 800b218:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b21a:	78fb      	ldrb	r3, [r7, #3]
 800b21c:	b2db      	uxtb	r3, r3
 800b21e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b222:	2b80      	cmp	r3, #128	@ 0x80
 800b224:	d0ef      	beq.n	800b206 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b226:	4b25      	ldr	r3, [pc, #148]	@ (800b2bc <xPortStartScheduler+0xec>)
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	f1c3 0307 	rsb	r3, r3, #7
 800b22e:	2b04      	cmp	r3, #4
 800b230:	d00d      	beq.n	800b24e <xPortStartScheduler+0x7e>
	__asm volatile
 800b232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b236:	b672      	cpsid	i
 800b238:	f383 8811 	msr	BASEPRI, r3
 800b23c:	f3bf 8f6f 	isb	sy
 800b240:	f3bf 8f4f 	dsb	sy
 800b244:	b662      	cpsie	i
 800b246:	60bb      	str	r3, [r7, #8]
}
 800b248:	bf00      	nop
 800b24a:	bf00      	nop
 800b24c:	e7fd      	b.n	800b24a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b24e:	4b1b      	ldr	r3, [pc, #108]	@ (800b2bc <xPortStartScheduler+0xec>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	021b      	lsls	r3, r3, #8
 800b254:	4a19      	ldr	r2, [pc, #100]	@ (800b2bc <xPortStartScheduler+0xec>)
 800b256:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b258:	4b18      	ldr	r3, [pc, #96]	@ (800b2bc <xPortStartScheduler+0xec>)
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b260:	4a16      	ldr	r2, [pc, #88]	@ (800b2bc <xPortStartScheduler+0xec>)
 800b262:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	b2da      	uxtb	r2, r3
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b26c:	4b14      	ldr	r3, [pc, #80]	@ (800b2c0 <xPortStartScheduler+0xf0>)
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	4a13      	ldr	r2, [pc, #76]	@ (800b2c0 <xPortStartScheduler+0xf0>)
 800b272:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b276:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b278:	4b11      	ldr	r3, [pc, #68]	@ (800b2c0 <xPortStartScheduler+0xf0>)
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	4a10      	ldr	r2, [pc, #64]	@ (800b2c0 <xPortStartScheduler+0xf0>)
 800b27e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b282:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b284:	f000 f8dc 	bl	800b440 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b288:	4b0e      	ldr	r3, [pc, #56]	@ (800b2c4 <xPortStartScheduler+0xf4>)
 800b28a:	2200      	movs	r2, #0
 800b28c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b28e:	f000 f8fb 	bl	800b488 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b292:	4b0d      	ldr	r3, [pc, #52]	@ (800b2c8 <xPortStartScheduler+0xf8>)
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	4a0c      	ldr	r2, [pc, #48]	@ (800b2c8 <xPortStartScheduler+0xf8>)
 800b298:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b29c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b29e:	f7ff ff83 	bl	800b1a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b2a2:	f7ff fa67 	bl	800a774 <vTaskSwitchContext>
	prvTaskExitError();
 800b2a6:	f7ff ff39 	bl	800b11c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b2aa:	2300      	movs	r3, #0
}
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	3710      	adds	r7, #16
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	bd80      	pop	{r7, pc}
 800b2b4:	e000e400 	.word	0xe000e400
 800b2b8:	2000767c 	.word	0x2000767c
 800b2bc:	20007680 	.word	0x20007680
 800b2c0:	e000ed20 	.word	0xe000ed20
 800b2c4:	20000028 	.word	0x20000028
 800b2c8:	e000ef34 	.word	0xe000ef34

0800b2cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b2cc:	b480      	push	{r7}
 800b2ce:	b083      	sub	sp, #12
 800b2d0:	af00      	add	r7, sp, #0
	__asm volatile
 800b2d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2d6:	b672      	cpsid	i
 800b2d8:	f383 8811 	msr	BASEPRI, r3
 800b2dc:	f3bf 8f6f 	isb	sy
 800b2e0:	f3bf 8f4f 	dsb	sy
 800b2e4:	b662      	cpsie	i
 800b2e6:	607b      	str	r3, [r7, #4]
}
 800b2e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b2ea:	4b11      	ldr	r3, [pc, #68]	@ (800b330 <vPortEnterCritical+0x64>)
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	3301      	adds	r3, #1
 800b2f0:	4a0f      	ldr	r2, [pc, #60]	@ (800b330 <vPortEnterCritical+0x64>)
 800b2f2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b2f4:	4b0e      	ldr	r3, [pc, #56]	@ (800b330 <vPortEnterCritical+0x64>)
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	2b01      	cmp	r3, #1
 800b2fa:	d112      	bne.n	800b322 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b2fc:	4b0d      	ldr	r3, [pc, #52]	@ (800b334 <vPortEnterCritical+0x68>)
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	b2db      	uxtb	r3, r3
 800b302:	2b00      	cmp	r3, #0
 800b304:	d00d      	beq.n	800b322 <vPortEnterCritical+0x56>
	__asm volatile
 800b306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b30a:	b672      	cpsid	i
 800b30c:	f383 8811 	msr	BASEPRI, r3
 800b310:	f3bf 8f6f 	isb	sy
 800b314:	f3bf 8f4f 	dsb	sy
 800b318:	b662      	cpsie	i
 800b31a:	603b      	str	r3, [r7, #0]
}
 800b31c:	bf00      	nop
 800b31e:	bf00      	nop
 800b320:	e7fd      	b.n	800b31e <vPortEnterCritical+0x52>
	}
}
 800b322:	bf00      	nop
 800b324:	370c      	adds	r7, #12
 800b326:	46bd      	mov	sp, r7
 800b328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32c:	4770      	bx	lr
 800b32e:	bf00      	nop
 800b330:	20000028 	.word	0x20000028
 800b334:	e000ed04 	.word	0xe000ed04

0800b338 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b338:	b480      	push	{r7}
 800b33a:	b083      	sub	sp, #12
 800b33c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b33e:	4b13      	ldr	r3, [pc, #76]	@ (800b38c <vPortExitCritical+0x54>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d10d      	bne.n	800b362 <vPortExitCritical+0x2a>
	__asm volatile
 800b346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b34a:	b672      	cpsid	i
 800b34c:	f383 8811 	msr	BASEPRI, r3
 800b350:	f3bf 8f6f 	isb	sy
 800b354:	f3bf 8f4f 	dsb	sy
 800b358:	b662      	cpsie	i
 800b35a:	607b      	str	r3, [r7, #4]
}
 800b35c:	bf00      	nop
 800b35e:	bf00      	nop
 800b360:	e7fd      	b.n	800b35e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800b362:	4b0a      	ldr	r3, [pc, #40]	@ (800b38c <vPortExitCritical+0x54>)
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	3b01      	subs	r3, #1
 800b368:	4a08      	ldr	r2, [pc, #32]	@ (800b38c <vPortExitCritical+0x54>)
 800b36a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b36c:	4b07      	ldr	r3, [pc, #28]	@ (800b38c <vPortExitCritical+0x54>)
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d105      	bne.n	800b380 <vPortExitCritical+0x48>
 800b374:	2300      	movs	r3, #0
 800b376:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b378:	683b      	ldr	r3, [r7, #0]
 800b37a:	f383 8811 	msr	BASEPRI, r3
}
 800b37e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b380:	bf00      	nop
 800b382:	370c      	adds	r7, #12
 800b384:	46bd      	mov	sp, r7
 800b386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38a:	4770      	bx	lr
 800b38c:	20000028 	.word	0x20000028

0800b390 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b390:	f3ef 8009 	mrs	r0, PSP
 800b394:	f3bf 8f6f 	isb	sy
 800b398:	4b15      	ldr	r3, [pc, #84]	@ (800b3f0 <pxCurrentTCBConst>)
 800b39a:	681a      	ldr	r2, [r3, #0]
 800b39c:	f01e 0f10 	tst.w	lr, #16
 800b3a0:	bf08      	it	eq
 800b3a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b3a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3aa:	6010      	str	r0, [r2, #0]
 800b3ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b3b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b3b4:	b672      	cpsid	i
 800b3b6:	f380 8811 	msr	BASEPRI, r0
 800b3ba:	f3bf 8f4f 	dsb	sy
 800b3be:	f3bf 8f6f 	isb	sy
 800b3c2:	b662      	cpsie	i
 800b3c4:	f7ff f9d6 	bl	800a774 <vTaskSwitchContext>
 800b3c8:	f04f 0000 	mov.w	r0, #0
 800b3cc:	f380 8811 	msr	BASEPRI, r0
 800b3d0:	bc09      	pop	{r0, r3}
 800b3d2:	6819      	ldr	r1, [r3, #0]
 800b3d4:	6808      	ldr	r0, [r1, #0]
 800b3d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3da:	f01e 0f10 	tst.w	lr, #16
 800b3de:	bf08      	it	eq
 800b3e0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b3e4:	f380 8809 	msr	PSP, r0
 800b3e8:	f3bf 8f6f 	isb	sy
 800b3ec:	4770      	bx	lr
 800b3ee:	bf00      	nop

0800b3f0 <pxCurrentTCBConst>:
 800b3f0:	20007550 	.word	0x20007550
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b3f4:	bf00      	nop
 800b3f6:	bf00      	nop

0800b3f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b082      	sub	sp, #8
 800b3fc:	af00      	add	r7, sp, #0
	__asm volatile
 800b3fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b402:	b672      	cpsid	i
 800b404:	f383 8811 	msr	BASEPRI, r3
 800b408:	f3bf 8f6f 	isb	sy
 800b40c:	f3bf 8f4f 	dsb	sy
 800b410:	b662      	cpsie	i
 800b412:	607b      	str	r3, [r7, #4]
}
 800b414:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b416:	f7ff f8f1 	bl	800a5fc <xTaskIncrementTick>
 800b41a:	4603      	mov	r3, r0
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d003      	beq.n	800b428 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b420:	4b06      	ldr	r3, [pc, #24]	@ (800b43c <SysTick_Handler+0x44>)
 800b422:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b426:	601a      	str	r2, [r3, #0]
 800b428:	2300      	movs	r3, #0
 800b42a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b42c:	683b      	ldr	r3, [r7, #0]
 800b42e:	f383 8811 	msr	BASEPRI, r3
}
 800b432:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b434:	bf00      	nop
 800b436:	3708      	adds	r7, #8
 800b438:	46bd      	mov	sp, r7
 800b43a:	bd80      	pop	{r7, pc}
 800b43c:	e000ed04 	.word	0xe000ed04

0800b440 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b440:	b480      	push	{r7}
 800b442:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b444:	4b0b      	ldr	r3, [pc, #44]	@ (800b474 <vPortSetupTimerInterrupt+0x34>)
 800b446:	2200      	movs	r2, #0
 800b448:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b44a:	4b0b      	ldr	r3, [pc, #44]	@ (800b478 <vPortSetupTimerInterrupt+0x38>)
 800b44c:	2200      	movs	r2, #0
 800b44e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b450:	4b0a      	ldr	r3, [pc, #40]	@ (800b47c <vPortSetupTimerInterrupt+0x3c>)
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	4a0a      	ldr	r2, [pc, #40]	@ (800b480 <vPortSetupTimerInterrupt+0x40>)
 800b456:	fba2 2303 	umull	r2, r3, r2, r3
 800b45a:	099b      	lsrs	r3, r3, #6
 800b45c:	4a09      	ldr	r2, [pc, #36]	@ (800b484 <vPortSetupTimerInterrupt+0x44>)
 800b45e:	3b01      	subs	r3, #1
 800b460:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b462:	4b04      	ldr	r3, [pc, #16]	@ (800b474 <vPortSetupTimerInterrupt+0x34>)
 800b464:	2207      	movs	r2, #7
 800b466:	601a      	str	r2, [r3, #0]
}
 800b468:	bf00      	nop
 800b46a:	46bd      	mov	sp, r7
 800b46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b470:	4770      	bx	lr
 800b472:	bf00      	nop
 800b474:	e000e010 	.word	0xe000e010
 800b478:	e000e018 	.word	0xe000e018
 800b47c:	20000008 	.word	0x20000008
 800b480:	10624dd3 	.word	0x10624dd3
 800b484:	e000e014 	.word	0xe000e014

0800b488 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b488:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b498 <vPortEnableVFP+0x10>
 800b48c:	6801      	ldr	r1, [r0, #0]
 800b48e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b492:	6001      	str	r1, [r0, #0]
 800b494:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b496:	bf00      	nop
 800b498:	e000ed88 	.word	0xe000ed88

0800b49c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b49c:	b480      	push	{r7}
 800b49e:	b085      	sub	sp, #20
 800b4a0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b4a2:	f3ef 8305 	mrs	r3, IPSR
 800b4a6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	2b0f      	cmp	r3, #15
 800b4ac:	d917      	bls.n	800b4de <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b4ae:	4a1a      	ldr	r2, [pc, #104]	@ (800b518 <vPortValidateInterruptPriority+0x7c>)
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	4413      	add	r3, r2
 800b4b4:	781b      	ldrb	r3, [r3, #0]
 800b4b6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b4b8:	4b18      	ldr	r3, [pc, #96]	@ (800b51c <vPortValidateInterruptPriority+0x80>)
 800b4ba:	781b      	ldrb	r3, [r3, #0]
 800b4bc:	7afa      	ldrb	r2, [r7, #11]
 800b4be:	429a      	cmp	r2, r3
 800b4c0:	d20d      	bcs.n	800b4de <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800b4c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4c6:	b672      	cpsid	i
 800b4c8:	f383 8811 	msr	BASEPRI, r3
 800b4cc:	f3bf 8f6f 	isb	sy
 800b4d0:	f3bf 8f4f 	dsb	sy
 800b4d4:	b662      	cpsie	i
 800b4d6:	607b      	str	r3, [r7, #4]
}
 800b4d8:	bf00      	nop
 800b4da:	bf00      	nop
 800b4dc:	e7fd      	b.n	800b4da <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b4de:	4b10      	ldr	r3, [pc, #64]	@ (800b520 <vPortValidateInterruptPriority+0x84>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b4e6:	4b0f      	ldr	r3, [pc, #60]	@ (800b524 <vPortValidateInterruptPriority+0x88>)
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	429a      	cmp	r2, r3
 800b4ec:	d90d      	bls.n	800b50a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800b4ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4f2:	b672      	cpsid	i
 800b4f4:	f383 8811 	msr	BASEPRI, r3
 800b4f8:	f3bf 8f6f 	isb	sy
 800b4fc:	f3bf 8f4f 	dsb	sy
 800b500:	b662      	cpsie	i
 800b502:	603b      	str	r3, [r7, #0]
}
 800b504:	bf00      	nop
 800b506:	bf00      	nop
 800b508:	e7fd      	b.n	800b506 <vPortValidateInterruptPriority+0x6a>
	}
 800b50a:	bf00      	nop
 800b50c:	3714      	adds	r7, #20
 800b50e:	46bd      	mov	sp, r7
 800b510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b514:	4770      	bx	lr
 800b516:	bf00      	nop
 800b518:	e000e3f0 	.word	0xe000e3f0
 800b51c:	2000767c 	.word	0x2000767c
 800b520:	e000ed0c 	.word	0xe000ed0c
 800b524:	20007680 	.word	0x20007680

0800b528 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b08a      	sub	sp, #40	@ 0x28
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b530:	2300      	movs	r3, #0
 800b532:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b534:	f7fe ff92 	bl	800a45c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b538:	4b5d      	ldr	r3, [pc, #372]	@ (800b6b0 <pvPortMalloc+0x188>)
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d101      	bne.n	800b544 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b540:	f000 f920 	bl	800b784 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b544:	4b5b      	ldr	r3, [pc, #364]	@ (800b6b4 <pvPortMalloc+0x18c>)
 800b546:	681a      	ldr	r2, [r3, #0]
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	4013      	ands	r3, r2
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	f040 8094 	bne.w	800b67a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d020      	beq.n	800b59a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800b558:	2208      	movs	r2, #8
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	4413      	add	r3, r2
 800b55e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	f003 0307 	and.w	r3, r3, #7
 800b566:	2b00      	cmp	r3, #0
 800b568:	d017      	beq.n	800b59a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	f023 0307 	bic.w	r3, r3, #7
 800b570:	3308      	adds	r3, #8
 800b572:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	f003 0307 	and.w	r3, r3, #7
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d00d      	beq.n	800b59a <pvPortMalloc+0x72>
	__asm volatile
 800b57e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b582:	b672      	cpsid	i
 800b584:	f383 8811 	msr	BASEPRI, r3
 800b588:	f3bf 8f6f 	isb	sy
 800b58c:	f3bf 8f4f 	dsb	sy
 800b590:	b662      	cpsie	i
 800b592:	617b      	str	r3, [r7, #20]
}
 800b594:	bf00      	nop
 800b596:	bf00      	nop
 800b598:	e7fd      	b.n	800b596 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d06c      	beq.n	800b67a <pvPortMalloc+0x152>
 800b5a0:	4b45      	ldr	r3, [pc, #276]	@ (800b6b8 <pvPortMalloc+0x190>)
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	687a      	ldr	r2, [r7, #4]
 800b5a6:	429a      	cmp	r2, r3
 800b5a8:	d867      	bhi.n	800b67a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b5aa:	4b44      	ldr	r3, [pc, #272]	@ (800b6bc <pvPortMalloc+0x194>)
 800b5ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b5ae:	4b43      	ldr	r3, [pc, #268]	@ (800b6bc <pvPortMalloc+0x194>)
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b5b4:	e004      	b.n	800b5c0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800b5b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b5ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b5c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5c2:	685b      	ldr	r3, [r3, #4]
 800b5c4:	687a      	ldr	r2, [r7, #4]
 800b5c6:	429a      	cmp	r2, r3
 800b5c8:	d903      	bls.n	800b5d2 <pvPortMalloc+0xaa>
 800b5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d1f1      	bne.n	800b5b6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b5d2:	4b37      	ldr	r3, [pc, #220]	@ (800b6b0 <pvPortMalloc+0x188>)
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b5d8:	429a      	cmp	r2, r3
 800b5da:	d04e      	beq.n	800b67a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b5dc:	6a3b      	ldr	r3, [r7, #32]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	2208      	movs	r2, #8
 800b5e2:	4413      	add	r3, r2
 800b5e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b5e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5e8:	681a      	ldr	r2, [r3, #0]
 800b5ea:	6a3b      	ldr	r3, [r7, #32]
 800b5ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b5ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5f0:	685a      	ldr	r2, [r3, #4]
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	1ad2      	subs	r2, r2, r3
 800b5f6:	2308      	movs	r3, #8
 800b5f8:	005b      	lsls	r3, r3, #1
 800b5fa:	429a      	cmp	r2, r3
 800b5fc:	d922      	bls.n	800b644 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b5fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	4413      	add	r3, r2
 800b604:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b606:	69bb      	ldr	r3, [r7, #24]
 800b608:	f003 0307 	and.w	r3, r3, #7
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d00d      	beq.n	800b62c <pvPortMalloc+0x104>
	__asm volatile
 800b610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b614:	b672      	cpsid	i
 800b616:	f383 8811 	msr	BASEPRI, r3
 800b61a:	f3bf 8f6f 	isb	sy
 800b61e:	f3bf 8f4f 	dsb	sy
 800b622:	b662      	cpsie	i
 800b624:	613b      	str	r3, [r7, #16]
}
 800b626:	bf00      	nop
 800b628:	bf00      	nop
 800b62a:	e7fd      	b.n	800b628 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b62c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b62e:	685a      	ldr	r2, [r3, #4]
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	1ad2      	subs	r2, r2, r3
 800b634:	69bb      	ldr	r3, [r7, #24]
 800b636:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b63a:	687a      	ldr	r2, [r7, #4]
 800b63c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b63e:	69b8      	ldr	r0, [r7, #24]
 800b640:	f000 f902 	bl	800b848 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b644:	4b1c      	ldr	r3, [pc, #112]	@ (800b6b8 <pvPortMalloc+0x190>)
 800b646:	681a      	ldr	r2, [r3, #0]
 800b648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b64a:	685b      	ldr	r3, [r3, #4]
 800b64c:	1ad3      	subs	r3, r2, r3
 800b64e:	4a1a      	ldr	r2, [pc, #104]	@ (800b6b8 <pvPortMalloc+0x190>)
 800b650:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b652:	4b19      	ldr	r3, [pc, #100]	@ (800b6b8 <pvPortMalloc+0x190>)
 800b654:	681a      	ldr	r2, [r3, #0]
 800b656:	4b1a      	ldr	r3, [pc, #104]	@ (800b6c0 <pvPortMalloc+0x198>)
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	429a      	cmp	r2, r3
 800b65c:	d203      	bcs.n	800b666 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b65e:	4b16      	ldr	r3, [pc, #88]	@ (800b6b8 <pvPortMalloc+0x190>)
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	4a17      	ldr	r2, [pc, #92]	@ (800b6c0 <pvPortMalloc+0x198>)
 800b664:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b668:	685a      	ldr	r2, [r3, #4]
 800b66a:	4b12      	ldr	r3, [pc, #72]	@ (800b6b4 <pvPortMalloc+0x18c>)
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	431a      	orrs	r2, r3
 800b670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b672:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b676:	2200      	movs	r2, #0
 800b678:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b67a:	f7fe fefd 	bl	800a478 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b67e:	69fb      	ldr	r3, [r7, #28]
 800b680:	f003 0307 	and.w	r3, r3, #7
 800b684:	2b00      	cmp	r3, #0
 800b686:	d00d      	beq.n	800b6a4 <pvPortMalloc+0x17c>
	__asm volatile
 800b688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b68c:	b672      	cpsid	i
 800b68e:	f383 8811 	msr	BASEPRI, r3
 800b692:	f3bf 8f6f 	isb	sy
 800b696:	f3bf 8f4f 	dsb	sy
 800b69a:	b662      	cpsie	i
 800b69c:	60fb      	str	r3, [r7, #12]
}
 800b69e:	bf00      	nop
 800b6a0:	bf00      	nop
 800b6a2:	e7fd      	b.n	800b6a0 <pvPortMalloc+0x178>
	return pvReturn;
 800b6a4:	69fb      	ldr	r3, [r7, #28]
}
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	3728      	adds	r7, #40	@ 0x28
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	bd80      	pop	{r7, pc}
 800b6ae:	bf00      	nop
 800b6b0:	2000b28c 	.word	0x2000b28c
 800b6b4:	2000b298 	.word	0x2000b298
 800b6b8:	2000b290 	.word	0x2000b290
 800b6bc:	2000b284 	.word	0x2000b284
 800b6c0:	2000b294 	.word	0x2000b294

0800b6c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b086      	sub	sp, #24
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d04e      	beq.n	800b774 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b6d6:	2308      	movs	r3, #8
 800b6d8:	425b      	negs	r3, r3
 800b6da:	697a      	ldr	r2, [r7, #20]
 800b6dc:	4413      	add	r3, r2
 800b6de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b6e0:	697b      	ldr	r3, [r7, #20]
 800b6e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b6e4:	693b      	ldr	r3, [r7, #16]
 800b6e6:	685a      	ldr	r2, [r3, #4]
 800b6e8:	4b24      	ldr	r3, [pc, #144]	@ (800b77c <vPortFree+0xb8>)
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	4013      	ands	r3, r2
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d10d      	bne.n	800b70e <vPortFree+0x4a>
	__asm volatile
 800b6f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6f6:	b672      	cpsid	i
 800b6f8:	f383 8811 	msr	BASEPRI, r3
 800b6fc:	f3bf 8f6f 	isb	sy
 800b700:	f3bf 8f4f 	dsb	sy
 800b704:	b662      	cpsie	i
 800b706:	60fb      	str	r3, [r7, #12]
}
 800b708:	bf00      	nop
 800b70a:	bf00      	nop
 800b70c:	e7fd      	b.n	800b70a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b70e:	693b      	ldr	r3, [r7, #16]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d00d      	beq.n	800b732 <vPortFree+0x6e>
	__asm volatile
 800b716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b71a:	b672      	cpsid	i
 800b71c:	f383 8811 	msr	BASEPRI, r3
 800b720:	f3bf 8f6f 	isb	sy
 800b724:	f3bf 8f4f 	dsb	sy
 800b728:	b662      	cpsie	i
 800b72a:	60bb      	str	r3, [r7, #8]
}
 800b72c:	bf00      	nop
 800b72e:	bf00      	nop
 800b730:	e7fd      	b.n	800b72e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b732:	693b      	ldr	r3, [r7, #16]
 800b734:	685a      	ldr	r2, [r3, #4]
 800b736:	4b11      	ldr	r3, [pc, #68]	@ (800b77c <vPortFree+0xb8>)
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	4013      	ands	r3, r2
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d019      	beq.n	800b774 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b740:	693b      	ldr	r3, [r7, #16]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d115      	bne.n	800b774 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b748:	693b      	ldr	r3, [r7, #16]
 800b74a:	685a      	ldr	r2, [r3, #4]
 800b74c:	4b0b      	ldr	r3, [pc, #44]	@ (800b77c <vPortFree+0xb8>)
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	43db      	mvns	r3, r3
 800b752:	401a      	ands	r2, r3
 800b754:	693b      	ldr	r3, [r7, #16]
 800b756:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b758:	f7fe fe80 	bl	800a45c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b75c:	693b      	ldr	r3, [r7, #16]
 800b75e:	685a      	ldr	r2, [r3, #4]
 800b760:	4b07      	ldr	r3, [pc, #28]	@ (800b780 <vPortFree+0xbc>)
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	4413      	add	r3, r2
 800b766:	4a06      	ldr	r2, [pc, #24]	@ (800b780 <vPortFree+0xbc>)
 800b768:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b76a:	6938      	ldr	r0, [r7, #16]
 800b76c:	f000 f86c 	bl	800b848 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b770:	f7fe fe82 	bl	800a478 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b774:	bf00      	nop
 800b776:	3718      	adds	r7, #24
 800b778:	46bd      	mov	sp, r7
 800b77a:	bd80      	pop	{r7, pc}
 800b77c:	2000b298 	.word	0x2000b298
 800b780:	2000b290 	.word	0x2000b290

0800b784 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b784:	b480      	push	{r7}
 800b786:	b085      	sub	sp, #20
 800b788:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b78a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b78e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b790:	4b27      	ldr	r3, [pc, #156]	@ (800b830 <prvHeapInit+0xac>)
 800b792:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	f003 0307 	and.w	r3, r3, #7
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d00c      	beq.n	800b7b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	3307      	adds	r3, #7
 800b7a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	f023 0307 	bic.w	r3, r3, #7
 800b7aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b7ac:	68ba      	ldr	r2, [r7, #8]
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	1ad3      	subs	r3, r2, r3
 800b7b2:	4a1f      	ldr	r2, [pc, #124]	@ (800b830 <prvHeapInit+0xac>)
 800b7b4:	4413      	add	r3, r2
 800b7b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b7bc:	4a1d      	ldr	r2, [pc, #116]	@ (800b834 <prvHeapInit+0xb0>)
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b7c2:	4b1c      	ldr	r3, [pc, #112]	@ (800b834 <prvHeapInit+0xb0>)
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	68ba      	ldr	r2, [r7, #8]
 800b7cc:	4413      	add	r3, r2
 800b7ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b7d0:	2208      	movs	r2, #8
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	1a9b      	subs	r3, r3, r2
 800b7d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	f023 0307 	bic.w	r3, r3, #7
 800b7de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	4a15      	ldr	r2, [pc, #84]	@ (800b838 <prvHeapInit+0xb4>)
 800b7e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b7e6:	4b14      	ldr	r3, [pc, #80]	@ (800b838 <prvHeapInit+0xb4>)
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b7ee:	4b12      	ldr	r3, [pc, #72]	@ (800b838 <prvHeapInit+0xb4>)
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b7fa:	683b      	ldr	r3, [r7, #0]
 800b7fc:	68fa      	ldr	r2, [r7, #12]
 800b7fe:	1ad2      	subs	r2, r2, r3
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b804:	4b0c      	ldr	r3, [pc, #48]	@ (800b838 <prvHeapInit+0xb4>)
 800b806:	681a      	ldr	r2, [r3, #0]
 800b808:	683b      	ldr	r3, [r7, #0]
 800b80a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b80c:	683b      	ldr	r3, [r7, #0]
 800b80e:	685b      	ldr	r3, [r3, #4]
 800b810:	4a0a      	ldr	r2, [pc, #40]	@ (800b83c <prvHeapInit+0xb8>)
 800b812:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b814:	683b      	ldr	r3, [r7, #0]
 800b816:	685b      	ldr	r3, [r3, #4]
 800b818:	4a09      	ldr	r2, [pc, #36]	@ (800b840 <prvHeapInit+0xbc>)
 800b81a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b81c:	4b09      	ldr	r3, [pc, #36]	@ (800b844 <prvHeapInit+0xc0>)
 800b81e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b822:	601a      	str	r2, [r3, #0]
}
 800b824:	bf00      	nop
 800b826:	3714      	adds	r7, #20
 800b828:	46bd      	mov	sp, r7
 800b82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82e:	4770      	bx	lr
 800b830:	20007684 	.word	0x20007684
 800b834:	2000b284 	.word	0x2000b284
 800b838:	2000b28c 	.word	0x2000b28c
 800b83c:	2000b294 	.word	0x2000b294
 800b840:	2000b290 	.word	0x2000b290
 800b844:	2000b298 	.word	0x2000b298

0800b848 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b848:	b480      	push	{r7}
 800b84a:	b085      	sub	sp, #20
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b850:	4b28      	ldr	r3, [pc, #160]	@ (800b8f4 <prvInsertBlockIntoFreeList+0xac>)
 800b852:	60fb      	str	r3, [r7, #12]
 800b854:	e002      	b.n	800b85c <prvInsertBlockIntoFreeList+0x14>
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	60fb      	str	r3, [r7, #12]
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	687a      	ldr	r2, [r7, #4]
 800b862:	429a      	cmp	r2, r3
 800b864:	d8f7      	bhi.n	800b856 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	685b      	ldr	r3, [r3, #4]
 800b86e:	68ba      	ldr	r2, [r7, #8]
 800b870:	4413      	add	r3, r2
 800b872:	687a      	ldr	r2, [r7, #4]
 800b874:	429a      	cmp	r2, r3
 800b876:	d108      	bne.n	800b88a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	685a      	ldr	r2, [r3, #4]
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	685b      	ldr	r3, [r3, #4]
 800b880:	441a      	add	r2, r3
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	685b      	ldr	r3, [r3, #4]
 800b892:	68ba      	ldr	r2, [r7, #8]
 800b894:	441a      	add	r2, r3
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	429a      	cmp	r2, r3
 800b89c:	d118      	bne.n	800b8d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	681a      	ldr	r2, [r3, #0]
 800b8a2:	4b15      	ldr	r3, [pc, #84]	@ (800b8f8 <prvInsertBlockIntoFreeList+0xb0>)
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	429a      	cmp	r2, r3
 800b8a8:	d00d      	beq.n	800b8c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	685a      	ldr	r2, [r3, #4]
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	685b      	ldr	r3, [r3, #4]
 800b8b4:	441a      	add	r2, r3
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	681a      	ldr	r2, [r3, #0]
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	601a      	str	r2, [r3, #0]
 800b8c4:	e008      	b.n	800b8d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b8c6:	4b0c      	ldr	r3, [pc, #48]	@ (800b8f8 <prvInsertBlockIntoFreeList+0xb0>)
 800b8c8:	681a      	ldr	r2, [r3, #0]
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	601a      	str	r2, [r3, #0]
 800b8ce:	e003      	b.n	800b8d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	681a      	ldr	r2, [r3, #0]
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b8d8:	68fa      	ldr	r2, [r7, #12]
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	429a      	cmp	r2, r3
 800b8de:	d002      	beq.n	800b8e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	687a      	ldr	r2, [r7, #4]
 800b8e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b8e6:	bf00      	nop
 800b8e8:	3714      	adds	r7, #20
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f0:	4770      	bx	lr
 800b8f2:	bf00      	nop
 800b8f4:	2000b284 	.word	0x2000b284
 800b8f8:	2000b28c 	.word	0x2000b28c

0800b8fc <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b084      	sub	sp, #16
 800b900:	af00      	add	r7, sp, #0
 800b902:	6078      	str	r0, [r7, #4]
 800b904:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	330c      	adds	r3, #12
 800b90c:	461a      	mov	r2, r3
 800b90e:	6839      	ldr	r1, [r7, #0]
 800b910:	6878      	ldr	r0, [r7, #4]
 800b912:	f003 ffa1 	bl	800f858 <tcpip_send_msg_wait_sem>
 800b916:	4603      	mov	r3, r0
 800b918:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800b91a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d103      	bne.n	800b92a <netconn_apimsg+0x2e>
    return apimsg->err;
 800b922:	683b      	ldr	r3, [r7, #0]
 800b924:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800b928:	e001      	b.n	800b92e <netconn_apimsg+0x32>
  }
  return err;
 800b92a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b92e:	4618      	mov	r0, r3
 800b930:	3710      	adds	r7, #16
 800b932:	46bd      	mov	sp, r7
 800b934:	bd80      	pop	{r7, pc}
	...

0800b938 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b08c      	sub	sp, #48	@ 0x30
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	4603      	mov	r3, r0
 800b940:	603a      	str	r2, [r7, #0]
 800b942:	71fb      	strb	r3, [r7, #7]
 800b944:	460b      	mov	r3, r1
 800b946:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800b948:	79fb      	ldrb	r3, [r7, #7]
 800b94a:	6839      	ldr	r1, [r7, #0]
 800b94c:	4618      	mov	r0, r3
 800b94e:	f001 f9a3 	bl	800cc98 <netconn_alloc>
 800b952:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (conn != NULL) {
 800b954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b956:	2b00      	cmp	r3, #0
 800b958:	d054      	beq.n	800ba04 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800b95a:	79bb      	ldrb	r3, [r7, #6]
 800b95c:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800b95e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b960:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800b962:	f107 0308 	add.w	r3, r7, #8
 800b966:	4619      	mov	r1, r3
 800b968:	4829      	ldr	r0, [pc, #164]	@ (800ba10 <netconn_new_with_proto_and_callback+0xd8>)
 800b96a:	f7ff ffc7 	bl	800b8fc <netconn_apimsg>
 800b96e:	4603      	mov	r3, r0
 800b970:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (err != ERR_OK) {
 800b974:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d043      	beq.n	800ba04 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800b97c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b97e:	685b      	ldr	r3, [r3, #4]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d005      	beq.n	800b990 <netconn_new_with_proto_and_callback+0x58>
 800b984:	4b23      	ldr	r3, [pc, #140]	@ (800ba14 <netconn_new_with_proto_and_callback+0xdc>)
 800b986:	22a3      	movs	r2, #163	@ 0xa3
 800b988:	4923      	ldr	r1, [pc, #140]	@ (800ba18 <netconn_new_with_proto_and_callback+0xe0>)
 800b98a:	4824      	ldr	r0, [pc, #144]	@ (800ba1c <netconn_new_with_proto_and_callback+0xe4>)
 800b98c:	f011 fb70 	bl	801d070 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800b990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b992:	3310      	adds	r3, #16
 800b994:	4618      	mov	r0, r3
 800b996:	f011 f874 	bl	801ca82 <sys_mbox_valid>
 800b99a:	4603      	mov	r3, r0
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d105      	bne.n	800b9ac <netconn_new_with_proto_and_callback+0x74>
 800b9a0:	4b1c      	ldr	r3, [pc, #112]	@ (800ba14 <netconn_new_with_proto_and_callback+0xdc>)
 800b9a2:	22a4      	movs	r2, #164	@ 0xa4
 800b9a4:	491e      	ldr	r1, [pc, #120]	@ (800ba20 <netconn_new_with_proto_and_callback+0xe8>)
 800b9a6:	481d      	ldr	r0, [pc, #116]	@ (800ba1c <netconn_new_with_proto_and_callback+0xe4>)
 800b9a8:	f011 fb62 	bl	801d070 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800b9ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9ae:	3314      	adds	r3, #20
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	f011 f866 	bl	801ca82 <sys_mbox_valid>
 800b9b6:	4603      	mov	r3, r0
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d005      	beq.n	800b9c8 <netconn_new_with_proto_and_callback+0x90>
 800b9bc:	4b15      	ldr	r3, [pc, #84]	@ (800ba14 <netconn_new_with_proto_and_callback+0xdc>)
 800b9be:	22a6      	movs	r2, #166	@ 0xa6
 800b9c0:	4918      	ldr	r1, [pc, #96]	@ (800ba24 <netconn_new_with_proto_and_callback+0xec>)
 800b9c2:	4816      	ldr	r0, [pc, #88]	@ (800ba1c <netconn_new_with_proto_and_callback+0xe4>)
 800b9c4:	f011 fb54 	bl	801d070 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800b9c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9ca:	330c      	adds	r3, #12
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	f011 f8e9 	bl	801cba4 <sys_sem_valid>
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d105      	bne.n	800b9e4 <netconn_new_with_proto_and_callback+0xac>
 800b9d8:	4b0e      	ldr	r3, [pc, #56]	@ (800ba14 <netconn_new_with_proto_and_callback+0xdc>)
 800b9da:	22a9      	movs	r2, #169	@ 0xa9
 800b9dc:	4912      	ldr	r1, [pc, #72]	@ (800ba28 <netconn_new_with_proto_and_callback+0xf0>)
 800b9de:	480f      	ldr	r0, [pc, #60]	@ (800ba1c <netconn_new_with_proto_and_callback+0xe4>)
 800b9e0:	f011 fb46 	bl	801d070 <iprintf>
      sys_sem_free(&conn->op_completed);
 800b9e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9e6:	330c      	adds	r3, #12
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	f011 f8ce 	bl	801cb8a <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800b9ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9f0:	3310      	adds	r3, #16
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	f010 ffbe 	bl	801c974 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800b9f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b9fa:	2007      	movs	r0, #7
 800b9fc:	f004 fcd6 	bl	80103ac <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800ba00:	2300      	movs	r3, #0
 800ba02:	e000      	b.n	800ba06 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800ba04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800ba06:	4618      	mov	r0, r3
 800ba08:	3730      	adds	r7, #48	@ 0x30
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	bd80      	pop	{r7, pc}
 800ba0e:	bf00      	nop
 800ba10:	0800cc6d 	.word	0x0800cc6d
 800ba14:	0801e540 	.word	0x0801e540
 800ba18:	0801e574 	.word	0x0801e574
 800ba1c:	0801e598 	.word	0x0801e598
 800ba20:	0801e5c0 	.word	0x0801e5c0
 800ba24:	0801e5d8 	.word	0x0801e5d8
 800ba28:	0801e5fc 	.word	0x0801e5fc

0800ba2c <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b08c      	sub	sp, #48	@ 0x30
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d101      	bne.n	800ba3e <netconn_prepare_delete+0x12>
    return ERR_OK;
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	e014      	b.n	800ba68 <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800ba42:	2329      	movs	r3, #41	@ 0x29
 800ba44:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800ba46:	f107 030c 	add.w	r3, r7, #12
 800ba4a:	4619      	mov	r1, r3
 800ba4c:	4808      	ldr	r0, [pc, #32]	@ (800ba70 <netconn_prepare_delete+0x44>)
 800ba4e:	f7ff ff55 	bl	800b8fc <netconn_apimsg>
 800ba52:	4603      	mov	r3, r0
 800ba54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800ba58:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d002      	beq.n	800ba66 <netconn_prepare_delete+0x3a>
    return err;
 800ba60:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800ba64:	e000      	b.n	800ba68 <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800ba66:	2300      	movs	r3, #0
}
 800ba68:	4618      	mov	r0, r3
 800ba6a:	3730      	adds	r7, #48	@ 0x30
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	bd80      	pop	{r7, pc}
 800ba70:	0800d1d9 	.word	0x0800d1d9

0800ba74 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b084      	sub	sp, #16
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d101      	bne.n	800ba86 <netconn_delete+0x12>
    return ERR_OK;
 800ba82:	2300      	movs	r3, #0
 800ba84:	e00d      	b.n	800baa2 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800ba86:	6878      	ldr	r0, [r7, #4]
 800ba88:	f7ff ffd0 	bl	800ba2c <netconn_prepare_delete>
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800ba90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d102      	bne.n	800ba9e <netconn_delete+0x2a>
    netconn_free(conn);
 800ba98:	6878      	ldr	r0, [r7, #4]
 800ba9a:	f001 f96b 	bl	800cd74 <netconn_free>
  }
  return err;
 800ba9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800baa2:	4618      	mov	r0, r3
 800baa4:	3710      	adds	r7, #16
 800baa6:	46bd      	mov	sp, r7
 800baa8:	bd80      	pop	{r7, pc}
	...

0800baac <netconn_getaddr>:
 * @return ERR_CONN for invalid connections
 *         ERR_OK if the information was retrieved
 */
err_t
netconn_getaddr(struct netconn *conn, ip_addr_t *addr, u16_t *port, u8_t local)
{
 800baac:	b580      	push	{r7, lr}
 800baae:	b08e      	sub	sp, #56	@ 0x38
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	60f8      	str	r0, [r7, #12]
 800bab4:	60b9      	str	r1, [r7, #8]
 800bab6:	607a      	str	r2, [r7, #4]
 800bab8:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_getaddr: invalid conn", (conn != NULL), return ERR_ARG;);
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d109      	bne.n	800bad4 <netconn_getaddr+0x28>
 800bac0:	4b1d      	ldr	r3, [pc, #116]	@ (800bb38 <netconn_getaddr+0x8c>)
 800bac2:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800bac6:	491d      	ldr	r1, [pc, #116]	@ (800bb3c <netconn_getaddr+0x90>)
 800bac8:	481d      	ldr	r0, [pc, #116]	@ (800bb40 <netconn_getaddr+0x94>)
 800baca:	f011 fad1 	bl	801d070 <iprintf>
 800bace:	f06f 030f 	mvn.w	r3, #15
 800bad2:	e02d      	b.n	800bb30 <netconn_getaddr+0x84>
  LWIP_ERROR("netconn_getaddr: invalid addr", (addr != NULL), return ERR_ARG;);
 800bad4:	68bb      	ldr	r3, [r7, #8]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d109      	bne.n	800baee <netconn_getaddr+0x42>
 800bada:	4b17      	ldr	r3, [pc, #92]	@ (800bb38 <netconn_getaddr+0x8c>)
 800badc:	f240 1213 	movw	r2, #275	@ 0x113
 800bae0:	4918      	ldr	r1, [pc, #96]	@ (800bb44 <netconn_getaddr+0x98>)
 800bae2:	4817      	ldr	r0, [pc, #92]	@ (800bb40 <netconn_getaddr+0x94>)
 800bae4:	f011 fac4 	bl	801d070 <iprintf>
 800bae8:	f06f 030f 	mvn.w	r3, #15
 800baec:	e020      	b.n	800bb30 <netconn_getaddr+0x84>
  LWIP_ERROR("netconn_getaddr: invalid port", (port != NULL), return ERR_ARG;);
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d109      	bne.n	800bb08 <netconn_getaddr+0x5c>
 800baf4:	4b10      	ldr	r3, [pc, #64]	@ (800bb38 <netconn_getaddr+0x8c>)
 800baf6:	f44f 728a 	mov.w	r2, #276	@ 0x114
 800bafa:	4913      	ldr	r1, [pc, #76]	@ (800bb48 <netconn_getaddr+0x9c>)
 800bafc:	4810      	ldr	r0, [pc, #64]	@ (800bb40 <netconn_getaddr+0x94>)
 800bafe:	f011 fab7 	bl	801d070 <iprintf>
 800bb02:	f06f 030f 	mvn.w	r3, #15
 800bb06:	e013      	b.n	800bb30 <netconn_getaddr+0x84>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.ad.local = local;
 800bb0c:	78fb      	ldrb	r3, [r7, #3]
 800bb0e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
#if LWIP_MPU_COMPATIBLE
  err = netconn_apimsg(lwip_netconn_do_getaddr, &API_MSG_VAR_REF(msg));
  *addr = msg->msg.ad.ipaddr;
  *port = msg->msg.ad.port;
#else /* LWIP_MPU_COMPATIBLE */
  msg.msg.ad.ipaddr = addr;
 800bb12:	68bb      	ldr	r3, [r7, #8]
 800bb14:	61fb      	str	r3, [r7, #28]
  msg.msg.ad.port = port;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	623b      	str	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_getaddr, &msg);
 800bb1a:	f107 0314 	add.w	r3, r7, #20
 800bb1e:	4619      	mov	r1, r3
 800bb20:	480a      	ldr	r0, [pc, #40]	@ (800bb4c <netconn_getaddr+0xa0>)
 800bb22:	f7ff feeb 	bl	800b8fc <netconn_apimsg>
 800bb26:	4603      	mov	r3, r0
 800bb28:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#endif /* LWIP_MPU_COMPATIBLE */
  API_MSG_VAR_FREE(msg);

  return err;
 800bb2c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800bb30:	4618      	mov	r0, r3
 800bb32:	3738      	adds	r7, #56	@ 0x38
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bd80      	pop	{r7, pc}
 800bb38:	0801e540 	.word	0x0801e540
 800bb3c:	0801e618 	.word	0x0801e618
 800bb40:	0801e598 	.word	0x0801e598
 800bb44:	0801e638 	.word	0x0801e638
 800bb48:	0801e658 	.word	0x0801e658
 800bb4c:	0800daf9 	.word	0x0800daf9

0800bb50 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b08e      	sub	sp, #56	@ 0x38
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	60f8      	str	r0, [r7, #12]
 800bb58:	60b9      	str	r1, [r7, #8]
 800bb5a:	4613      	mov	r3, r2
 800bb5c:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d109      	bne.n	800bb78 <netconn_bind+0x28>
 800bb64:	4b11      	ldr	r3, [pc, #68]	@ (800bbac <netconn_bind+0x5c>)
 800bb66:	f44f 729c 	mov.w	r2, #312	@ 0x138
 800bb6a:	4911      	ldr	r1, [pc, #68]	@ (800bbb0 <netconn_bind+0x60>)
 800bb6c:	4811      	ldr	r0, [pc, #68]	@ (800bbb4 <netconn_bind+0x64>)
 800bb6e:	f011 fa7f 	bl	801d070 <iprintf>
 800bb72:	f06f 030f 	mvn.w	r3, #15
 800bb76:	e015      	b.n	800bba4 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800bb78:	68bb      	ldr	r3, [r7, #8]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d101      	bne.n	800bb82 <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 800bb7e:	4b0e      	ldr	r3, [pc, #56]	@ (800bbb8 <netconn_bind+0x68>)
 800bb80:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800bb86:	68bb      	ldr	r3, [r7, #8]
 800bb88:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800bb8a:	88fb      	ldrh	r3, [r7, #6]
 800bb8c:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800bb8e:	f107 0314 	add.w	r3, r7, #20
 800bb92:	4619      	mov	r1, r3
 800bb94:	4809      	ldr	r0, [pc, #36]	@ (800bbbc <netconn_bind+0x6c>)
 800bb96:	f7ff feb1 	bl	800b8fc <netconn_apimsg>
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800bba0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800bba4:	4618      	mov	r0, r3
 800bba6:	3738      	adds	r7, #56	@ 0x38
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	bd80      	pop	{r7, pc}
 800bbac:	0801e540 	.word	0x0801e540
 800bbb0:	0801e678 	.word	0x0801e678
 800bbb4:	0801e598 	.word	0x0801e598
 800bbb8:	08022314 	.word	0x08022314
 800bbbc:	0800d3a1 	.word	0x0800d3a1

0800bbc0 <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b08c      	sub	sp, #48	@ 0x30
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
 800bbc8:	460b      	mov	r3, r1
 800bbca:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d109      	bne.n	800bbe6 <netconn_listen_with_backlog+0x26>
 800bbd2:	4b0d      	ldr	r3, [pc, #52]	@ (800bc08 <netconn_listen_with_backlog+0x48>)
 800bbd4:	f240 12bb 	movw	r2, #443	@ 0x1bb
 800bbd8:	490c      	ldr	r1, [pc, #48]	@ (800bc0c <netconn_listen_with_backlog+0x4c>)
 800bbda:	480d      	ldr	r0, [pc, #52]	@ (800bc10 <netconn_listen_with_backlog+0x50>)
 800bbdc:	f011 fa48 	bl	801d070 <iprintf>
 800bbe0:	f06f 030f 	mvn.w	r3, #15
 800bbe4:	e00c      	b.n	800bc00 <netconn_listen_with_backlog+0x40>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	60fb      	str	r3, [r7, #12]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 800bbea:	f107 030c 	add.w	r3, r7, #12
 800bbee:	4619      	mov	r1, r3
 800bbf0:	4808      	ldr	r0, [pc, #32]	@ (800bc14 <netconn_listen_with_backlog+0x54>)
 800bbf2:	f7ff fe83 	bl	800b8fc <netconn_apimsg>
 800bbf6:	4603      	mov	r3, r0
 800bbf8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800bbfc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800bc00:	4618      	mov	r0, r3
 800bc02:	3730      	adds	r7, #48	@ 0x30
 800bc04:	46bd      	mov	sp, r7
 800bc06:	bd80      	pop	{r7, pc}
 800bc08:	0801e540 	.word	0x0801e540
 800bc0c:	0801e6f8 	.word	0x0801e6f8
 800bc10:	0801e598 	.word	0x0801e598
 800bc14:	0800d415 	.word	0x0800d415

0800bc18 <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b086      	sub	sp, #24
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
 800bc20:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d109      	bne.n	800bc3c <netconn_accept+0x24>
 800bc28:	4b3d      	ldr	r3, [pc, #244]	@ (800bd20 <netconn_accept+0x108>)
 800bc2a:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800bc2e:	493d      	ldr	r1, [pc, #244]	@ (800bd24 <netconn_accept+0x10c>)
 800bc30:	483d      	ldr	r0, [pc, #244]	@ (800bd28 <netconn_accept+0x110>)
 800bc32:	f011 fa1d 	bl	801d070 <iprintf>
 800bc36:	f06f 030f 	mvn.w	r3, #15
 800bc3a:	e06c      	b.n	800bd16 <netconn_accept+0xfe>
  *new_conn = NULL;
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	2200      	movs	r2, #0
 800bc40:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d109      	bne.n	800bc5c <netconn_accept+0x44>
 800bc48:	4b35      	ldr	r3, [pc, #212]	@ (800bd20 <netconn_accept+0x108>)
 800bc4a:	f240 12e3 	movw	r2, #483	@ 0x1e3
 800bc4e:	4937      	ldr	r1, [pc, #220]	@ (800bd2c <netconn_accept+0x114>)
 800bc50:	4835      	ldr	r0, [pc, #212]	@ (800bd28 <netconn_accept+0x110>)
 800bc52:	f011 fa0d 	bl	801d070 <iprintf>
 800bc56:	f06f 030f 	mvn.w	r3, #15
 800bc5a:	e05c      	b.n	800bd16 <netconn_accept+0xfe>

  /* NOTE: Although the opengroup spec says a pending error shall be returned to
           send/recv/getsockopt(SO_ERROR) only, we return it for listening
           connections also, to handle embedded-system errors */
  err = netconn_err(conn);
 800bc5c:	6878      	ldr	r0, [r7, #4]
 800bc5e:	f000 fb99 	bl	800c394 <netconn_err>
 800bc62:	4603      	mov	r3, r0
 800bc64:	74fb      	strb	r3, [r7, #19]
  if (err != ERR_OK) {
 800bc66:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d002      	beq.n	800bc74 <netconn_accept+0x5c>
    /* return pending error */
    return err;
 800bc6e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800bc72:	e050      	b.n	800bd16 <netconn_accept+0xfe>
  }
  if (!NETCONN_ACCEPTMBOX_WAITABLE(conn)) {
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	3314      	adds	r3, #20
 800bc78:	4618      	mov	r0, r3
 800bc7a:	f010 ff02 	bl	801ca82 <sys_mbox_valid>
 800bc7e:	4603      	mov	r3, r0
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d005      	beq.n	800bc90 <netconn_accept+0x78>
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	7f1b      	ldrb	r3, [r3, #28]
 800bc88:	f003 0301 	and.w	r3, r3, #1
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d002      	beq.n	800bc96 <netconn_accept+0x7e>
    /* don't accept if closed: this might block the application task
       waiting on acceptmbox forever! */
    return ERR_CLSD;
 800bc90:	f06f 030e 	mvn.w	r3, #14
 800bc94:	e03f      	b.n	800bd16 <netconn_accept+0xfe>
  }

  API_MSG_VAR_ALLOC_ACCEPT(msg);

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn)) {
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	7f1b      	ldrb	r3, [r3, #28]
 800bc9a:	f003 0302 	and.w	r3, r3, #2
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d00e      	beq.n	800bcc0 <netconn_accept+0xa8>
    if (sys_arch_mbox_tryfetch(&conn->acceptmbox, &accept_ptr) == SYS_ARCH_TIMEOUT) {
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	3314      	adds	r3, #20
 800bca6:	f107 020c 	add.w	r2, r7, #12
 800bcaa:	4611      	mov	r1, r2
 800bcac:	4618      	mov	r0, r3
 800bcae:	f010 fecc 	bl	801ca4a <sys_arch_mbox_tryfetch>
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bcb8:	d10a      	bne.n	800bcd0 <netconn_accept+0xb8>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_WOULDBLOCK;
 800bcba:	f06f 0306 	mvn.w	r3, #6
 800bcbe:	e02a      	b.n	800bd16 <netconn_accept+0xfe>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, 0);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	3314      	adds	r3, #20
 800bcc4:	f107 010c 	add.w	r1, r7, #12
 800bcc8:	2200      	movs	r2, #0
 800bcca:	4618      	mov	r0, r3
 800bccc:	f010 fe7e 	bl	801c9cc <sys_arch_mbox_fetch>
    }
  }
#endif

  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d005      	beq.n	800bce4 <netconn_accept+0xcc>
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcdc:	2200      	movs	r2, #0
 800bcde:	2101      	movs	r1, #1
 800bce0:	6878      	ldr	r0, [r7, #4]
 800bce2:	4798      	blx	r3

  if (lwip_netconn_is_err_msg(accept_ptr, &err)) {
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	f107 0213 	add.w	r2, r7, #19
 800bcea:	4611      	mov	r1, r2
 800bcec:	4618      	mov	r0, r3
 800bcee:	f000 fba3 	bl	800c438 <lwip_netconn_is_err_msg>
 800bcf2:	4603      	mov	r3, r0
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d002      	beq.n	800bcfe <netconn_accept+0xe6>
    /* a connection has been aborted: e.g. out of pcbs or out of netconns during accept */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return err;
 800bcf8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800bcfc:	e00b      	b.n	800bd16 <netconn_accept+0xfe>
  }
  if (accept_ptr == NULL) {
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d102      	bne.n	800bd0a <netconn_accept+0xf2>
    /* connection has been aborted */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return ERR_CLSD;
 800bd04:	f06f 030e 	mvn.w	r3, #14
 800bd08:	e005      	b.n	800bd16 <netconn_accept+0xfe>
  }
  newconn = (struct netconn *)accept_ptr;
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	617b      	str	r3, [r7, #20]
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 800bd0e:	683b      	ldr	r3, [r7, #0]
 800bd10:	697a      	ldr	r2, [r7, #20]
 800bd12:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800bd14:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800bd16:	4618      	mov	r0, r3
 800bd18:	3718      	adds	r7, #24
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	bd80      	pop	{r7, pc}
 800bd1e:	bf00      	nop
 800bd20:	0801e540 	.word	0x0801e540
 800bd24:	0801e718 	.word	0x0801e718
 800bd28:	0801e598 	.word	0x0801e598
 800bd2c:	0801e738 	.word	0x0801e738

0800bd30 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b088      	sub	sp, #32
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	60f8      	str	r0, [r7, #12]
 800bd38:	60b9      	str	r1, [r7, #8]
 800bd3a:	4613      	mov	r3, r2
 800bd3c:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800bd3e:	2300      	movs	r3, #0
 800bd40:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800bd42:	68bb      	ldr	r3, [r7, #8]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d109      	bne.n	800bd5c <netconn_recv_data+0x2c>
 800bd48:	4b58      	ldr	r3, [pc, #352]	@ (800beac <netconn_recv_data+0x17c>)
 800bd4a:	f44f 7212 	mov.w	r2, #584	@ 0x248
 800bd4e:	4958      	ldr	r1, [pc, #352]	@ (800beb0 <netconn_recv_data+0x180>)
 800bd50:	4858      	ldr	r0, [pc, #352]	@ (800beb4 <netconn_recv_data+0x184>)
 800bd52:	f011 f98d 	bl	801d070 <iprintf>
 800bd56:	f06f 030f 	mvn.w	r3, #15
 800bd5a:	e0a2      	b.n	800bea2 <netconn_recv_data+0x172>
  *new_buf = NULL;
 800bd5c:	68bb      	ldr	r3, [r7, #8]
 800bd5e:	2200      	movs	r2, #0
 800bd60:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d109      	bne.n	800bd7c <netconn_recv_data+0x4c>
 800bd68:	4b50      	ldr	r3, [pc, #320]	@ (800beac <netconn_recv_data+0x17c>)
 800bd6a:	f240 224a 	movw	r2, #586	@ 0x24a
 800bd6e:	4952      	ldr	r1, [pc, #328]	@ (800beb8 <netconn_recv_data+0x188>)
 800bd70:	4850      	ldr	r0, [pc, #320]	@ (800beb4 <netconn_recv_data+0x184>)
 800bd72:	f011 f97d 	bl	801d070 <iprintf>
 800bd76:	f06f 030f 	mvn.w	r3, #15
 800bd7a:	e092      	b.n	800bea2 <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	3310      	adds	r3, #16
 800bd80:	4618      	mov	r0, r3
 800bd82:	f010 fe7e 	bl	801ca82 <sys_mbox_valid>
 800bd86:	4603      	mov	r3, r0
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d10e      	bne.n	800bdaa <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800bd8c:	68f8      	ldr	r0, [r7, #12]
 800bd8e:	f000 fb01 	bl	800c394 <netconn_err>
 800bd92:	4603      	mov	r3, r0
 800bd94:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800bd96:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d002      	beq.n	800bda4 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800bd9e:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800bda2:	e07e      	b.n	800bea2 <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 800bda4:	f06f 030a 	mvn.w	r3, #10
 800bda8:	e07b      	b.n	800bea2 <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	7f1b      	ldrb	r3, [r3, #28]
 800bdae:	f003 0302 	and.w	r3, r3, #2
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d10f      	bne.n	800bdd6 <netconn_recv_data+0xa6>
 800bdb6:	79fb      	ldrb	r3, [r7, #7]
 800bdb8:	f003 0304 	and.w	r3, r3, #4
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d10a      	bne.n	800bdd6 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	7f1b      	ldrb	r3, [r3, #28]
 800bdc4:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d104      	bne.n	800bdd6 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d023      	beq.n	800be1e <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	3310      	adds	r3, #16
 800bdda:	f107 0218 	add.w	r2, r7, #24
 800bdde:	4611      	mov	r1, r2
 800bde0:	4618      	mov	r0, r3
 800bde2:	f010 fe32 	bl	801ca4a <sys_arch_mbox_tryfetch>
 800bde6:	4603      	mov	r3, r0
 800bde8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bdec:	d11f      	bne.n	800be2e <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800bdee:	68f8      	ldr	r0, [r7, #12]
 800bdf0:	f000 fad0 	bl	800c394 <netconn_err>
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800bdf8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d002      	beq.n	800be06 <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 800be00:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800be04:	e04d      	b.n	800bea2 <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	7f1b      	ldrb	r3, [r3, #28]
 800be0a:	f003 0301 	and.w	r3, r3, #1
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d002      	beq.n	800be18 <netconn_recv_data+0xe8>
        return ERR_CONN;
 800be12:	f06f 030a 	mvn.w	r3, #10
 800be16:	e044      	b.n	800bea2 <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 800be18:	f06f 0306 	mvn.w	r3, #6
 800be1c:	e041      	b.n	800bea2 <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	3310      	adds	r3, #16
 800be22:	f107 0118 	add.w	r1, r7, #24
 800be26:	2200      	movs	r2, #0
 800be28:	4618      	mov	r0, r3
 800be2a:	f010 fdcf 	bl	801c9cc <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	781b      	ldrb	r3, [r3, #0]
 800be32:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800be36:	2b10      	cmp	r3, #16
 800be38:	d117      	bne.n	800be6a <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800be3a:	69bb      	ldr	r3, [r7, #24]
 800be3c:	f107 0217 	add.w	r2, r7, #23
 800be40:	4611      	mov	r1, r2
 800be42:	4618      	mov	r0, r3
 800be44:	f000 faf8 	bl	800c438 <lwip_netconn_is_err_msg>
 800be48:	4603      	mov	r3, r0
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d009      	beq.n	800be62 <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800be4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800be52:	f113 0f0f 	cmn.w	r3, #15
 800be56:	d101      	bne.n	800be5c <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800be58:	2300      	movs	r3, #0
 800be5a:	e022      	b.n	800bea2 <netconn_recv_data+0x172>
      }
      return err;
 800be5c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800be60:	e01f      	b.n	800bea2 <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800be62:	69bb      	ldr	r3, [r7, #24]
 800be64:	891b      	ldrh	r3, [r3, #8]
 800be66:	83fb      	strh	r3, [r7, #30]
 800be68:	e00d      	b.n	800be86 <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800be6a:	69bb      	ldr	r3, [r7, #24]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d106      	bne.n	800be7e <netconn_recv_data+0x14e>
 800be70:	4b0e      	ldr	r3, [pc, #56]	@ (800beac <netconn_recv_data+0x17c>)
 800be72:	f240 2291 	movw	r2, #657	@ 0x291
 800be76:	4911      	ldr	r1, [pc, #68]	@ (800bebc <netconn_recv_data+0x18c>)
 800be78:	480e      	ldr	r0, [pc, #56]	@ (800beb4 <netconn_recv_data+0x184>)
 800be7a:	f011 f8f9 	bl	801d070 <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800be7e:	69bb      	ldr	r3, [r7, #24]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	891b      	ldrh	r3, [r3, #8]
 800be84:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d005      	beq.n	800be9a <netconn_recv_data+0x16a>
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be92:	8bfa      	ldrh	r2, [r7, #30]
 800be94:	2101      	movs	r1, #1
 800be96:	68f8      	ldr	r0, [r7, #12]
 800be98:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800be9a:	69ba      	ldr	r2, [r7, #24]
 800be9c:	68bb      	ldr	r3, [r7, #8]
 800be9e:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800bea0:	2300      	movs	r3, #0
}
 800bea2:	4618      	mov	r0, r3
 800bea4:	3720      	adds	r7, #32
 800bea6:	46bd      	mov	sp, r7
 800bea8:	bd80      	pop	{r7, pc}
 800beaa:	bf00      	nop
 800beac:	0801e540 	.word	0x0801e540
 800beb0:	0801e758 	.word	0x0801e758
 800beb4:	0801e598 	.word	0x0801e598
 800beb8:	0801e778 	.word	0x0801e778
 800bebc:	0801e794 	.word	0x0801e794

0800bec0 <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800bec0:	b580      	push	{r7, lr}
 800bec2:	b084      	sub	sp, #16
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	60f8      	str	r0, [r7, #12]
 800bec8:	60b9      	str	r1, [r7, #8]
 800beca:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d005      	beq.n	800bede <netconn_tcp_recvd_msg+0x1e>
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	781b      	ldrb	r3, [r3, #0]
 800bed6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800beda:	2b10      	cmp	r3, #16
 800bedc:	d009      	beq.n	800bef2 <netconn_tcp_recvd_msg+0x32>
 800bede:	4b0c      	ldr	r3, [pc, #48]	@ (800bf10 <netconn_tcp_recvd_msg+0x50>)
 800bee0:	f240 22a7 	movw	r2, #679	@ 0x2a7
 800bee4:	490b      	ldr	r1, [pc, #44]	@ (800bf14 <netconn_tcp_recvd_msg+0x54>)
 800bee6:	480c      	ldr	r0, [pc, #48]	@ (800bf18 <netconn_tcp_recvd_msg+0x58>)
 800bee8:	f011 f8c2 	bl	801d070 <iprintf>
 800beec:	f06f 030f 	mvn.w	r3, #15
 800bef0:	e00a      	b.n	800bf08 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	68fa      	ldr	r2, [r7, #12]
 800bef6:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	68ba      	ldr	r2, [r7, #8]
 800befc:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800befe:	6879      	ldr	r1, [r7, #4]
 800bf00:	4806      	ldr	r0, [pc, #24]	@ (800bf1c <netconn_tcp_recvd_msg+0x5c>)
 800bf02:	f7ff fcfb 	bl	800b8fc <netconn_apimsg>
 800bf06:	4603      	mov	r3, r0
}
 800bf08:	4618      	mov	r0, r3
 800bf0a:	3710      	adds	r7, #16
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	bd80      	pop	{r7, pc}
 800bf10:	0801e540 	.word	0x0801e540
 800bf14:	0801e7a0 	.word	0x0801e7a0
 800bf18:	0801e598 	.word	0x0801e598
 800bf1c:	0800d5df 	.word	0x0800d5df

0800bf20 <netconn_tcp_recvd>:

err_t
netconn_tcp_recvd(struct netconn *conn, size_t len)
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b08c      	sub	sp, #48	@ 0x30
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
 800bf28:	6039      	str	r1, [r7, #0]
  err_t err;
  API_MSG_VAR_DECLARE(msg);
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d005      	beq.n	800bf3c <netconn_tcp_recvd+0x1c>
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	781b      	ldrb	r3, [r3, #0]
 800bf34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bf38:	2b10      	cmp	r3, #16
 800bf3a:	d009      	beq.n	800bf50 <netconn_tcp_recvd+0x30>
 800bf3c:	4b0c      	ldr	r3, [pc, #48]	@ (800bf70 <netconn_tcp_recvd+0x50>)
 800bf3e:	f240 22b5 	movw	r2, #693	@ 0x2b5
 800bf42:	490c      	ldr	r1, [pc, #48]	@ (800bf74 <netconn_tcp_recvd+0x54>)
 800bf44:	480c      	ldr	r0, [pc, #48]	@ (800bf78 <netconn_tcp_recvd+0x58>)
 800bf46:	f011 f893 	bl	801d070 <iprintf>
 800bf4a:	f06f 030f 	mvn.w	r3, #15
 800bf4e:	e00b      	b.n	800bf68 <netconn_tcp_recvd+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  API_MSG_VAR_ALLOC(msg);
  err = netconn_tcp_recvd_msg(conn, len, &API_VAR_REF(msg));
 800bf50:	f107 030c 	add.w	r3, r7, #12
 800bf54:	461a      	mov	r2, r3
 800bf56:	6839      	ldr	r1, [r7, #0]
 800bf58:	6878      	ldr	r0, [r7, #4]
 800bf5a:	f7ff ffb1 	bl	800bec0 <netconn_tcp_recvd_msg>
 800bf5e:	4603      	mov	r3, r0
 800bf60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);
  return err;
 800bf64:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800bf68:	4618      	mov	r0, r3
 800bf6a:	3730      	adds	r7, #48	@ 0x30
 800bf6c:	46bd      	mov	sp, r7
 800bf6e:	bd80      	pop	{r7, pc}
 800bf70:	0801e540 	.word	0x0801e540
 800bf74:	0801e7a0 	.word	0x0801e7a0
 800bf78:	0801e598 	.word	0x0801e598

0800bf7c <netconn_recv_data_tcp>:

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800bf7c:	b580      	push	{r7, lr}
 800bf7e:	b090      	sub	sp, #64	@ 0x40
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	60f8      	str	r0, [r7, #12]
 800bf84:	60b9      	str	r1, [r7, #8]
 800bf86:	4613      	mov	r3, r2
 800bf88:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	3310      	adds	r3, #16
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f010 fd77 	bl	801ca82 <sys_mbox_valid>
 800bf94:	4603      	mov	r3, r0
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d102      	bne.n	800bfa0 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800bf9a:	f06f 030a 	mvn.w	r3, #10
 800bf9e:	e06d      	b.n	800c07c <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	7f1b      	ldrb	r3, [r3, #28]
 800bfa4:	b25b      	sxtb	r3, r3
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	da07      	bge.n	800bfba <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	7f1b      	ldrb	r3, [r3, #28]
 800bfae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bfb2:	b2da      	uxtb	r2, r3
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 800bfb8:	e039      	b.n	800c02e <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800bfba:	79fb      	ldrb	r3, [r7, #7]
 800bfbc:	461a      	mov	r2, r3
 800bfbe:	68b9      	ldr	r1, [r7, #8]
 800bfc0:	68f8      	ldr	r0, [r7, #12]
 800bfc2:	f7ff feb5 	bl	800bd30 <netconn_recv_data>
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  if (err != ERR_OK) {
 800bfcc:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d002      	beq.n	800bfda <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800bfd4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800bfd8:	e050      	b.n	800c07c <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 800bfda:	68bb      	ldr	r3, [r7, #8]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800bfe0:	79fb      	ldrb	r3, [r7, #7]
 800bfe2:	f003 0308 	and.w	r3, r3, #8
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d10e      	bne.n	800c008 <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800bfea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d002      	beq.n	800bff6 <netconn_recv_data_tcp+0x7a>
 800bff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bff2:	891b      	ldrh	r3, [r3, #8]
 800bff4:	e000      	b.n	800bff8 <netconn_recv_data_tcp+0x7c>
 800bff6:	2301      	movs	r3, #1
 800bff8:	86fb      	strh	r3, [r7, #54]	@ 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800bffa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bffc:	f107 0214 	add.w	r2, r7, #20
 800c000:	4619      	mov	r1, r3
 800c002:	68f8      	ldr	r0, [r7, #12]
 800c004:	f7ff ff5c 	bl	800bec0 <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800c008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d134      	bne.n	800c078 <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 800c00e:	79fb      	ldrb	r3, [r7, #7]
 800c010:	f003 0310 	and.w	r3, r3, #16
 800c014:	2b00      	cmp	r3, #0
 800c016:	d009      	beq.n	800c02c <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	7f1b      	ldrb	r3, [r3, #28]
 800c01c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c020:	b2da      	uxtb	r2, r3
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 800c026:	f06f 0306 	mvn.w	r3, #6
 800c02a:	e027      	b.n	800c07c <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 800c02c:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c032:	2b00      	cmp	r3, #0
 800c034:	d005      	beq.n	800c042 <netconn_recv_data_tcp+0xc6>
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c03a:	2200      	movs	r2, #0
 800c03c:	2101      	movs	r1, #1
 800c03e:	68f8      	ldr	r0, [r7, #12]
 800c040:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	685b      	ldr	r3, [r3, #4]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d10f      	bne.n	800c06a <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800c04a:	68f8      	ldr	r0, [r7, #12]
 800c04c:	f000 f9a2 	bl	800c394 <netconn_err>
 800c050:	4603      	mov	r3, r0
 800c052:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (err != ERR_OK) {
 800c056:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d002      	beq.n	800c064 <netconn_recv_data_tcp+0xe8>
          return err;
 800c05e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800c062:	e00b      	b.n	800c07c <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 800c064:	f06f 030d 	mvn.w	r3, #13
 800c068:	e008      	b.n	800c07c <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800c06a:	2101      	movs	r1, #1
 800c06c:	68f8      	ldr	r0, [r7, #12]
 800c06e:	f000 f961 	bl	800c334 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800c072:	f06f 030e 	mvn.w	r3, #14
 800c076:	e001      	b.n	800c07c <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 800c078:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800c07c:	4618      	mov	r0, r3
 800c07e:	3740      	adds	r7, #64	@ 0x40
 800c080:	46bd      	mov	sp, r7
 800c082:	bd80      	pop	{r7, pc}

0800c084 <netconn_recv_tcp_pbuf_flags>:
 *                memory error or another error, @see netconn_recv_data)
 *         ERR_ARG if conn is not a TCP netconn
 */
err_t
netconn_recv_tcp_pbuf_flags(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800c084:	b580      	push	{r7, lr}
 800c086:	b084      	sub	sp, #16
 800c088:	af00      	add	r7, sp, #0
 800c08a:	60f8      	str	r0, [r7, #12]
 800c08c:	60b9      	str	r1, [r7, #8]
 800c08e:	4613      	mov	r3, r2
 800c090:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d005      	beq.n	800c0a4 <netconn_recv_tcp_pbuf_flags+0x20>
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	781b      	ldrb	r3, [r3, #0]
 800c09c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c0a0:	2b10      	cmp	r3, #16
 800c0a2:	d009      	beq.n	800c0b8 <netconn_recv_tcp_pbuf_flags+0x34>
 800c0a4:	4b0a      	ldr	r3, [pc, #40]	@ (800c0d0 <netconn_recv_tcp_pbuf_flags+0x4c>)
 800c0a6:	f240 3225 	movw	r2, #805	@ 0x325
 800c0aa:	490a      	ldr	r1, [pc, #40]	@ (800c0d4 <netconn_recv_tcp_pbuf_flags+0x50>)
 800c0ac:	480a      	ldr	r0, [pc, #40]	@ (800c0d8 <netconn_recv_tcp_pbuf_flags+0x54>)
 800c0ae:	f010 ffdf 	bl	801d070 <iprintf>
 800c0b2:	f06f 030f 	mvn.w	r3, #15
 800c0b6:	e006      	b.n	800c0c6 <netconn_recv_tcp_pbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data_tcp(conn, new_buf, apiflags);
 800c0b8:	79fb      	ldrb	r3, [r7, #7]
 800c0ba:	461a      	mov	r2, r3
 800c0bc:	68b9      	ldr	r1, [r7, #8]
 800c0be:	68f8      	ldr	r0, [r7, #12]
 800c0c0:	f7ff ff5c 	bl	800bf7c <netconn_recv_data_tcp>
 800c0c4:	4603      	mov	r3, r0
}
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	3710      	adds	r7, #16
 800c0ca:	46bd      	mov	sp, r7
 800c0cc:	bd80      	pop	{r7, pc}
 800c0ce:	bf00      	nop
 800c0d0:	0801e540 	.word	0x0801e540
 800c0d4:	0801e7a0 	.word	0x0801e7a0
 800c0d8:	0801e598 	.word	0x0801e598

0800c0dc <netconn_recv_udp_raw_netbuf_flags>:
 *                memory error or another error)
 *         ERR_ARG if conn is not a UDP/RAW netconn
 */
err_t
netconn_recv_udp_raw_netbuf_flags(struct netconn *conn, struct netbuf **new_buf, u8_t apiflags)
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b084      	sub	sp, #16
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	60f8      	str	r0, [r7, #12]
 800c0e4:	60b9      	str	r1, [r7, #8]
 800c0e6:	4613      	mov	r3, r2
 800c0e8:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_udp_raw_netbuf: invalid conn", (conn != NULL) &&
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d005      	beq.n	800c0fc <netconn_recv_udp_raw_netbuf_flags+0x20>
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	781b      	ldrb	r3, [r3, #0]
 800c0f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c0f8:	2b10      	cmp	r3, #16
 800c0fa:	d109      	bne.n	800c110 <netconn_recv_udp_raw_netbuf_flags+0x34>
 800c0fc:	4b0a      	ldr	r3, [pc, #40]	@ (800c128 <netconn_recv_udp_raw_netbuf_flags+0x4c>)
 800c0fe:	f44f 7253 	mov.w	r2, #844	@ 0x34c
 800c102:	490a      	ldr	r1, [pc, #40]	@ (800c12c <netconn_recv_udp_raw_netbuf_flags+0x50>)
 800c104:	480a      	ldr	r0, [pc, #40]	@ (800c130 <netconn_recv_udp_raw_netbuf_flags+0x54>)
 800c106:	f010 ffb3 	bl	801d070 <iprintf>
 800c10a:	f06f 030f 	mvn.w	r3, #15
 800c10e:	e006      	b.n	800c11e <netconn_recv_udp_raw_netbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) != NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data(conn, (void **)new_buf, apiflags);
 800c110:	79fb      	ldrb	r3, [r7, #7]
 800c112:	461a      	mov	r2, r3
 800c114:	68b9      	ldr	r1, [r7, #8]
 800c116:	68f8      	ldr	r0, [r7, #12]
 800c118:	f7ff fe0a 	bl	800bd30 <netconn_recv_data>
 800c11c:	4603      	mov	r3, r0
}
 800c11e:	4618      	mov	r0, r3
 800c120:	3710      	adds	r7, #16
 800c122:	46bd      	mov	sp, r7
 800c124:	bd80      	pop	{r7, pc}
 800c126:	bf00      	nop
 800c128:	0801e540 	.word	0x0801e540
 800c12c:	0801e7c4 	.word	0x0801e7c4
 800c130:	0801e598 	.word	0x0801e598

0800c134 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b08c      	sub	sp, #48	@ 0x30
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
 800c13c:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d109      	bne.n	800c158 <netconn_send+0x24>
 800c144:	4b0e      	ldr	r3, [pc, #56]	@ (800c180 <netconn_send+0x4c>)
 800c146:	f240 32b2 	movw	r2, #946	@ 0x3b2
 800c14a:	490e      	ldr	r1, [pc, #56]	@ (800c184 <netconn_send+0x50>)
 800c14c:	480e      	ldr	r0, [pc, #56]	@ (800c188 <netconn_send+0x54>)
 800c14e:	f010 ff8f 	bl	801d070 <iprintf>
 800c152:	f06f 030f 	mvn.w	r3, #15
 800c156:	e00e      	b.n	800c176 <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 800c15c:	683b      	ldr	r3, [r7, #0]
 800c15e:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 800c160:	f107 030c 	add.w	r3, r7, #12
 800c164:	4619      	mov	r1, r3
 800c166:	4809      	ldr	r0, [pc, #36]	@ (800c18c <netconn_send+0x58>)
 800c168:	f7ff fbc8 	bl	800b8fc <netconn_apimsg>
 800c16c:	4603      	mov	r3, r0
 800c16e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800c172:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800c176:	4618      	mov	r0, r3
 800c178:	3730      	adds	r7, #48	@ 0x30
 800c17a:	46bd      	mov	sp, r7
 800c17c:	bd80      	pop	{r7, pc}
 800c17e:	bf00      	nop
 800c180:	0801e540 	.word	0x0801e540
 800c184:	0801e7fc 	.word	0x0801e7fc
 800c188:	0801e598 	.word	0x0801e598
 800c18c:	0800d545 	.word	0x0800d545

0800c190 <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 800c190:	b580      	push	{r7, lr}
 800c192:	b088      	sub	sp, #32
 800c194:	af02      	add	r7, sp, #8
 800c196:	60f8      	str	r0, [r7, #12]
 800c198:	60b9      	str	r1, [r7, #8]
 800c19a:	607a      	str	r2, [r7, #4]
 800c19c:	70fb      	strb	r3, [r7, #3]
  struct netvector vector;
  vector.ptr = dataptr;
 800c19e:	68bb      	ldr	r3, [r7, #8]
 800c1a0:	613b      	str	r3, [r7, #16]
  vector.len = size;
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	617b      	str	r3, [r7, #20]
  return netconn_write_vectors_partly(conn, &vector, 1, apiflags, bytes_written);
 800c1a6:	78fa      	ldrb	r2, [r7, #3]
 800c1a8:	f107 0110 	add.w	r1, r7, #16
 800c1ac:	6a3b      	ldr	r3, [r7, #32]
 800c1ae:	9300      	str	r3, [sp, #0]
 800c1b0:	4613      	mov	r3, r2
 800c1b2:	2201      	movs	r2, #1
 800c1b4:	68f8      	ldr	r0, [r7, #12]
 800c1b6:	f000 f805 	bl	800c1c4 <netconn_write_vectors_partly>
 800c1ba:	4603      	mov	r3, r0
}
 800c1bc:	4618      	mov	r0, r3
 800c1be:	3718      	adds	r7, #24
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	bd80      	pop	{r7, pc}

0800c1c4 <netconn_write_vectors_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_vectors_partly(struct netconn *conn, struct netvector *vectors, u16_t vectorcnt,
                             u8_t apiflags, size_t *bytes_written)
{
 800c1c4:	b580      	push	{r7, lr}
 800c1c6:	b092      	sub	sp, #72	@ 0x48
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	60f8      	str	r0, [r7, #12]
 800c1cc:	60b9      	str	r1, [r7, #8]
 800c1ce:	4611      	mov	r1, r2
 800c1d0:	461a      	mov	r2, r3
 800c1d2:	460b      	mov	r3, r1
 800c1d4:	80fb      	strh	r3, [r7, #6]
 800c1d6:	4613      	mov	r3, r2
 800c1d8:	717b      	strb	r3, [r7, #5]
  err_t err;
  u8_t dontblock;
  size_t size;
  int i;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d109      	bne.n	800c1f4 <netconn_write_vectors_partly+0x30>
 800c1e0:	4b4e      	ldr	r3, [pc, #312]	@ (800c31c <netconn_write_vectors_partly+0x158>)
 800c1e2:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800c1e6:	494e      	ldr	r1, [pc, #312]	@ (800c320 <netconn_write_vectors_partly+0x15c>)
 800c1e8:	484e      	ldr	r0, [pc, #312]	@ (800c324 <netconn_write_vectors_partly+0x160>)
 800c1ea:	f010 ff41 	bl	801d070 <iprintf>
 800c1ee:	f06f 030f 	mvn.w	r3, #15
 800c1f2:	e08e      	b.n	800c312 <netconn_write_vectors_partly+0x14e>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP), return ERR_VAL;);
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	781b      	ldrb	r3, [r3, #0]
 800c1f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c1fc:	2b10      	cmp	r3, #16
 800c1fe:	d009      	beq.n	800c214 <netconn_write_vectors_partly+0x50>
 800c200:	4b46      	ldr	r3, [pc, #280]	@ (800c31c <netconn_write_vectors_partly+0x158>)
 800c202:	f240 32ef 	movw	r2, #1007	@ 0x3ef
 800c206:	4948      	ldr	r1, [pc, #288]	@ (800c328 <netconn_write_vectors_partly+0x164>)
 800c208:	4846      	ldr	r0, [pc, #280]	@ (800c324 <netconn_write_vectors_partly+0x160>)
 800c20a:	f010 ff31 	bl	801d070 <iprintf>
 800c20e:	f06f 0305 	mvn.w	r3, #5
 800c212:	e07e      	b.n	800c312 <netconn_write_vectors_partly+0x14e>
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	7f1b      	ldrb	r3, [r3, #28]
 800c218:	f003 0302 	and.w	r3, r3, #2
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d104      	bne.n	800c22a <netconn_write_vectors_partly+0x66>
 800c220:	797b      	ldrb	r3, [r7, #5]
 800c222:	f003 0304 	and.w	r3, r3, #4
 800c226:	2b00      	cmp	r3, #0
 800c228:	d001      	beq.n	800c22e <netconn_write_vectors_partly+0x6a>
 800c22a:	2301      	movs	r3, #1
 800c22c:	e000      	b.n	800c230 <netconn_write_vectors_partly+0x6c>
 800c22e:	2300      	movs	r3, #0
 800c230:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 800c234:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d005      	beq.n	800c248 <netconn_write_vectors_partly+0x84>
 800c23c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d102      	bne.n	800c248 <netconn_write_vectors_partly+0x84>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 800c242:	f06f 0305 	mvn.w	r3, #5
 800c246:	e064      	b.n	800c312 <netconn_write_vectors_partly+0x14e>
  }

  /* sum up the total size */
  size = 0;
 800c248:	2300      	movs	r3, #0
 800c24a:	647b      	str	r3, [r7, #68]	@ 0x44
  for (i = 0; i < vectorcnt; i++) {
 800c24c:	2300      	movs	r3, #0
 800c24e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c250:	e015      	b.n	800c27e <netconn_write_vectors_partly+0xba>
    size += vectors[i].len;
 800c252:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c254:	00db      	lsls	r3, r3, #3
 800c256:	68ba      	ldr	r2, [r7, #8]
 800c258:	4413      	add	r3, r2
 800c25a:	685b      	ldr	r3, [r3, #4]
 800c25c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c25e:	4413      	add	r3, r2
 800c260:	647b      	str	r3, [r7, #68]	@ 0x44
    if (size < vectors[i].len) {
 800c262:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c264:	00db      	lsls	r3, r3, #3
 800c266:	68ba      	ldr	r2, [r7, #8]
 800c268:	4413      	add	r3, r2
 800c26a:	685b      	ldr	r3, [r3, #4]
 800c26c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c26e:	429a      	cmp	r2, r3
 800c270:	d202      	bcs.n	800c278 <netconn_write_vectors_partly+0xb4>
      /* overflow */
      return ERR_VAL;
 800c272:	f06f 0305 	mvn.w	r3, #5
 800c276:	e04c      	b.n	800c312 <netconn_write_vectors_partly+0x14e>
  for (i = 0; i < vectorcnt; i++) {
 800c278:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c27a:	3301      	adds	r3, #1
 800c27c:	643b      	str	r3, [r7, #64]	@ 0x40
 800c27e:	88fb      	ldrh	r3, [r7, #6]
 800c280:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c282:	429a      	cmp	r2, r3
 800c284:	dbe5      	blt.n	800c252 <netconn_write_vectors_partly+0x8e>
    }
  }
  if (size == 0) {
 800c286:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d101      	bne.n	800c290 <netconn_write_vectors_partly+0xcc>
    return ERR_OK;
 800c28c:	2300      	movs	r3, #0
 800c28e:	e040      	b.n	800c312 <netconn_write_vectors_partly+0x14e>
  } else if (size > SSIZE_MAX) {
 800c290:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c292:	2b00      	cmp	r3, #0
 800c294:	da0a      	bge.n	800c2ac <netconn_write_vectors_partly+0xe8>
    ssize_t limited;
    /* this is required by the socket layer (cannot send full size_t range) */
    if (!bytes_written) {
 800c296:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d102      	bne.n	800c2a2 <netconn_write_vectors_partly+0xde>
      return ERR_VAL;
 800c29c:	f06f 0305 	mvn.w	r3, #5
 800c2a0:	e037      	b.n	800c312 <netconn_write_vectors_partly+0x14e>
    }
    /* limit the amount of data to send */
    limited = SSIZE_MAX;
 800c2a2:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800c2a6:	63bb      	str	r3, [r7, #56]	@ 0x38
    size = (size_t)limited;
 800c2a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2aa:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.w.vector = vectors;
 800c2b0:	68bb      	ldr	r3, [r7, #8]
 800c2b2:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.w.vector_cnt = vectorcnt;
 800c2b4:	88fb      	ldrh	r3, [r7, #6]
 800c2b6:	843b      	strh	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.vector_off = 0;
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	627b      	str	r3, [r7, #36]	@ 0x24
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 800c2bc:	797b      	ldrb	r3, [r7, #5]
 800c2be:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  API_MSG_VAR_REF(msg).msg.w.len = size;
 800c2c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c2c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  API_MSG_VAR_REF(msg).msg.w.offset = 0;
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 800c2ca:	f107 0314 	add.w	r3, r7, #20
 800c2ce:	4619      	mov	r1, r3
 800c2d0:	4816      	ldr	r0, [pc, #88]	@ (800c32c <netconn_write_vectors_partly+0x168>)
 800c2d2:	f7ff fb13 	bl	800b8fc <netconn_apimsg>
 800c2d6:	4603      	mov	r3, r0
 800c2d8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (err == ERR_OK) {
 800c2dc:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d114      	bne.n	800c30e <netconn_write_vectors_partly+0x14a>
    if (bytes_written != NULL) {
 800c2e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d002      	beq.n	800c2f0 <netconn_write_vectors_partly+0x12c>
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.offset;
 800c2ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c2ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c2ee:	601a      	str	r2, [r3, #0]
    }
    /* for blocking, check all requested bytes were written, NOTE: send_timeout is
       treated as dontblock (see dontblock assignment above) */
    if (!dontblock) {
 800c2f0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d10a      	bne.n	800c30e <netconn_write_vectors_partly+0x14a>
      LWIP_ASSERT("do_write failed to write all bytes", API_MSG_VAR_REF(msg).msg.w.offset == size);
 800c2f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c2fc:	429a      	cmp	r2, r3
 800c2fe:	d006      	beq.n	800c30e <netconn_write_vectors_partly+0x14a>
 800c300:	4b06      	ldr	r3, [pc, #24]	@ (800c31c <netconn_write_vectors_partly+0x158>)
 800c302:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800c306:	490a      	ldr	r1, [pc, #40]	@ (800c330 <netconn_write_vectors_partly+0x16c>)
 800c308:	4806      	ldr	r0, [pc, #24]	@ (800c324 <netconn_write_vectors_partly+0x160>)
 800c30a:	f010 feb1 	bl	801d070 <iprintf>
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 800c30e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800c312:	4618      	mov	r0, r3
 800c314:	3748      	adds	r7, #72	@ 0x48
 800c316:	46bd      	mov	sp, r7
 800c318:	bd80      	pop	{r7, pc}
 800c31a:	bf00      	nop
 800c31c:	0801e540 	.word	0x0801e540
 800c320:	0801e818 	.word	0x0801e818
 800c324:	0801e598 	.word	0x0801e598
 800c328:	0801e834 	.word	0x0801e834
 800c32c:	0800d9e1 	.word	0x0800d9e1
 800c330:	0801e858 	.word	0x0801e858

0800c334 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800c334:	b580      	push	{r7, lr}
 800c336:	b08c      	sub	sp, #48	@ 0x30
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
 800c33c:	460b      	mov	r3, r1
 800c33e:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2b00      	cmp	r3, #0
 800c344:	d109      	bne.n	800c35a <netconn_close_shutdown+0x26>
 800c346:	4b0f      	ldr	r3, [pc, #60]	@ (800c384 <netconn_close_shutdown+0x50>)
 800c348:	f240 4247 	movw	r2, #1095	@ 0x447
 800c34c:	490e      	ldr	r1, [pc, #56]	@ (800c388 <netconn_close_shutdown+0x54>)
 800c34e:	480f      	ldr	r0, [pc, #60]	@ (800c38c <netconn_close_shutdown+0x58>)
 800c350:	f010 fe8e 	bl	801d070 <iprintf>
 800c354:	f06f 030f 	mvn.w	r3, #15
 800c358:	e010      	b.n	800c37c <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800c35e:	78fb      	ldrb	r3, [r7, #3]
 800c360:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800c362:	2329      	movs	r3, #41	@ 0x29
 800c364:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800c366:	f107 030c 	add.w	r3, r7, #12
 800c36a:	4619      	mov	r1, r3
 800c36c:	4808      	ldr	r0, [pc, #32]	@ (800c390 <netconn_close_shutdown+0x5c>)
 800c36e:	f7ff fac5 	bl	800b8fc <netconn_apimsg>
 800c372:	4603      	mov	r3, r0
 800c374:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800c378:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800c37c:	4618      	mov	r0, r3
 800c37e:	3730      	adds	r7, #48	@ 0x30
 800c380:	46bd      	mov	sp, r7
 800c382:	bd80      	pop	{r7, pc}
 800c384:	0801e540 	.word	0x0801e540
 800c388:	0801e87c 	.word	0x0801e87c
 800c38c:	0801e598 	.word	0x0801e598
 800c390:	0800dc05 	.word	0x0800dc05

0800c394 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b084      	sub	sp, #16
 800c398:	af00      	add	r7, sp, #0
 800c39a:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d101      	bne.n	800c3a6 <netconn_err+0x12>
    return ERR_OK;
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	e00d      	b.n	800c3c2 <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800c3a6:	f010 fc87 	bl	801ccb8 <sys_arch_protect>
 800c3aa:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	7a1b      	ldrb	r3, [r3, #8]
 800c3b0:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800c3b8:	68f8      	ldr	r0, [r7, #12]
 800c3ba:	f010 fc8b 	bl	801ccd4 <sys_arch_unprotect>
  return err;
 800c3be:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	3710      	adds	r7, #16
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	bd80      	pop	{r7, pc}
	...

0800c3cc <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b082      	sub	sp, #8
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	4603      	mov	r3, r0
 800c3d4:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800c3d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c3da:	f113 0f0d 	cmn.w	r3, #13
 800c3de:	d009      	beq.n	800c3f4 <lwip_netconn_err_to_msg+0x28>
 800c3e0:	f113 0f0d 	cmn.w	r3, #13
 800c3e4:	dc0c      	bgt.n	800c400 <lwip_netconn_err_to_msg+0x34>
 800c3e6:	f113 0f0f 	cmn.w	r3, #15
 800c3ea:	d007      	beq.n	800c3fc <lwip_netconn_err_to_msg+0x30>
 800c3ec:	f113 0f0e 	cmn.w	r3, #14
 800c3f0:	d002      	beq.n	800c3f8 <lwip_netconn_err_to_msg+0x2c>
 800c3f2:	e005      	b.n	800c400 <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800c3f4:	4b0a      	ldr	r3, [pc, #40]	@ (800c420 <lwip_netconn_err_to_msg+0x54>)
 800c3f6:	e00e      	b.n	800c416 <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800c3f8:	4b0a      	ldr	r3, [pc, #40]	@ (800c424 <lwip_netconn_err_to_msg+0x58>)
 800c3fa:	e00c      	b.n	800c416 <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800c3fc:	4b0a      	ldr	r3, [pc, #40]	@ (800c428 <lwip_netconn_err_to_msg+0x5c>)
 800c3fe:	e00a      	b.n	800c416 <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800c400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c404:	2b00      	cmp	r3, #0
 800c406:	d005      	beq.n	800c414 <lwip_netconn_err_to_msg+0x48>
 800c408:	4b08      	ldr	r3, [pc, #32]	@ (800c42c <lwip_netconn_err_to_msg+0x60>)
 800c40a:	227d      	movs	r2, #125	@ 0x7d
 800c40c:	4908      	ldr	r1, [pc, #32]	@ (800c430 <lwip_netconn_err_to_msg+0x64>)
 800c40e:	4809      	ldr	r0, [pc, #36]	@ (800c434 <lwip_netconn_err_to_msg+0x68>)
 800c410:	f010 fe2e 	bl	801d070 <iprintf>
      return NULL;
 800c414:	2300      	movs	r3, #0
  }
}
 800c416:	4618      	mov	r0, r3
 800c418:	3708      	adds	r7, #8
 800c41a:	46bd      	mov	sp, r7
 800c41c:	bd80      	pop	{r7, pc}
 800c41e:	bf00      	nop
 800c420:	080221ac 	.word	0x080221ac
 800c424:	080221ad 	.word	0x080221ad
 800c428:	080221ae 	.word	0x080221ae
 800c42c:	0801e898 	.word	0x0801e898
 800c430:	0801e8cc 	.word	0x0801e8cc
 800c434:	0801e8dc 	.word	0x0801e8dc

0800c438 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b082      	sub	sp, #8
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
 800c440:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800c442:	683b      	ldr	r3, [r7, #0]
 800c444:	2b00      	cmp	r3, #0
 800c446:	d105      	bne.n	800c454 <lwip_netconn_is_err_msg+0x1c>
 800c448:	4b12      	ldr	r3, [pc, #72]	@ (800c494 <lwip_netconn_is_err_msg+0x5c>)
 800c44a:	2285      	movs	r2, #133	@ 0x85
 800c44c:	4912      	ldr	r1, [pc, #72]	@ (800c498 <lwip_netconn_is_err_msg+0x60>)
 800c44e:	4813      	ldr	r0, [pc, #76]	@ (800c49c <lwip_netconn_is_err_msg+0x64>)
 800c450:	f010 fe0e 	bl	801d070 <iprintf>

  if (msg == &netconn_aborted) {
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	4a12      	ldr	r2, [pc, #72]	@ (800c4a0 <lwip_netconn_is_err_msg+0x68>)
 800c458:	4293      	cmp	r3, r2
 800c45a:	d104      	bne.n	800c466 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800c45c:	683b      	ldr	r3, [r7, #0]
 800c45e:	22f3      	movs	r2, #243	@ 0xf3
 800c460:	701a      	strb	r2, [r3, #0]
    return 1;
 800c462:	2301      	movs	r3, #1
 800c464:	e012      	b.n	800c48c <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	4a0e      	ldr	r2, [pc, #56]	@ (800c4a4 <lwip_netconn_is_err_msg+0x6c>)
 800c46a:	4293      	cmp	r3, r2
 800c46c:	d104      	bne.n	800c478 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	22f2      	movs	r2, #242	@ 0xf2
 800c472:	701a      	strb	r2, [r3, #0]
    return 1;
 800c474:	2301      	movs	r3, #1
 800c476:	e009      	b.n	800c48c <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	4a0b      	ldr	r2, [pc, #44]	@ (800c4a8 <lwip_netconn_is_err_msg+0x70>)
 800c47c:	4293      	cmp	r3, r2
 800c47e:	d104      	bne.n	800c48a <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800c480:	683b      	ldr	r3, [r7, #0]
 800c482:	22f1      	movs	r2, #241	@ 0xf1
 800c484:	701a      	strb	r2, [r3, #0]
    return 1;
 800c486:	2301      	movs	r3, #1
 800c488:	e000      	b.n	800c48c <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800c48a:	2300      	movs	r3, #0
}
 800c48c:	4618      	mov	r0, r3
 800c48e:	3708      	adds	r7, #8
 800c490:	46bd      	mov	sp, r7
 800c492:	bd80      	pop	{r7, pc}
 800c494:	0801e898 	.word	0x0801e898
 800c498:	0801e904 	.word	0x0801e904
 800c49c:	0801e8dc 	.word	0x0801e8dc
 800c4a0:	080221ac 	.word	0x080221ac
 800c4a4:	080221ad 	.word	0x080221ad
 800c4a8:	080221ae 	.word	0x080221ae

0800c4ac <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800c4ac:	b580      	push	{r7, lr}
 800c4ae:	b088      	sub	sp, #32
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	60f8      	str	r0, [r7, #12]
 800c4b4:	60b9      	str	r1, [r7, #8]
 800c4b6:	607a      	str	r2, [r7, #4]
 800c4b8:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800c4ba:	68bb      	ldr	r3, [r7, #8]
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d105      	bne.n	800c4cc <recv_udp+0x20>
 800c4c0:	4b34      	ldr	r3, [pc, #208]	@ (800c594 <recv_udp+0xe8>)
 800c4c2:	22e5      	movs	r2, #229	@ 0xe5
 800c4c4:	4934      	ldr	r1, [pc, #208]	@ (800c598 <recv_udp+0xec>)
 800c4c6:	4835      	ldr	r0, [pc, #212]	@ (800c59c <recv_udp+0xf0>)
 800c4c8:	f010 fdd2 	bl	801d070 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d105      	bne.n	800c4de <recv_udp+0x32>
 800c4d2:	4b30      	ldr	r3, [pc, #192]	@ (800c594 <recv_udp+0xe8>)
 800c4d4:	22e6      	movs	r2, #230	@ 0xe6
 800c4d6:	4932      	ldr	r1, [pc, #200]	@ (800c5a0 <recv_udp+0xf4>)
 800c4d8:	4830      	ldr	r0, [pc, #192]	@ (800c59c <recv_udp+0xf0>)
 800c4da:	f010 fdc9 	bl	801d070 <iprintf>
  conn = (struct netconn *)arg;
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800c4e2:	69fb      	ldr	r3, [r7, #28]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d103      	bne.n	800c4f0 <recv_udp+0x44>
    pbuf_free(p);
 800c4e8:	6878      	ldr	r0, [r7, #4]
 800c4ea:	f004 fe79 	bl	80111e0 <pbuf_free>
    return;
 800c4ee:	e04d      	b.n	800c58c <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800c4f0:	69fb      	ldr	r3, [r7, #28]
 800c4f2:	685b      	ldr	r3, [r3, #4]
 800c4f4:	68ba      	ldr	r2, [r7, #8]
 800c4f6:	429a      	cmp	r2, r3
 800c4f8:	d005      	beq.n	800c506 <recv_udp+0x5a>
 800c4fa:	4b26      	ldr	r3, [pc, #152]	@ (800c594 <recv_udp+0xe8>)
 800c4fc:	22ee      	movs	r2, #238	@ 0xee
 800c4fe:	4929      	ldr	r1, [pc, #164]	@ (800c5a4 <recv_udp+0xf8>)
 800c500:	4826      	ldr	r0, [pc, #152]	@ (800c59c <recv_udp+0xf0>)
 800c502:	f010 fdb5 	bl	801d070 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800c506:	69fb      	ldr	r3, [r7, #28]
 800c508:	3310      	adds	r3, #16
 800c50a:	4618      	mov	r0, r3
 800c50c:	f010 fab9 	bl	801ca82 <sys_mbox_valid>
 800c510:	4603      	mov	r3, r0
 800c512:	2b00      	cmp	r3, #0
 800c514:	d103      	bne.n	800c51e <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800c516:	6878      	ldr	r0, [r7, #4]
 800c518:	f004 fe62 	bl	80111e0 <pbuf_free>
    return;
 800c51c:	e036      	b.n	800c58c <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800c51e:	2006      	movs	r0, #6
 800c520:	f003 fece 	bl	80102c0 <memp_malloc>
 800c524:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800c526:	69bb      	ldr	r3, [r7, #24]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d103      	bne.n	800c534 <recv_udp+0x88>
    pbuf_free(p);
 800c52c:	6878      	ldr	r0, [r7, #4]
 800c52e:	f004 fe57 	bl	80111e0 <pbuf_free>
    return;
 800c532:	e02b      	b.n	800c58c <recv_udp+0xe0>
  } else {
    buf->p = p;
 800c534:	69bb      	ldr	r3, [r7, #24]
 800c536:	687a      	ldr	r2, [r7, #4]
 800c538:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800c53a:	69bb      	ldr	r3, [r7, #24]
 800c53c:	687a      	ldr	r2, [r7, #4]
 800c53e:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800c540:	683b      	ldr	r3, [r7, #0]
 800c542:	2b00      	cmp	r3, #0
 800c544:	d002      	beq.n	800c54c <recv_udp+0xa0>
 800c546:	683b      	ldr	r3, [r7, #0]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	e000      	b.n	800c54e <recv_udp+0xa2>
 800c54c:	2300      	movs	r3, #0
 800c54e:	69ba      	ldr	r2, [r7, #24]
 800c550:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800c552:	69bb      	ldr	r3, [r7, #24]
 800c554:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800c556:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	891b      	ldrh	r3, [r3, #8]
 800c55c:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800c55e:	69fb      	ldr	r3, [r7, #28]
 800c560:	3310      	adds	r3, #16
 800c562:	69b9      	ldr	r1, [r7, #24]
 800c564:	4618      	mov	r0, r3
 800c566:	f010 fa17 	bl	801c998 <sys_mbox_trypost>
 800c56a:	4603      	mov	r3, r0
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d003      	beq.n	800c578 <recv_udp+0xcc>
    netbuf_delete(buf);
 800c570:	69b8      	ldr	r0, [r7, #24]
 800c572:	f001 fbf1 	bl	800dd58 <netbuf_delete>
    return;
 800c576:	e009      	b.n	800c58c <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800c578:	69fb      	ldr	r3, [r7, #28]
 800c57a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d005      	beq.n	800c58c <recv_udp+0xe0>
 800c580:	69fb      	ldr	r3, [r7, #28]
 800c582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c584:	8afa      	ldrh	r2, [r7, #22]
 800c586:	2100      	movs	r1, #0
 800c588:	69f8      	ldr	r0, [r7, #28]
 800c58a:	4798      	blx	r3
  }
}
 800c58c:	3720      	adds	r7, #32
 800c58e:	46bd      	mov	sp, r7
 800c590:	bd80      	pop	{r7, pc}
 800c592:	bf00      	nop
 800c594:	0801e898 	.word	0x0801e898
 800c598:	0801e910 	.word	0x0801e910
 800c59c:	0801e8dc 	.word	0x0801e8dc
 800c5a0:	0801e934 	.word	0x0801e934
 800c5a4:	0801e954 	.word	0x0801e954

0800c5a8 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b088      	sub	sp, #32
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	60f8      	str	r0, [r7, #12]
 800c5b0:	60b9      	str	r1, [r7, #8]
 800c5b2:	607a      	str	r2, [r7, #4]
 800c5b4:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800c5b6:	68bb      	ldr	r3, [r7, #8]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d106      	bne.n	800c5ca <recv_tcp+0x22>
 800c5bc:	4b36      	ldr	r3, [pc, #216]	@ (800c698 <recv_tcp+0xf0>)
 800c5be:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800c5c2:	4936      	ldr	r1, [pc, #216]	@ (800c69c <recv_tcp+0xf4>)
 800c5c4:	4836      	ldr	r0, [pc, #216]	@ (800c6a0 <recv_tcp+0xf8>)
 800c5c6:	f010 fd53 	bl	801d070 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d106      	bne.n	800c5de <recv_tcp+0x36>
 800c5d0:	4b31      	ldr	r3, [pc, #196]	@ (800c698 <recv_tcp+0xf0>)
 800c5d2:	f240 122d 	movw	r2, #301	@ 0x12d
 800c5d6:	4933      	ldr	r1, [pc, #204]	@ (800c6a4 <recv_tcp+0xfc>)
 800c5d8:	4831      	ldr	r0, [pc, #196]	@ (800c6a0 <recv_tcp+0xf8>)
 800c5da:	f010 fd49 	bl	801d070 <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800c5de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d006      	beq.n	800c5f4 <recv_tcp+0x4c>
 800c5e6:	4b2c      	ldr	r3, [pc, #176]	@ (800c698 <recv_tcp+0xf0>)
 800c5e8:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 800c5ec:	492e      	ldr	r1, [pc, #184]	@ (800c6a8 <recv_tcp+0x100>)
 800c5ee:	482c      	ldr	r0, [pc, #176]	@ (800c6a0 <recv_tcp+0xf8>)
 800c5f0:	f010 fd3e 	bl	801d070 <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800c5f8:	697b      	ldr	r3, [r7, #20]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d102      	bne.n	800c604 <recv_tcp+0x5c>
    return ERR_VAL;
 800c5fe:	f06f 0305 	mvn.w	r3, #5
 800c602:	e045      	b.n	800c690 <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800c604:	697b      	ldr	r3, [r7, #20]
 800c606:	685b      	ldr	r3, [r3, #4]
 800c608:	68ba      	ldr	r2, [r7, #8]
 800c60a:	429a      	cmp	r2, r3
 800c60c:	d006      	beq.n	800c61c <recv_tcp+0x74>
 800c60e:	4b22      	ldr	r3, [pc, #136]	@ (800c698 <recv_tcp+0xf0>)
 800c610:	f240 1235 	movw	r2, #309	@ 0x135
 800c614:	4925      	ldr	r1, [pc, #148]	@ (800c6ac <recv_tcp+0x104>)
 800c616:	4822      	ldr	r0, [pc, #136]	@ (800c6a0 <recv_tcp+0xf8>)
 800c618:	f010 fd2a 	bl	801d070 <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800c61c:	697b      	ldr	r3, [r7, #20]
 800c61e:	3310      	adds	r3, #16
 800c620:	4618      	mov	r0, r3
 800c622:	f010 fa2e 	bl	801ca82 <sys_mbox_valid>
 800c626:	4603      	mov	r3, r0
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d10d      	bne.n	800c648 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d008      	beq.n	800c644 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	891b      	ldrh	r3, [r3, #8]
 800c636:	4619      	mov	r1, r3
 800c638:	68b8      	ldr	r0, [r7, #8]
 800c63a:	f005 fdb3 	bl	80121a4 <tcp_recved>
      pbuf_free(p);
 800c63e:	6878      	ldr	r0, [r7, #4]
 800c640:	f004 fdce 	bl	80111e0 <pbuf_free>
    }
    return ERR_OK;
 800c644:	2300      	movs	r3, #0
 800c646:	e023      	b.n	800c690 <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d005      	beq.n	800c65a <recv_tcp+0xb2>
    msg = p;
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	891b      	ldrh	r3, [r3, #8]
 800c656:	83fb      	strh	r3, [r7, #30]
 800c658:	e003      	b.n	800c662 <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800c65a:	4b15      	ldr	r3, [pc, #84]	@ (800c6b0 <recv_tcp+0x108>)
 800c65c:	61bb      	str	r3, [r7, #24]
    len = 0;
 800c65e:	2300      	movs	r3, #0
 800c660:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800c662:	697b      	ldr	r3, [r7, #20]
 800c664:	3310      	adds	r3, #16
 800c666:	69b9      	ldr	r1, [r7, #24]
 800c668:	4618      	mov	r0, r3
 800c66a:	f010 f995 	bl	801c998 <sys_mbox_trypost>
 800c66e:	4603      	mov	r3, r0
 800c670:	2b00      	cmp	r3, #0
 800c672:	d002      	beq.n	800c67a <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800c674:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c678:	e00a      	b.n	800c690 <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800c67a:	697b      	ldr	r3, [r7, #20]
 800c67c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d005      	beq.n	800c68e <recv_tcp+0xe6>
 800c682:	697b      	ldr	r3, [r7, #20]
 800c684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c686:	8bfa      	ldrh	r2, [r7, #30]
 800c688:	2100      	movs	r1, #0
 800c68a:	6978      	ldr	r0, [r7, #20]
 800c68c:	4798      	blx	r3
  }

  return ERR_OK;
 800c68e:	2300      	movs	r3, #0
}
 800c690:	4618      	mov	r0, r3
 800c692:	3720      	adds	r7, #32
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}
 800c698:	0801e898 	.word	0x0801e898
 800c69c:	0801e974 	.word	0x0801e974
 800c6a0:	0801e8dc 	.word	0x0801e8dc
 800c6a4:	0801e998 	.word	0x0801e998
 800c6a8:	0801e9b8 	.word	0x0801e9b8
 800c6ac:	0801e9d0 	.word	0x0801e9d0
 800c6b0:	080221ae 	.word	0x080221ae

0800c6b4 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800c6b4:	b580      	push	{r7, lr}
 800c6b6:	b084      	sub	sp, #16
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	6078      	str	r0, [r7, #4]
 800c6bc:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d106      	bne.n	800c6d6 <poll_tcp+0x22>
 800c6c8:	4b29      	ldr	r3, [pc, #164]	@ (800c770 <poll_tcp+0xbc>)
 800c6ca:	f44f 72b5 	mov.w	r2, #362	@ 0x16a
 800c6ce:	4929      	ldr	r1, [pc, #164]	@ (800c774 <poll_tcp+0xc0>)
 800c6d0:	4829      	ldr	r0, [pc, #164]	@ (800c778 <poll_tcp+0xc4>)
 800c6d2:	f010 fccd 	bl	801d070 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	785b      	ldrb	r3, [r3, #1]
 800c6da:	2b01      	cmp	r3, #1
 800c6dc:	d104      	bne.n	800c6e8 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800c6de:	2101      	movs	r1, #1
 800c6e0:	68f8      	ldr	r0, [r7, #12]
 800c6e2:	f000 ffb1 	bl	800d648 <lwip_netconn_do_writemore>
 800c6e6:	e016      	b.n	800c716 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	785b      	ldrb	r3, [r3, #1]
 800c6ec:	2b04      	cmp	r3, #4
 800c6ee:	d112      	bne.n	800c716 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	6a1b      	ldr	r3, [r3, #32]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d00a      	beq.n	800c70e <poll_tcp+0x5a>
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	6a1b      	ldr	r3, [r3, #32]
 800c6fc:	7a5b      	ldrb	r3, [r3, #9]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d005      	beq.n	800c70e <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	6a1b      	ldr	r3, [r3, #32]
 800c706:	7a5a      	ldrb	r2, [r3, #9]
 800c708:	3a01      	subs	r2, #1
 800c70a:	b2d2      	uxtb	r2, r2
 800c70c:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800c70e:	2101      	movs	r1, #1
 800c710:	68f8      	ldr	r0, [r7, #12]
 800c712:	f000 fbf7 	bl	800cf04 <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	7f1b      	ldrb	r3, [r3, #28]
 800c71a:	f003 0310 	and.w	r3, r3, #16
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d021      	beq.n	800c766 <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	685b      	ldr	r3, [r3, #4]
 800c726:	2b00      	cmp	r3, #0
 800c728:	d01d      	beq.n	800c766 <poll_tcp+0xb2>
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	685b      	ldr	r3, [r3, #4]
 800c72e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800c732:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800c736:	d316      	bcc.n	800c766 <poll_tcp+0xb2>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	685b      	ldr	r3, [r3, #4]
 800c73c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800c740:	2b04      	cmp	r3, #4
 800c742:	d810      	bhi.n	800c766 <poll_tcp+0xb2>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	7f1b      	ldrb	r3, [r3, #28]
 800c748:	f023 0310 	bic.w	r3, r3, #16
 800c74c:	b2da      	uxtb	r2, r3
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c756:	2b00      	cmp	r3, #0
 800c758:	d005      	beq.n	800c766 <poll_tcp+0xb2>
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c75e:	2200      	movs	r2, #0
 800c760:	2102      	movs	r1, #2
 800c762:	68f8      	ldr	r0, [r7, #12]
 800c764:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800c766:	2300      	movs	r3, #0
}
 800c768:	4618      	mov	r0, r3
 800c76a:	3710      	adds	r7, #16
 800c76c:	46bd      	mov	sp, r7
 800c76e:	bd80      	pop	{r7, pc}
 800c770:	0801e898 	.word	0x0801e898
 800c774:	0801e9f0 	.word	0x0801e9f0
 800c778:	0801e8dc 	.word	0x0801e8dc

0800c77c <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800c77c:	b580      	push	{r7, lr}
 800c77e:	b086      	sub	sp, #24
 800c780:	af00      	add	r7, sp, #0
 800c782:	60f8      	str	r0, [r7, #12]
 800c784:	60b9      	str	r1, [r7, #8]
 800c786:	4613      	mov	r3, r2
 800c788:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800c78e:	697b      	ldr	r3, [r7, #20]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d106      	bne.n	800c7a2 <sent_tcp+0x26>
 800c794:	4b20      	ldr	r3, [pc, #128]	@ (800c818 <sent_tcp+0x9c>)
 800c796:	f240 1293 	movw	r2, #403	@ 0x193
 800c79a:	4920      	ldr	r1, [pc, #128]	@ (800c81c <sent_tcp+0xa0>)
 800c79c:	4820      	ldr	r0, [pc, #128]	@ (800c820 <sent_tcp+0xa4>)
 800c79e:	f010 fc67 	bl	801d070 <iprintf>

  if (conn) {
 800c7a2:	697b      	ldr	r3, [r7, #20]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d032      	beq.n	800c80e <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 800c7a8:	697b      	ldr	r3, [r7, #20]
 800c7aa:	785b      	ldrb	r3, [r3, #1]
 800c7ac:	2b01      	cmp	r3, #1
 800c7ae:	d104      	bne.n	800c7ba <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800c7b0:	2101      	movs	r1, #1
 800c7b2:	6978      	ldr	r0, [r7, #20]
 800c7b4:	f000 ff48 	bl	800d648 <lwip_netconn_do_writemore>
 800c7b8:	e007      	b.n	800c7ca <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800c7ba:	697b      	ldr	r3, [r7, #20]
 800c7bc:	785b      	ldrb	r3, [r3, #1]
 800c7be:	2b04      	cmp	r3, #4
 800c7c0:	d103      	bne.n	800c7ca <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800c7c2:	2101      	movs	r1, #1
 800c7c4:	6978      	ldr	r0, [r7, #20]
 800c7c6:	f000 fb9d 	bl	800cf04 <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800c7ca:	697b      	ldr	r3, [r7, #20]
 800c7cc:	685b      	ldr	r3, [r3, #4]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d01d      	beq.n	800c80e <sent_tcp+0x92>
 800c7d2:	697b      	ldr	r3, [r7, #20]
 800c7d4:	685b      	ldr	r3, [r3, #4]
 800c7d6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800c7da:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800c7de:	d316      	bcc.n	800c80e <sent_tcp+0x92>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800c7e0:	697b      	ldr	r3, [r7, #20]
 800c7e2:	685b      	ldr	r3, [r3, #4]
 800c7e4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800c7e8:	2b04      	cmp	r3, #4
 800c7ea:	d810      	bhi.n	800c80e <sent_tcp+0x92>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800c7ec:	697b      	ldr	r3, [r7, #20]
 800c7ee:	7f1b      	ldrb	r3, [r3, #28]
 800c7f0:	f023 0310 	bic.w	r3, r3, #16
 800c7f4:	b2da      	uxtb	r2, r3
 800c7f6:	697b      	ldr	r3, [r7, #20]
 800c7f8:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800c7fa:	697b      	ldr	r3, [r7, #20]
 800c7fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d005      	beq.n	800c80e <sent_tcp+0x92>
 800c802:	697b      	ldr	r3, [r7, #20]
 800c804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c806:	88fa      	ldrh	r2, [r7, #6]
 800c808:	2102      	movs	r1, #2
 800c80a:	6978      	ldr	r0, [r7, #20]
 800c80c:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800c80e:	2300      	movs	r3, #0
}
 800c810:	4618      	mov	r0, r3
 800c812:	3718      	adds	r7, #24
 800c814:	46bd      	mov	sp, r7
 800c816:	bd80      	pop	{r7, pc}
 800c818:	0801e898 	.word	0x0801e898
 800c81c:	0801e9f0 	.word	0x0801e9f0
 800c820:	0801e8dc 	.word	0x0801e8dc

0800c824 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800c824:	b580      	push	{r7, lr}
 800c826:	b088      	sub	sp, #32
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
 800c82c:	460b      	mov	r3, r1
 800c82e:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800c834:	69fb      	ldr	r3, [r7, #28]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d106      	bne.n	800c848 <err_tcp+0x24>
 800c83a:	4b5f      	ldr	r3, [pc, #380]	@ (800c9b8 <err_tcp+0x194>)
 800c83c:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 800c840:	495e      	ldr	r1, [pc, #376]	@ (800c9bc <err_tcp+0x198>)
 800c842:	485f      	ldr	r0, [pc, #380]	@ (800c9c0 <err_tcp+0x19c>)
 800c844:	f010 fc14 	bl	801d070 <iprintf>

  SYS_ARCH_PROTECT(lev);
 800c848:	f010 fa36 	bl	801ccb8 <sys_arch_protect>
 800c84c:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800c84e:	69fb      	ldr	r3, [r7, #28]
 800c850:	2200      	movs	r2, #0
 800c852:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800c854:	69fb      	ldr	r3, [r7, #28]
 800c856:	78fa      	ldrb	r2, [r7, #3]
 800c858:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800c85a:	69fb      	ldr	r3, [r7, #28]
 800c85c:	7f1b      	ldrb	r3, [r3, #28]
 800c85e:	f043 0301 	orr.w	r3, r3, #1
 800c862:	b2da      	uxtb	r2, r3
 800c864:	69fb      	ldr	r3, [r7, #28]
 800c866:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800c868:	69fb      	ldr	r3, [r7, #28]
 800c86a:	785b      	ldrb	r3, [r3, #1]
 800c86c:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800c86e:	69fb      	ldr	r3, [r7, #28]
 800c870:	2200      	movs	r2, #0
 800c872:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800c874:	69b8      	ldr	r0, [r7, #24]
 800c876:	f010 fa2d 	bl	801ccd4 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800c87a:	69fb      	ldr	r3, [r7, #28]
 800c87c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d005      	beq.n	800c88e <err_tcp+0x6a>
 800c882:	69fb      	ldr	r3, [r7, #28]
 800c884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c886:	2200      	movs	r2, #0
 800c888:	2104      	movs	r1, #4
 800c88a:	69f8      	ldr	r0, [r7, #28]
 800c88c:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800c88e:	69fb      	ldr	r3, [r7, #28]
 800c890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c892:	2b00      	cmp	r3, #0
 800c894:	d005      	beq.n	800c8a2 <err_tcp+0x7e>
 800c896:	69fb      	ldr	r3, [r7, #28]
 800c898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c89a:	2200      	movs	r2, #0
 800c89c:	2100      	movs	r1, #0
 800c89e:	69f8      	ldr	r0, [r7, #28]
 800c8a0:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800c8a2:	69fb      	ldr	r3, [r7, #28]
 800c8a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d005      	beq.n	800c8b6 <err_tcp+0x92>
 800c8aa:	69fb      	ldr	r3, [r7, #28]
 800c8ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8ae:	2200      	movs	r2, #0
 800c8b0:	2102      	movs	r1, #2
 800c8b2:	69f8      	ldr	r0, [r7, #28]
 800c8b4:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800c8b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	f7ff fd86 	bl	800c3cc <lwip_netconn_err_to_msg>
 800c8c0:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800c8c2:	69fb      	ldr	r3, [r7, #28]
 800c8c4:	3310      	adds	r3, #16
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	f010 f8db 	bl	801ca82 <sys_mbox_valid>
 800c8cc:	4603      	mov	r3, r0
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d005      	beq.n	800c8de <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800c8d2:	69fb      	ldr	r3, [r7, #28]
 800c8d4:	3310      	adds	r3, #16
 800c8d6:	6939      	ldr	r1, [r7, #16]
 800c8d8:	4618      	mov	r0, r3
 800c8da:	f010 f85d 	bl	801c998 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800c8de:	69fb      	ldr	r3, [r7, #28]
 800c8e0:	3314      	adds	r3, #20
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	f010 f8cd 	bl	801ca82 <sys_mbox_valid>
 800c8e8:	4603      	mov	r3, r0
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d005      	beq.n	800c8fa <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800c8ee:	69fb      	ldr	r3, [r7, #28]
 800c8f0:	3314      	adds	r3, #20
 800c8f2:	6939      	ldr	r1, [r7, #16]
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	f010 f84f 	bl	801c998 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800c8fa:	7dfb      	ldrb	r3, [r7, #23]
 800c8fc:	2b01      	cmp	r3, #1
 800c8fe:	d005      	beq.n	800c90c <err_tcp+0xe8>
 800c900:	7dfb      	ldrb	r3, [r7, #23]
 800c902:	2b04      	cmp	r3, #4
 800c904:	d002      	beq.n	800c90c <err_tcp+0xe8>
 800c906:	7dfb      	ldrb	r3, [r7, #23]
 800c908:	2b03      	cmp	r3, #3
 800c90a:	d143      	bne.n	800c994 <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800c90c:	69fb      	ldr	r3, [r7, #28]
 800c90e:	7f1b      	ldrb	r3, [r3, #28]
 800c910:	f003 0304 	and.w	r3, r3, #4
 800c914:	2b00      	cmp	r3, #0
 800c916:	bf14      	ite	ne
 800c918:	2301      	movne	r3, #1
 800c91a:	2300      	moveq	r3, #0
 800c91c:	b2db      	uxtb	r3, r3
 800c91e:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800c920:	69fb      	ldr	r3, [r7, #28]
 800c922:	7f1b      	ldrb	r3, [r3, #28]
 800c924:	f023 0304 	bic.w	r3, r3, #4
 800c928:	b2da      	uxtb	r2, r3
 800c92a:	69fb      	ldr	r3, [r7, #28]
 800c92c:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d13b      	bne.n	800c9ac <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800c934:	69fb      	ldr	r3, [r7, #28]
 800c936:	6a1b      	ldr	r3, [r3, #32]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d106      	bne.n	800c94a <err_tcp+0x126>
 800c93c:	4b1e      	ldr	r3, [pc, #120]	@ (800c9b8 <err_tcp+0x194>)
 800c93e:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800c942:	4920      	ldr	r1, [pc, #128]	@ (800c9c4 <err_tcp+0x1a0>)
 800c944:	481e      	ldr	r0, [pc, #120]	@ (800c9c0 <err_tcp+0x19c>)
 800c946:	f010 fb93 	bl	801d070 <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800c94a:	7dfb      	ldrb	r3, [r7, #23]
 800c94c:	2b04      	cmp	r3, #4
 800c94e:	d104      	bne.n	800c95a <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800c950:	69fb      	ldr	r3, [r7, #28]
 800c952:	6a1b      	ldr	r3, [r3, #32]
 800c954:	2200      	movs	r2, #0
 800c956:	711a      	strb	r2, [r3, #4]
 800c958:	e003      	b.n	800c962 <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800c95a:	69fb      	ldr	r3, [r7, #28]
 800c95c:	6a1b      	ldr	r3, [r3, #32]
 800c95e:	78fa      	ldrb	r2, [r7, #3]
 800c960:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800c962:	69fb      	ldr	r3, [r7, #28]
 800c964:	6a1b      	ldr	r3, [r3, #32]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	330c      	adds	r3, #12
 800c96a:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800c96c:	68b8      	ldr	r0, [r7, #8]
 800c96e:	f010 f919 	bl	801cba4 <sys_sem_valid>
 800c972:	4603      	mov	r3, r0
 800c974:	2b00      	cmp	r3, #0
 800c976:	d106      	bne.n	800c986 <err_tcp+0x162>
 800c978:	4b0f      	ldr	r3, [pc, #60]	@ (800c9b8 <err_tcp+0x194>)
 800c97a:	f240 12ef 	movw	r2, #495	@ 0x1ef
 800c97e:	4912      	ldr	r1, [pc, #72]	@ (800c9c8 <err_tcp+0x1a4>)
 800c980:	480f      	ldr	r0, [pc, #60]	@ (800c9c0 <err_tcp+0x19c>)
 800c982:	f010 fb75 	bl	801d070 <iprintf>
      conn->current_msg = NULL;
 800c986:	69fb      	ldr	r3, [r7, #28]
 800c988:	2200      	movs	r2, #0
 800c98a:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800c98c:	68b8      	ldr	r0, [r7, #8]
 800c98e:	f010 f8ef 	bl	801cb70 <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800c992:	e00b      	b.n	800c9ac <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800c994:	69fb      	ldr	r3, [r7, #28]
 800c996:	6a1b      	ldr	r3, [r3, #32]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d008      	beq.n	800c9ae <err_tcp+0x18a>
 800c99c:	4b06      	ldr	r3, [pc, #24]	@ (800c9b8 <err_tcp+0x194>)
 800c99e:	f240 12f7 	movw	r2, #503	@ 0x1f7
 800c9a2:	490a      	ldr	r1, [pc, #40]	@ (800c9cc <err_tcp+0x1a8>)
 800c9a4:	4806      	ldr	r0, [pc, #24]	@ (800c9c0 <err_tcp+0x19c>)
 800c9a6:	f010 fb63 	bl	801d070 <iprintf>
  }
}
 800c9aa:	e000      	b.n	800c9ae <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 800c9ac:	bf00      	nop
}
 800c9ae:	bf00      	nop
 800c9b0:	3720      	adds	r7, #32
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bd80      	pop	{r7, pc}
 800c9b6:	bf00      	nop
 800c9b8:	0801e898 	.word	0x0801e898
 800c9bc:	0801e9f0 	.word	0x0801e9f0
 800c9c0:	0801e8dc 	.word	0x0801e8dc
 800c9c4:	0801ea00 	.word	0x0801ea00
 800c9c8:	0801ea1c 	.word	0x0801ea1c
 800c9cc:	0801ea38 	.word	0x0801ea38

0800c9d0 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b084      	sub	sp, #16
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	685b      	ldr	r3, [r3, #4]
 800c9dc:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800c9de:	6879      	ldr	r1, [r7, #4]
 800c9e0:	68f8      	ldr	r0, [r7, #12]
 800c9e2:	f006 faa7 	bl	8012f34 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800c9e6:	490a      	ldr	r1, [pc, #40]	@ (800ca10 <setup_tcp+0x40>)
 800c9e8:	68f8      	ldr	r0, [r7, #12]
 800c9ea:	f006 fab5 	bl	8012f58 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800c9ee:	4909      	ldr	r1, [pc, #36]	@ (800ca14 <setup_tcp+0x44>)
 800c9f0:	68f8      	ldr	r0, [r7, #12]
 800c9f2:	f006 fad3 	bl	8012f9c <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800c9f6:	2202      	movs	r2, #2
 800c9f8:	4907      	ldr	r1, [pc, #28]	@ (800ca18 <setup_tcp+0x48>)
 800c9fa:	68f8      	ldr	r0, [r7, #12]
 800c9fc:	f006 fb2a 	bl	8013054 <tcp_poll>
  tcp_err(pcb, err_tcp);
 800ca00:	4906      	ldr	r1, [pc, #24]	@ (800ca1c <setup_tcp+0x4c>)
 800ca02:	68f8      	ldr	r0, [r7, #12]
 800ca04:	f006 faec 	bl	8012fe0 <tcp_err>
}
 800ca08:	bf00      	nop
 800ca0a:	3710      	adds	r7, #16
 800ca0c:	46bd      	mov	sp, r7
 800ca0e:	bd80      	pop	{r7, pc}
 800ca10:	0800c5a9 	.word	0x0800c5a9
 800ca14:	0800c77d 	.word	0x0800c77d
 800ca18:	0800c6b5 	.word	0x0800c6b5
 800ca1c:	0800c825 	.word	0x0800c825

0800ca20 <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 800ca20:	b590      	push	{r4, r7, lr}
 800ca22:	b089      	sub	sp, #36	@ 0x24
 800ca24:	af00      	add	r7, sp, #0
 800ca26:	60f8      	str	r0, [r7, #12]
 800ca28:	60b9      	str	r1, [r7, #8]
 800ca2a:	4613      	mov	r3, r2
 800ca2c:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800ca32:	69fb      	ldr	r3, [r7, #28]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d102      	bne.n	800ca3e <accept_function+0x1e>
    return ERR_VAL;
 800ca38:	f06f 0305 	mvn.w	r3, #5
 800ca3c:	e0a1      	b.n	800cb82 <accept_function+0x162>
  }
  if (!NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800ca3e:	69fb      	ldr	r3, [r7, #28]
 800ca40:	3314      	adds	r3, #20
 800ca42:	4618      	mov	r0, r3
 800ca44:	f010 f81d 	bl	801ca82 <sys_mbox_valid>
 800ca48:	4603      	mov	r3, r0
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d102      	bne.n	800ca54 <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 800ca4e:	f06f 0305 	mvn.w	r3, #5
 800ca52:	e096      	b.n	800cb82 <accept_function+0x162>
  }

  if (newpcb == NULL) {
 800ca54:	68bb      	ldr	r3, [r7, #8]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d11b      	bne.n	800ca92 <accept_function+0x72>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800ca5a:	69fb      	ldr	r3, [r7, #28]
 800ca5c:	f103 0414 	add.w	r4, r3, #20
 800ca60:	f06f 000c 	mvn.w	r0, #12
 800ca64:	f7ff fcb2 	bl	800c3cc <lwip_netconn_err_to_msg>
 800ca68:	4603      	mov	r3, r0
 800ca6a:	4619      	mov	r1, r3
 800ca6c:	4620      	mov	r0, r4
 800ca6e:	f00f ff93 	bl	801c998 <sys_mbox_trypost>
 800ca72:	4603      	mov	r3, r0
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d109      	bne.n	800ca8c <accept_function+0x6c>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800ca78:	69fb      	ldr	r3, [r7, #28]
 800ca7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d005      	beq.n	800ca8c <accept_function+0x6c>
 800ca80:	69fb      	ldr	r3, [r7, #28]
 800ca82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca84:	2200      	movs	r2, #0
 800ca86:	2100      	movs	r1, #0
 800ca88:	69f8      	ldr	r0, [r7, #28]
 800ca8a:	4798      	blx	r3
    }
    return ERR_VAL;
 800ca8c:	f06f 0305 	mvn.w	r3, #5
 800ca90:	e077      	b.n	800cb82 <accept_function+0x162>
  }
  LWIP_ASSERT("expect newpcb == NULL or err == ERR_OK", err == ERR_OK);
 800ca92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d006      	beq.n	800caa8 <accept_function+0x88>
 800ca9a:	4b3c      	ldr	r3, [pc, #240]	@ (800cb8c <accept_function+0x16c>)
 800ca9c:	f240 222a 	movw	r2, #554	@ 0x22a
 800caa0:	493b      	ldr	r1, [pc, #236]	@ (800cb90 <accept_function+0x170>)
 800caa2:	483c      	ldr	r0, [pc, #240]	@ (800cb94 <accept_function+0x174>)
 800caa4:	f010 fae4 	bl	801d070 <iprintf>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->state: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 800caa8:	69fb      	ldr	r3, [r7, #28]
 800caaa:	781a      	ldrb	r2, [r3, #0]
 800caac:	69fb      	ldr	r3, [r7, #28]
 800caae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cab0:	4619      	mov	r1, r3
 800cab2:	4610      	mov	r0, r2
 800cab4:	f000 f8f0 	bl	800cc98 <netconn_alloc>
 800cab8:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 800caba:	69bb      	ldr	r3, [r7, #24]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d11b      	bne.n	800caf8 <accept_function+0xd8>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800cac0:	69fb      	ldr	r3, [r7, #28]
 800cac2:	f103 0414 	add.w	r4, r3, #20
 800cac6:	f06f 000c 	mvn.w	r0, #12
 800caca:	f7ff fc7f 	bl	800c3cc <lwip_netconn_err_to_msg>
 800cace:	4603      	mov	r3, r0
 800cad0:	4619      	mov	r1, r3
 800cad2:	4620      	mov	r0, r4
 800cad4:	f00f ff60 	bl	801c998 <sys_mbox_trypost>
 800cad8:	4603      	mov	r3, r0
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d109      	bne.n	800caf2 <accept_function+0xd2>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800cade:	69fb      	ldr	r3, [r7, #28]
 800cae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d005      	beq.n	800caf2 <accept_function+0xd2>
 800cae6:	69fb      	ldr	r3, [r7, #28]
 800cae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800caea:	2200      	movs	r2, #0
 800caec:	2100      	movs	r1, #0
 800caee:	69f8      	ldr	r0, [r7, #28]
 800caf0:	4798      	blx	r3
    }
    return ERR_MEM;
 800caf2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800caf6:	e044      	b.n	800cb82 <accept_function+0x162>
  }
  newconn->pcb.tcp = newpcb;
 800caf8:	69bb      	ldr	r3, [r7, #24]
 800cafa:	68ba      	ldr	r2, [r7, #8]
 800cafc:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 800cafe:	69b8      	ldr	r0, [r7, #24]
 800cb00:	f7ff ff66 	bl	800c9d0 <setup_tcp>

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 800cb04:	69fb      	ldr	r3, [r7, #28]
 800cb06:	3314      	adds	r3, #20
 800cb08:	69b9      	ldr	r1, [r7, #24]
 800cb0a:	4618      	mov	r0, r3
 800cb0c:	f00f ff44 	bl	801c998 <sys_mbox_trypost>
 800cb10:	4603      	mov	r3, r0
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d02a      	beq.n	800cb6c <accept_function+0x14c>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb *pcb = newconn->pcb.tcp;
 800cb16:	69bb      	ldr	r3, [r7, #24]
 800cb18:	685b      	ldr	r3, [r3, #4]
 800cb1a:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 800cb1c:	2100      	movs	r1, #0
 800cb1e:	6978      	ldr	r0, [r7, #20]
 800cb20:	f006 fa08 	bl	8012f34 <tcp_arg>
    tcp_recv(pcb, NULL);
 800cb24:	2100      	movs	r1, #0
 800cb26:	6978      	ldr	r0, [r7, #20]
 800cb28:	f006 fa16 	bl	8012f58 <tcp_recv>
    tcp_sent(pcb, NULL);
 800cb2c:	2100      	movs	r1, #0
 800cb2e:	6978      	ldr	r0, [r7, #20]
 800cb30:	f006 fa34 	bl	8012f9c <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 800cb34:	2200      	movs	r2, #0
 800cb36:	2100      	movs	r1, #0
 800cb38:	6978      	ldr	r0, [r7, #20]
 800cb3a:	f006 fa8b 	bl	8013054 <tcp_poll>
    tcp_err(pcb, NULL);
 800cb3e:	2100      	movs	r1, #0
 800cb40:	6978      	ldr	r0, [r7, #20]
 800cb42:	f006 fa4d 	bl	8012fe0 <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 800cb46:	69bb      	ldr	r3, [r7, #24]
 800cb48:	2200      	movs	r2, #0
 800cb4a:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 800cb4c:	69bb      	ldr	r3, [r7, #24]
 800cb4e:	3310      	adds	r3, #16
 800cb50:	4618      	mov	r0, r3
 800cb52:	f00f ff0f 	bl	801c974 <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 800cb56:	69bb      	ldr	r3, [r7, #24]
 800cb58:	3310      	adds	r3, #16
 800cb5a:	4618      	mov	r0, r3
 800cb5c:	f00f ffa2 	bl	801caa4 <sys_mbox_set_invalid>
    netconn_free(newconn);
 800cb60:	69b8      	ldr	r0, [r7, #24]
 800cb62:	f000 f907 	bl	800cd74 <netconn_free>
    return ERR_MEM;
 800cb66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cb6a:	e00a      	b.n	800cb82 <accept_function+0x162>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800cb6c:	69fb      	ldr	r3, [r7, #28]
 800cb6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d005      	beq.n	800cb80 <accept_function+0x160>
 800cb74:	69fb      	ldr	r3, [r7, #28]
 800cb76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb78:	2200      	movs	r2, #0
 800cb7a:	2100      	movs	r1, #0
 800cb7c:	69f8      	ldr	r0, [r7, #28]
 800cb7e:	4798      	blx	r3
  }

  return ERR_OK;
 800cb80:	2300      	movs	r3, #0
}
 800cb82:	4618      	mov	r0, r3
 800cb84:	3724      	adds	r7, #36	@ 0x24
 800cb86:	46bd      	mov	sp, r7
 800cb88:	bd90      	pop	{r4, r7, pc}
 800cb8a:	bf00      	nop
 800cb8c:	0801e898 	.word	0x0801e898
 800cb90:	0801ea54 	.word	0x0801ea54
 800cb94:	0801e8dc 	.word	0x0801e8dc

0800cb98 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800cb98:	b590      	push	{r4, r7, lr}
 800cb9a:	b085      	sub	sp, #20
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800cba0:	2300      	movs	r3, #0
 800cba2:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	685b      	ldr	r3, [r3, #4]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d006      	beq.n	800cbbc <pcb_new+0x24>
 800cbae:	4b2b      	ldr	r3, [pc, #172]	@ (800cc5c <pcb_new+0xc4>)
 800cbb0:	f240 2265 	movw	r2, #613	@ 0x265
 800cbb4:	492a      	ldr	r1, [pc, #168]	@ (800cc60 <pcb_new+0xc8>)
 800cbb6:	482b      	ldr	r0, [pc, #172]	@ (800cc64 <pcb_new+0xcc>)
 800cbb8:	f010 fa5a 	bl	801d070 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	781b      	ldrb	r3, [r3, #0]
 800cbc2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800cbc6:	2b10      	cmp	r3, #16
 800cbc8:	d022      	beq.n	800cc10 <pcb_new+0x78>
 800cbca:	2b20      	cmp	r3, #32
 800cbcc:	d133      	bne.n	800cc36 <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681c      	ldr	r4, [r3, #0]
 800cbd2:	7bfb      	ldrb	r3, [r7, #15]
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	f00b fcf8 	bl	80185ca <udp_new_ip_type>
 800cbda:	4603      	mov	r3, r0
 800cbdc:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	685b      	ldr	r3, [r3, #4]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d02a      	beq.n	800cc3e <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	781b      	ldrb	r3, [r3, #0]
 800cbee:	2b22      	cmp	r3, #34	@ 0x22
 800cbf0:	d104      	bne.n	800cbfc <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	685b      	ldr	r3, [r3, #4]
 800cbf8:	2201      	movs	r2, #1
 800cbfa:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	6858      	ldr	r0, [r3, #4]
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	461a      	mov	r2, r3
 800cc08:	4917      	ldr	r1, [pc, #92]	@ (800cc68 <pcb_new+0xd0>)
 800cc0a:	f00b fc65 	bl	80184d8 <udp_recv>
      }
      break;
 800cc0e:	e016      	b.n	800cc3e <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	681c      	ldr	r4, [r3, #0]
 800cc14:	7bfb      	ldrb	r3, [r7, #15]
 800cc16:	4618      	mov	r0, r3
 800cc18:	f006 f97e 	bl	8012f18 <tcp_new_ip_type>
 800cc1c:	4603      	mov	r3, r0
 800cc1e:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	685b      	ldr	r3, [r3, #4]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d00b      	beq.n	800cc42 <pcb_new+0xaa>
        setup_tcp(msg->conn);
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	4618      	mov	r0, r3
 800cc30:	f7ff fece 	bl	800c9d0 <setup_tcp>
      }
      break;
 800cc34:	e005      	b.n	800cc42 <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	22fa      	movs	r2, #250	@ 0xfa
 800cc3a:	711a      	strb	r2, [r3, #4]
      return;
 800cc3c:	e00a      	b.n	800cc54 <pcb_new+0xbc>
      break;
 800cc3e:	bf00      	nop
 800cc40:	e000      	b.n	800cc44 <pcb_new+0xac>
      break;
 800cc42:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	685b      	ldr	r3, [r3, #4]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d102      	bne.n	800cc54 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	22ff      	movs	r2, #255	@ 0xff
 800cc52:	711a      	strb	r2, [r3, #4]
  }
}
 800cc54:	3714      	adds	r7, #20
 800cc56:	46bd      	mov	sp, r7
 800cc58:	bd90      	pop	{r4, r7, pc}
 800cc5a:	bf00      	nop
 800cc5c:	0801e898 	.word	0x0801e898
 800cc60:	0801ea7c 	.word	0x0801ea7c
 800cc64:	0801e8dc 	.word	0x0801e8dc
 800cc68:	0800c4ad 	.word	0x0800c4ad

0800cc6c <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	b084      	sub	sp, #16
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	685b      	ldr	r3, [r3, #4]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d102      	bne.n	800cc8e <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800cc88:	68f8      	ldr	r0, [r7, #12]
 800cc8a:	f7ff ff85 	bl	800cb98 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800cc8e:	bf00      	nop
 800cc90:	3710      	adds	r7, #16
 800cc92:	46bd      	mov	sp, r7
 800cc94:	bd80      	pop	{r7, pc}
	...

0800cc98 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b086      	sub	sp, #24
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	4603      	mov	r3, r0
 800cca0:	6039      	str	r1, [r7, #0]
 800cca2:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800cca4:	2300      	movs	r3, #0
 800cca6:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800cca8:	2007      	movs	r0, #7
 800ccaa:	f003 fb09 	bl	80102c0 <memp_malloc>
 800ccae:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d101      	bne.n	800ccba <netconn_alloc+0x22>
    return NULL;
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	e052      	b.n	800cd60 <netconn_alloc+0xc8>
  }

  conn->pending_err = ERR_OK;
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	79fa      	ldrb	r2, [r7, #7]
 800ccc4:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	2200      	movs	r2, #0
 800ccca:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800cccc:	79fb      	ldrb	r3, [r7, #7]
 800ccce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ccd2:	2b10      	cmp	r3, #16
 800ccd4:	d004      	beq.n	800cce0 <netconn_alloc+0x48>
 800ccd6:	2b20      	cmp	r3, #32
 800ccd8:	d105      	bne.n	800cce6 <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800ccda:	2306      	movs	r3, #6
 800ccdc:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800ccde:	e00a      	b.n	800ccf6 <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800cce0:	2306      	movs	r3, #6
 800cce2:	617b      	str	r3, [r7, #20]
      break;
 800cce4:	e007      	b.n	800ccf6 <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800cce6:	4b20      	ldr	r3, [pc, #128]	@ (800cd68 <netconn_alloc+0xd0>)
 800cce8:	f240 22e5 	movw	r2, #741	@ 0x2e5
 800ccec:	491f      	ldr	r1, [pc, #124]	@ (800cd6c <netconn_alloc+0xd4>)
 800ccee:	4820      	ldr	r0, [pc, #128]	@ (800cd70 <netconn_alloc+0xd8>)
 800ccf0:	f010 f9be 	bl	801d070 <iprintf>
      goto free_and_return;
 800ccf4:	e02f      	b.n	800cd56 <netconn_alloc+0xbe>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	3310      	adds	r3, #16
 800ccfa:	6979      	ldr	r1, [r7, #20]
 800ccfc:	4618      	mov	r0, r3
 800ccfe:	f00f fe17 	bl	801c930 <sys_mbox_new>
 800cd02:	4603      	mov	r3, r0
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d125      	bne.n	800cd54 <netconn_alloc+0xbc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	330c      	adds	r3, #12
 800cd0c:	2100      	movs	r1, #0
 800cd0e:	4618      	mov	r0, r3
 800cd10:	f00f fed5 	bl	801cabe <sys_sem_new>
 800cd14:	4603      	mov	r3, r0
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d005      	beq.n	800cd26 <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	3310      	adds	r3, #16
 800cd1e:	4618      	mov	r0, r3
 800cd20:	f00f fe28 	bl	801c974 <sys_mbox_free>
    goto free_and_return;
 800cd24:	e017      	b.n	800cd56 <netconn_alloc+0xbe>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	3314      	adds	r3, #20
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	f00f feba 	bl	801caa4 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	2200      	movs	r2, #0
 800cd34:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cd3c:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	683a      	ldr	r2, [r7, #0]
 800cd42:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	2200      	movs	r2, #0
 800cd48:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	7cfa      	ldrb	r2, [r7, #19]
 800cd4e:	771a      	strb	r2, [r3, #28]
  return conn;
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	e005      	b.n	800cd60 <netconn_alloc+0xc8>
    goto free_and_return;
 800cd54:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800cd56:	68f9      	ldr	r1, [r7, #12]
 800cd58:	2007      	movs	r0, #7
 800cd5a:	f003 fb27 	bl	80103ac <memp_free>
  return NULL;
 800cd5e:	2300      	movs	r3, #0
}
 800cd60:	4618      	mov	r0, r3
 800cd62:	3718      	adds	r7, #24
 800cd64:	46bd      	mov	sp, r7
 800cd66:	bd80      	pop	{r7, pc}
 800cd68:	0801e898 	.word	0x0801e898
 800cd6c:	0801ea9c 	.word	0x0801ea9c
 800cd70:	0801e8dc 	.word	0x0801e8dc

0800cd74 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	b082      	sub	sp, #8
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	685b      	ldr	r3, [r3, #4]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d006      	beq.n	800cd92 <netconn_free+0x1e>
 800cd84:	4b1b      	ldr	r3, [pc, #108]	@ (800cdf4 <netconn_free+0x80>)
 800cd86:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800cd8a:	491b      	ldr	r1, [pc, #108]	@ (800cdf8 <netconn_free+0x84>)
 800cd8c:	481b      	ldr	r0, [pc, #108]	@ (800cdfc <netconn_free+0x88>)
 800cd8e:	f010 f96f 	bl	801d070 <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	3310      	adds	r3, #16
 800cd96:	4618      	mov	r0, r3
 800cd98:	f00f fe73 	bl	801ca82 <sys_mbox_valid>
 800cd9c:	4603      	mov	r3, r0
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d006      	beq.n	800cdb0 <netconn_free+0x3c>
 800cda2:	4b14      	ldr	r3, [pc, #80]	@ (800cdf4 <netconn_free+0x80>)
 800cda4:	f240 3223 	movw	r2, #803	@ 0x323
 800cda8:	4915      	ldr	r1, [pc, #84]	@ (800ce00 <netconn_free+0x8c>)
 800cdaa:	4814      	ldr	r0, [pc, #80]	@ (800cdfc <netconn_free+0x88>)
 800cdac:	f010 f960 	bl	801d070 <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	3314      	adds	r3, #20
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	f00f fe64 	bl	801ca82 <sys_mbox_valid>
 800cdba:	4603      	mov	r3, r0
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d006      	beq.n	800cdce <netconn_free+0x5a>
 800cdc0:	4b0c      	ldr	r3, [pc, #48]	@ (800cdf4 <netconn_free+0x80>)
 800cdc2:	f240 3226 	movw	r2, #806	@ 0x326
 800cdc6:	490f      	ldr	r1, [pc, #60]	@ (800ce04 <netconn_free+0x90>)
 800cdc8:	480c      	ldr	r0, [pc, #48]	@ (800cdfc <netconn_free+0x88>)
 800cdca:	f010 f951 	bl	801d070 <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	330c      	adds	r3, #12
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	f00f fed9 	bl	801cb8a <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	330c      	adds	r3, #12
 800cddc:	4618      	mov	r0, r3
 800cdde:	f00f fef2 	bl	801cbc6 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800cde2:	6879      	ldr	r1, [r7, #4]
 800cde4:	2007      	movs	r0, #7
 800cde6:	f003 fae1 	bl	80103ac <memp_free>
}
 800cdea:	bf00      	nop
 800cdec:	3708      	adds	r7, #8
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	bd80      	pop	{r7, pc}
 800cdf2:	bf00      	nop
 800cdf4:	0801e898 	.word	0x0801e898
 800cdf8:	0801eac4 	.word	0x0801eac4
 800cdfc:	0801e8dc 	.word	0x0801e8dc
 800ce00:	0801eaf4 	.word	0x0801eaf4
 800ce04:	0801eb30 	.word	0x0801eb30

0800ce08 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800ce08:	b580      	push	{r7, lr}
 800ce0a:	b086      	sub	sp, #24
 800ce0c:	af00      	add	r7, sp, #0
 800ce0e:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	3310      	adds	r3, #16
 800ce14:	4618      	mov	r0, r3
 800ce16:	f00f fe34 	bl	801ca82 <sys_mbox_valid>
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d02f      	beq.n	800ce80 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800ce20:	e018      	b.n	800ce54 <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	781b      	ldrb	r3, [r3, #0]
 800ce26:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ce2a:	2b10      	cmp	r3, #16
 800ce2c:	d10e      	bne.n	800ce4c <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800ce2e:	693b      	ldr	r3, [r7, #16]
 800ce30:	f107 020f 	add.w	r2, r7, #15
 800ce34:	4611      	mov	r1, r2
 800ce36:	4618      	mov	r0, r3
 800ce38:	f7ff fafe 	bl	800c438 <lwip_netconn_is_err_msg>
 800ce3c:	4603      	mov	r3, r0
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d108      	bne.n	800ce54 <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800ce42:	693b      	ldr	r3, [r7, #16]
 800ce44:	4618      	mov	r0, r3
 800ce46:	f004 f9cb 	bl	80111e0 <pbuf_free>
 800ce4a:	e003      	b.n	800ce54 <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800ce4c:	693b      	ldr	r3, [r7, #16]
 800ce4e:	4618      	mov	r0, r3
 800ce50:	f000 ff82 	bl	800dd58 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	3310      	adds	r3, #16
 800ce58:	f107 0210 	add.w	r2, r7, #16
 800ce5c:	4611      	mov	r1, r2
 800ce5e:	4618      	mov	r0, r3
 800ce60:	f00f fdf3 	bl	801ca4a <sys_arch_mbox_tryfetch>
 800ce64:	4603      	mov	r3, r0
 800ce66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ce6a:	d1da      	bne.n	800ce22 <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	3310      	adds	r3, #16
 800ce70:	4618      	mov	r0, r3
 800ce72:	f00f fd7f 	bl	801c974 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	3310      	adds	r3, #16
 800ce7a:	4618      	mov	r0, r3
 800ce7c:	f00f fe12 	bl	801caa4 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	3314      	adds	r3, #20
 800ce84:	4618      	mov	r0, r3
 800ce86:	f00f fdfc 	bl	801ca82 <sys_mbox_valid>
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d034      	beq.n	800cefa <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800ce90:	e01d      	b.n	800cece <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800ce92:	693b      	ldr	r3, [r7, #16]
 800ce94:	f107 020e 	add.w	r2, r7, #14
 800ce98:	4611      	mov	r1, r2
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	f7ff facc 	bl	800c438 <lwip_netconn_is_err_msg>
 800cea0:	4603      	mov	r3, r0
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d113      	bne.n	800cece <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800cea6:	693b      	ldr	r3, [r7, #16]
 800cea8:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800ceaa:	6978      	ldr	r0, [r7, #20]
 800ceac:	f7ff ffac 	bl	800ce08 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800ceb0:	697b      	ldr	r3, [r7, #20]
 800ceb2:	685b      	ldr	r3, [r3, #4]
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d007      	beq.n	800cec8 <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800ceb8:	697b      	ldr	r3, [r7, #20]
 800ceba:	685b      	ldr	r3, [r3, #4]
 800cebc:	4618      	mov	r0, r3
 800cebe:	f004 ff8f 	bl	8011de0 <tcp_abort>
            newconn->pcb.tcp = NULL;
 800cec2:	697b      	ldr	r3, [r7, #20]
 800cec4:	2200      	movs	r2, #0
 800cec6:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800cec8:	6978      	ldr	r0, [r7, #20]
 800ceca:	f7ff ff53 	bl	800cd74 <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	3314      	adds	r3, #20
 800ced2:	f107 0210 	add.w	r2, r7, #16
 800ced6:	4611      	mov	r1, r2
 800ced8:	4618      	mov	r0, r3
 800ceda:	f00f fdb6 	bl	801ca4a <sys_arch_mbox_tryfetch>
 800cede:	4603      	mov	r3, r0
 800cee0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cee4:	d1d5      	bne.n	800ce92 <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	3314      	adds	r3, #20
 800ceea:	4618      	mov	r0, r3
 800ceec:	f00f fd42 	bl	801c974 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	3314      	adds	r3, #20
 800cef4:	4618      	mov	r0, r3
 800cef6:	f00f fdd5 	bl	801caa4 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800cefa:	bf00      	nop
 800cefc:	3718      	adds	r7, #24
 800cefe:	46bd      	mov	sp, r7
 800cf00:	bd80      	pop	{r7, pc}
	...

0800cf04 <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b086      	sub	sp, #24
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]
 800cf0c:	460b      	mov	r3, r1
 800cf0e:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800cf10:	2300      	movs	r3, #0
 800cf12:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d106      	bne.n	800cf28 <lwip_netconn_do_close_internal+0x24>
 800cf1a:	4b87      	ldr	r3, [pc, #540]	@ (800d138 <lwip_netconn_do_close_internal+0x234>)
 800cf1c:	f240 32a2 	movw	r2, #930	@ 0x3a2
 800cf20:	4986      	ldr	r1, [pc, #536]	@ (800d13c <lwip_netconn_do_close_internal+0x238>)
 800cf22:	4887      	ldr	r0, [pc, #540]	@ (800d140 <lwip_netconn_do_close_internal+0x23c>)
 800cf24:	f010 f8a4 	bl	801d070 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	781b      	ldrb	r3, [r3, #0]
 800cf2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800cf30:	2b10      	cmp	r3, #16
 800cf32:	d006      	beq.n	800cf42 <lwip_netconn_do_close_internal+0x3e>
 800cf34:	4b80      	ldr	r3, [pc, #512]	@ (800d138 <lwip_netconn_do_close_internal+0x234>)
 800cf36:	f240 32a3 	movw	r2, #931	@ 0x3a3
 800cf3a:	4982      	ldr	r1, [pc, #520]	@ (800d144 <lwip_netconn_do_close_internal+0x240>)
 800cf3c:	4880      	ldr	r0, [pc, #512]	@ (800d140 <lwip_netconn_do_close_internal+0x23c>)
 800cf3e:	f010 f897 	bl	801d070 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	785b      	ldrb	r3, [r3, #1]
 800cf46:	2b04      	cmp	r3, #4
 800cf48:	d006      	beq.n	800cf58 <lwip_netconn_do_close_internal+0x54>
 800cf4a:	4b7b      	ldr	r3, [pc, #492]	@ (800d138 <lwip_netconn_do_close_internal+0x234>)
 800cf4c:	f44f 7269 	mov.w	r2, #932	@ 0x3a4
 800cf50:	497d      	ldr	r1, [pc, #500]	@ (800d148 <lwip_netconn_do_close_internal+0x244>)
 800cf52:	487b      	ldr	r0, [pc, #492]	@ (800d140 <lwip_netconn_do_close_internal+0x23c>)
 800cf54:	f010 f88c 	bl	801d070 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	685b      	ldr	r3, [r3, #4]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d106      	bne.n	800cf6e <lwip_netconn_do_close_internal+0x6a>
 800cf60:	4b75      	ldr	r3, [pc, #468]	@ (800d138 <lwip_netconn_do_close_internal+0x234>)
 800cf62:	f240 32a5 	movw	r2, #933	@ 0x3a5
 800cf66:	4979      	ldr	r1, [pc, #484]	@ (800d14c <lwip_netconn_do_close_internal+0x248>)
 800cf68:	4875      	ldr	r0, [pc, #468]	@ (800d140 <lwip_netconn_do_close_internal+0x23c>)
 800cf6a:	f010 f881 	bl	801d070 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	6a1b      	ldr	r3, [r3, #32]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d106      	bne.n	800cf84 <lwip_netconn_do_close_internal+0x80>
 800cf76:	4b70      	ldr	r3, [pc, #448]	@ (800d138 <lwip_netconn_do_close_internal+0x234>)
 800cf78:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800cf7c:	4974      	ldr	r1, [pc, #464]	@ (800d150 <lwip_netconn_do_close_internal+0x24c>)
 800cf7e:	4870      	ldr	r0, [pc, #448]	@ (800d140 <lwip_netconn_do_close_internal+0x23c>)
 800cf80:	f010 f876 	bl	801d070 <iprintf>

  tpcb = conn->pcb.tcp;
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	685b      	ldr	r3, [r3, #4]
 800cf88:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	6a1b      	ldr	r3, [r3, #32]
 800cf8e:	7a1b      	ldrb	r3, [r3, #8]
 800cf90:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800cf92:	7bfb      	ldrb	r3, [r7, #15]
 800cf94:	f003 0301 	and.w	r3, r3, #1
 800cf98:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800cf9a:	7bfb      	ldrb	r3, [r7, #15]
 800cf9c:	f003 0302 	and.w	r3, r3, #2
 800cfa0:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800cfa2:	7bfb      	ldrb	r3, [r7, #15]
 800cfa4:	2b03      	cmp	r3, #3
 800cfa6:	d102      	bne.n	800cfae <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800cfa8:	2301      	movs	r3, #1
 800cfaa:	75bb      	strb	r3, [r7, #22]
 800cfac:	e01f      	b.n	800cfee <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800cfae:	7bbb      	ldrb	r3, [r7, #14]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d00e      	beq.n	800cfd2 <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800cfb4:	693b      	ldr	r3, [r7, #16]
 800cfb6:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800cfb8:	2b05      	cmp	r3, #5
 800cfba:	d007      	beq.n	800cfcc <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800cfbc:	693b      	ldr	r3, [r7, #16]
 800cfbe:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800cfc0:	2b06      	cmp	r3, #6
 800cfc2:	d003      	beq.n	800cfcc <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800cfc4:	693b      	ldr	r3, [r7, #16]
 800cfc6:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800cfc8:	2b08      	cmp	r3, #8
 800cfca:	d102      	bne.n	800cfd2 <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800cfcc:	2301      	movs	r3, #1
 800cfce:	75bb      	strb	r3, [r7, #22]
 800cfd0:	e00d      	b.n	800cfee <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800cfd2:	7b7b      	ldrb	r3, [r7, #13]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d008      	beq.n	800cfea <lwip_netconn_do_close_internal+0xe6>
 800cfd8:	693b      	ldr	r3, [r7, #16]
 800cfda:	8b5b      	ldrh	r3, [r3, #26]
 800cfdc:	f003 0310 	and.w	r3, r3, #16
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d002      	beq.n	800cfea <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800cfe4:	2301      	movs	r3, #1
 800cfe6:	75bb      	strb	r3, [r7, #22]
 800cfe8:	e001      	b.n	800cfee <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800cfea:	2300      	movs	r3, #0
 800cfec:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800cfee:	7dbb      	ldrb	r3, [r7, #22]
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d003      	beq.n	800cffc <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800cff4:	2100      	movs	r1, #0
 800cff6:	6938      	ldr	r0, [r7, #16]
 800cff8:	f005 ff9c 	bl	8012f34 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800cffc:	693b      	ldr	r3, [r7, #16]
 800cffe:	7d1b      	ldrb	r3, [r3, #20]
 800d000:	2b01      	cmp	r3, #1
 800d002:	d104      	bne.n	800d00e <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800d004:	2100      	movs	r1, #0
 800d006:	6938      	ldr	r0, [r7, #16]
 800d008:	f006 f80c 	bl	8013024 <tcp_accept>
 800d00c:	e01d      	b.n	800d04a <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800d00e:	7bbb      	ldrb	r3, [r7, #14]
 800d010:	2b00      	cmp	r3, #0
 800d012:	d007      	beq.n	800d024 <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800d014:	2100      	movs	r1, #0
 800d016:	6938      	ldr	r0, [r7, #16]
 800d018:	f005 ff9e 	bl	8012f58 <tcp_recv>
      tcp_accept(tpcb, NULL);
 800d01c:	2100      	movs	r1, #0
 800d01e:	6938      	ldr	r0, [r7, #16]
 800d020:	f006 f800 	bl	8013024 <tcp_accept>
    }
    if (shut_tx) {
 800d024:	7b7b      	ldrb	r3, [r7, #13]
 800d026:	2b00      	cmp	r3, #0
 800d028:	d003      	beq.n	800d032 <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800d02a:	2100      	movs	r1, #0
 800d02c:	6938      	ldr	r0, [r7, #16]
 800d02e:	f005 ffb5 	bl	8012f9c <tcp_sent>
    }
    if (shut_close) {
 800d032:	7dbb      	ldrb	r3, [r7, #22]
 800d034:	2b00      	cmp	r3, #0
 800d036:	d008      	beq.n	800d04a <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800d038:	2200      	movs	r2, #0
 800d03a:	2100      	movs	r1, #0
 800d03c:	6938      	ldr	r0, [r7, #16]
 800d03e:	f006 f809 	bl	8013054 <tcp_poll>
      tcp_err(tpcb, NULL);
 800d042:	2100      	movs	r1, #0
 800d044:	6938      	ldr	r0, [r7, #16]
 800d046:	f005 ffcb 	bl	8012fe0 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800d04a:	7dbb      	ldrb	r3, [r7, #22]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d005      	beq.n	800d05c <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800d050:	6938      	ldr	r0, [r7, #16]
 800d052:	f004 fd7f 	bl	8011b54 <tcp_close>
 800d056:	4603      	mov	r3, r0
 800d058:	75fb      	strb	r3, [r7, #23]
 800d05a:	e007      	b.n	800d06c <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800d05c:	7bbb      	ldrb	r3, [r7, #14]
 800d05e:	7b7a      	ldrb	r2, [r7, #13]
 800d060:	4619      	mov	r1, r3
 800d062:	6938      	ldr	r0, [r7, #16]
 800d064:	f004 fda2 	bl	8011bac <tcp_shutdown>
 800d068:	4603      	mov	r3, r0
 800d06a:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 800d06c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d070:	2b00      	cmp	r3, #0
 800d072:	d102      	bne.n	800d07a <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800d074:	2301      	movs	r3, #1
 800d076:	757b      	strb	r3, [r7, #21]
 800d078:	e016      	b.n	800d0a8 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800d07a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d07e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d082:	d10f      	bne.n	800d0a4 <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	6a1b      	ldr	r3, [r3, #32]
 800d088:	7a5b      	ldrb	r3, [r3, #9]
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d10c      	bne.n	800d0a8 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800d08e:	2301      	movs	r3, #1
 800d090:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 800d092:	7dbb      	ldrb	r3, [r7, #22]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d007      	beq.n	800d0a8 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800d098:	6938      	ldr	r0, [r7, #16]
 800d09a:	f004 fea1 	bl	8011de0 <tcp_abort>
          err = ERR_OK;
 800d09e:	2300      	movs	r3, #0
 800d0a0:	75fb      	strb	r3, [r7, #23]
 800d0a2:	e001      	b.n	800d0a8 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800d0a4:	2301      	movs	r3, #1
 800d0a6:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 800d0a8:	7d7b      	ldrb	r3, [r7, #21]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d052      	beq.n	800d154 <lwip_netconn_do_close_internal+0x250>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	6a1b      	ldr	r3, [r3, #32]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	330c      	adds	r3, #12
 800d0b6:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	6a1b      	ldr	r3, [r3, #32]
 800d0bc:	7dfa      	ldrb	r2, [r7, #23]
 800d0be:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800d0cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d129      	bne.n	800d128 <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 800d0d4:	7dbb      	ldrb	r3, [r7, #22]
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d00c      	beq.n	800d0f4 <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	2200      	movs	r2, #0
 800d0de:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d005      	beq.n	800d0f4 <lwip_netconn_do_close_internal+0x1f0>
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0ec:	2200      	movs	r2, #0
 800d0ee:	2104      	movs	r1, #4
 800d0f0:	6878      	ldr	r0, [r7, #4]
 800d0f2:	4798      	blx	r3
      }
      if (shut_rx) {
 800d0f4:	7bbb      	ldrb	r3, [r7, #14]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d009      	beq.n	800d10e <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d005      	beq.n	800d10e <lwip_netconn_do_close_internal+0x20a>
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d106:	2200      	movs	r2, #0
 800d108:	2100      	movs	r1, #0
 800d10a:	6878      	ldr	r0, [r7, #4]
 800d10c:	4798      	blx	r3
      }
      if (shut_tx) {
 800d10e:	7b7b      	ldrb	r3, [r7, #13]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d009      	beq.n	800d128 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d005      	beq.n	800d128 <lwip_netconn_do_close_internal+0x224>
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d120:	2200      	movs	r2, #0
 800d122:	2102      	movs	r1, #2
 800d124:	6878      	ldr	r0, [r7, #4]
 800d126:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800d128:	78fb      	ldrb	r3, [r7, #3]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d002      	beq.n	800d134 <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800d12e:	68b8      	ldr	r0, [r7, #8]
 800d130:	f00f fd1e 	bl	801cb70 <sys_sem_signal>
    }
    return ERR_OK;
 800d134:	2300      	movs	r3, #0
 800d136:	e03c      	b.n	800d1b2 <lwip_netconn_do_close_internal+0x2ae>
 800d138:	0801e898 	.word	0x0801e898
 800d13c:	0801eb6c 	.word	0x0801eb6c
 800d140:	0801e8dc 	.word	0x0801e8dc
 800d144:	0801eb7c 	.word	0x0801eb7c
 800d148:	0801eb9c 	.word	0x0801eb9c
 800d14c:	0801ebc0 	.word	0x0801ebc0
 800d150:	0801ea00 	.word	0x0801ea00
  }
  if (!close_finished) {
 800d154:	7d7b      	ldrb	r3, [r7, #21]
 800d156:	2b00      	cmp	r3, #0
 800d158:	d11e      	bne.n	800d198 <lwip_netconn_do_close_internal+0x294>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800d15a:	693b      	ldr	r3, [r7, #16]
 800d15c:	7d1b      	ldrb	r3, [r3, #20]
 800d15e:	2b01      	cmp	r3, #1
 800d160:	d106      	bne.n	800d170 <lwip_netconn_do_close_internal+0x26c>
 800d162:	4b16      	ldr	r3, [pc, #88]	@ (800d1bc <lwip_netconn_do_close_internal+0x2b8>)
 800d164:	f240 4241 	movw	r2, #1089	@ 0x441
 800d168:	4915      	ldr	r1, [pc, #84]	@ (800d1c0 <lwip_netconn_do_close_internal+0x2bc>)
 800d16a:	4816      	ldr	r0, [pc, #88]	@ (800d1c4 <lwip_netconn_do_close_internal+0x2c0>)
 800d16c:	f00f ff80 	bl	801d070 <iprintf>
    if (shut_tx) {
 800d170:	7b7b      	ldrb	r3, [r7, #13]
 800d172:	2b00      	cmp	r3, #0
 800d174:	d003      	beq.n	800d17e <lwip_netconn_do_close_internal+0x27a>
      tcp_sent(tpcb, sent_tcp);
 800d176:	4914      	ldr	r1, [pc, #80]	@ (800d1c8 <lwip_netconn_do_close_internal+0x2c4>)
 800d178:	6938      	ldr	r0, [r7, #16]
 800d17a:	f005 ff0f 	bl	8012f9c <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800d17e:	2201      	movs	r2, #1
 800d180:	4912      	ldr	r1, [pc, #72]	@ (800d1cc <lwip_netconn_do_close_internal+0x2c8>)
 800d182:	6938      	ldr	r0, [r7, #16]
 800d184:	f005 ff66 	bl	8013054 <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800d188:	4911      	ldr	r1, [pc, #68]	@ (800d1d0 <lwip_netconn_do_close_internal+0x2cc>)
 800d18a:	6938      	ldr	r0, [r7, #16]
 800d18c:	f005 ff28 	bl	8012fe0 <tcp_err>
    tcp_arg(tpcb, conn);
 800d190:	6879      	ldr	r1, [r7, #4]
 800d192:	6938      	ldr	r0, [r7, #16]
 800d194:	f005 fece 	bl	8012f34 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800d198:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d106      	bne.n	800d1ae <lwip_netconn_do_close_internal+0x2aa>
 800d1a0:	4b06      	ldr	r3, [pc, #24]	@ (800d1bc <lwip_netconn_do_close_internal+0x2b8>)
 800d1a2:	f240 424d 	movw	r2, #1101	@ 0x44d
 800d1a6:	490b      	ldr	r1, [pc, #44]	@ (800d1d4 <lwip_netconn_do_close_internal+0x2d0>)
 800d1a8:	4806      	ldr	r0, [pc, #24]	@ (800d1c4 <lwip_netconn_do_close_internal+0x2c0>)
 800d1aa:	f00f ff61 	bl	801d070 <iprintf>
  return err;
 800d1ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d1b2:	4618      	mov	r0, r3
 800d1b4:	3718      	adds	r7, #24
 800d1b6:	46bd      	mov	sp, r7
 800d1b8:	bd80      	pop	{r7, pc}
 800d1ba:	bf00      	nop
 800d1bc:	0801e898 	.word	0x0801e898
 800d1c0:	0801ebd4 	.word	0x0801ebd4
 800d1c4:	0801e8dc 	.word	0x0801e8dc
 800d1c8:	0800c77d 	.word	0x0800c77d
 800d1cc:	0800c6b5 	.word	0x0800c6b5
 800d1d0:	0800c825 	.word	0x0800c825
 800d1d4:	0801ebf8 	.word	0x0801ebf8

0800d1d8 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800d1d8:	b580      	push	{r7, lr}
 800d1da:	b084      	sub	sp, #16
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	785b      	ldrb	r3, [r3, #1]
 800d1ea:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800d1ec:	7afb      	ldrb	r3, [r7, #11]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d00d      	beq.n	800d20e <lwip_netconn_do_delconn+0x36>
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	781b      	ldrb	r3, [r3, #0]
 800d1f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d1fc:	2b10      	cmp	r3, #16
 800d1fe:	d006      	beq.n	800d20e <lwip_netconn_do_delconn+0x36>
 800d200:	4b60      	ldr	r3, [pc, #384]	@ (800d384 <lwip_netconn_do_delconn+0x1ac>)
 800d202:	f240 425e 	movw	r2, #1118	@ 0x45e
 800d206:	4960      	ldr	r1, [pc, #384]	@ (800d388 <lwip_netconn_do_delconn+0x1b0>)
 800d208:	4860      	ldr	r0, [pc, #384]	@ (800d38c <lwip_netconn_do_delconn+0x1b4>)
 800d20a:	f00f ff31 	bl	801d070 <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800d20e:	7afb      	ldrb	r3, [r7, #11]
 800d210:	2b00      	cmp	r3, #0
 800d212:	d005      	beq.n	800d220 <lwip_netconn_do_delconn+0x48>
 800d214:	7afb      	ldrb	r3, [r7, #11]
 800d216:	2b02      	cmp	r3, #2
 800d218:	d002      	beq.n	800d220 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800d21a:	7afb      	ldrb	r3, [r7, #11]
 800d21c:	2b03      	cmp	r3, #3
 800d21e:	d109      	bne.n	800d234 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 800d220:	7afb      	ldrb	r3, [r7, #11]
 800d222:	2b03      	cmp	r3, #3
 800d224:	d10a      	bne.n	800d23c <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	7f1b      	ldrb	r3, [r3, #28]
 800d22c:	f003 0304 	and.w	r3, r3, #4
 800d230:	2b00      	cmp	r3, #0
 800d232:	d103      	bne.n	800d23c <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	22fb      	movs	r2, #251	@ 0xfb
 800d238:	711a      	strb	r2, [r3, #4]
 800d23a:	e097      	b.n	800d36c <lwip_netconn_do_delconn+0x194>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800d23c:	7afb      	ldrb	r3, [r7, #11]
 800d23e:	2b03      	cmp	r3, #3
 800d240:	d10d      	bne.n	800d25e <lwip_netconn_do_delconn+0x86>
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	7f1b      	ldrb	r3, [r3, #28]
 800d248:	f003 0304 	and.w	r3, r3, #4
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d106      	bne.n	800d25e <lwip_netconn_do_delconn+0x86>
 800d250:	4b4c      	ldr	r3, [pc, #304]	@ (800d384 <lwip_netconn_do_delconn+0x1ac>)
 800d252:	f240 427a 	movw	r2, #1146	@ 0x47a
 800d256:	494e      	ldr	r1, [pc, #312]	@ (800d390 <lwip_netconn_do_delconn+0x1b8>)
 800d258:	484c      	ldr	r0, [pc, #304]	@ (800d38c <lwip_netconn_do_delconn+0x1b4>)
 800d25a:	f00f ff09 	bl	801d070 <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	2200      	movs	r2, #0
 800d262:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	4618      	mov	r0, r3
 800d26a:	f7ff fdcd 	bl	800ce08 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	685b      	ldr	r3, [r3, #4]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d05f      	beq.n	800d338 <lwip_netconn_do_delconn+0x160>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	781b      	ldrb	r3, [r3, #0]
 800d27e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d282:	2b10      	cmp	r3, #16
 800d284:	d00d      	beq.n	800d2a2 <lwip_netconn_do_delconn+0xca>
 800d286:	2b20      	cmp	r3, #32
 800d288:	d151      	bne.n	800d32e <lwip_netconn_do_delconn+0x156>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	685b      	ldr	r3, [r3, #4]
 800d290:	2200      	movs	r2, #0
 800d292:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	685b      	ldr	r3, [r3, #4]
 800d29a:	4618      	mov	r0, r3
 800d29c:	f00b f93c 	bl	8018518 <udp_remove>
          break;
 800d2a0:	e046      	b.n	800d330 <lwip_netconn_do_delconn+0x158>
#endif /* LWIP_UDP */
#if LWIP_TCP
        case NETCONN_TCP:
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	6a1b      	ldr	r3, [r3, #32]
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d006      	beq.n	800d2ba <lwip_netconn_do_delconn+0xe2>
 800d2ac:	4b35      	ldr	r3, [pc, #212]	@ (800d384 <lwip_netconn_do_delconn+0x1ac>)
 800d2ae:	f240 4294 	movw	r2, #1172	@ 0x494
 800d2b2:	4938      	ldr	r1, [pc, #224]	@ (800d394 <lwip_netconn_do_delconn+0x1bc>)
 800d2b4:	4835      	ldr	r0, [pc, #212]	@ (800d38c <lwip_netconn_do_delconn+0x1b4>)
 800d2b6:	f00f fedb 	bl	801d070 <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	2204      	movs	r2, #4
 800d2c0:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	2203      	movs	r2, #3
 800d2c6:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	68fa      	ldr	r2, [r7, #12]
 800d2ce:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	2100      	movs	r1, #0
 800d2d6:	4618      	mov	r0, r3
 800d2d8:	f7ff fe14 	bl	800cf04 <lwip_netconn_do_close_internal>
 800d2dc:	4603      	mov	r3, r0
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d04b      	beq.n	800d37a <lwip_netconn_do_delconn+0x1a2>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	785b      	ldrb	r3, [r3, #1]
 800d2e8:	2b04      	cmp	r3, #4
 800d2ea:	d006      	beq.n	800d2fa <lwip_netconn_do_delconn+0x122>
 800d2ec:	4b25      	ldr	r3, [pc, #148]	@ (800d384 <lwip_netconn_do_delconn+0x1ac>)
 800d2ee:	f240 429a 	movw	r2, #1178	@ 0x49a
 800d2f2:	4929      	ldr	r1, [pc, #164]	@ (800d398 <lwip_netconn_do_delconn+0x1c0>)
 800d2f4:	4825      	ldr	r0, [pc, #148]	@ (800d38c <lwip_netconn_do_delconn+0x1b4>)
 800d2f6:	f00f febb 	bl	801d070 <iprintf>
            UNLOCK_TCPIP_CORE();
 800d2fa:	4828      	ldr	r0, [pc, #160]	@ (800d39c <lwip_netconn_do_delconn+0x1c4>)
 800d2fc:	f00f fca9 	bl	801cc52 <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	330c      	adds	r3, #12
 800d306:	2100      	movs	r1, #0
 800d308:	4618      	mov	r0, r3
 800d30a:	f00f fc00 	bl	801cb0e <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 800d30e:	4823      	ldr	r0, [pc, #140]	@ (800d39c <lwip_netconn_do_delconn+0x1c4>)
 800d310:	f00f fc90 	bl	801cc34 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	785b      	ldrb	r3, [r3, #1]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d02d      	beq.n	800d37a <lwip_netconn_do_delconn+0x1a2>
 800d31e:	4b19      	ldr	r3, [pc, #100]	@ (800d384 <lwip_netconn_do_delconn+0x1ac>)
 800d320:	f240 429e 	movw	r2, #1182	@ 0x49e
 800d324:	491c      	ldr	r1, [pc, #112]	@ (800d398 <lwip_netconn_do_delconn+0x1c0>)
 800d326:	4819      	ldr	r0, [pc, #100]	@ (800d38c <lwip_netconn_do_delconn+0x1b4>)
 800d328:	f00f fea2 	bl	801d070 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
          lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
 800d32c:	e025      	b.n	800d37a <lwip_netconn_do_delconn+0x1a2>
#endif /* LWIP_TCP */
        default:
          break;
 800d32e:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	2200      	movs	r2, #0
 800d336:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d007      	beq.n	800d352 <lwip_netconn_do_delconn+0x17a>
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d348:	68fa      	ldr	r2, [r7, #12]
 800d34a:	6810      	ldr	r0, [r2, #0]
 800d34c:	2200      	movs	r2, #0
 800d34e:	2100      	movs	r1, #0
 800d350:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d007      	beq.n	800d36c <lwip_netconn_do_delconn+0x194>
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d362:	68fa      	ldr	r2, [r7, #12]
 800d364:	6810      	ldr	r0, [r2, #0]
 800d366:	2200      	movs	r2, #0
 800d368:	2102      	movs	r1, #2
 800d36a:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	330c      	adds	r3, #12
 800d372:	4618      	mov	r0, r3
 800d374:	f00f fc16 	bl	801cba4 <sys_sem_valid>
 800d378:	e000      	b.n	800d37c <lwip_netconn_do_delconn+0x1a4>
          return;
 800d37a:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 800d37c:	3710      	adds	r7, #16
 800d37e:	46bd      	mov	sp, r7
 800d380:	bd80      	pop	{r7, pc}
 800d382:	bf00      	nop
 800d384:	0801e898 	.word	0x0801e898
 800d388:	0801ec08 	.word	0x0801ec08
 800d38c:	0801e8dc 	.word	0x0801e8dc
 800d390:	0801ec1c 	.word	0x0801ec1c
 800d394:	0801ec3c 	.word	0x0801ec3c
 800d398:	0801ec58 	.word	0x0801ec58
 800d39c:	2000b2ec 	.word	0x2000b2ec

0800d3a0 <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 800d3a0:	b580      	push	{r7, lr}
 800d3a2:	b084      	sub	sp, #16
 800d3a4:	af00      	add	r7, sp, #0
 800d3a6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800d3ac:	68bb      	ldr	r3, [r7, #8]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	685b      	ldr	r3, [r3, #4]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d025      	beq.n	800d402 <lwip_netconn_do_bind+0x62>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800d3b6:	68bb      	ldr	r3, [r7, #8]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	781b      	ldrb	r3, [r3, #0]
 800d3bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d3c0:	2b10      	cmp	r3, #16
 800d3c2:	d00e      	beq.n	800d3e2 <lwip_netconn_do_bind+0x42>
 800d3c4:	2b20      	cmp	r3, #32
 800d3c6:	d119      	bne.n	800d3fc <lwip_netconn_do_bind+0x5c>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800d3c8:	68bb      	ldr	r3, [r7, #8]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	6858      	ldr	r0, [r3, #4]
 800d3ce:	68bb      	ldr	r3, [r7, #8]
 800d3d0:	6899      	ldr	r1, [r3, #8]
 800d3d2:	68bb      	ldr	r3, [r7, #8]
 800d3d4:	899b      	ldrh	r3, [r3, #12]
 800d3d6:	461a      	mov	r2, r3
 800d3d8:	f00a ff6e 	bl	80182b8 <udp_bind>
 800d3dc:	4603      	mov	r3, r0
 800d3de:	73fb      	strb	r3, [r7, #15]
        break;
 800d3e0:	e011      	b.n	800d406 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800d3e2:	68bb      	ldr	r3, [r7, #8]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	6858      	ldr	r0, [r3, #4]
 800d3e8:	68bb      	ldr	r3, [r7, #8]
 800d3ea:	6899      	ldr	r1, [r3, #8]
 800d3ec:	68bb      	ldr	r3, [r7, #8]
 800d3ee:	899b      	ldrh	r3, [r3, #12]
 800d3f0:	461a      	mov	r2, r3
 800d3f2:	f004 fd01 	bl	8011df8 <tcp_bind>
 800d3f6:	4603      	mov	r3, r0
 800d3f8:	73fb      	strb	r3, [r7, #15]
        break;
 800d3fa:	e004      	b.n	800d406 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 800d3fc:	23fa      	movs	r3, #250	@ 0xfa
 800d3fe:	73fb      	strb	r3, [r7, #15]
        break;
 800d400:	e001      	b.n	800d406 <lwip_netconn_do_bind+0x66>
    }
  } else {
    err = ERR_VAL;
 800d402:	23fa      	movs	r3, #250	@ 0xfa
 800d404:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	7bfa      	ldrb	r2, [r7, #15]
 800d40a:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800d40c:	bf00      	nop
 800d40e:	3710      	adds	r7, #16
 800d410:	46bd      	mov	sp, r7
 800d412:	bd80      	pop	{r7, pc}

0800d414 <lwip_netconn_do_listen>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 800d414:	b580      	push	{r7, lr}
 800d416:	b086      	sub	sp, #24
 800d418:	af00      	add	r7, sp, #0
 800d41a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	617b      	str	r3, [r7, #20]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800d420:	697b      	ldr	r3, [r7, #20]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	685b      	ldr	r3, [r3, #4]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d07f      	beq.n	800d52a <lwip_netconn_do_listen+0x116>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800d42a:	697b      	ldr	r3, [r7, #20]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	781b      	ldrb	r3, [r3, #0]
 800d430:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d434:	2b10      	cmp	r3, #16
 800d436:	d175      	bne.n	800d524 <lwip_netconn_do_listen+0x110>
      if (msg->conn->state == NETCONN_NONE) {
 800d438:	697b      	ldr	r3, [r7, #20]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	785b      	ldrb	r3, [r3, #1]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d165      	bne.n	800d50e <lwip_netconn_do_listen+0xfa>
        struct tcp_pcb *lpcb;
        if (msg->conn->pcb.tcp->state != CLOSED) {
 800d442:	697b      	ldr	r3, [r7, #20]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	685b      	ldr	r3, [r3, #4]
 800d448:	7d1b      	ldrb	r3, [r3, #20]
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d002      	beq.n	800d454 <lwip_netconn_do_listen+0x40>
          /* connection is not closed, cannot listen */
          err = ERR_VAL;
 800d44e:	23fa      	movs	r3, #250	@ 0xfa
 800d450:	72fb      	strb	r3, [r7, #11]
 800d452:	e06c      	b.n	800d52e <lwip_netconn_do_listen+0x11a>
        } else {
          u8_t backlog;
#if TCP_LISTEN_BACKLOG
          backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
          backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 800d454:	23ff      	movs	r3, #255	@ 0xff
 800d456:	74fb      	strb	r3, [r7, #19]
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

          lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 800d458:	697b      	ldr	r3, [r7, #20]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	685b      	ldr	r3, [r3, #4]
 800d45e:	f107 020b 	add.w	r2, r7, #11
 800d462:	7cf9      	ldrb	r1, [r7, #19]
 800d464:	4618      	mov	r0, r3
 800d466:	f004 fd99 	bl	8011f9c <tcp_listen_with_backlog_and_err>
 800d46a:	60f8      	str	r0, [r7, #12]

          if (lpcb == NULL) {
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d05d      	beq.n	800d52e <lwip_netconn_do_listen+0x11a>
            /* in this case, the old pcb is still allocated */
          } else {
            /* delete the recvmbox and allocate the acceptmbox */
            if (sys_mbox_valid(&msg->conn->recvmbox)) {
 800d472:	697b      	ldr	r3, [r7, #20]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	3310      	adds	r3, #16
 800d478:	4618      	mov	r0, r3
 800d47a:	f00f fb02 	bl	801ca82 <sys_mbox_valid>
 800d47e:	4603      	mov	r3, r0
 800d480:	2b00      	cmp	r3, #0
 800d482:	d00b      	beq.n	800d49c <lwip_netconn_do_listen+0x88>
              /** @todo: should we drain the recvmbox here? */
              sys_mbox_free(&msg->conn->recvmbox);
 800d484:	697b      	ldr	r3, [r7, #20]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	3310      	adds	r3, #16
 800d48a:	4618      	mov	r0, r3
 800d48c:	f00f fa72 	bl	801c974 <sys_mbox_free>
              sys_mbox_set_invalid(&msg->conn->recvmbox);
 800d490:	697b      	ldr	r3, [r7, #20]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	3310      	adds	r3, #16
 800d496:	4618      	mov	r0, r3
 800d498:	f00f fb04 	bl	801caa4 <sys_mbox_set_invalid>
            }
            err = ERR_OK;
 800d49c:	2300      	movs	r3, #0
 800d49e:	72fb      	strb	r3, [r7, #11]
            if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 800d4a0:	697b      	ldr	r3, [r7, #20]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	3314      	adds	r3, #20
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	f00f faeb 	bl	801ca82 <sys_mbox_valid>
 800d4ac:	4603      	mov	r3, r0
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d108      	bne.n	800d4c4 <lwip_netconn_do_listen+0xb0>
              err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 800d4b2:	697b      	ldr	r3, [r7, #20]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	3314      	adds	r3, #20
 800d4b8:	2106      	movs	r1, #6
 800d4ba:	4618      	mov	r0, r3
 800d4bc:	f00f fa38 	bl	801c930 <sys_mbox_new>
 800d4c0:	4603      	mov	r3, r0
 800d4c2:	72fb      	strb	r3, [r7, #11]
            }
            if (err == ERR_OK) {
 800d4c4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d118      	bne.n	800d4fe <lwip_netconn_do_listen+0xea>
              msg->conn->state = NETCONN_LISTEN;
 800d4cc:	697b      	ldr	r3, [r7, #20]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	2202      	movs	r2, #2
 800d4d2:	705a      	strb	r2, [r3, #1]
              msg->conn->pcb.tcp = lpcb;
 800d4d4:	697b      	ldr	r3, [r7, #20]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	68fa      	ldr	r2, [r7, #12]
 800d4da:	605a      	str	r2, [r3, #4]
              tcp_arg(msg->conn->pcb.tcp, msg->conn);
 800d4dc:	697b      	ldr	r3, [r7, #20]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	685a      	ldr	r2, [r3, #4]
 800d4e2:	697b      	ldr	r3, [r7, #20]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	4619      	mov	r1, r3
 800d4e8:	4610      	mov	r0, r2
 800d4ea:	f005 fd23 	bl	8012f34 <tcp_arg>
              tcp_accept(msg->conn->pcb.tcp, accept_function);
 800d4ee:	697b      	ldr	r3, [r7, #20]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	685b      	ldr	r3, [r3, #4]
 800d4f4:	4912      	ldr	r1, [pc, #72]	@ (800d540 <lwip_netconn_do_listen+0x12c>)
 800d4f6:	4618      	mov	r0, r3
 800d4f8:	f005 fd94 	bl	8013024 <tcp_accept>
 800d4fc:	e017      	b.n	800d52e <lwip_netconn_do_listen+0x11a>
            } else {
              /* since the old pcb is already deallocated, free lpcb now */
              tcp_close(lpcb);
 800d4fe:	68f8      	ldr	r0, [r7, #12]
 800d500:	f004 fb28 	bl	8011b54 <tcp_close>
              msg->conn->pcb.tcp = NULL;
 800d504:	697b      	ldr	r3, [r7, #20]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	2200      	movs	r2, #0
 800d50a:	605a      	str	r2, [r3, #4]
 800d50c:	e00f      	b.n	800d52e <lwip_netconn_do_listen+0x11a>
            }
          }
        }
      } else if (msg->conn->state == NETCONN_LISTEN) {
 800d50e:	697b      	ldr	r3, [r7, #20]
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	785b      	ldrb	r3, [r3, #1]
 800d514:	2b02      	cmp	r3, #2
 800d516:	d102      	bne.n	800d51e <lwip_netconn_do_listen+0x10a>
        /* already listening, allow updating of the backlog */
        err = ERR_OK;
 800d518:	2300      	movs	r3, #0
 800d51a:	72fb      	strb	r3, [r7, #11]
 800d51c:	e007      	b.n	800d52e <lwip_netconn_do_listen+0x11a>
        tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
      } else {
        err = ERR_CONN;
 800d51e:	23f5      	movs	r3, #245	@ 0xf5
 800d520:	72fb      	strb	r3, [r7, #11]
 800d522:	e004      	b.n	800d52e <lwip_netconn_do_listen+0x11a>
      }
    } else {
      err = ERR_ARG;
 800d524:	23f0      	movs	r3, #240	@ 0xf0
 800d526:	72fb      	strb	r3, [r7, #11]
 800d528:	e001      	b.n	800d52e <lwip_netconn_do_listen+0x11a>
    }
  } else {
    err = ERR_CONN;
 800d52a:	23f5      	movs	r3, #245	@ 0xf5
 800d52c:	72fb      	strb	r3, [r7, #11]
  }
  msg->err = err;
 800d52e:	f997 200b 	ldrsb.w	r2, [r7, #11]
 800d532:	697b      	ldr	r3, [r7, #20]
 800d534:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800d536:	bf00      	nop
 800d538:	3718      	adds	r7, #24
 800d53a:	46bd      	mov	sp, r7
 800d53c:	bd80      	pop	{r7, pc}
 800d53e:	bf00      	nop
 800d540:	0800ca21 	.word	0x0800ca21

0800d544 <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 800d544:	b580      	push	{r7, lr}
 800d546:	b084      	sub	sp, #16
 800d548:	af00      	add	r7, sp, #0
 800d54a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800d550:	68bb      	ldr	r3, [r7, #8]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	4618      	mov	r0, r3
 800d556:	f7fe ff1d 	bl	800c394 <netconn_err>
 800d55a:	4603      	mov	r3, r0
 800d55c:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800d55e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d562:	2b00      	cmp	r3, #0
 800d564:	d134      	bne.n	800d5d0 <lwip_netconn_do_send+0x8c>
    if (msg->conn->pcb.tcp != NULL) {
 800d566:	68bb      	ldr	r3, [r7, #8]
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	685b      	ldr	r3, [r3, #4]
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d02d      	beq.n	800d5cc <lwip_netconn_do_send+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800d570:	68bb      	ldr	r3, [r7, #8]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	781b      	ldrb	r3, [r3, #0]
 800d576:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d57a:	2b20      	cmp	r3, #32
 800d57c:	d123      	bne.n	800d5c6 <lwip_netconn_do_send+0x82>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 800d57e:	68bb      	ldr	r3, [r7, #8]
 800d580:	689b      	ldr	r3, [r3, #8]
 800d582:	689b      	ldr	r3, [r3, #8]
 800d584:	2b00      	cmp	r3, #0
 800d586:	d10c      	bne.n	800d5a2 <lwip_netconn_do_send+0x5e>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 800d588:	68bb      	ldr	r3, [r7, #8]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	685a      	ldr	r2, [r3, #4]
 800d58e:	68bb      	ldr	r3, [r7, #8]
 800d590:	689b      	ldr	r3, [r3, #8]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	4619      	mov	r1, r3
 800d596:	4610      	mov	r0, r2
 800d598:	f00a fca4 	bl	8017ee4 <udp_send>
 800d59c:	4603      	mov	r3, r0
 800d59e:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 800d5a0:	e016      	b.n	800d5d0 <lwip_netconn_do_send+0x8c>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 800d5a2:	68bb      	ldr	r3, [r7, #8]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	6858      	ldr	r0, [r3, #4]
 800d5a8:	68bb      	ldr	r3, [r7, #8]
 800d5aa:	689b      	ldr	r3, [r3, #8]
 800d5ac:	6819      	ldr	r1, [r3, #0]
 800d5ae:	68bb      	ldr	r3, [r7, #8]
 800d5b0:	689b      	ldr	r3, [r3, #8]
 800d5b2:	f103 0208 	add.w	r2, r3, #8
 800d5b6:	68bb      	ldr	r3, [r7, #8]
 800d5b8:	689b      	ldr	r3, [r3, #8]
 800d5ba:	899b      	ldrh	r3, [r3, #12]
 800d5bc:	f00a fcc6 	bl	8017f4c <udp_sendto>
 800d5c0:	4603      	mov	r3, r0
 800d5c2:	73fb      	strb	r3, [r7, #15]
          break;
 800d5c4:	e004      	b.n	800d5d0 <lwip_netconn_do_send+0x8c>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 800d5c6:	23f5      	movs	r3, #245	@ 0xf5
 800d5c8:	73fb      	strb	r3, [r7, #15]
          break;
 800d5ca:	e001      	b.n	800d5d0 <lwip_netconn_do_send+0x8c>
      }
    } else {
      err = ERR_CONN;
 800d5cc:	23f5      	movs	r3, #245	@ 0xf5
 800d5ce:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 800d5d0:	68bb      	ldr	r3, [r7, #8]
 800d5d2:	7bfa      	ldrb	r2, [r7, #15]
 800d5d4:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800d5d6:	bf00      	nop
 800d5d8:	3710      	adds	r7, #16
 800d5da:	46bd      	mov	sp, r7
 800d5dc:	bd80      	pop	{r7, pc}

0800d5de <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800d5de:	b580      	push	{r7, lr}
 800d5e0:	b086      	sub	sp, #24
 800d5e2:	af00      	add	r7, sp, #0
 800d5e4:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800d5ea:	693b      	ldr	r3, [r7, #16]
 800d5ec:	2200      	movs	r2, #0
 800d5ee:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800d5f0:	693b      	ldr	r3, [r7, #16]
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	685b      	ldr	r3, [r3, #4]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d022      	beq.n	800d640 <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800d5fa:	693b      	ldr	r3, [r7, #16]
 800d5fc:	681b      	ldr	r3, [r3, #0]
 800d5fe:	781b      	ldrb	r3, [r3, #0]
 800d600:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d604:	2b10      	cmp	r3, #16
 800d606:	d11b      	bne.n	800d640 <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 800d608:	693b      	ldr	r3, [r7, #16]
 800d60a:	689b      	ldr	r3, [r3, #8]
 800d60c:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 800d60e:	697b      	ldr	r3, [r7, #20]
 800d610:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d614:	d202      	bcs.n	800d61c <lwip_netconn_do_recv+0x3e>
 800d616:	697b      	ldr	r3, [r7, #20]
 800d618:	b29b      	uxth	r3, r3
 800d61a:	e001      	b.n	800d620 <lwip_netconn_do_recv+0x42>
 800d61c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d620:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800d622:	693b      	ldr	r3, [r7, #16]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	685b      	ldr	r3, [r3, #4]
 800d628:	89fa      	ldrh	r2, [r7, #14]
 800d62a:	4611      	mov	r1, r2
 800d62c:	4618      	mov	r0, r3
 800d62e:	f004 fdb9 	bl	80121a4 <tcp_recved>
        remaining -= recved;
 800d632:	89fb      	ldrh	r3, [r7, #14]
 800d634:	697a      	ldr	r2, [r7, #20]
 800d636:	1ad3      	subs	r3, r2, r3
 800d638:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800d63a:	697b      	ldr	r3, [r7, #20]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d1e6      	bne.n	800d60e <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 800d640:	bf00      	nop
 800d642:	3718      	adds	r7, #24
 800d644:	46bd      	mov	sp, r7
 800d646:	bd80      	pop	{r7, pc}

0800d648 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800d648:	b580      	push	{r7, lr}
 800d64a:	b088      	sub	sp, #32
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	6078      	str	r0, [r7, #4]
 800d650:	460b      	mov	r3, r1
 800d652:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 800d654:	2300      	movs	r3, #0
 800d656:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d106      	bne.n	800d66c <lwip_netconn_do_writemore+0x24>
 800d65e:	4b96      	ldr	r3, [pc, #600]	@ (800d8b8 <lwip_netconn_do_writemore+0x270>)
 800d660:	f240 6273 	movw	r2, #1651	@ 0x673
 800d664:	4995      	ldr	r1, [pc, #596]	@ (800d8bc <lwip_netconn_do_writemore+0x274>)
 800d666:	4896      	ldr	r0, [pc, #600]	@ (800d8c0 <lwip_netconn_do_writemore+0x278>)
 800d668:	f00f fd02 	bl	801d070 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	785b      	ldrb	r3, [r3, #1]
 800d670:	2b01      	cmp	r3, #1
 800d672:	d006      	beq.n	800d682 <lwip_netconn_do_writemore+0x3a>
 800d674:	4b90      	ldr	r3, [pc, #576]	@ (800d8b8 <lwip_netconn_do_writemore+0x270>)
 800d676:	f240 6274 	movw	r2, #1652	@ 0x674
 800d67a:	4992      	ldr	r1, [pc, #584]	@ (800d8c4 <lwip_netconn_do_writemore+0x27c>)
 800d67c:	4890      	ldr	r0, [pc, #576]	@ (800d8c0 <lwip_netconn_do_writemore+0x278>)
 800d67e:	f00f fcf7 	bl	801d070 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	6a1b      	ldr	r3, [r3, #32]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d106      	bne.n	800d698 <lwip_netconn_do_writemore+0x50>
 800d68a:	4b8b      	ldr	r3, [pc, #556]	@ (800d8b8 <lwip_netconn_do_writemore+0x270>)
 800d68c:	f240 6275 	movw	r2, #1653	@ 0x675
 800d690:	498d      	ldr	r1, [pc, #564]	@ (800d8c8 <lwip_netconn_do_writemore+0x280>)
 800d692:	488b      	ldr	r0, [pc, #556]	@ (800d8c0 <lwip_netconn_do_writemore+0x278>)
 800d694:	f00f fcec 	bl	801d070 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	685b      	ldr	r3, [r3, #4]
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d106      	bne.n	800d6ae <lwip_netconn_do_writemore+0x66>
 800d6a0:	4b85      	ldr	r3, [pc, #532]	@ (800d8b8 <lwip_netconn_do_writemore+0x270>)
 800d6a2:	f240 6276 	movw	r2, #1654	@ 0x676
 800d6a6:	4989      	ldr	r1, [pc, #548]	@ (800d8cc <lwip_netconn_do_writemore+0x284>)
 800d6a8:	4885      	ldr	r0, [pc, #532]	@ (800d8c0 <lwip_netconn_do_writemore+0x278>)
 800d6aa:	f00f fce1 	bl	801d070 <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	6a1b      	ldr	r3, [r3, #32]
 800d6b2:	699a      	ldr	r2, [r3, #24]
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	6a1b      	ldr	r3, [r3, #32]
 800d6b8:	695b      	ldr	r3, [r3, #20]
 800d6ba:	429a      	cmp	r2, r3
 800d6bc:	d306      	bcc.n	800d6cc <lwip_netconn_do_writemore+0x84>
 800d6be:	4b7e      	ldr	r3, [pc, #504]	@ (800d8b8 <lwip_netconn_do_writemore+0x270>)
 800d6c0:	f240 6277 	movw	r2, #1655	@ 0x677
 800d6c4:	4982      	ldr	r1, [pc, #520]	@ (800d8d0 <lwip_netconn_do_writemore+0x288>)
 800d6c6:	487e      	ldr	r0, [pc, #504]	@ (800d8c0 <lwip_netconn_do_writemore+0x278>)
 800d6c8:	f00f fcd2 	bl	801d070 <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	6a1b      	ldr	r3, [r3, #32]
 800d6d0:	899b      	ldrh	r3, [r3, #12]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d106      	bne.n	800d6e4 <lwip_netconn_do_writemore+0x9c>
 800d6d6:	4b78      	ldr	r3, [pc, #480]	@ (800d8b8 <lwip_netconn_do_writemore+0x270>)
 800d6d8:	f240 6279 	movw	r2, #1657	@ 0x679
 800d6dc:	497d      	ldr	r1, [pc, #500]	@ (800d8d4 <lwip_netconn_do_writemore+0x28c>)
 800d6de:	4878      	ldr	r0, [pc, #480]	@ (800d8c0 <lwip_netconn_do_writemore+0x278>)
 800d6e0:	f00f fcc6 	bl	801d070 <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	6a1b      	ldr	r3, [r3, #32]
 800d6e8:	7f1b      	ldrb	r3, [r3, #28]
 800d6ea:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	7f1b      	ldrb	r3, [r3, #28]
 800d6f0:	f003 0302 	and.w	r3, r3, #2
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d104      	bne.n	800d702 <lwip_netconn_do_writemore+0xba>
 800d6f8:	7ebb      	ldrb	r3, [r7, #26]
 800d6fa:	f003 0304 	and.w	r3, r3, #4
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d001      	beq.n	800d706 <lwip_netconn_do_writemore+0xbe>
 800d702:	2301      	movs	r3, #1
 800d704:	e000      	b.n	800d708 <lwip_netconn_do_writemore+0xc0>
 800d706:	2300      	movs	r3, #0
 800d708:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	6a1b      	ldr	r3, [r3, #32]
 800d70e:	689b      	ldr	r3, [r3, #8]
 800d710:	681a      	ldr	r2, [r3, #0]
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	6a1b      	ldr	r3, [r3, #32]
 800d716:	691b      	ldr	r3, [r3, #16]
 800d718:	4413      	add	r3, r2
 800d71a:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	6a1b      	ldr	r3, [r3, #32]
 800d720:	689b      	ldr	r3, [r3, #8]
 800d722:	685a      	ldr	r2, [r3, #4]
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	6a1b      	ldr	r3, [r3, #32]
 800d728:	691b      	ldr	r3, [r3, #16]
 800d72a:	1ad3      	subs	r3, r2, r3
 800d72c:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 800d72e:	693b      	ldr	r3, [r7, #16]
 800d730:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d734:	d307      	bcc.n	800d746 <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 800d736:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d73a:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800d73c:	7ebb      	ldrb	r3, [r7, #26]
 800d73e:	f043 0302 	orr.w	r3, r3, #2
 800d742:	76bb      	strb	r3, [r7, #26]
 800d744:	e001      	b.n	800d74a <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 800d746:	693b      	ldr	r3, [r7, #16]
 800d748:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	685b      	ldr	r3, [r3, #4]
 800d74e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800d752:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 800d754:	89fa      	ldrh	r2, [r7, #14]
 800d756:	8bbb      	ldrh	r3, [r7, #28]
 800d758:	429a      	cmp	r2, r3
 800d75a:	d216      	bcs.n	800d78a <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 800d75c:	89fb      	ldrh	r3, [r7, #14]
 800d75e:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 800d760:	7e3b      	ldrb	r3, [r7, #24]
 800d762:	2b00      	cmp	r3, #0
 800d764:	d00d      	beq.n	800d782 <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 800d766:	8bbb      	ldrh	r3, [r7, #28]
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d10e      	bne.n	800d78a <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	6a1b      	ldr	r3, [r3, #32]
 800d770:	699b      	ldr	r3, [r3, #24]
 800d772:	2b00      	cmp	r3, #0
 800d774:	d102      	bne.n	800d77c <lwip_netconn_do_writemore+0x134>
 800d776:	f06f 0306 	mvn.w	r3, #6
 800d77a:	e000      	b.n	800d77e <lwip_netconn_do_writemore+0x136>
 800d77c:	2300      	movs	r3, #0
 800d77e:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 800d780:	e07d      	b.n	800d87e <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 800d782:	7ebb      	ldrb	r3, [r7, #26]
 800d784:	f043 0302 	orr.w	r3, r3, #2
 800d788:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	6a1b      	ldr	r3, [r3, #32]
 800d78e:	691a      	ldr	r2, [r3, #16]
 800d790:	8bbb      	ldrh	r3, [r7, #28]
 800d792:	441a      	add	r2, r3
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	6a1b      	ldr	r3, [r3, #32]
 800d798:	689b      	ldr	r3, [r3, #8]
 800d79a:	685b      	ldr	r3, [r3, #4]
 800d79c:	429a      	cmp	r2, r3
 800d79e:	d906      	bls.n	800d7ae <lwip_netconn_do_writemore+0x166>
 800d7a0:	4b45      	ldr	r3, [pc, #276]	@ (800d8b8 <lwip_netconn_do_writemore+0x270>)
 800d7a2:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 800d7a6:	494c      	ldr	r1, [pc, #304]	@ (800d8d8 <lwip_netconn_do_writemore+0x290>)
 800d7a8:	4845      	ldr	r0, [pc, #276]	@ (800d8c0 <lwip_netconn_do_writemore+0x278>)
 800d7aa:	f00f fc61 	bl	801d070 <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 800d7ae:	8bbb      	ldrh	r3, [r7, #28]
 800d7b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d7b4:	4293      	cmp	r3, r2
 800d7b6:	d103      	bne.n	800d7c0 <lwip_netconn_do_writemore+0x178>
 800d7b8:	693b      	ldr	r3, [r7, #16]
 800d7ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d7be:	d209      	bcs.n	800d7d4 <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800d7c0:	693b      	ldr	r3, [r7, #16]
 800d7c2:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 800d7c4:	8bba      	ldrh	r2, [r7, #28]
 800d7c6:	429a      	cmp	r2, r3
 800d7c8:	d10b      	bne.n	800d7e2 <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	6a1b      	ldr	r3, [r3, #32]
 800d7ce:	899b      	ldrh	r3, [r3, #12]
 800d7d0:	2b01      	cmp	r3, #1
 800d7d2:	d906      	bls.n	800d7e2 <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 800d7d4:	2301      	movs	r3, #1
 800d7d6:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800d7d8:	7ebb      	ldrb	r3, [r7, #26]
 800d7da:	f043 0302 	orr.w	r3, r3, #2
 800d7de:	76bb      	strb	r3, [r7, #26]
 800d7e0:	e001      	b.n	800d7e6 <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	6858      	ldr	r0, [r3, #4]
 800d7ea:	7ebb      	ldrb	r3, [r7, #26]
 800d7ec:	8bba      	ldrh	r2, [r7, #28]
 800d7ee:	6979      	ldr	r1, [r7, #20]
 800d7f0:	f008 fadc 	bl	8015dac <tcp_write>
 800d7f4:	4603      	mov	r3, r0
 800d7f6:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 800d7f8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d12c      	bne.n	800d85a <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	6a1b      	ldr	r3, [r3, #32]
 800d804:	6999      	ldr	r1, [r3, #24]
 800d806:	8bba      	ldrh	r2, [r7, #28]
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	6a1b      	ldr	r3, [r3, #32]
 800d80c:	440a      	add	r2, r1
 800d80e:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	6a1b      	ldr	r3, [r3, #32]
 800d814:	6919      	ldr	r1, [r3, #16]
 800d816:	8bba      	ldrh	r2, [r7, #28]
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	6a1b      	ldr	r3, [r3, #32]
 800d81c:	440a      	add	r2, r1
 800d81e:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	6a1b      	ldr	r3, [r3, #32]
 800d824:	691a      	ldr	r2, [r3, #16]
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	6a1b      	ldr	r3, [r3, #32]
 800d82a:	689b      	ldr	r3, [r3, #8]
 800d82c:	685b      	ldr	r3, [r3, #4]
 800d82e:	429a      	cmp	r2, r3
 800d830:	d113      	bne.n	800d85a <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	6a1b      	ldr	r3, [r3, #32]
 800d836:	899a      	ldrh	r2, [r3, #12]
 800d838:	3a01      	subs	r2, #1
 800d83a:	b292      	uxth	r2, r2
 800d83c:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	6a1b      	ldr	r3, [r3, #32]
 800d842:	899b      	ldrh	r3, [r3, #12]
 800d844:	2b00      	cmp	r3, #0
 800d846:	d008      	beq.n	800d85a <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	6a1b      	ldr	r3, [r3, #32]
 800d84c:	689a      	ldr	r2, [r3, #8]
 800d84e:	3208      	adds	r2, #8
 800d850:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	6a1b      	ldr	r3, [r3, #32]
 800d856:	2200      	movs	r2, #0
 800d858:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 800d85a:	7e7b      	ldrb	r3, [r7, #25]
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d004      	beq.n	800d86a <lwip_netconn_do_writemore+0x222>
 800d860:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d864:	2b00      	cmp	r3, #0
 800d866:	f43f af50 	beq.w	800d70a <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 800d86a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d004      	beq.n	800d87c <lwip_netconn_do_writemore+0x234>
 800d872:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d876:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d87a:	d146      	bne.n	800d90a <lwip_netconn_do_writemore+0x2c2>
err_mem:
 800d87c:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 800d87e:	7e3b      	ldrb	r3, [r7, #24]
 800d880:	2b00      	cmp	r3, #0
 800d882:	d02b      	beq.n	800d8dc <lwip_netconn_do_writemore+0x294>
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	6a1b      	ldr	r3, [r3, #32]
 800d888:	699a      	ldr	r2, [r3, #24]
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	6a1b      	ldr	r3, [r3, #32]
 800d88e:	695b      	ldr	r3, [r3, #20]
 800d890:	429a      	cmp	r2, r3
 800d892:	d223      	bcs.n	800d8dc <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d005      	beq.n	800d8a8 <lwip_netconn_do_writemore+0x260>
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8a0:	2200      	movs	r2, #0
 800d8a2:	2103      	movs	r1, #3
 800d8a4:	6878      	ldr	r0, [r7, #4]
 800d8a6:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	7f1b      	ldrb	r3, [r3, #28]
 800d8ac:	f043 0310 	orr.w	r3, r3, #16
 800d8b0:	b2da      	uxtb	r2, r3
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	771a      	strb	r2, [r3, #28]
 800d8b6:	e028      	b.n	800d90a <lwip_netconn_do_writemore+0x2c2>
 800d8b8:	0801e898 	.word	0x0801e898
 800d8bc:	0801e9f0 	.word	0x0801e9f0
 800d8c0:	0801e8dc 	.word	0x0801e8dc
 800d8c4:	0801ecf8 	.word	0x0801ecf8
 800d8c8:	0801ea00 	.word	0x0801ea00
 800d8cc:	0801ed18 	.word	0x0801ed18
 800d8d0:	0801ed30 	.word	0x0801ed30
 800d8d4:	0801ed70 	.word	0x0801ed70
 800d8d8:	0801ed98 	.word	0x0801ed98
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	685b      	ldr	r3, [r3, #4]
 800d8e0:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800d8e4:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800d8e8:	d305      	bcc.n	800d8f6 <lwip_netconn_do_writemore+0x2ae>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	685b      	ldr	r3, [r3, #4]
 800d8ee:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800d8f2:	2b04      	cmp	r3, #4
 800d8f4:	d909      	bls.n	800d90a <lwip_netconn_do_writemore+0x2c2>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d005      	beq.n	800d90a <lwip_netconn_do_writemore+0x2c2>
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d902:	2200      	movs	r2, #0
 800d904:	2103      	movs	r1, #3
 800d906:	6878      	ldr	r0, [r7, #4]
 800d908:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 800d90a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d11d      	bne.n	800d94e <lwip_netconn_do_writemore+0x306>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	6a1b      	ldr	r3, [r3, #32]
 800d916:	699a      	ldr	r2, [r3, #24]
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	6a1b      	ldr	r3, [r3, #32]
 800d91c:	695b      	ldr	r3, [r3, #20]
 800d91e:	429a      	cmp	r2, r3
 800d920:	d002      	beq.n	800d928 <lwip_netconn_do_writemore+0x2e0>
 800d922:	7e3b      	ldrb	r3, [r7, #24]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d001      	beq.n	800d92c <lwip_netconn_do_writemore+0x2e4>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 800d928:	2301      	movs	r3, #1
 800d92a:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	685b      	ldr	r3, [r3, #4]
 800d930:	4618      	mov	r0, r3
 800d932:	f009 f825 	bl	8016980 <tcp_output>
 800d936:	4603      	mov	r3, r0
 800d938:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 800d93a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800d93e:	f113 0f04 	cmn.w	r3, #4
 800d942:	d12c      	bne.n	800d99e <lwip_netconn_do_writemore+0x356>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800d944:	7b3b      	ldrb	r3, [r7, #12]
 800d946:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800d948:	2301      	movs	r3, #1
 800d94a:	76fb      	strb	r3, [r7, #27]
 800d94c:	e027      	b.n	800d99e <lwip_netconn_do_writemore+0x356>
      }
    } else if (err == ERR_MEM) {
 800d94e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d952:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d956:	d120      	bne.n	800d99a <lwip_netconn_do_writemore+0x352>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	685b      	ldr	r3, [r3, #4]
 800d95c:	4618      	mov	r0, r3
 800d95e:	f009 f80f 	bl	8016980 <tcp_output>
 800d962:	4603      	mov	r3, r0
 800d964:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 800d966:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800d96a:	f113 0f04 	cmn.w	r3, #4
 800d96e:	d104      	bne.n	800d97a <lwip_netconn_do_writemore+0x332>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800d970:	7b7b      	ldrb	r3, [r7, #13]
 800d972:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800d974:	2301      	movs	r3, #1
 800d976:	76fb      	strb	r3, [r7, #27]
 800d978:	e011      	b.n	800d99e <lwip_netconn_do_writemore+0x356>
      } else if (dontblock) {
 800d97a:	7e3b      	ldrb	r3, [r7, #24]
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d00e      	beq.n	800d99e <lwip_netconn_do_writemore+0x356>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	6a1b      	ldr	r3, [r3, #32]
 800d984:	699b      	ldr	r3, [r3, #24]
 800d986:	2b00      	cmp	r3, #0
 800d988:	d102      	bne.n	800d990 <lwip_netconn_do_writemore+0x348>
 800d98a:	f06f 0306 	mvn.w	r3, #6
 800d98e:	e000      	b.n	800d992 <lwip_netconn_do_writemore+0x34a>
 800d990:	2300      	movs	r3, #0
 800d992:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800d994:	2301      	movs	r3, #1
 800d996:	76fb      	strb	r3, [r7, #27]
 800d998:	e001      	b.n	800d99e <lwip_netconn_do_writemore+0x356>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 800d99a:	2301      	movs	r3, #1
 800d99c:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 800d99e:	7efb      	ldrb	r3, [r7, #27]
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d015      	beq.n	800d9d0 <lwip_netconn_do_writemore+0x388>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	6a1b      	ldr	r3, [r3, #32]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	330c      	adds	r3, #12
 800d9ac:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	6a1b      	ldr	r3, [r3, #32]
 800d9b2:	7ffa      	ldrb	r2, [r7, #31]
 800d9b4:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	2200      	movs	r2, #0
 800d9c0:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800d9c2:	78fb      	ldrb	r3, [r7, #3]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d006      	beq.n	800d9d6 <lwip_netconn_do_writemore+0x38e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 800d9c8:	68b8      	ldr	r0, [r7, #8]
 800d9ca:	f00f f8d1 	bl	801cb70 <sys_sem_signal>
 800d9ce:	e002      	b.n	800d9d6 <lwip_netconn_do_writemore+0x38e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 800d9d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d9d4:	e000      	b.n	800d9d8 <lwip_netconn_do_writemore+0x390>
  }
#endif
  return ERR_OK;
 800d9d6:	2300      	movs	r3, #0
}
 800d9d8:	4618      	mov	r0, r3
 800d9da:	3720      	adds	r7, #32
 800d9dc:	46bd      	mov	sp, r7
 800d9de:	bd80      	pop	{r7, pc}

0800d9e0 <lwip_netconn_do_write>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 800d9e0:	b580      	push	{r7, lr}
 800d9e2:	b084      	sub	sp, #16
 800d9e4:	af00      	add	r7, sp, #0
 800d9e6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800d9ec:	68bb      	ldr	r3, [r7, #8]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	4618      	mov	r0, r3
 800d9f2:	f7fe fccf 	bl	800c394 <netconn_err>
 800d9f6:	4603      	mov	r3, r0
 800d9f8:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800d9fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d166      	bne.n	800dad0 <lwip_netconn_do_write+0xf0>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800da02:	68bb      	ldr	r3, [r7, #8]
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	781b      	ldrb	r3, [r3, #0]
 800da08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800da0c:	2b10      	cmp	r3, #16
 800da0e:	d15d      	bne.n	800dacc <lwip_netconn_do_write+0xec>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 800da10:	68bb      	ldr	r3, [r7, #8]
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	785b      	ldrb	r3, [r3, #1]
 800da16:	2b00      	cmp	r3, #0
 800da18:	d002      	beq.n	800da20 <lwip_netconn_do_write+0x40>
        /* netconn is connecting, closing or in blocking write */
        err = ERR_INPROGRESS;
 800da1a:	23fb      	movs	r3, #251	@ 0xfb
 800da1c:	73fb      	strb	r3, [r7, #15]
 800da1e:	e057      	b.n	800dad0 <lwip_netconn_do_write+0xf0>
      } else if (msg->conn->pcb.tcp != NULL) {
 800da20:	68bb      	ldr	r3, [r7, #8]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	685b      	ldr	r3, [r3, #4]
 800da26:	2b00      	cmp	r3, #0
 800da28:	d04d      	beq.n	800dac6 <lwip_netconn_do_write+0xe6>
        msg->conn->state = NETCONN_WRITE;
 800da2a:	68bb      	ldr	r3, [r7, #8]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	2201      	movs	r2, #1
 800da30:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800da32:	68bb      	ldr	r3, [r7, #8]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	6a1b      	ldr	r3, [r3, #32]
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d006      	beq.n	800da4a <lwip_netconn_do_write+0x6a>
 800da3c:	4b28      	ldr	r3, [pc, #160]	@ (800dae0 <lwip_netconn_do_write+0x100>)
 800da3e:	f240 7223 	movw	r2, #1827	@ 0x723
 800da42:	4928      	ldr	r1, [pc, #160]	@ (800dae4 <lwip_netconn_do_write+0x104>)
 800da44:	4828      	ldr	r0, [pc, #160]	@ (800dae8 <lwip_netconn_do_write+0x108>)
 800da46:	f00f fb13 	bl	801d070 <iprintf>
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 800da4a:	68bb      	ldr	r3, [r7, #8]
 800da4c:	695b      	ldr	r3, [r3, #20]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d106      	bne.n	800da60 <lwip_netconn_do_write+0x80>
 800da52:	4b23      	ldr	r3, [pc, #140]	@ (800dae0 <lwip_netconn_do_write+0x100>)
 800da54:	f240 7224 	movw	r2, #1828	@ 0x724
 800da58:	4924      	ldr	r1, [pc, #144]	@ (800daec <lwip_netconn_do_write+0x10c>)
 800da5a:	4823      	ldr	r0, [pc, #140]	@ (800dae8 <lwip_netconn_do_write+0x108>)
 800da5c:	f00f fb08 	bl	801d070 <iprintf>
        msg->conn->current_msg = msg;
 800da60:	68bb      	ldr	r3, [r7, #8]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	68ba      	ldr	r2, [r7, #8]
 800da66:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 800da68:	68bb      	ldr	r3, [r7, #8]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	2100      	movs	r1, #0
 800da6e:	4618      	mov	r0, r3
 800da70:	f7ff fdea 	bl	800d648 <lwip_netconn_do_writemore>
 800da74:	4603      	mov	r3, r0
 800da76:	2b00      	cmp	r3, #0
 800da78:	d02e      	beq.n	800dad8 <lwip_netconn_do_write+0xf8>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 800da7a:	68bb      	ldr	r3, [r7, #8]
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	785b      	ldrb	r3, [r3, #1]
 800da80:	2b01      	cmp	r3, #1
 800da82:	d006      	beq.n	800da92 <lwip_netconn_do_write+0xb2>
 800da84:	4b16      	ldr	r3, [pc, #88]	@ (800dae0 <lwip_netconn_do_write+0x100>)
 800da86:	f44f 62e5 	mov.w	r2, #1832	@ 0x728
 800da8a:	4919      	ldr	r1, [pc, #100]	@ (800daf0 <lwip_netconn_do_write+0x110>)
 800da8c:	4816      	ldr	r0, [pc, #88]	@ (800dae8 <lwip_netconn_do_write+0x108>)
 800da8e:	f00f faef 	bl	801d070 <iprintf>
          UNLOCK_TCPIP_CORE();
 800da92:	4818      	ldr	r0, [pc, #96]	@ (800daf4 <lwip_netconn_do_write+0x114>)
 800da94:	f00f f8dd 	bl	801cc52 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800da98:	68bb      	ldr	r3, [r7, #8]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	330c      	adds	r3, #12
 800da9e:	2100      	movs	r1, #0
 800daa0:	4618      	mov	r0, r3
 800daa2:	f00f f834 	bl	801cb0e <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 800daa6:	4813      	ldr	r0, [pc, #76]	@ (800daf4 <lwip_netconn_do_write+0x114>)
 800daa8:	f00f f8c4 	bl	801cc34 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 800daac:	68bb      	ldr	r3, [r7, #8]
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	785b      	ldrb	r3, [r3, #1]
 800dab2:	2b01      	cmp	r3, #1
 800dab4:	d110      	bne.n	800dad8 <lwip_netconn_do_write+0xf8>
 800dab6:	4b0a      	ldr	r3, [pc, #40]	@ (800dae0 <lwip_netconn_do_write+0x100>)
 800dab8:	f240 722c 	movw	r2, #1836	@ 0x72c
 800dabc:	490c      	ldr	r1, [pc, #48]	@ (800daf0 <lwip_netconn_do_write+0x110>)
 800dabe:	480a      	ldr	r0, [pc, #40]	@ (800dae8 <lwip_netconn_do_write+0x108>)
 800dac0:	f00f fad6 	bl	801d070 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 800dac4:	e008      	b.n	800dad8 <lwip_netconn_do_write+0xf8>
      } else {
        err = ERR_CONN;
 800dac6:	23f5      	movs	r3, #245	@ 0xf5
 800dac8:	73fb      	strb	r3, [r7, #15]
 800daca:	e001      	b.n	800dad0 <lwip_netconn_do_write+0xf0>
#else /* LWIP_TCP */
      err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      err = ERR_VAL;
 800dacc:	23fa      	movs	r3, #250	@ 0xfa
 800dace:	73fb      	strb	r3, [r7, #15]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  msg->err = err;
 800dad0:	68bb      	ldr	r3, [r7, #8]
 800dad2:	7bfa      	ldrb	r2, [r7, #15]
 800dad4:	711a      	strb	r2, [r3, #4]
 800dad6:	e000      	b.n	800dada <lwip_netconn_do_write+0xfa>
        return;
 800dad8:	bf00      	nop
  TCPIP_APIMSG_ACK(msg);
}
 800dada:	3710      	adds	r7, #16
 800dadc:	46bd      	mov	sp, r7
 800dade:	bd80      	pop	{r7, pc}
 800dae0:	0801e898 	.word	0x0801e898
 800dae4:	0801ec3c 	.word	0x0801ec3c
 800dae8:	0801e8dc 	.word	0x0801e8dc
 800daec:	0801edc4 	.word	0x0801edc4
 800daf0:	0801ec58 	.word	0x0801ec58
 800daf4:	2000b2ec 	.word	0x2000b2ec

0800daf8 <lwip_netconn_do_getaddr>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_getaddr(void *m)
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	b084      	sub	sp, #16
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	60fb      	str	r3, [r7, #12]

  if (msg->conn->pcb.ip != NULL) {
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	685b      	ldr	r3, [r3, #4]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d06b      	beq.n	800dbe6 <lwip_netconn_do_getaddr+0xee>
    if (msg->msg.ad.local) {
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	7c1b      	ldrb	r3, [r3, #16]
 800db12:	2b00      	cmp	r3, #0
 800db14:	d007      	beq.n	800db26 <lwip_netconn_do_getaddr+0x2e>
      ip_addr_copy(API_EXPR_DEREF(msg->msg.ad.ipaddr),
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	685a      	ldr	r2, [r3, #4]
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	689b      	ldr	r3, [r3, #8]
 800db20:	6812      	ldr	r2, [r2, #0]
 800db22:	601a      	str	r2, [r3, #0]
 800db24:	e006      	b.n	800db34 <lwip_netconn_do_getaddr+0x3c>
                   msg->conn->pcb.ip->local_ip);
    } else {
      ip_addr_copy(API_EXPR_DEREF(msg->msg.ad.ipaddr),
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	685a      	ldr	r2, [r3, #4]
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	689b      	ldr	r3, [r3, #8]
 800db30:	6852      	ldr	r2, [r2, #4]
 800db32:	601a      	str	r2, [r3, #0]
                   msg->conn->pcb.ip->remote_ip);
    }

    msg->err = ERR_OK;
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	2200      	movs	r2, #0
 800db38:	711a      	strb	r2, [r3, #4]
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	781b      	ldrb	r3, [r3, #0]
 800db40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800db44:	2b10      	cmp	r3, #16
 800db46:	d021      	beq.n	800db8c <lwip_netconn_do_getaddr+0x94>
 800db48:	2b20      	cmp	r3, #32
 800db4a:	d144      	bne.n	800dbd6 <lwip_netconn_do_getaddr+0xde>
        }
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        if (msg->msg.ad.local) {
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	7c1b      	ldrb	r3, [r3, #16]
 800db50:	2b00      	cmp	r3, #0
 800db52:	d007      	beq.n	800db64 <lwip_netconn_do_getaddr+0x6c>
          API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->local_port;
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	685a      	ldr	r2, [r3, #4]
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	68db      	ldr	r3, [r3, #12]
 800db5e:	8a52      	ldrh	r2, [r2, #18]
 800db60:	801a      	strh	r2, [r3, #0]
            msg->err = ERR_CONN;
          } else {
            API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->remote_port;
          }
        }
        break;
 800db62:	e044      	b.n	800dbee <lwip_netconn_do_getaddr+0xf6>
          if ((msg->conn->pcb.udp->flags & UDP_FLAGS_CONNECTED) == 0) {
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	685b      	ldr	r3, [r3, #4]
 800db6a:	7c1b      	ldrb	r3, [r3, #16]
 800db6c:	f003 0304 	and.w	r3, r3, #4
 800db70:	2b00      	cmp	r3, #0
 800db72:	d103      	bne.n	800db7c <lwip_netconn_do_getaddr+0x84>
            msg->err = ERR_CONN;
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	22f5      	movs	r2, #245	@ 0xf5
 800db78:	711a      	strb	r2, [r3, #4]
        break;
 800db7a:	e038      	b.n	800dbee <lwip_netconn_do_getaddr+0xf6>
            API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->remote_port;
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	685a      	ldr	r2, [r3, #4]
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	68db      	ldr	r3, [r3, #12]
 800db86:	8a92      	ldrh	r2, [r2, #20]
 800db88:	801a      	strh	r2, [r3, #0]
        break;
 800db8a:	e030      	b.n	800dbee <lwip_netconn_do_getaddr+0xf6>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        if ((msg->msg.ad.local == 0) &&
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	7c1b      	ldrb	r3, [r3, #16]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d10f      	bne.n	800dbb4 <lwip_netconn_do_getaddr+0xbc>
            ((msg->conn->pcb.tcp->state == CLOSED) || (msg->conn->pcb.tcp->state == LISTEN))) {
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	685b      	ldr	r3, [r3, #4]
 800db9a:	7d1b      	ldrb	r3, [r3, #20]
        if ((msg->msg.ad.local == 0) &&
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d005      	beq.n	800dbac <lwip_netconn_do_getaddr+0xb4>
            ((msg->conn->pcb.tcp->state == CLOSED) || (msg->conn->pcb.tcp->state == LISTEN))) {
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	685b      	ldr	r3, [r3, #4]
 800dba6:	7d1b      	ldrb	r3, [r3, #20]
 800dba8:	2b01      	cmp	r3, #1
 800dbaa:	d103      	bne.n	800dbb4 <lwip_netconn_do_getaddr+0xbc>
          /* pcb is not connected and remote name is requested */
          msg->err = ERR_CONN;
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	22f5      	movs	r2, #245	@ 0xf5
 800dbb0:	711a      	strb	r2, [r3, #4]
        } else {
          API_EXPR_DEREF(msg->msg.ad.port) = (msg->msg.ad.local ? msg->conn->pcb.tcp->local_port : msg->conn->pcb.tcp->remote_port);
        }
        break;
 800dbb2:	e01c      	b.n	800dbee <lwip_netconn_do_getaddr+0xf6>
          API_EXPR_DEREF(msg->msg.ad.port) = (msg->msg.ad.local ? msg->conn->pcb.tcp->local_port : msg->conn->pcb.tcp->remote_port);
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	7c1b      	ldrb	r3, [r3, #16]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d004      	beq.n	800dbc6 <lwip_netconn_do_getaddr+0xce>
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	685b      	ldr	r3, [r3, #4]
 800dbc2:	8adb      	ldrh	r3, [r3, #22]
 800dbc4:	e003      	b.n	800dbce <lwip_netconn_do_getaddr+0xd6>
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	685b      	ldr	r3, [r3, #4]
 800dbcc:	8b1b      	ldrh	r3, [r3, #24]
 800dbce:	68fa      	ldr	r2, [r7, #12]
 800dbd0:	68d2      	ldr	r2, [r2, #12]
 800dbd2:	8013      	strh	r3, [r2, #0]
        break;
 800dbd4:	e00b      	b.n	800dbee <lwip_netconn_do_getaddr+0xf6>
#endif /* LWIP_TCP */
      default:
        LWIP_ASSERT("invalid netconn_type", 0);
 800dbd6:	4b08      	ldr	r3, [pc, #32]	@ (800dbf8 <lwip_netconn_do_getaddr+0x100>)
 800dbd8:	f240 727d 	movw	r2, #1917	@ 0x77d
 800dbdc:	4907      	ldr	r1, [pc, #28]	@ (800dbfc <lwip_netconn_do_getaddr+0x104>)
 800dbde:	4808      	ldr	r0, [pc, #32]	@ (800dc00 <lwip_netconn_do_getaddr+0x108>)
 800dbe0:	f00f fa46 	bl	801d070 <iprintf>
        break;
 800dbe4:	e003      	b.n	800dbee <lwip_netconn_do_getaddr+0xf6>
    }
  } else {
    msg->err = ERR_CONN;
 800dbe6:	68fb      	ldr	r3, [r7, #12]
 800dbe8:	22f5      	movs	r2, #245	@ 0xf5
 800dbea:	711a      	strb	r2, [r3, #4]
  }
  TCPIP_APIMSG_ACK(msg);
}
 800dbec:	bf00      	nop
 800dbee:	bf00      	nop
 800dbf0:	3710      	adds	r7, #16
 800dbf2:	46bd      	mov	sp, r7
 800dbf4:	bd80      	pop	{r7, pc}
 800dbf6:	bf00      	nop
 800dbf8:	0801e898 	.word	0x0801e898
 800dbfc:	0801edd8 	.word	0x0801edd8
 800dc00:	0801e8dc 	.word	0x0801e8dc

0800dc04 <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 800dc04:	b580      	push	{r7, lr}
 800dc06:	b084      	sub	sp, #16
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	785b      	ldrb	r3, [r3, #1]
 800dc16:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	685b      	ldr	r3, [r3, #4]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d069      	beq.n	800dcf6 <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	781b      	ldrb	r3, [r3, #0]
 800dc28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 800dc2c:	2b10      	cmp	r3, #16
 800dc2e:	d162      	bne.n	800dcf6 <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800dc34:	2b03      	cmp	r3, #3
 800dc36:	d002      	beq.n	800dc3e <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800dc38:	7afb      	ldrb	r3, [r7, #11]
 800dc3a:	2b02      	cmp	r3, #2
 800dc3c:	d05b      	beq.n	800dcf6 <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 800dc3e:	7afb      	ldrb	r3, [r7, #11]
 800dc40:	2b03      	cmp	r3, #3
 800dc42:	d103      	bne.n	800dc4c <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	22f5      	movs	r2, #245	@ 0xf5
 800dc48:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800dc4a:	e059      	b.n	800dd00 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 800dc4c:	7afb      	ldrb	r3, [r7, #11]
 800dc4e:	2b01      	cmp	r3, #1
 800dc50:	d103      	bne.n	800dc5a <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	22fb      	movs	r2, #251	@ 0xfb
 800dc56:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800dc58:	e052      	b.n	800dd00 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	7a1b      	ldrb	r3, [r3, #8]
 800dc5e:	f003 0301 	and.w	r3, r3, #1
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d004      	beq.n	800dc70 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	4618      	mov	r0, r3
 800dc6c:	f7ff f8cc 	bl	800ce08 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	6a1b      	ldr	r3, [r3, #32]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d006      	beq.n	800dc88 <lwip_netconn_do_close+0x84>
 800dc7a:	4b23      	ldr	r3, [pc, #140]	@ (800dd08 <lwip_netconn_do_close+0x104>)
 800dc7c:	f240 72bd 	movw	r2, #1981	@ 0x7bd
 800dc80:	4922      	ldr	r1, [pc, #136]	@ (800dd0c <lwip_netconn_do_close+0x108>)
 800dc82:	4823      	ldr	r0, [pc, #140]	@ (800dd10 <lwip_netconn_do_close+0x10c>)
 800dc84:	f00f f9f4 	bl	801d070 <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	2204      	movs	r2, #4
 800dc8e:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	68fa      	ldr	r2, [r7, #12]
 800dc96:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	2100      	movs	r1, #0
 800dc9e:	4618      	mov	r0, r3
 800dca0:	f7ff f930 	bl	800cf04 <lwip_netconn_do_close_internal>
 800dca4:	4603      	mov	r3, r0
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d029      	beq.n	800dcfe <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	785b      	ldrb	r3, [r3, #1]
 800dcb0:	2b04      	cmp	r3, #4
 800dcb2:	d006      	beq.n	800dcc2 <lwip_netconn_do_close+0xbe>
 800dcb4:	4b14      	ldr	r3, [pc, #80]	@ (800dd08 <lwip_netconn_do_close+0x104>)
 800dcb6:	f240 72c2 	movw	r2, #1986	@ 0x7c2
 800dcba:	4916      	ldr	r1, [pc, #88]	@ (800dd14 <lwip_netconn_do_close+0x110>)
 800dcbc:	4814      	ldr	r0, [pc, #80]	@ (800dd10 <lwip_netconn_do_close+0x10c>)
 800dcbe:	f00f f9d7 	bl	801d070 <iprintf>
        UNLOCK_TCPIP_CORE();
 800dcc2:	4815      	ldr	r0, [pc, #84]	@ (800dd18 <lwip_netconn_do_close+0x114>)
 800dcc4:	f00e ffc5 	bl	801cc52 <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	330c      	adds	r3, #12
 800dcce:	2100      	movs	r1, #0
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	f00e ff1c 	bl	801cb0e <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 800dcd6:	4810      	ldr	r0, [pc, #64]	@ (800dd18 <lwip_netconn_do_close+0x114>)
 800dcd8:	f00e ffac 	bl	801cc34 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	785b      	ldrb	r3, [r3, #1]
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d00b      	beq.n	800dcfe <lwip_netconn_do_close+0xfa>
 800dce6:	4b08      	ldr	r3, [pc, #32]	@ (800dd08 <lwip_netconn_do_close+0x104>)
 800dce8:	f240 72c6 	movw	r2, #1990	@ 0x7c6
 800dcec:	4909      	ldr	r1, [pc, #36]	@ (800dd14 <lwip_netconn_do_close+0x110>)
 800dcee:	4808      	ldr	r0, [pc, #32]	@ (800dd10 <lwip_netconn_do_close+0x10c>)
 800dcf0:	f00f f9be 	bl	801d070 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 800dcf4:	e003      	b.n	800dcfe <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	22f5      	movs	r2, #245	@ 0xf5
 800dcfa:	711a      	strb	r2, [r3, #4]
 800dcfc:	e000      	b.n	800dd00 <lwip_netconn_do_close+0xfc>
      return;
 800dcfe:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 800dd00:	3710      	adds	r7, #16
 800dd02:	46bd      	mov	sp, r7
 800dd04:	bd80      	pop	{r7, pc}
 800dd06:	bf00      	nop
 800dd08:	0801e898 	.word	0x0801e898
 800dd0c:	0801ec3c 	.word	0x0801ec3c
 800dd10:	0801e8dc 	.word	0x0801e8dc
 800dd14:	0801ec58 	.word	0x0801ec58
 800dd18:	2000b2ec 	.word	0x2000b2ec

0800dd1c <err_to_errno>:
  EIO            /* ERR_ARG        -16     Illegal argument.        */
};

int
err_to_errno(err_t err)
{
 800dd1c:	b480      	push	{r7}
 800dd1e:	b083      	sub	sp, #12
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	4603      	mov	r3, r0
 800dd24:	71fb      	strb	r3, [r7, #7]
  if ((err > 0) || (-err >= (err_t)LWIP_ARRAYSIZE(err_to_errno_table))) {
 800dd26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	dc04      	bgt.n	800dd38 <err_to_errno+0x1c>
 800dd2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dd32:	f113 0f10 	cmn.w	r3, #16
 800dd36:	da01      	bge.n	800dd3c <err_to_errno+0x20>
    return EIO;
 800dd38:	2305      	movs	r3, #5
 800dd3a:	e005      	b.n	800dd48 <err_to_errno+0x2c>
  }
  return err_to_errno_table[-err];
 800dd3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dd40:	425b      	negs	r3, r3
 800dd42:	4a04      	ldr	r2, [pc, #16]	@ (800dd54 <err_to_errno+0x38>)
 800dd44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800dd48:	4618      	mov	r0, r3
 800dd4a:	370c      	adds	r7, #12
 800dd4c:	46bd      	mov	sp, r7
 800dd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd52:	4770      	bx	lr
 800dd54:	080221b0 	.word	0x080221b0

0800dd58 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b082      	sub	sp, #8
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d013      	beq.n	800dd8e <netbuf_delete+0x36>
    if (buf->p != NULL) {
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d00b      	beq.n	800dd86 <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	4618      	mov	r0, r3
 800dd74:	f003 fa34 	bl	80111e0 <pbuf_free>
      buf->p = buf->ptr = NULL;
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	2200      	movs	r2, #0
 800dd7c:	605a      	str	r2, [r3, #4]
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	685a      	ldr	r2, [r3, #4]
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 800dd86:	6879      	ldr	r1, [r7, #4]
 800dd88:	2006      	movs	r0, #6
 800dd8a:	f002 fb0f 	bl	80103ac <memp_free>
  }
}
 800dd8e:	bf00      	nop
 800dd90:	3708      	adds	r7, #8
 800dd92:	46bd      	mov	sp, r7
 800dd94:	bd80      	pop	{r7, pc}
	...

0800dd98 <netbuf_free>:
 *
 * @param buf pointer to the netbuf which contains the packet buffer to free
 */
void
netbuf_free(struct netbuf *buf)
{
 800dd98:	b580      	push	{r7, lr}
 800dd9a:	b082      	sub	sp, #8
 800dd9c:	af00      	add	r7, sp, #0
 800dd9e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_free: invalid buf", (buf != NULL), return;);
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d106      	bne.n	800ddb4 <netbuf_free+0x1c>
 800dda6:	4b0d      	ldr	r3, [pc, #52]	@ (800dddc <netbuf_free+0x44>)
 800dda8:	2281      	movs	r2, #129	@ 0x81
 800ddaa:	490d      	ldr	r1, [pc, #52]	@ (800dde0 <netbuf_free+0x48>)
 800ddac:	480d      	ldr	r0, [pc, #52]	@ (800dde4 <netbuf_free+0x4c>)
 800ddae:	f00f f95f 	bl	801d070 <iprintf>
 800ddb2:	e00f      	b.n	800ddd4 <netbuf_free+0x3c>
  if (buf->p != NULL) {
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d004      	beq.n	800ddc6 <netbuf_free+0x2e>
    pbuf_free(buf->p);
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	f003 fa0d 	bl	80111e0 <pbuf_free>
  }
  buf->p = buf->ptr = NULL;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	2200      	movs	r2, #0
 800ddca:	605a      	str	r2, [r3, #4]
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	685a      	ldr	r2, [r3, #4]
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	601a      	str	r2, [r3, #0]
#if LWIP_CHECKSUM_ON_COPY
  buf->flags = 0;
  buf->toport_chksum = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
}
 800ddd4:	3708      	adds	r7, #8
 800ddd6:	46bd      	mov	sp, r7
 800ddd8:	bd80      	pop	{r7, pc}
 800ddda:	bf00      	nop
 800dddc:	0801edf0 	.word	0x0801edf0
 800dde0:	0801ee8c 	.word	0x0801ee8c
 800dde4:	0801ee40 	.word	0x0801ee40

0800dde8 <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 800dde8:	b580      	push	{r7, lr}
 800ddea:	b084      	sub	sp, #16
 800ddec:	af00      	add	r7, sp, #0
 800ddee:	60f8      	str	r0, [r7, #12]
 800ddf0:	60b9      	str	r1, [r7, #8]
 800ddf2:	4613      	mov	r3, r2
 800ddf4:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d108      	bne.n	800de0e <netbuf_ref+0x26>
 800ddfc:	4b1c      	ldr	r3, [pc, #112]	@ (800de70 <netbuf_ref+0x88>)
 800ddfe:	2299      	movs	r2, #153	@ 0x99
 800de00:	491c      	ldr	r1, [pc, #112]	@ (800de74 <netbuf_ref+0x8c>)
 800de02:	481d      	ldr	r0, [pc, #116]	@ (800de78 <netbuf_ref+0x90>)
 800de04:	f00f f934 	bl	801d070 <iprintf>
 800de08:	f06f 030f 	mvn.w	r3, #15
 800de0c:	e02b      	b.n	800de66 <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	2b00      	cmp	r3, #0
 800de14:	d004      	beq.n	800de20 <netbuf_ref+0x38>
    pbuf_free(buf->p);
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	4618      	mov	r0, r3
 800de1c:	f003 f9e0 	bl	80111e0 <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 800de20:	2241      	movs	r2, #65	@ 0x41
 800de22:	2100      	movs	r1, #0
 800de24:	2036      	movs	r0, #54	@ 0x36
 800de26:	f002 fec5 	bl	8010bb4 <pbuf_alloc>
 800de2a:	4602      	mov	r2, r0
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d105      	bne.n	800de44 <netbuf_ref+0x5c>
    buf->ptr = NULL;
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	2200      	movs	r2, #0
 800de3c:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 800de3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800de42:	e010      	b.n	800de66 <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	68ba      	ldr	r2, [r7, #8]
 800de4a:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	88fa      	ldrh	r2, [r7, #6]
 800de52:	811a      	strh	r2, [r3, #8]
 800de54:	68fa      	ldr	r2, [r7, #12]
 800de56:	6812      	ldr	r2, [r2, #0]
 800de58:	891b      	ldrh	r3, [r3, #8]
 800de5a:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	681a      	ldr	r2, [r3, #0]
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 800de64:	2300      	movs	r3, #0
}
 800de66:	4618      	mov	r0, r3
 800de68:	3710      	adds	r7, #16
 800de6a:	46bd      	mov	sp, r7
 800de6c:	bd80      	pop	{r7, pc}
 800de6e:	bf00      	nop
 800de70:	0801edf0 	.word	0x0801edf0
 800de74:	0801eea8 	.word	0x0801eea8
 800de78:	0801ee40 	.word	0x0801ee40

0800de7c <tryget_socket_unconn_nouse>:
#endif /* LWIP_NETCONN_FULLDUPLEX */

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn_nouse(int fd)
{
 800de7c:	b480      	push	{r7}
 800de7e:	b085      	sub	sp, #20
 800de80:	af00      	add	r7, sp, #0
 800de82:	6078      	str	r0, [r7, #4]
  int s = fd - LWIP_SOCKET_OFFSET;
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	60fb      	str	r3, [r7, #12]
  if ((s < 0) || (s >= NUM_SOCKETS)) {
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	db02      	blt.n	800de94 <tryget_socket_unconn_nouse+0x18>
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	2b03      	cmp	r3, #3
 800de92:	dd01      	ble.n	800de98 <tryget_socket_unconn_nouse+0x1c>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("tryget_socket_unconn(%d): invalid\n", fd));
    return NULL;
 800de94:	2300      	movs	r3, #0
 800de96:	e003      	b.n	800dea0 <tryget_socket_unconn_nouse+0x24>
  }
  return &sockets[s];
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	011b      	lsls	r3, r3, #4
 800de9c:	4a03      	ldr	r2, [pc, #12]	@ (800deac <tryget_socket_unconn_nouse+0x30>)
 800de9e:	4413      	add	r3, r2
}
 800dea0:	4618      	mov	r0, r3
 800dea2:	3714      	adds	r7, #20
 800dea4:	46bd      	mov	sp, r7
 800dea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deaa:	4770      	bx	lr
 800deac:	2000b29c 	.word	0x2000b29c

0800deb0 <tryget_socket_unconn>:
}

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn(int fd)
{
 800deb0:	b580      	push	{r7, lr}
 800deb2:	b084      	sub	sp, #16
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	6078      	str	r0, [r7, #4]
  struct lwip_sock *ret = tryget_socket_unconn_nouse(fd);
 800deb8:	6878      	ldr	r0, [r7, #4]
 800deba:	f7ff ffdf 	bl	800de7c <tryget_socket_unconn_nouse>
 800debe:	60f8      	str	r0, [r7, #12]
  if (ret != NULL) {
    if (!sock_inc_used(ret)) {
      return NULL;
    }
  }
  return ret;
 800dec0:	68fb      	ldr	r3, [r7, #12]
}
 800dec2:	4618      	mov	r0, r3
 800dec4:	3710      	adds	r7, #16
 800dec6:	46bd      	mov	sp, r7
 800dec8:	bd80      	pop	{r7, pc}

0800deca <tryget_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
tryget_socket(int fd)
{
 800deca:	b580      	push	{r7, lr}
 800decc:	b084      	sub	sp, #16
 800dece:	af00      	add	r7, sp, #0
 800ded0:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket_unconn(fd);
 800ded2:	6878      	ldr	r0, [r7, #4]
 800ded4:	f7ff ffec 	bl	800deb0 <tryget_socket_unconn>
 800ded8:	60f8      	str	r0, [r7, #12]
  if (sock != NULL) {
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d005      	beq.n	800deec <tryget_socket+0x22>
    if (sock->conn) {
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d001      	beq.n	800deec <tryget_socket+0x22>
      return sock;
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	e000      	b.n	800deee <tryget_socket+0x24>
    }
    done_socket(sock);
  }
  return NULL;
 800deec:	2300      	movs	r3, #0
}
 800deee:	4618      	mov	r0, r3
 800def0:	3710      	adds	r7, #16
 800def2:	46bd      	mov	sp, r7
 800def4:	bd80      	pop	{r7, pc}
	...

0800def8 <get_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
get_socket(int fd)
{
 800def8:	b580      	push	{r7, lr}
 800defa:	b084      	sub	sp, #16
 800defc:	af00      	add	r7, sp, #0
 800defe:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket(fd);
 800df00:	6878      	ldr	r0, [r7, #4]
 800df02:	f7ff ffe2 	bl	800deca <tryget_socket>
 800df06:	60f8      	str	r0, [r7, #12]
  if (!sock) {
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d104      	bne.n	800df18 <get_socket+0x20>
    if ((fd < LWIP_SOCKET_OFFSET) || (fd >= (LWIP_SOCKET_OFFSET + NUM_SOCKETS))) {
      LWIP_DEBUGF(SOCKETS_DEBUG, ("get_socket(%d): invalid\n", fd));
    }
    set_errno(EBADF);
 800df0e:	4b05      	ldr	r3, [pc, #20]	@ (800df24 <get_socket+0x2c>)
 800df10:	2209      	movs	r2, #9
 800df12:	601a      	str	r2, [r3, #0]
    return NULL;
 800df14:	2300      	movs	r3, #0
 800df16:	e000      	b.n	800df1a <get_socket+0x22>
  }
  return sock;
 800df18:	68fb      	ldr	r3, [r7, #12]
}
 800df1a:	4618      	mov	r0, r3
 800df1c:	3710      	adds	r7, #16
 800df1e:	46bd      	mov	sp, r7
 800df20:	bd80      	pop	{r7, pc}
 800df22:	bf00      	nop
 800df24:	2000e6e4 	.word	0x2000e6e4

0800df28 <alloc_socket>:
 *                 0 if socket has been created by socket()
 * @return the index of the new socket; -1 on error
 */
static int
alloc_socket(struct netconn *newconn, int accepted)
{
 800df28:	b580      	push	{r7, lr}
 800df2a:	b084      	sub	sp, #16
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	6078      	str	r0, [r7, #4]
 800df30:	6039      	str	r1, [r7, #0]
  int i;
  SYS_ARCH_DECL_PROTECT(lev);
  LWIP_UNUSED_ARG(accepted);

  /* allocate a new socket identifier */
  for (i = 0; i < NUM_SOCKETS; ++i) {
 800df32:	2300      	movs	r3, #0
 800df34:	60fb      	str	r3, [r7, #12]
 800df36:	e052      	b.n	800dfde <alloc_socket+0xb6>
    /* Protect socket array */
    SYS_ARCH_PROTECT(lev);
 800df38:	f00e febe 	bl	801ccb8 <sys_arch_protect>
 800df3c:	60b8      	str	r0, [r7, #8]
    if (!sockets[i].conn) {
 800df3e:	4a2c      	ldr	r2, [pc, #176]	@ (800dff0 <alloc_socket+0xc8>)
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	011b      	lsls	r3, r3, #4
 800df44:	4413      	add	r3, r2
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d142      	bne.n	800dfd2 <alloc_socket+0xaa>
        continue;
      }
      sockets[i].fd_used    = 1;
      sockets[i].fd_free_pending = 0;
#endif
      sockets[i].conn       = newconn;
 800df4c:	4a28      	ldr	r2, [pc, #160]	@ (800dff0 <alloc_socket+0xc8>)
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	011b      	lsls	r3, r3, #4
 800df52:	4413      	add	r3, r2
 800df54:	687a      	ldr	r2, [r7, #4]
 800df56:	601a      	str	r2, [r3, #0]
      /* The socket is not yet known to anyone, so no need to protect
         after having marked it as used. */
      SYS_ARCH_UNPROTECT(lev);
 800df58:	68b8      	ldr	r0, [r7, #8]
 800df5a:	f00e febb 	bl	801ccd4 <sys_arch_unprotect>
      sockets[i].lastdata.pbuf = NULL;
 800df5e:	4a24      	ldr	r2, [pc, #144]	@ (800dff0 <alloc_socket+0xc8>)
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	011b      	lsls	r3, r3, #4
 800df64:	4413      	add	r3, r2
 800df66:	3304      	adds	r3, #4
 800df68:	2200      	movs	r2, #0
 800df6a:	601a      	str	r2, [r3, #0]
#if LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL
      LWIP_ASSERT("sockets[i].select_waiting == 0", sockets[i].select_waiting == 0);
 800df6c:	4a20      	ldr	r2, [pc, #128]	@ (800dff0 <alloc_socket+0xc8>)
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	011b      	lsls	r3, r3, #4
 800df72:	4413      	add	r3, r2
 800df74:	330e      	adds	r3, #14
 800df76:	781b      	ldrb	r3, [r3, #0]
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d006      	beq.n	800df8a <alloc_socket+0x62>
 800df7c:	4b1d      	ldr	r3, [pc, #116]	@ (800dff4 <alloc_socket+0xcc>)
 800df7e:	f240 220e 	movw	r2, #526	@ 0x20e
 800df82:	491d      	ldr	r1, [pc, #116]	@ (800dff8 <alloc_socket+0xd0>)
 800df84:	481d      	ldr	r0, [pc, #116]	@ (800dffc <alloc_socket+0xd4>)
 800df86:	f00f f873 	bl	801d070 <iprintf>
      sockets[i].rcvevent   = 0;
 800df8a:	4a19      	ldr	r2, [pc, #100]	@ (800dff0 <alloc_socket+0xc8>)
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	011b      	lsls	r3, r3, #4
 800df90:	4413      	add	r3, r2
 800df92:	3308      	adds	r3, #8
 800df94:	2200      	movs	r2, #0
 800df96:	801a      	strh	r2, [r3, #0]
      /* TCP sendbuf is empty, but the socket is not yet writable until connected
       * (unless it has been created by accept()). */
      sockets[i].sendevent  = (NETCONNTYPE_GROUP(newconn->type) == NETCONN_TCP ? (accepted != 0) : 1);
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	781b      	ldrb	r3, [r3, #0]
 800df9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800dfa0:	2b10      	cmp	r3, #16
 800dfa2:	d102      	bne.n	800dfaa <alloc_socket+0x82>
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d001      	beq.n	800dfae <alloc_socket+0x86>
 800dfaa:	2301      	movs	r3, #1
 800dfac:	e000      	b.n	800dfb0 <alloc_socket+0x88>
 800dfae:	2300      	movs	r3, #0
 800dfb0:	b299      	uxth	r1, r3
 800dfb2:	4a0f      	ldr	r2, [pc, #60]	@ (800dff0 <alloc_socket+0xc8>)
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	011b      	lsls	r3, r3, #4
 800dfb8:	4413      	add	r3, r2
 800dfba:	330a      	adds	r3, #10
 800dfbc:	460a      	mov	r2, r1
 800dfbe:	801a      	strh	r2, [r3, #0]
      sockets[i].errevent   = 0;
 800dfc0:	4a0b      	ldr	r2, [pc, #44]	@ (800dff0 <alloc_socket+0xc8>)
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	011b      	lsls	r3, r3, #4
 800dfc6:	4413      	add	r3, r2
 800dfc8:	330c      	adds	r3, #12
 800dfca:	2200      	movs	r2, #0
 800dfcc:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL */
      return i + LWIP_SOCKET_OFFSET;
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	e00a      	b.n	800dfe8 <alloc_socket+0xc0>
    }
    SYS_ARCH_UNPROTECT(lev);
 800dfd2:	68b8      	ldr	r0, [r7, #8]
 800dfd4:	f00e fe7e 	bl	801ccd4 <sys_arch_unprotect>
  for (i = 0; i < NUM_SOCKETS; ++i) {
 800dfd8:	68fb      	ldr	r3, [r7, #12]
 800dfda:	3301      	adds	r3, #1
 800dfdc:	60fb      	str	r3, [r7, #12]
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	2b03      	cmp	r3, #3
 800dfe2:	dda9      	ble.n	800df38 <alloc_socket+0x10>
  }
  return -1;
 800dfe4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800dfe8:	4618      	mov	r0, r3
 800dfea:	3710      	adds	r7, #16
 800dfec:	46bd      	mov	sp, r7
 800dfee:	bd80      	pop	{r7, pc}
 800dff0:	2000b29c 	.word	0x2000b29c
 800dff4:	0801ef88 	.word	0x0801ef88
 800dff8:	0801efbc 	.word	0x0801efbc
 800dffc:	0801efdc 	.word	0x0801efdc

0800e000 <free_socket_locked>:
 * @param lastdata lastdata is stored here, must be freed externally
 */
static int
free_socket_locked(struct lwip_sock *sock, int is_tcp, struct netconn **conn,
                   union lwip_sock_lastdata *lastdata)
{
 800e000:	b480      	push	{r7}
 800e002:	b085      	sub	sp, #20
 800e004:	af00      	add	r7, sp, #0
 800e006:	60f8      	str	r0, [r7, #12]
 800e008:	60b9      	str	r1, [r7, #8]
 800e00a:	607a      	str	r2, [r7, #4]
 800e00c:	603b      	str	r3, [r7, #0]
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  LWIP_UNUSED_ARG(is_tcp);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  *lastdata = sock->lastdata;
 800e00e:	683b      	ldr	r3, [r7, #0]
 800e010:	68fa      	ldr	r2, [r7, #12]
 800e012:	6852      	ldr	r2, [r2, #4]
 800e014:	601a      	str	r2, [r3, #0]
  sock->lastdata.pbuf = NULL;
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	2200      	movs	r2, #0
 800e01a:	605a      	str	r2, [r3, #4]
  *conn = sock->conn;
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	681a      	ldr	r2, [r3, #0]
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	601a      	str	r2, [r3, #0]
  sock->conn = NULL;
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	2200      	movs	r2, #0
 800e028:	601a      	str	r2, [r3, #0]
  return 1;
 800e02a:	2301      	movs	r3, #1
}
 800e02c:	4618      	mov	r0, r3
 800e02e:	3714      	adds	r7, #20
 800e030:	46bd      	mov	sp, r7
 800e032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e036:	4770      	bx	lr

0800e038 <free_socket_free_elements>:

/** Free a socket's leftover members.
 */
static void
free_socket_free_elements(int is_tcp, struct netconn *conn, union lwip_sock_lastdata *lastdata)
{
 800e038:	b580      	push	{r7, lr}
 800e03a:	b084      	sub	sp, #16
 800e03c:	af00      	add	r7, sp, #0
 800e03e:	60f8      	str	r0, [r7, #12]
 800e040:	60b9      	str	r1, [r7, #8]
 800e042:	607a      	str	r2, [r7, #4]
  if (lastdata->pbuf != NULL) {
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d00d      	beq.n	800e068 <free_socket_free_elements+0x30>
    if (is_tcp) {
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d005      	beq.n	800e05e <free_socket_free_elements+0x26>
      pbuf_free(lastdata->pbuf);
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	4618      	mov	r0, r3
 800e058:	f003 f8c2 	bl	80111e0 <pbuf_free>
 800e05c:	e004      	b.n	800e068 <free_socket_free_elements+0x30>
    } else {
      netbuf_delete(lastdata->netbuf);
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	4618      	mov	r0, r3
 800e064:	f7ff fe78 	bl	800dd58 <netbuf_delete>
    }
  }
  if (conn != NULL) {
 800e068:	68bb      	ldr	r3, [r7, #8]
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d002      	beq.n	800e074 <free_socket_free_elements+0x3c>
    /* netconn_prepare_delete() has already been called, here we only free the conn */
    netconn_delete(conn);
 800e06e:	68b8      	ldr	r0, [r7, #8]
 800e070:	f7fd fd00 	bl	800ba74 <netconn_delete>
  }
}
 800e074:	bf00      	nop
 800e076:	3710      	adds	r7, #16
 800e078:	46bd      	mov	sp, r7
 800e07a:	bd80      	pop	{r7, pc}

0800e07c <free_socket>:
 * @param sock the socket to free
 * @param is_tcp != 0 for TCP sockets, used to free lastdata
 */
static void
free_socket(struct lwip_sock *sock, int is_tcp)
{
 800e07c:	b580      	push	{r7, lr}
 800e07e:	b086      	sub	sp, #24
 800e080:	af00      	add	r7, sp, #0
 800e082:	6078      	str	r0, [r7, #4]
 800e084:	6039      	str	r1, [r7, #0]
  struct netconn *conn;
  union lwip_sock_lastdata lastdata;
  SYS_ARCH_DECL_PROTECT(lev);

  /* Protect socket array */
  SYS_ARCH_PROTECT(lev);
 800e086:	f00e fe17 	bl	801ccb8 <sys_arch_protect>
 800e08a:	6178      	str	r0, [r7, #20]

  freed = free_socket_locked(sock, is_tcp, &conn, &lastdata);
 800e08c:	f107 0308 	add.w	r3, r7, #8
 800e090:	f107 020c 	add.w	r2, r7, #12
 800e094:	6839      	ldr	r1, [r7, #0]
 800e096:	6878      	ldr	r0, [r7, #4]
 800e098:	f7ff ffb2 	bl	800e000 <free_socket_locked>
 800e09c:	6138      	str	r0, [r7, #16]
  SYS_ARCH_UNPROTECT(lev);
 800e09e:	6978      	ldr	r0, [r7, #20]
 800e0a0:	f00e fe18 	bl	801ccd4 <sys_arch_unprotect>
  /* don't use 'sock' after this line, as another task might have allocated it */

  if (freed) {
 800e0a4:	693b      	ldr	r3, [r7, #16]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d006      	beq.n	800e0b8 <free_socket+0x3c>
    free_socket_free_elements(is_tcp, conn, &lastdata);
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	f107 0208 	add.w	r2, r7, #8
 800e0b0:	4619      	mov	r1, r3
 800e0b2:	6838      	ldr	r0, [r7, #0]
 800e0b4:	f7ff ffc0 	bl	800e038 <free_socket_free_elements>
  }
}
 800e0b8:	bf00      	nop
 800e0ba:	3718      	adds	r7, #24
 800e0bc:	46bd      	mov	sp, r7
 800e0be:	bd80      	pop	{r7, pc}

0800e0c0 <lwip_accept>:
 * Exceptions are documented!
 */

int
lwip_accept(int s, struct sockaddr *addr, socklen_t *addrlen)
{
 800e0c0:	b590      	push	{r4, r7, lr}
 800e0c2:	b099      	sub	sp, #100	@ 0x64
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	60f8      	str	r0, [r7, #12]
 800e0c8:	60b9      	str	r1, [r7, #8]
 800e0ca:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock, *nsock;
  struct netconn *newconn;
  ip_addr_t naddr;
  u16_t port = 0;
 800e0cc:	2300      	movs	r3, #0
 800e0ce:	84fb      	strh	r3, [r7, #38]	@ 0x26
  err_t err;
  int recvevent;
  SYS_ARCH_DECL_PROTECT(lev);

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_accept(%d)...\n", s));
  sock = get_socket(s);
 800e0d0:	68f8      	ldr	r0, [r7, #12]
 800e0d2:	f7ff ff11 	bl	800def8 <get_socket>
 800e0d6:	65b8      	str	r0, [r7, #88]	@ 0x58
  if (!sock) {
 800e0d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d102      	bne.n	800e0e4 <lwip_accept+0x24>
    return -1;
 800e0de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e0e2:	e0f8      	b.n	800e2d6 <lwip_accept+0x216>
  }

  /* wait for a new connection */
  err = netconn_accept(sock->conn, &newconn);
 800e0e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800e0ec:	4611      	mov	r1, r2
 800e0ee:	4618      	mov	r0, r3
 800e0f0:	f7fd fd92 	bl	800bc18 <netconn_accept>
 800e0f4:	4603      	mov	r3, r0
 800e0f6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  if (err != ERR_OK) {
 800e0fa:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d02c      	beq.n	800e15c <lwip_accept+0x9c>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_accept(%d): netconn_acept failed, err=%d\n", s, err));
    if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) != NETCONN_TCP) {
 800e102:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	781b      	ldrb	r3, [r3, #0]
 800e108:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e10c:	2b10      	cmp	r3, #16
 800e10e:	d008      	beq.n	800e122 <lwip_accept+0x62>
      sock_set_errno(sock, EOPNOTSUPP);
 800e110:	235f      	movs	r3, #95	@ 0x5f
 800e112:	633b      	str	r3, [r7, #48]	@ 0x30
 800e114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e116:	2b00      	cmp	r3, #0
 800e118:	d01d      	beq.n	800e156 <lwip_accept+0x96>
 800e11a:	4a71      	ldr	r2, [pc, #452]	@ (800e2e0 <lwip_accept+0x220>)
 800e11c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e11e:	6013      	str	r3, [r2, #0]
 800e120:	e019      	b.n	800e156 <lwip_accept+0x96>
    } else if (err == ERR_CLSD) {
 800e122:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800e126:	f113 0f0f 	cmn.w	r3, #15
 800e12a:	d108      	bne.n	800e13e <lwip_accept+0x7e>
      sock_set_errno(sock, EINVAL);
 800e12c:	2316      	movs	r3, #22
 800e12e:	637b      	str	r3, [r7, #52]	@ 0x34
 800e130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e132:	2b00      	cmp	r3, #0
 800e134:	d00f      	beq.n	800e156 <lwip_accept+0x96>
 800e136:	4a6a      	ldr	r2, [pc, #424]	@ (800e2e0 <lwip_accept+0x220>)
 800e138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e13a:	6013      	str	r3, [r2, #0]
 800e13c:	e00b      	b.n	800e156 <lwip_accept+0x96>
    } else {
      sock_set_errno(sock, err_to_errno(err));
 800e13e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800e142:	4618      	mov	r0, r3
 800e144:	f7ff fdea 	bl	800dd1c <err_to_errno>
 800e148:	63b8      	str	r0, [r7, #56]	@ 0x38
 800e14a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	d002      	beq.n	800e156 <lwip_accept+0x96>
 800e150:	4a63      	ldr	r2, [pc, #396]	@ (800e2e0 <lwip_accept+0x220>)
 800e152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e154:	6013      	str	r3, [r2, #0]
    }
    done_socket(sock);
    return -1;
 800e156:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e15a:	e0bc      	b.n	800e2d6 <lwip_accept+0x216>
  }
  LWIP_ASSERT("newconn != NULL", newconn != NULL);
 800e15c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d106      	bne.n	800e170 <lwip_accept+0xb0>
 800e162:	4b60      	ldr	r3, [pc, #384]	@ (800e2e4 <lwip_accept+0x224>)
 800e164:	f240 228b 	movw	r2, #651	@ 0x28b
 800e168:	495f      	ldr	r1, [pc, #380]	@ (800e2e8 <lwip_accept+0x228>)
 800e16a:	4860      	ldr	r0, [pc, #384]	@ (800e2ec <lwip_accept+0x22c>)
 800e16c:	f00e ff80 	bl	801d070 <iprintf>

  newsock = alloc_socket(newconn, 1);
 800e170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e172:	2101      	movs	r1, #1
 800e174:	4618      	mov	r0, r3
 800e176:	f7ff fed7 	bl	800df28 <alloc_socket>
 800e17a:	6538      	str	r0, [r7, #80]	@ 0x50
  if (newsock == -1) {
 800e17c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e17e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e182:	d10e      	bne.n	800e1a2 <lwip_accept+0xe2>
    netconn_delete(newconn);
 800e184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e186:	4618      	mov	r0, r3
 800e188:	f7fd fc74 	bl	800ba74 <netconn_delete>
    sock_set_errno(sock, ENFILE);
 800e18c:	2317      	movs	r3, #23
 800e18e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e190:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e192:	2b00      	cmp	r3, #0
 800e194:	d002      	beq.n	800e19c <lwip_accept+0xdc>
 800e196:	4a52      	ldr	r2, [pc, #328]	@ (800e2e0 <lwip_accept+0x220>)
 800e198:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e19a:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 800e19c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e1a0:	e099      	b.n	800e2d6 <lwip_accept+0x216>
  }
  LWIP_ASSERT("invalid socket index", (newsock >= LWIP_SOCKET_OFFSET) && (newsock < NUM_SOCKETS + LWIP_SOCKET_OFFSET));
 800e1a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	db02      	blt.n	800e1ae <lwip_accept+0xee>
 800e1a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e1aa:	2b03      	cmp	r3, #3
 800e1ac:	dd06      	ble.n	800e1bc <lwip_accept+0xfc>
 800e1ae:	4b4d      	ldr	r3, [pc, #308]	@ (800e2e4 <lwip_accept+0x224>)
 800e1b0:	f44f 7225 	mov.w	r2, #660	@ 0x294
 800e1b4:	494e      	ldr	r1, [pc, #312]	@ (800e2f0 <lwip_accept+0x230>)
 800e1b6:	484d      	ldr	r0, [pc, #308]	@ (800e2ec <lwip_accept+0x22c>)
 800e1b8:	f00e ff5a 	bl	801d070 <iprintf>
  nsock = &sockets[newsock - LWIP_SOCKET_OFFSET];
 800e1bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e1be:	011b      	lsls	r3, r3, #4
 800e1c0:	4a4c      	ldr	r2, [pc, #304]	@ (800e2f4 <lwip_accept+0x234>)
 800e1c2:	4413      	add	r3, r2
 800e1c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  /* See event_callback: If data comes in right away after an accept, even
   * though the server task might not have created a new socket yet.
   * In that case, newconn->socket is counted down (newconn->socket--),
   * so nsock->rcvevent is >= 1 here!
   */
  SYS_ARCH_PROTECT(lev);
 800e1c6:	f00e fd77 	bl	801ccb8 <sys_arch_protect>
 800e1ca:	64b8      	str	r0, [r7, #72]	@ 0x48
  recvevent = (s16_t)(-1 - newconn->socket);
 800e1cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1ce:	699b      	ldr	r3, [r3, #24]
 800e1d0:	b21b      	sxth	r3, r3
 800e1d2:	43db      	mvns	r3, r3
 800e1d4:	b21b      	sxth	r3, r3
 800e1d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  newconn->socket = newsock;
 800e1d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1da:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e1dc:	619a      	str	r2, [r3, #24]
  SYS_ARCH_UNPROTECT(lev);
 800e1de:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800e1e0:	f00e fd78 	bl	801ccd4 <sys_arch_unprotect>

  if (newconn->callback) {
 800e1e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d012      	beq.n	800e212 <lwip_accept+0x152>
    LOCK_TCPIP_CORE();
 800e1ec:	4842      	ldr	r0, [pc, #264]	@ (800e2f8 <lwip_accept+0x238>)
 800e1ee:	f00e fd21 	bl	801cc34 <sys_mutex_lock>
    while (recvevent > 0) {
 800e1f2:	e008      	b.n	800e206 <lwip_accept+0x146>
      recvevent--;
 800e1f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e1f6:	3b01      	subs	r3, #1
 800e1f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
      newconn->callback(newconn, NETCONN_EVT_RCVPLUS, 0);
 800e1fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e200:	2200      	movs	r2, #0
 800e202:	2100      	movs	r1, #0
 800e204:	4798      	blx	r3
    while (recvevent > 0) {
 800e206:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e208:	2b00      	cmp	r3, #0
 800e20a:	dcf3      	bgt.n	800e1f4 <lwip_accept+0x134>
    }
    UNLOCK_TCPIP_CORE();
 800e20c:	483a      	ldr	r0, [pc, #232]	@ (800e2f8 <lwip_accept+0x238>)
 800e20e:	f00e fd20 	bl	801cc52 <sys_mutex_unlock>
  }

  /* Note that POSIX only requires us to check addr is non-NULL. addrlen must
   * not be NULL if addr is valid.
   */
  if ((addr != NULL) && (addrlen != NULL)) {
 800e212:	68bb      	ldr	r3, [r7, #8]
 800e214:	2b00      	cmp	r3, #0
 800e216:	d055      	beq.n	800e2c4 <lwip_accept+0x204>
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d052      	beq.n	800e2c4 <lwip_accept+0x204>
    union sockaddr_aligned tempaddr;
    /* get the IP address and port of the remote host */
    err = netconn_peer(newconn, &naddr, &port);
 800e21e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e220:	f107 0226 	add.w	r2, r7, #38	@ 0x26
 800e224:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800e228:	2300      	movs	r3, #0
 800e22a:	f7fd fc3f 	bl	800baac <netconn_getaddr>
 800e22e:	4603      	mov	r3, r0
 800e230:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    if (err != ERR_OK) {
 800e234:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d016      	beq.n	800e26a <lwip_accept+0x1aa>
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_accept(%d): netconn_peer failed, err=%d\n", s, err));
      netconn_delete(newconn);
 800e23c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e23e:	4618      	mov	r0, r3
 800e240:	f7fd fc18 	bl	800ba74 <netconn_delete>
      free_socket(nsock, 1);
 800e244:	2101      	movs	r1, #1
 800e246:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800e248:	f7ff ff18 	bl	800e07c <free_socket>
      sock_set_errno(sock, err_to_errno(err));
 800e24c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800e250:	4618      	mov	r0, r3
 800e252:	f7ff fd63 	bl	800dd1c <err_to_errno>
 800e256:	6478      	str	r0, [r7, #68]	@ 0x44
 800e258:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d002      	beq.n	800e264 <lwip_accept+0x1a4>
 800e25e:	4a20      	ldr	r2, [pc, #128]	@ (800e2e0 <lwip_accept+0x220>)
 800e260:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e262:	6013      	str	r3, [r2, #0]
      done_socket(sock);
      return -1;
 800e264:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e268:	e035      	b.n	800e2d6 <lwip_accept+0x216>
    }

    IPADDR_PORT_TO_SOCKADDR(&tempaddr, &naddr, port);
 800e26a:	f107 0314 	add.w	r3, r7, #20
 800e26e:	2210      	movs	r2, #16
 800e270:	701a      	strb	r2, [r3, #0]
 800e272:	f107 0314 	add.w	r3, r7, #20
 800e276:	2202      	movs	r2, #2
 800e278:	705a      	strb	r2, [r3, #1]
 800e27a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e27c:	f107 0414 	add.w	r4, r7, #20
 800e280:	4618      	mov	r0, r3
 800e282:	f001 fb49 	bl	800f918 <lwip_htons>
 800e286:	4603      	mov	r3, r0
 800e288:	8063      	strh	r3, [r4, #2]
 800e28a:	f107 0314 	add.w	r3, r7, #20
 800e28e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e290:	605a      	str	r2, [r3, #4]
 800e292:	f107 0314 	add.w	r3, r7, #20
 800e296:	3308      	adds	r3, #8
 800e298:	2208      	movs	r2, #8
 800e29a:	2100      	movs	r1, #0
 800e29c:	4618      	mov	r0, r3
 800e29e:	f00e ff23 	bl	801d0e8 <memset>
    if (*addrlen > tempaddr.sa.sa_len) {
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	7d3a      	ldrb	r2, [r7, #20]
 800e2a8:	4293      	cmp	r3, r2
 800e2aa:	d903      	bls.n	800e2b4 <lwip_accept+0x1f4>
      *addrlen = tempaddr.sa.sa_len;
 800e2ac:	7d3b      	ldrb	r3, [r7, #20]
 800e2ae:	461a      	mov	r2, r3
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	601a      	str	r2, [r3, #0]
    }
    MEMCPY(addr, &tempaddr, *addrlen);
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	681a      	ldr	r2, [r3, #0]
 800e2b8:	f107 0314 	add.w	r3, r7, #20
 800e2bc:	4619      	mov	r1, r3
 800e2be:	68b8      	ldr	r0, [r7, #8]
 800e2c0:	f00e ffbc 	bl	801d23c <memcpy>
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F"\n", port));
  } else {
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_accept(%d) returning new sock=%d", s, newsock));
  }

  sock_set_errno(sock, 0);
 800e2c4:	2300      	movs	r3, #0
 800e2c6:	643b      	str	r3, [r7, #64]	@ 0x40
 800e2c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d002      	beq.n	800e2d4 <lwip_accept+0x214>
 800e2ce:	4a04      	ldr	r2, [pc, #16]	@ (800e2e0 <lwip_accept+0x220>)
 800e2d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2d2:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  done_socket(nsock);
  return newsock;
 800e2d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	3764      	adds	r7, #100	@ 0x64
 800e2da:	46bd      	mov	sp, r7
 800e2dc:	bd90      	pop	{r4, r7, pc}
 800e2de:	bf00      	nop
 800e2e0:	2000e6e4 	.word	0x2000e6e4
 800e2e4:	0801ef88 	.word	0x0801ef88
 800e2e8:	0801f004 	.word	0x0801f004
 800e2ec:	0801efdc 	.word	0x0801efdc
 800e2f0:	0801f014 	.word	0x0801f014
 800e2f4:	2000b29c 	.word	0x2000b29c
 800e2f8:	2000b2ec 	.word	0x2000b2ec

0800e2fc <lwip_bind>:

int
lwip_bind(int s, const struct sockaddr *name, socklen_t namelen)
{
 800e2fc:	b580      	push	{r7, lr}
 800e2fe:	b08a      	sub	sp, #40	@ 0x28
 800e300:	af00      	add	r7, sp, #0
 800e302:	60f8      	str	r0, [r7, #12]
 800e304:	60b9      	str	r1, [r7, #8]
 800e306:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock;
  ip_addr_t local_addr;
  u16_t local_port;
  err_t err;

  sock = get_socket(s);
 800e308:	68f8      	ldr	r0, [r7, #12]
 800e30a:	f7ff fdf5 	bl	800def8 <get_socket>
 800e30e:	6278      	str	r0, [r7, #36]	@ 0x24
  if (!sock) {
 800e310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e312:	2b00      	cmp	r3, #0
 800e314:	d102      	bne.n	800e31c <lwip_bind+0x20>
    return -1;
 800e316:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e31a:	e051      	b.n	800e3c0 <lwip_bind+0xc4>
    done_socket(sock);
    return -1;
  }

  /* check size, family and alignment of 'name' */
  LWIP_ERROR("lwip_bind: invalid address", (IS_SOCK_ADDR_LEN_VALID(namelen) &&
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	2b10      	cmp	r3, #16
 800e320:	d108      	bne.n	800e334 <lwip_bind+0x38>
 800e322:	68bb      	ldr	r3, [r7, #8]
 800e324:	785b      	ldrb	r3, [r3, #1]
 800e326:	2b02      	cmp	r3, #2
 800e328:	d104      	bne.n	800e334 <lwip_bind+0x38>
 800e32a:	68bb      	ldr	r3, [r7, #8]
 800e32c:	f003 0303 	and.w	r3, r3, #3
 800e330:	2b00      	cmp	r3, #0
 800e332:	d014      	beq.n	800e35e <lwip_bind+0x62>
 800e334:	4b24      	ldr	r3, [pc, #144]	@ (800e3c8 <lwip_bind+0xcc>)
 800e336:	f240 22e2 	movw	r2, #738	@ 0x2e2
 800e33a:	4924      	ldr	r1, [pc, #144]	@ (800e3cc <lwip_bind+0xd0>)
 800e33c:	4824      	ldr	r0, [pc, #144]	@ (800e3d0 <lwip_bind+0xd4>)
 800e33e:	f00e fe97 	bl	801d070 <iprintf>
 800e342:	f06f 000f 	mvn.w	r0, #15
 800e346:	f7ff fce9 	bl	800dd1c <err_to_errno>
 800e34a:	6178      	str	r0, [r7, #20]
 800e34c:	697b      	ldr	r3, [r7, #20]
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d002      	beq.n	800e358 <lwip_bind+0x5c>
 800e352:	4a20      	ldr	r2, [pc, #128]	@ (800e3d4 <lwip_bind+0xd8>)
 800e354:	697b      	ldr	r3, [r7, #20]
 800e356:	6013      	str	r3, [r2, #0]
 800e358:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e35c:	e030      	b.n	800e3c0 <lwip_bind+0xc4>
             IS_SOCK_ADDR_TYPE_VALID(name) && IS_SOCK_ADDR_ALIGNED(name)),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(namelen);

  SOCKADDR_TO_IPADDR_PORT(name, &local_addr, local_port);
 800e35e:	68bb      	ldr	r3, [r7, #8]
 800e360:	685b      	ldr	r3, [r3, #4]
 800e362:	613b      	str	r3, [r7, #16]
 800e364:	68bb      	ldr	r3, [r7, #8]
 800e366:	885b      	ldrh	r3, [r3, #2]
 800e368:	4618      	mov	r0, r3
 800e36a:	f001 fad5 	bl	800f918 <lwip_htons>
 800e36e:	4603      	mov	r3, r0
 800e370:	847b      	strh	r3, [r7, #34]	@ 0x22
    unmap_ipv4_mapped_ipv6(ip_2_ip4(&local_addr), ip_2_ip6(&local_addr));
    IP_SET_TYPE_VAL(local_addr, IPADDR_TYPE_V4);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  err = netconn_bind(sock->conn, &local_addr, local_port);
 800e372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800e378:	f107 0110 	add.w	r1, r7, #16
 800e37c:	4618      	mov	r0, r3
 800e37e:	f7fd fbe7 	bl	800bb50 <netconn_bind>
 800e382:	4603      	mov	r3, r0
 800e384:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

  if (err != ERR_OK) {
 800e388:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d00e      	beq.n	800e3ae <lwip_bind+0xb2>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) failed, err=%d\n", s, err));
    sock_set_errno(sock, err_to_errno(err));
 800e390:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800e394:	4618      	mov	r0, r3
 800e396:	f7ff fcc1 	bl	800dd1c <err_to_errno>
 800e39a:	61b8      	str	r0, [r7, #24]
 800e39c:	69bb      	ldr	r3, [r7, #24]
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d002      	beq.n	800e3a8 <lwip_bind+0xac>
 800e3a2:	4a0c      	ldr	r2, [pc, #48]	@ (800e3d4 <lwip_bind+0xd8>)
 800e3a4:	69bb      	ldr	r3, [r7, #24]
 800e3a6:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 800e3a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e3ac:	e008      	b.n	800e3c0 <lwip_bind+0xc4>
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) succeeded\n", s));
  sock_set_errno(sock, 0);
 800e3ae:	2300      	movs	r3, #0
 800e3b0:	61fb      	str	r3, [r7, #28]
 800e3b2:	69fb      	ldr	r3, [r7, #28]
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d002      	beq.n	800e3be <lwip_bind+0xc2>
 800e3b8:	4a06      	ldr	r2, [pc, #24]	@ (800e3d4 <lwip_bind+0xd8>)
 800e3ba:	69fb      	ldr	r3, [r7, #28]
 800e3bc:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return 0;
 800e3be:	2300      	movs	r3, #0
}
 800e3c0:	4618      	mov	r0, r3
 800e3c2:	3728      	adds	r7, #40	@ 0x28
 800e3c4:	46bd      	mov	sp, r7
 800e3c6:	bd80      	pop	{r7, pc}
 800e3c8:	0801ef88 	.word	0x0801ef88
 800e3cc:	0801f02c 	.word	0x0801f02c
 800e3d0:	0801efdc 	.word	0x0801efdc
 800e3d4:	2000e6e4 	.word	0x2000e6e4

0800e3d8 <lwip_close>:

int
lwip_close(int s)
{
 800e3d8:	b580      	push	{r7, lr}
 800e3da:	b086      	sub	sp, #24
 800e3dc:	af00      	add	r7, sp, #0
 800e3de:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock;
  int is_tcp = 0;
 800e3e0:	2300      	movs	r3, #0
 800e3e2:	617b      	str	r3, [r7, #20]
  err_t err;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_close(%d)\n", s));

  sock = get_socket(s);
 800e3e4:	6878      	ldr	r0, [r7, #4]
 800e3e6:	f7ff fd87 	bl	800def8 <get_socket>
 800e3ea:	6138      	str	r0, [r7, #16]
  if (!sock) {
 800e3ec:	693b      	ldr	r3, [r7, #16]
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d102      	bne.n	800e3f8 <lwip_close+0x20>
    return -1;
 800e3f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e3f6:	e039      	b.n	800e46c <lwip_close+0x94>
  }

  if (sock->conn != NULL) {
 800e3f8:	693b      	ldr	r3, [r7, #16]
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d00b      	beq.n	800e418 <lwip_close+0x40>
    is_tcp = NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP;
 800e400:	693b      	ldr	r3, [r7, #16]
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	781b      	ldrb	r3, [r3, #0]
 800e406:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e40a:	2b10      	cmp	r3, #16
 800e40c:	bf0c      	ite	eq
 800e40e:	2301      	moveq	r3, #1
 800e410:	2300      	movne	r3, #0
 800e412:	b2db      	uxtb	r3, r3
 800e414:	617b      	str	r3, [r7, #20]
 800e416:	e00a      	b.n	800e42e <lwip_close+0x56>
  } else {
    LWIP_ASSERT("sock->lastdata == NULL", sock->lastdata.pbuf == NULL);
 800e418:	693b      	ldr	r3, [r7, #16]
 800e41a:	685b      	ldr	r3, [r3, #4]
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d006      	beq.n	800e42e <lwip_close+0x56>
 800e420:	4b14      	ldr	r3, [pc, #80]	@ (800e474 <lwip_close+0x9c>)
 800e422:	f44f 7245 	mov.w	r2, #788	@ 0x314
 800e426:	4914      	ldr	r1, [pc, #80]	@ (800e478 <lwip_close+0xa0>)
 800e428:	4814      	ldr	r0, [pc, #80]	@ (800e47c <lwip_close+0xa4>)
 800e42a:	f00e fe21 	bl	801d070 <iprintf>
#if LWIP_IPV6_MLD
  /* drop all possibly joined MLD6 memberships */
  lwip_socket_drop_registered_mld6_memberships(s);
#endif /* LWIP_IPV6_MLD */

  err = netconn_prepare_delete(sock->conn);
 800e42e:	693b      	ldr	r3, [r7, #16]
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	4618      	mov	r0, r3
 800e434:	f7fd fafa 	bl	800ba2c <netconn_prepare_delete>
 800e438:	4603      	mov	r3, r0
 800e43a:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 800e43c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e440:	2b00      	cmp	r3, #0
 800e442:	d00e      	beq.n	800e462 <lwip_close+0x8a>
    sock_set_errno(sock, err_to_errno(err));
 800e444:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e448:	4618      	mov	r0, r3
 800e44a:	f7ff fc67 	bl	800dd1c <err_to_errno>
 800e44e:	60b8      	str	r0, [r7, #8]
 800e450:	68bb      	ldr	r3, [r7, #8]
 800e452:	2b00      	cmp	r3, #0
 800e454:	d002      	beq.n	800e45c <lwip_close+0x84>
 800e456:	4a0a      	ldr	r2, [pc, #40]	@ (800e480 <lwip_close+0xa8>)
 800e458:	68bb      	ldr	r3, [r7, #8]
 800e45a:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 800e45c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e460:	e004      	b.n	800e46c <lwip_close+0x94>
  }

  free_socket(sock, is_tcp);
 800e462:	6979      	ldr	r1, [r7, #20]
 800e464:	6938      	ldr	r0, [r7, #16]
 800e466:	f7ff fe09 	bl	800e07c <free_socket>
  set_errno(0);
  return 0;
 800e46a:	2300      	movs	r3, #0
}
 800e46c:	4618      	mov	r0, r3
 800e46e:	3718      	adds	r7, #24
 800e470:	46bd      	mov	sp, r7
 800e472:	bd80      	pop	{r7, pc}
 800e474:	0801ef88 	.word	0x0801ef88
 800e478:	0801f048 	.word	0x0801f048
 800e47c:	0801efdc 	.word	0x0801efdc
 800e480:	2000e6e4 	.word	0x2000e6e4

0800e484 <lwip_listen>:
 * @param backlog (ATTENTION: needs TCP_LISTEN_BACKLOG=1)
 * @return 0 on success, non-zero on failure
 */
int
lwip_listen(int s, int backlog)
{
 800e484:	b580      	push	{r7, lr}
 800e486:	b088      	sub	sp, #32
 800e488:	af00      	add	r7, sp, #0
 800e48a:	6078      	str	r0, [r7, #4]
 800e48c:	6039      	str	r1, [r7, #0]
  struct lwip_sock *sock;
  err_t err;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_listen(%d, backlog=%d)\n", s, backlog));

  sock = get_socket(s);
 800e48e:	6878      	ldr	r0, [r7, #4]
 800e490:	f7ff fd32 	bl	800def8 <get_socket>
 800e494:	61f8      	str	r0, [r7, #28]
  if (!sock) {
 800e496:	69fb      	ldr	r3, [r7, #28]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d102      	bne.n	800e4a2 <lwip_listen+0x1e>
    return -1;
 800e49c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e4a0:	e03e      	b.n	800e520 <lwip_listen+0x9c>
  }

  /* limit the "backlog" parameter to fit in an u8_t */
  backlog = LWIP_MIN(LWIP_MAX(backlog, 0), 0xff);
 800e4a2:	683b      	ldr	r3, [r7, #0]
 800e4a4:	2bfe      	cmp	r3, #254	@ 0xfe
 800e4a6:	dc03      	bgt.n	800e4b0 <lwip_listen+0x2c>
 800e4a8:	683b      	ldr	r3, [r7, #0]
 800e4aa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e4ae:	e000      	b.n	800e4b2 <lwip_listen+0x2e>
 800e4b0:	23ff      	movs	r3, #255	@ 0xff
 800e4b2:	603b      	str	r3, [r7, #0]

  err = netconn_listen_with_backlog(sock->conn, (u8_t)backlog);
 800e4b4:	69fb      	ldr	r3, [r7, #28]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	683a      	ldr	r2, [r7, #0]
 800e4ba:	b2d2      	uxtb	r2, r2
 800e4bc:	4611      	mov	r1, r2
 800e4be:	4618      	mov	r0, r3
 800e4c0:	f7fd fb7e 	bl	800bbc0 <netconn_listen_with_backlog>
 800e4c4:	4603      	mov	r3, r0
 800e4c6:	76fb      	strb	r3, [r7, #27]

  if (err != ERR_OK) {
 800e4c8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d01e      	beq.n	800e50e <lwip_listen+0x8a>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_listen(%d) failed, err=%d\n", s, err));
    if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) != NETCONN_TCP) {
 800e4d0:	69fb      	ldr	r3, [r7, #28]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	781b      	ldrb	r3, [r3, #0]
 800e4d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e4da:	2b10      	cmp	r3, #16
 800e4dc:	d008      	beq.n	800e4f0 <lwip_listen+0x6c>
      sock_set_errno(sock, EOPNOTSUPP);
 800e4de:	235f      	movs	r3, #95	@ 0x5f
 800e4e0:	60fb      	str	r3, [r7, #12]
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d00f      	beq.n	800e508 <lwip_listen+0x84>
 800e4e8:	4a0f      	ldr	r2, [pc, #60]	@ (800e528 <lwip_listen+0xa4>)
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	6013      	str	r3, [r2, #0]
 800e4ee:	e00b      	b.n	800e508 <lwip_listen+0x84>
    } else {
      sock_set_errno(sock, err_to_errno(err));
 800e4f0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e4f4:	4618      	mov	r0, r3
 800e4f6:	f7ff fc11 	bl	800dd1c <err_to_errno>
 800e4fa:	6138      	str	r0, [r7, #16]
 800e4fc:	693b      	ldr	r3, [r7, #16]
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d002      	beq.n	800e508 <lwip_listen+0x84>
 800e502:	4a09      	ldr	r2, [pc, #36]	@ (800e528 <lwip_listen+0xa4>)
 800e504:	693b      	ldr	r3, [r7, #16]
 800e506:	6013      	str	r3, [r2, #0]
    }
    done_socket(sock);
    return -1;
 800e508:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e50c:	e008      	b.n	800e520 <lwip_listen+0x9c>
  }

  sock_set_errno(sock, 0);
 800e50e:	2300      	movs	r3, #0
 800e510:	617b      	str	r3, [r7, #20]
 800e512:	697b      	ldr	r3, [r7, #20]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d002      	beq.n	800e51e <lwip_listen+0x9a>
 800e518:	4a03      	ldr	r2, [pc, #12]	@ (800e528 <lwip_listen+0xa4>)
 800e51a:	697b      	ldr	r3, [r7, #20]
 800e51c:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return 0;
 800e51e:	2300      	movs	r3, #0
}
 800e520:	4618      	mov	r0, r3
 800e522:	3720      	adds	r7, #32
 800e524:	46bd      	mov	sp, r7
 800e526:	bd80      	pop	{r7, pc}
 800e528:	2000e6e4 	.word	0x2000e6e4

0800e52c <lwip_recv_tcp>:
 * until "len" bytes are received or we're otherwise done.
 * Keeps sock->lastdata for peeking or partly copying.
 */
static ssize_t
lwip_recv_tcp(struct lwip_sock *sock, void *mem, size_t len, int flags)
{
 800e52c:	b580      	push	{r7, lr}
 800e52e:	b08c      	sub	sp, #48	@ 0x30
 800e530:	af00      	add	r7, sp, #0
 800e532:	60f8      	str	r0, [r7, #12]
 800e534:	60b9      	str	r1, [r7, #8]
 800e536:	607a      	str	r2, [r7, #4]
 800e538:	603b      	str	r3, [r7, #0]
  u8_t apiflags = NETCONN_NOAUTORCVD;
 800e53a:	2308      	movs	r3, #8
 800e53c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  ssize_t recvd = 0;
 800e540:	2300      	movs	r3, #0
 800e542:	62bb      	str	r3, [r7, #40]	@ 0x28
  ssize_t recv_left = (len <= SSIZE_MAX) ? (ssize_t)len : SSIZE_MAX;
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	2b00      	cmp	r3, #0
 800e548:	db01      	blt.n	800e54e <lwip_recv_tcp+0x22>
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	e001      	b.n	800e552 <lwip_recv_tcp+0x26>
 800e54e:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800e552:	627b      	str	r3, [r7, #36]	@ 0x24

  LWIP_ASSERT("no socket given", sock != NULL);
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	2b00      	cmp	r3, #0
 800e558:	d106      	bne.n	800e568 <lwip_recv_tcp+0x3c>
 800e55a:	4b74      	ldr	r3, [pc, #464]	@ (800e72c <lwip_recv_tcp+0x200>)
 800e55c:	f240 329e 	movw	r2, #926	@ 0x39e
 800e560:	4973      	ldr	r1, [pc, #460]	@ (800e730 <lwip_recv_tcp+0x204>)
 800e562:	4874      	ldr	r0, [pc, #464]	@ (800e734 <lwip_recv_tcp+0x208>)
 800e564:	f00e fd84 	bl	801d070 <iprintf>
  LWIP_ASSERT("this should be checked internally", NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP);
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	781b      	ldrb	r3, [r3, #0]
 800e56e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e572:	2b10      	cmp	r3, #16
 800e574:	d006      	beq.n	800e584 <lwip_recv_tcp+0x58>
 800e576:	4b6d      	ldr	r3, [pc, #436]	@ (800e72c <lwip_recv_tcp+0x200>)
 800e578:	f240 329f 	movw	r2, #927	@ 0x39f
 800e57c:	496e      	ldr	r1, [pc, #440]	@ (800e738 <lwip_recv_tcp+0x20c>)
 800e57e:	486d      	ldr	r0, [pc, #436]	@ (800e734 <lwip_recv_tcp+0x208>)
 800e580:	f00e fd76 	bl	801d070 <iprintf>

  if (flags & MSG_DONTWAIT) {
 800e584:	683b      	ldr	r3, [r7, #0]
 800e586:	f003 0308 	and.w	r3, r3, #8
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d005      	beq.n	800e59a <lwip_recv_tcp+0x6e>
    apiflags |= NETCONN_DONTBLOCK;
 800e58e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e592:	f043 0304 	orr.w	r3, r3, #4
 800e596:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    err_t err;
    u16_t copylen;

    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: top while sock->lastdata=%p\n", (void *)sock->lastdata.pbuf));
    /* Check if there is data left from the last recv operation. */
    if (sock->lastdata.pbuf) {
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	685b      	ldr	r3, [r3, #4]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d003      	beq.n	800e5aa <lwip_recv_tcp+0x7e>
      p = sock->lastdata.pbuf;
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	685b      	ldr	r3, [r3, #4]
 800e5a6:	617b      	str	r3, [r7, #20]
 800e5a8:	e036      	b.n	800e618 <lwip_recv_tcp+0xec>
    } else {
      /* No data was left from the previous operation, so we try to get
         some from the network. */
      err = netconn_recv_tcp_pbuf_flags(sock->conn, &p, apiflags);
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800e5b2:	f107 0114 	add.w	r1, r7, #20
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	f7fd fd64 	bl	800c084 <netconn_recv_tcp_pbuf_flags>
 800e5bc:	4603      	mov	r3, r0
 800e5be:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: netconn_recv err=%d, pbuf=%p\n",
                                  err, (void *)p));

      if (err != ERR_OK) {
 800e5c2:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d019      	beq.n	800e5fe <lwip_recv_tcp+0xd2>
        if (recvd > 0) {
 800e5ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	f300 808d 	bgt.w	800e6ec <lwip_recv_tcp+0x1c0>
          goto lwip_recv_tcp_done;
        }
        /* We should really do some error checking here. */
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: p == NULL, error is \"%s\"!\n",
                                    lwip_strerr(err)));
        sock_set_errno(sock, err_to_errno(err));
 800e5d2:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	f7ff fba0 	bl	800dd1c <err_to_errno>
 800e5dc:	61f8      	str	r0, [r7, #28]
 800e5de:	69fb      	ldr	r3, [r7, #28]
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d002      	beq.n	800e5ea <lwip_recv_tcp+0xbe>
 800e5e4:	4a55      	ldr	r2, [pc, #340]	@ (800e73c <lwip_recv_tcp+0x210>)
 800e5e6:	69fb      	ldr	r3, [r7, #28]
 800e5e8:	6013      	str	r3, [r2, #0]
        if (err == ERR_CLSD) {
 800e5ea:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800e5ee:	f113 0f0f 	cmn.w	r3, #15
 800e5f2:	d101      	bne.n	800e5f8 <lwip_recv_tcp+0xcc>
          return 0;
 800e5f4:	2300      	movs	r3, #0
 800e5f6:	e094      	b.n	800e722 <lwip_recv_tcp+0x1f6>
        } else {
          return -1;
 800e5f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e5fc:	e091      	b.n	800e722 <lwip_recv_tcp+0x1f6>
        }
      }
      LWIP_ASSERT("p != NULL", p != NULL);
 800e5fe:	697b      	ldr	r3, [r7, #20]
 800e600:	2b00      	cmp	r3, #0
 800e602:	d106      	bne.n	800e612 <lwip_recv_tcp+0xe6>
 800e604:	4b49      	ldr	r3, [pc, #292]	@ (800e72c <lwip_recv_tcp+0x200>)
 800e606:	f240 32c5 	movw	r2, #965	@ 0x3c5
 800e60a:	494d      	ldr	r1, [pc, #308]	@ (800e740 <lwip_recv_tcp+0x214>)
 800e60c:	4849      	ldr	r0, [pc, #292]	@ (800e734 <lwip_recv_tcp+0x208>)
 800e60e:	f00e fd2f 	bl	801d070 <iprintf>
      sock->lastdata.pbuf = p;
 800e612:	697a      	ldr	r2, [r7, #20]
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	605a      	str	r2, [r3, #4]
    }

    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: buflen=%"U16_F" recv_left=%d off=%d\n",
                                p->tot_len, (int)recv_left, (int)recvd));

    if (recv_left > p->tot_len) {
 800e618:	697b      	ldr	r3, [r7, #20]
 800e61a:	891b      	ldrh	r3, [r3, #8]
 800e61c:	461a      	mov	r2, r3
 800e61e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e620:	4293      	cmp	r3, r2
 800e622:	dd03      	ble.n	800e62c <lwip_recv_tcp+0x100>
      copylen = p->tot_len;
 800e624:	697b      	ldr	r3, [r7, #20]
 800e626:	891b      	ldrh	r3, [r3, #8]
 800e628:	847b      	strh	r3, [r7, #34]	@ 0x22
 800e62a:	e001      	b.n	800e630 <lwip_recv_tcp+0x104>
    } else {
      copylen = (u16_t)recv_left;
 800e62c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e62e:	847b      	strh	r3, [r7, #34]	@ 0x22
    }
    if (recvd + copylen < recvd) {
 800e630:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800e632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e634:	4413      	add	r3, r2
 800e636:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e638:	429a      	cmp	r2, r3
 800e63a:	dd03      	ble.n	800e644 <lwip_recv_tcp+0x118>
      /* overflow */
      copylen = (u16_t)(SSIZE_MAX - recvd);
 800e63c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e63e:	b29b      	uxth	r3, r3
 800e640:	43db      	mvns	r3, r3
 800e642:	847b      	strh	r3, [r7, #34]	@ 0x22
    }

    /* copy the contents of the received buffer into
    the supplied memory pointer mem */
    pbuf_copy_partial(p, (u8_t *)mem + recvd, copylen, 0);
 800e644:	6978      	ldr	r0, [r7, #20]
 800e646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e648:	68ba      	ldr	r2, [r7, #8]
 800e64a:	18d1      	adds	r1, r2, r3
 800e64c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800e64e:	2300      	movs	r3, #0
 800e650:	f002 ffcc 	bl	80115ec <pbuf_copy_partial>

    recvd += copylen;
 800e654:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e656:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e658:	4413      	add	r3, r2
 800e65a:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* TCP combines multiple pbufs for one recv */
    LWIP_ASSERT("invalid copylen, len would underflow", recv_left >= copylen);
 800e65c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e65e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e660:	429a      	cmp	r2, r3
 800e662:	da06      	bge.n	800e672 <lwip_recv_tcp+0x146>
 800e664:	4b31      	ldr	r3, [pc, #196]	@ (800e72c <lwip_recv_tcp+0x200>)
 800e666:	f240 32dd 	movw	r2, #989	@ 0x3dd
 800e66a:	4936      	ldr	r1, [pc, #216]	@ (800e744 <lwip_recv_tcp+0x218>)
 800e66c:	4831      	ldr	r0, [pc, #196]	@ (800e734 <lwip_recv_tcp+0x208>)
 800e66e:	f00e fcff 	bl	801d070 <iprintf>
    recv_left -= copylen;
 800e672:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e674:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e676:	1ad3      	subs	r3, r2, r3
 800e678:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Unless we peek the incoming message... */
    if ((flags & MSG_PEEK) == 0) {
 800e67a:	683b      	ldr	r3, [r7, #0]
 800e67c:	f003 0301 	and.w	r3, r3, #1
 800e680:	2b00      	cmp	r3, #0
 800e682:	d123      	bne.n	800e6cc <lwip_recv_tcp+0x1a0>
      /* ... check if there is data left in the pbuf */
      LWIP_ASSERT("invalid copylen", p->tot_len >= copylen);
 800e684:	697b      	ldr	r3, [r7, #20]
 800e686:	891b      	ldrh	r3, [r3, #8]
 800e688:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800e68a:	429a      	cmp	r2, r3
 800e68c:	d906      	bls.n	800e69c <lwip_recv_tcp+0x170>
 800e68e:	4b27      	ldr	r3, [pc, #156]	@ (800e72c <lwip_recv_tcp+0x200>)
 800e690:	f240 32e3 	movw	r2, #995	@ 0x3e3
 800e694:	492c      	ldr	r1, [pc, #176]	@ (800e748 <lwip_recv_tcp+0x21c>)
 800e696:	4827      	ldr	r0, [pc, #156]	@ (800e734 <lwip_recv_tcp+0x208>)
 800e698:	f00e fcea 	bl	801d070 <iprintf>
      if (p->tot_len - copylen > 0) {
 800e69c:	697b      	ldr	r3, [r7, #20]
 800e69e:	891b      	ldrh	r3, [r3, #8]
 800e6a0:	461a      	mov	r2, r3
 800e6a2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e6a4:	1ad3      	subs	r3, r2, r3
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	dd09      	ble.n	800e6be <lwip_recv_tcp+0x192>
        /* If so, it should be saved in the sock structure for the next recv call.
           We store the pbuf but hide/free the consumed data: */
        sock->lastdata.pbuf = pbuf_free_header(p, copylen);
 800e6aa:	697b      	ldr	r3, [r7, #20]
 800e6ac:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800e6ae:	4611      	mov	r1, r2
 800e6b0:	4618      	mov	r0, r3
 800e6b2:	f002 fd62 	bl	801117a <pbuf_free_header>
 800e6b6:	4602      	mov	r2, r0
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	605a      	str	r2, [r3, #4]
 800e6bc:	e006      	b.n	800e6cc <lwip_recv_tcp+0x1a0>
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: lastdata now pbuf=%p\n", (void *)sock->lastdata.pbuf));
      } else {
        sock->lastdata.pbuf = NULL;
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	2200      	movs	r2, #0
 800e6c2:	605a      	str	r2, [r3, #4]
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: deleting pbuf=%p\n", (void *)p));
        pbuf_free(p);
 800e6c4:	697b      	ldr	r3, [r7, #20]
 800e6c6:	4618      	mov	r0, r3
 800e6c8:	f002 fd8a 	bl	80111e0 <pbuf_free>
      }
    }
    /* once we have some data to return, only add more if we don't need to wait */
    apiflags |= NETCONN_DONTBLOCK | NETCONN_NOFIN;
 800e6cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e6d0:	f043 0314 	orr.w	r3, r3, #20
 800e6d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    /* @todo: do we need to support peeking more than one pbuf? */
  } while ((recv_left > 0) && !(flags & MSG_PEEK));
 800e6d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	dd08      	ble.n	800e6f0 <lwip_recv_tcp+0x1c4>
 800e6de:	683b      	ldr	r3, [r7, #0]
 800e6e0:	f003 0301 	and.w	r3, r3, #1
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	f43f af58 	beq.w	800e59a <lwip_recv_tcp+0x6e>
lwip_recv_tcp_done:
 800e6ea:	e001      	b.n	800e6f0 <lwip_recv_tcp+0x1c4>
          goto lwip_recv_tcp_done;
 800e6ec:	bf00      	nop
 800e6ee:	e000      	b.n	800e6f2 <lwip_recv_tcp+0x1c6>
lwip_recv_tcp_done:
 800e6f0:	bf00      	nop
  if ((recvd > 0) && !(flags & MSG_PEEK)) {
 800e6f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	dd0b      	ble.n	800e710 <lwip_recv_tcp+0x1e4>
 800e6f8:	683b      	ldr	r3, [r7, #0]
 800e6fa:	f003 0301 	and.w	r3, r3, #1
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d106      	bne.n	800e710 <lwip_recv_tcp+0x1e4>
    /* ensure window update after copying all data */
    netconn_tcp_recvd(sock->conn, (size_t)recvd);
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e708:	4611      	mov	r1, r2
 800e70a:	4618      	mov	r0, r3
 800e70c:	f7fd fc08 	bl	800bf20 <netconn_tcp_recvd>
  }
  sock_set_errno(sock, 0);
 800e710:	2300      	movs	r3, #0
 800e712:	61bb      	str	r3, [r7, #24]
 800e714:	69bb      	ldr	r3, [r7, #24]
 800e716:	2b00      	cmp	r3, #0
 800e718:	d002      	beq.n	800e720 <lwip_recv_tcp+0x1f4>
 800e71a:	4a08      	ldr	r2, [pc, #32]	@ (800e73c <lwip_recv_tcp+0x210>)
 800e71c:	69bb      	ldr	r3, [r7, #24]
 800e71e:	6013      	str	r3, [r2, #0]
  return recvd;
 800e720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800e722:	4618      	mov	r0, r3
 800e724:	3730      	adds	r7, #48	@ 0x30
 800e726:	46bd      	mov	sp, r7
 800e728:	bd80      	pop	{r7, pc}
 800e72a:	bf00      	nop
 800e72c:	0801ef88 	.word	0x0801ef88
 800e730:	0801f080 	.word	0x0801f080
 800e734:	0801efdc 	.word	0x0801efdc
 800e738:	0801f090 	.word	0x0801f090
 800e73c:	2000e6e4 	.word	0x2000e6e4
 800e740:	0801f0b4 	.word	0x0801f0b4
 800e744:	0801f0c0 	.word	0x0801f0c0
 800e748:	0801f0e8 	.word	0x0801f0e8

0800e74c <lwip_sock_make_addr>:

/* Convert a netbuf's address data to struct sockaddr */
static int
lwip_sock_make_addr(struct netconn *conn, ip_addr_t *fromaddr, u16_t port,
                    struct sockaddr *from, socklen_t *fromlen)
{
 800e74c:	b590      	push	{r4, r7, lr}
 800e74e:	b08b      	sub	sp, #44	@ 0x2c
 800e750:	af00      	add	r7, sp, #0
 800e752:	60f8      	str	r0, [r7, #12]
 800e754:	60b9      	str	r1, [r7, #8]
 800e756:	603b      	str	r3, [r7, #0]
 800e758:	4613      	mov	r3, r2
 800e75a:	80fb      	strh	r3, [r7, #6]
  int truncated = 0;
 800e75c:	2300      	movs	r3, #0
 800e75e:	627b      	str	r3, [r7, #36]	@ 0x24
  union sockaddr_aligned saddr;

  LWIP_UNUSED_ARG(conn);

  LWIP_ASSERT("fromaddr != NULL", fromaddr != NULL);
 800e760:	68bb      	ldr	r3, [r7, #8]
 800e762:	2b00      	cmp	r3, #0
 800e764:	d106      	bne.n	800e774 <lwip_sock_make_addr+0x28>
 800e766:	4b2b      	ldr	r3, [pc, #172]	@ (800e814 <lwip_sock_make_addr+0xc8>)
 800e768:	f240 4207 	movw	r2, #1031	@ 0x407
 800e76c:	492a      	ldr	r1, [pc, #168]	@ (800e818 <lwip_sock_make_addr+0xcc>)
 800e76e:	482b      	ldr	r0, [pc, #172]	@ (800e81c <lwip_sock_make_addr+0xd0>)
 800e770:	f00e fc7e 	bl	801d070 <iprintf>
  LWIP_ASSERT("from != NULL", from != NULL);
 800e774:	683b      	ldr	r3, [r7, #0]
 800e776:	2b00      	cmp	r3, #0
 800e778:	d106      	bne.n	800e788 <lwip_sock_make_addr+0x3c>
 800e77a:	4b26      	ldr	r3, [pc, #152]	@ (800e814 <lwip_sock_make_addr+0xc8>)
 800e77c:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 800e780:	4927      	ldr	r1, [pc, #156]	@ (800e820 <lwip_sock_make_addr+0xd4>)
 800e782:	4826      	ldr	r0, [pc, #152]	@ (800e81c <lwip_sock_make_addr+0xd0>)
 800e784:	f00e fc74 	bl	801d070 <iprintf>
  LWIP_ASSERT("fromlen != NULL", fromlen != NULL);
 800e788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d106      	bne.n	800e79c <lwip_sock_make_addr+0x50>
 800e78e:	4b21      	ldr	r3, [pc, #132]	@ (800e814 <lwip_sock_make_addr+0xc8>)
 800e790:	f240 4209 	movw	r2, #1033	@ 0x409
 800e794:	4923      	ldr	r1, [pc, #140]	@ (800e824 <lwip_sock_make_addr+0xd8>)
 800e796:	4821      	ldr	r0, [pc, #132]	@ (800e81c <lwip_sock_make_addr+0xd0>)
 800e798:	f00e fc6a 	bl	801d070 <iprintf>
    ip4_2_ipv4_mapped_ipv6(ip_2_ip6(fromaddr), ip_2_ip4(fromaddr));
    IP_SET_TYPE(fromaddr, IPADDR_TYPE_V6);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  IPADDR_PORT_TO_SOCKADDR(&saddr, fromaddr, port);
 800e79c:	f107 0314 	add.w	r3, r7, #20
 800e7a0:	2210      	movs	r2, #16
 800e7a2:	701a      	strb	r2, [r3, #0]
 800e7a4:	f107 0314 	add.w	r3, r7, #20
 800e7a8:	2202      	movs	r2, #2
 800e7aa:	705a      	strb	r2, [r3, #1]
 800e7ac:	f107 0414 	add.w	r4, r7, #20
 800e7b0:	88fb      	ldrh	r3, [r7, #6]
 800e7b2:	4618      	mov	r0, r3
 800e7b4:	f001 f8b0 	bl	800f918 <lwip_htons>
 800e7b8:	4603      	mov	r3, r0
 800e7ba:	8063      	strh	r3, [r4, #2]
 800e7bc:	f107 0314 	add.w	r3, r7, #20
 800e7c0:	68ba      	ldr	r2, [r7, #8]
 800e7c2:	6812      	ldr	r2, [r2, #0]
 800e7c4:	605a      	str	r2, [r3, #4]
 800e7c6:	f107 0314 	add.w	r3, r7, #20
 800e7ca:	3308      	adds	r3, #8
 800e7cc:	2208      	movs	r2, #8
 800e7ce:	2100      	movs	r1, #0
 800e7d0:	4618      	mov	r0, r3
 800e7d2:	f00e fc89 	bl	801d0e8 <memset>
  if (*fromlen < saddr.sa.sa_len) {
 800e7d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	7d3a      	ldrb	r2, [r7, #20]
 800e7dc:	4293      	cmp	r3, r2
 800e7de:	d202      	bcs.n	800e7e6 <lwip_sock_make_addr+0x9a>
    truncated = 1;
 800e7e0:	2301      	movs	r3, #1
 800e7e2:	627b      	str	r3, [r7, #36]	@ 0x24
 800e7e4:	e008      	b.n	800e7f8 <lwip_sock_make_addr+0xac>
  } else if (*fromlen > saddr.sa.sa_len) {
 800e7e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	7d3a      	ldrb	r2, [r7, #20]
 800e7ec:	4293      	cmp	r3, r2
 800e7ee:	d903      	bls.n	800e7f8 <lwip_sock_make_addr+0xac>
    *fromlen = saddr.sa.sa_len;
 800e7f0:	7d3b      	ldrb	r3, [r7, #20]
 800e7f2:	461a      	mov	r2, r3
 800e7f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7f6:	601a      	str	r2, [r3, #0]
  }
  MEMCPY(from, &saddr, *fromlen);
 800e7f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7fa:	681a      	ldr	r2, [r3, #0]
 800e7fc:	f107 0314 	add.w	r3, r7, #20
 800e800:	4619      	mov	r1, r3
 800e802:	6838      	ldr	r0, [r7, #0]
 800e804:	f00e fd1a 	bl	801d23c <memcpy>
  return truncated;
 800e808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e80a:	4618      	mov	r0, r3
 800e80c:	372c      	adds	r7, #44	@ 0x2c
 800e80e:	46bd      	mov	sp, r7
 800e810:	bd90      	pop	{r4, r7, pc}
 800e812:	bf00      	nop
 800e814:	0801ef88 	.word	0x0801ef88
 800e818:	0801f0f8 	.word	0x0801f0f8
 800e81c:	0801efdc 	.word	0x0801efdc
 800e820:	0801f10c 	.word	0x0801f10c
 800e824:	0801f11c 	.word	0x0801f11c

0800e828 <lwip_recv_tcp_from>:

#if LWIP_TCP
/* Helper function to get a tcp socket's remote address info */
static int
lwip_recv_tcp_from(struct lwip_sock *sock, struct sockaddr *from, socklen_t *fromlen, const char *dbg_fn, int dbg_s, ssize_t dbg_ret)
{
 800e828:	b580      	push	{r7, lr}
 800e82a:	b088      	sub	sp, #32
 800e82c:	af02      	add	r7, sp, #8
 800e82e:	60f8      	str	r0, [r7, #12]
 800e830:	60b9      	str	r1, [r7, #8]
 800e832:	607a      	str	r2, [r7, #4]
 800e834:	603b      	str	r3, [r7, #0]
  if (sock == NULL) {
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d101      	bne.n	800e840 <lwip_recv_tcp_from+0x18>
    return 0;
 800e83c:	2300      	movs	r3, #0
 800e83e:	e021      	b.n	800e884 <lwip_recv_tcp_from+0x5c>
  LWIP_UNUSED_ARG(dbg_fn);
  LWIP_UNUSED_ARG(dbg_s);
  LWIP_UNUSED_ARG(dbg_ret);

#if !SOCKETS_DEBUG
  if (from && fromlen)
 800e840:	68bb      	ldr	r3, [r7, #8]
 800e842:	2b00      	cmp	r3, #0
 800e844:	d01d      	beq.n	800e882 <lwip_recv_tcp_from+0x5a>
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d01a      	beq.n	800e882 <lwip_recv_tcp_from+0x5a>
#endif /* !SOCKETS_DEBUG */
  {
    /* get remote addr/port from tcp_pcb */
    u16_t port;
    ip_addr_t tmpaddr;
    netconn_getaddr(sock->conn, &tmpaddr, &port, 0);
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	6818      	ldr	r0, [r3, #0]
 800e850:	f107 0216 	add.w	r2, r7, #22
 800e854:	f107 0110 	add.w	r1, r7, #16
 800e858:	2300      	movs	r3, #0
 800e85a:	f7fd f927 	bl	800baac <netconn_getaddr>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("%s(%d):  addr=", dbg_fn, dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, tmpaddr);
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", port, (int)dbg_ret));
    if (from && fromlen) {
 800e85e:	68bb      	ldr	r3, [r7, #8]
 800e860:	2b00      	cmp	r3, #0
 800e862:	d00e      	beq.n	800e882 <lwip_recv_tcp_from+0x5a>
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	2b00      	cmp	r3, #0
 800e868:	d00b      	beq.n	800e882 <lwip_recv_tcp_from+0x5a>
      return lwip_sock_make_addr(sock->conn, &tmpaddr, port, from, fromlen);
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	6818      	ldr	r0, [r3, #0]
 800e86e:	8afa      	ldrh	r2, [r7, #22]
 800e870:	f107 0110 	add.w	r1, r7, #16
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	9300      	str	r3, [sp, #0]
 800e878:	68bb      	ldr	r3, [r7, #8]
 800e87a:	f7ff ff67 	bl	800e74c <lwip_sock_make_addr>
 800e87e:	4603      	mov	r3, r0
 800e880:	e000      	b.n	800e884 <lwip_recv_tcp_from+0x5c>
    }
  }
  return 0;
 800e882:	2300      	movs	r3, #0
}
 800e884:	4618      	mov	r0, r3
 800e886:	3718      	adds	r7, #24
 800e888:	46bd      	mov	sp, r7
 800e88a:	bd80      	pop	{r7, pc}

0800e88c <lwip_recvfrom_udp_raw>:
/* Helper function to receive a netbuf from a udp or raw netconn.
 * Keeps sock->lastdata for peeking.
 */
static err_t
lwip_recvfrom_udp_raw(struct lwip_sock *sock, int flags, struct msghdr *msg, u16_t *datagram_len, int dbg_s)
{
 800e88c:	b590      	push	{r4, r7, lr}
 800e88e:	b08d      	sub	sp, #52	@ 0x34
 800e890:	af02      	add	r7, sp, #8
 800e892:	60f8      	str	r0, [r7, #12]
 800e894:	60b9      	str	r1, [r7, #8]
 800e896:	607a      	str	r2, [r7, #4]
 800e898:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t buflen, copylen, copied;
  int i;

  LWIP_UNUSED_ARG(dbg_s);
  LWIP_ERROR("lwip_recvfrom_udp_raw: invalid arguments", (msg->msg_iov != NULL) || (msg->msg_iovlen <= 0), return ERR_ARG;);
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	689b      	ldr	r3, [r3, #8]
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d10d      	bne.n	800e8be <lwip_recvfrom_udp_raw+0x32>
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	68db      	ldr	r3, [r3, #12]
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	dd09      	ble.n	800e8be <lwip_recvfrom_udp_raw+0x32>
 800e8aa:	4b5e      	ldr	r3, [pc, #376]	@ (800ea24 <lwip_recvfrom_udp_raw+0x198>)
 800e8ac:	f240 4249 	movw	r2, #1097	@ 0x449
 800e8b0:	495d      	ldr	r1, [pc, #372]	@ (800ea28 <lwip_recvfrom_udp_raw+0x19c>)
 800e8b2:	485e      	ldr	r0, [pc, #376]	@ (800ea2c <lwip_recvfrom_udp_raw+0x1a0>)
 800e8b4:	f00e fbdc 	bl	801d070 <iprintf>
 800e8b8:	f06f 030f 	mvn.w	r3, #15
 800e8bc:	e0ad      	b.n	800ea1a <lwip_recvfrom_udp_raw+0x18e>

  if (flags & MSG_DONTWAIT) {
 800e8be:	68bb      	ldr	r3, [r7, #8]
 800e8c0:	f003 0308 	and.w	r3, r3, #8
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d003      	beq.n	800e8d0 <lwip_recvfrom_udp_raw+0x44>
    apiflags = NETCONN_DONTBLOCK;
 800e8c8:	2304      	movs	r3, #4
 800e8ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e8ce:	e002      	b.n	800e8d6 <lwip_recvfrom_udp_raw+0x4a>
  } else {
    apiflags = 0;
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: top sock->lastdata=%p\n", (void *)sock->lastdata.netbuf));
  /* Check if there is data left from the last recv operation. */
  buf = sock->lastdata.netbuf;
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	685b      	ldr	r3, [r3, #4]
 800e8da:	613b      	str	r3, [r7, #16]
  if (buf == NULL) {
 800e8dc:	693b      	ldr	r3, [r7, #16]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d11e      	bne.n	800e920 <lwip_recvfrom_udp_raw+0x94>
    /* No data was left from the previous operation, so we try to get
        some from the network. */
    err = netconn_recv_udp_raw_netbuf_flags(sock->conn, &buf, apiflags);
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800e8ea:	f107 0110 	add.w	r1, r7, #16
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	f7fd fbf4 	bl	800c0dc <netconn_recv_udp_raw_netbuf_flags>
 800e8f4:	4603      	mov	r3, r0
 800e8f6:	76fb      	strb	r3, [r7, #27]
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: netconn_recv err=%d, netbuf=%p\n",
                                err, (void *)buf));

    if (err != ERR_OK) {
 800e8f8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d002      	beq.n	800e906 <lwip_recvfrom_udp_raw+0x7a>
      return err;
 800e900:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e904:	e089      	b.n	800ea1a <lwip_recvfrom_udp_raw+0x18e>
    }
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800e906:	693b      	ldr	r3, [r7, #16]
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d106      	bne.n	800e91a <lwip_recvfrom_udp_raw+0x8e>
 800e90c:	4b45      	ldr	r3, [pc, #276]	@ (800ea24 <lwip_recvfrom_udp_raw+0x198>)
 800e90e:	f240 425e 	movw	r2, #1118	@ 0x45e
 800e912:	4947      	ldr	r1, [pc, #284]	@ (800ea30 <lwip_recvfrom_udp_raw+0x1a4>)
 800e914:	4845      	ldr	r0, [pc, #276]	@ (800ea2c <lwip_recvfrom_udp_raw+0x1a0>)
 800e916:	f00e fbab 	bl	801d070 <iprintf>
    sock->lastdata.netbuf = buf;
 800e91a:	693a      	ldr	r2, [r7, #16]
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	605a      	str	r2, [r3, #4]
  }
  buflen = buf->p->tot_len;
 800e920:	693b      	ldr	r3, [r7, #16]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	891b      	ldrh	r3, [r3, #8]
 800e926:	833b      	strh	r3, [r7, #24]
  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw: buflen=%"U16_F"\n", buflen));

  copied = 0;
 800e928:	2300      	movs	r3, #0
 800e92a:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* copy the pbuf payload into the iovs */
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 800e92c:	2300      	movs	r3, #0
 800e92e:	61fb      	str	r3, [r7, #28]
 800e930:	e029      	b.n	800e986 <lwip_recvfrom_udp_raw+0xfa>
    u16_t len_left = (u16_t)(buflen - copied);
 800e932:	8b3a      	ldrh	r2, [r7, #24]
 800e934:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e936:	1ad3      	subs	r3, r2, r3
 800e938:	82fb      	strh	r3, [r7, #22]
    if (msg->msg_iov[i].iov_len > len_left) {
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	689a      	ldr	r2, [r3, #8]
 800e93e:	69fb      	ldr	r3, [r7, #28]
 800e940:	00db      	lsls	r3, r3, #3
 800e942:	4413      	add	r3, r2
 800e944:	685a      	ldr	r2, [r3, #4]
 800e946:	8afb      	ldrh	r3, [r7, #22]
 800e948:	429a      	cmp	r2, r3
 800e94a:	d902      	bls.n	800e952 <lwip_recvfrom_udp_raw+0xc6>
      copylen = len_left;
 800e94c:	8afb      	ldrh	r3, [r7, #22]
 800e94e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800e950:	e006      	b.n	800e960 <lwip_recvfrom_udp_raw+0xd4>
    } else {
      copylen = (u16_t)msg->msg_iov[i].iov_len;
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	689a      	ldr	r2, [r3, #8]
 800e956:	69fb      	ldr	r3, [r7, #28]
 800e958:	00db      	lsls	r3, r3, #3
 800e95a:	4413      	add	r3, r2
 800e95c:	685b      	ldr	r3, [r3, #4]
 800e95e:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }

    /* copy the contents of the received buffer into
        the supplied memory buffer */
    pbuf_copy_partial(buf->p, (u8_t *)msg->msg_iov[i].iov_base, copylen, copied);
 800e960:	693b      	ldr	r3, [r7, #16]
 800e962:	6818      	ldr	r0, [r3, #0]
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	689a      	ldr	r2, [r3, #8]
 800e968:	69fb      	ldr	r3, [r7, #28]
 800e96a:	00db      	lsls	r3, r3, #3
 800e96c:	4413      	add	r3, r2
 800e96e:	6819      	ldr	r1, [r3, #0]
 800e970:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e972:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800e974:	f002 fe3a 	bl	80115ec <pbuf_copy_partial>
    copied = (u16_t)(copied + copylen);
 800e978:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800e97a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e97c:	4413      	add	r3, r2
 800e97e:	847b      	strh	r3, [r7, #34]	@ 0x22
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 800e980:	69fb      	ldr	r3, [r7, #28]
 800e982:	3301      	adds	r3, #1
 800e984:	61fb      	str	r3, [r7, #28]
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	68db      	ldr	r3, [r3, #12]
 800e98a:	69fa      	ldr	r2, [r7, #28]
 800e98c:	429a      	cmp	r2, r3
 800e98e:	da03      	bge.n	800e998 <lwip_recvfrom_udp_raw+0x10c>
 800e990:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800e992:	8b3b      	ldrh	r3, [r7, #24]
 800e994:	429a      	cmp	r2, r3
 800e996:	d3cc      	bcc.n	800e932 <lwip_recvfrom_udp_raw+0xa6>
  }

  /* Check to see from where the data was.*/
#if !SOCKETS_DEBUG
  if (msg->msg_name && msg->msg_namelen)
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d01a      	beq.n	800e9d6 <lwip_recvfrom_udp_raw+0x14a>
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	685b      	ldr	r3, [r3, #4]
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d016      	beq.n	800e9d6 <lwip_recvfrom_udp_raw+0x14a>
#endif /* !SOCKETS_DEBUG */
  {
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw(%d):  addr=", dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, *netbuf_fromaddr(buf));
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", netbuf_fromport(buf), copied));
    if (msg->msg_name && msg->msg_namelen) {
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d012      	beq.n	800e9d6 <lwip_recvfrom_udp_raw+0x14a>
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	685b      	ldr	r3, [r3, #4]
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d00e      	beq.n	800e9d6 <lwip_recvfrom_udp_raw+0x14a>
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	6818      	ldr	r0, [r3, #0]
 800e9bc:	693b      	ldr	r3, [r7, #16]
 800e9be:	f103 0108 	add.w	r1, r3, #8
 800e9c2:	693b      	ldr	r3, [r7, #16]
 800e9c4:	899a      	ldrh	r2, [r3, #12]
                          (struct sockaddr *)msg->msg_name, &msg->msg_namelen);
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	681c      	ldr	r4, [r3, #0]
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	3304      	adds	r3, #4
 800e9ce:	9300      	str	r3, [sp, #0]
 800e9d0:	4623      	mov	r3, r4
 800e9d2:	f7ff febb 	bl	800e74c <lwip_sock_make_addr>
    }
  }

  /* Initialize flag output */
  msg->msg_flags = 0;
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	2200      	movs	r2, #0
 800e9da:	619a      	str	r2, [r3, #24]

  if (msg->msg_control) {
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	691b      	ldr	r3, [r3, #16]
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d007      	beq.n	800e9f4 <lwip_recvfrom_udp_raw+0x168>
    u8_t wrote_msg = 0;
 800e9e4:	2300      	movs	r3, #0
 800e9e6:	757b      	strb	r3, [r7, #21]
#endif /* LWIP_IPV4 */
      }
    }
#endif /* LWIP_NETBUF_RECVINFO */

    if (!wrote_msg) {
 800e9e8:	7d7b      	ldrb	r3, [r7, #21]
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d102      	bne.n	800e9f4 <lwip_recvfrom_udp_raw+0x168>
      msg->msg_controllen = 0;
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	2200      	movs	r2, #0
 800e9f2:	615a      	str	r2, [r3, #20]
    }
  }

  /* If we don't peek the incoming message: zero lastdata pointer and free the netbuf */
  if ((flags & MSG_PEEK) == 0) {
 800e9f4:	68bb      	ldr	r3, [r7, #8]
 800e9f6:	f003 0301 	and.w	r3, r3, #1
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	d106      	bne.n	800ea0c <lwip_recvfrom_udp_raw+0x180>
    sock->lastdata.netbuf = NULL;
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	2200      	movs	r2, #0
 800ea02:	605a      	str	r2, [r3, #4]
    netbuf_delete(buf);
 800ea04:	693b      	ldr	r3, [r7, #16]
 800ea06:	4618      	mov	r0, r3
 800ea08:	f7ff f9a6 	bl	800dd58 <netbuf_delete>
  }
  if (datagram_len) {
 800ea0c:	683b      	ldr	r3, [r7, #0]
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d002      	beq.n	800ea18 <lwip_recvfrom_udp_raw+0x18c>
    *datagram_len = buflen;
 800ea12:	683b      	ldr	r3, [r7, #0]
 800ea14:	8b3a      	ldrh	r2, [r7, #24]
 800ea16:	801a      	strh	r2, [r3, #0]
  }
  return ERR_OK;
 800ea18:	2300      	movs	r3, #0
}
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	372c      	adds	r7, #44	@ 0x2c
 800ea1e:	46bd      	mov	sp, r7
 800ea20:	bd90      	pop	{r4, r7, pc}
 800ea22:	bf00      	nop
 800ea24:	0801ef88 	.word	0x0801ef88
 800ea28:	0801f12c 	.word	0x0801f12c
 800ea2c:	0801efdc 	.word	0x0801efdc
 800ea30:	0801f158 	.word	0x0801f158

0800ea34 <lwip_recvfrom>:

ssize_t
lwip_recvfrom(int s, void *mem, size_t len, int flags,
              struct sockaddr *from, socklen_t *fromlen)
{
 800ea34:	b580      	push	{r7, lr}
 800ea36:	b096      	sub	sp, #88	@ 0x58
 800ea38:	af02      	add	r7, sp, #8
 800ea3a:	60f8      	str	r0, [r7, #12]
 800ea3c:	60b9      	str	r1, [r7, #8]
 800ea3e:	607a      	str	r2, [r7, #4]
 800ea40:	603b      	str	r3, [r7, #0]
  struct lwip_sock *sock;
  ssize_t ret;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom(%d, %p, %"SZT_F", 0x%x, ..)\n", s, mem, len, flags));
  sock = get_socket(s);
 800ea42:	68f8      	ldr	r0, [r7, #12]
 800ea44:	f7ff fa58 	bl	800def8 <get_socket>
 800ea48:	64f8      	str	r0, [r7, #76]	@ 0x4c
  if (!sock) {
 800ea4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d102      	bne.n	800ea56 <lwip_recvfrom+0x22>
    return -1;
 800ea50:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ea54:	e078      	b.n	800eb48 <lwip_recvfrom+0x114>
  }
#if LWIP_TCP
  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 800ea56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ea58:	681b      	ldr	r3, [r3, #0]
 800ea5a:	781b      	ldrb	r3, [r3, #0]
 800ea5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ea60:	2b10      	cmp	r3, #16
 800ea62:	d112      	bne.n	800ea8a <lwip_recvfrom+0x56>
    ret = lwip_recv_tcp(sock, mem, len, flags);
 800ea64:	683b      	ldr	r3, [r7, #0]
 800ea66:	687a      	ldr	r2, [r7, #4]
 800ea68:	68b9      	ldr	r1, [r7, #8]
 800ea6a:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800ea6c:	f7ff fd5e 	bl	800e52c <lwip_recv_tcp>
 800ea70:	6478      	str	r0, [r7, #68]	@ 0x44
    lwip_recv_tcp_from(sock, from, fromlen, "lwip_recvfrom", s, ret);
 800ea72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ea74:	9301      	str	r3, [sp, #4]
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	9300      	str	r3, [sp, #0]
 800ea7a:	4b35      	ldr	r3, [pc, #212]	@ (800eb50 <lwip_recvfrom+0x11c>)
 800ea7c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ea7e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ea80:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800ea82:	f7ff fed1 	bl	800e828 <lwip_recv_tcp_from>
    done_socket(sock);
    return ret;
 800ea86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ea88:	e05e      	b.n	800eb48 <lwip_recvfrom+0x114>
  } else
#endif
  {
    u16_t datagram_len = 0;
 800ea8a:	2300      	movs	r3, #0
 800ea8c:	877b      	strh	r3, [r7, #58]	@ 0x3a
    struct iovec vec;
    struct msghdr msg;
    err_t err;
    vec.iov_base = mem;
 800ea8e:	68bb      	ldr	r3, [r7, #8]
 800ea90:	633b      	str	r3, [r7, #48]	@ 0x30
    vec.iov_len = len;
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	637b      	str	r3, [r7, #52]	@ 0x34
    msg.msg_control = NULL;
 800ea96:	2300      	movs	r3, #0
 800ea98:	627b      	str	r3, [r7, #36]	@ 0x24
    msg.msg_controllen = 0;
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    msg.msg_flags = 0;
 800ea9e:	2300      	movs	r3, #0
 800eaa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    msg.msg_iov = &vec;
 800eaa2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800eaa6:	61fb      	str	r3, [r7, #28]
    msg.msg_iovlen = 1;
 800eaa8:	2301      	movs	r3, #1
 800eaaa:	623b      	str	r3, [r7, #32]
    msg.msg_name = from;
 800eaac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800eaae:	617b      	str	r3, [r7, #20]
    msg.msg_namelen = (fromlen ? *fromlen : 0);
 800eab0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d002      	beq.n	800eabc <lwip_recvfrom+0x88>
 800eab6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	e000      	b.n	800eabe <lwip_recvfrom+0x8a>
 800eabc:	2300      	movs	r3, #0
 800eabe:	61bb      	str	r3, [r7, #24]
    err = lwip_recvfrom_udp_raw(sock, flags, &msg, &datagram_len, s);
 800eac0:	f107 013a 	add.w	r1, r7, #58	@ 0x3a
 800eac4:	f107 0214 	add.w	r2, r7, #20
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	9300      	str	r3, [sp, #0]
 800eacc:	460b      	mov	r3, r1
 800eace:	6839      	ldr	r1, [r7, #0]
 800ead0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800ead2:	f7ff fedb 	bl	800e88c <lwip_recvfrom_udp_raw>
 800ead6:	4603      	mov	r3, r0
 800ead8:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (err != ERR_OK) {
 800eadc:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d00e      	beq.n	800eb02 <lwip_recvfrom+0xce>
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom[UDP/RAW](%d): buf == NULL, error is \"%s\"!\n",
                                  s, lwip_strerr(err)));
      sock_set_errno(sock, err_to_errno(err));
 800eae4:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 800eae8:	4618      	mov	r0, r3
 800eaea:	f7ff f917 	bl	800dd1c <err_to_errno>
 800eaee:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800eaf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d002      	beq.n	800eafc <lwip_recvfrom+0xc8>
 800eaf6:	4a17      	ldr	r2, [pc, #92]	@ (800eb54 <lwip_recvfrom+0x120>)
 800eaf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eafa:	6013      	str	r3, [r2, #0]
      done_socket(sock);
      return -1;
 800eafc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800eb00:	e022      	b.n	800eb48 <lwip_recvfrom+0x114>
    }
    ret = (ssize_t)LWIP_MIN(LWIP_MIN(len, datagram_len), SSIZE_MAX);
 800eb02:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800eb04:	461a      	mov	r2, r3
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	4293      	cmp	r3, r2
 800eb0a:	bf28      	it	cs
 800eb0c:	4613      	movcs	r3, r2
 800eb0e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800eb12:	4293      	cmp	r3, r2
 800eb14:	d206      	bcs.n	800eb24 <lwip_recvfrom+0xf0>
 800eb16:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800eb18:	461a      	mov	r2, r3
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	4293      	cmp	r3, r2
 800eb1e:	bf28      	it	cs
 800eb20:	4613      	movcs	r3, r2
 800eb22:	e001      	b.n	800eb28 <lwip_recvfrom+0xf4>
 800eb24:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800eb28:	647b      	str	r3, [r7, #68]	@ 0x44
    if (fromlen) {
 800eb2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d002      	beq.n	800eb36 <lwip_recvfrom+0x102>
      *fromlen = msg.msg_namelen;
 800eb30:	69ba      	ldr	r2, [r7, #24]
 800eb32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eb34:	601a      	str	r2, [r3, #0]
    }
  }

  sock_set_errno(sock, 0);
 800eb36:	2300      	movs	r3, #0
 800eb38:	643b      	str	r3, [r7, #64]	@ 0x40
 800eb3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d002      	beq.n	800eb46 <lwip_recvfrom+0x112>
 800eb40:	4a04      	ldr	r2, [pc, #16]	@ (800eb54 <lwip_recvfrom+0x120>)
 800eb42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800eb44:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return ret;
 800eb46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800eb48:	4618      	mov	r0, r3
 800eb4a:	3750      	adds	r7, #80	@ 0x50
 800eb4c:	46bd      	mov	sp, r7
 800eb4e:	bd80      	pop	{r7, pc}
 800eb50:	0801f164 	.word	0x0801f164
 800eb54:	2000e6e4 	.word	0x2000e6e4

0800eb58 <lwip_recv>:
  return lwip_recvmsg(s, &msg, 0);
}

ssize_t
lwip_recv(int s, void *mem, size_t len, int flags)
{
 800eb58:	b580      	push	{r7, lr}
 800eb5a:	b086      	sub	sp, #24
 800eb5c:	af02      	add	r7, sp, #8
 800eb5e:	60f8      	str	r0, [r7, #12]
 800eb60:	60b9      	str	r1, [r7, #8]
 800eb62:	607a      	str	r2, [r7, #4]
 800eb64:	603b      	str	r3, [r7, #0]
  return lwip_recvfrom(s, mem, len, flags, NULL, NULL);
 800eb66:	2300      	movs	r3, #0
 800eb68:	9301      	str	r3, [sp, #4]
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	9300      	str	r3, [sp, #0]
 800eb6e:	683b      	ldr	r3, [r7, #0]
 800eb70:	687a      	ldr	r2, [r7, #4]
 800eb72:	68b9      	ldr	r1, [r7, #8]
 800eb74:	68f8      	ldr	r0, [r7, #12]
 800eb76:	f7ff ff5d 	bl	800ea34 <lwip_recvfrom>
 800eb7a:	4603      	mov	r3, r0
}
 800eb7c:	4618      	mov	r0, r3
 800eb7e:	3710      	adds	r7, #16
 800eb80:	46bd      	mov	sp, r7
 800eb82:	bd80      	pop	{r7, pc}

0800eb84 <lwip_send>:
#endif /* LWIP_UDP || LWIP_RAW */
}

ssize_t
lwip_send(int s, const void *data, size_t size, int flags)
{
 800eb84:	b580      	push	{r7, lr}
 800eb86:	b08a      	sub	sp, #40	@ 0x28
 800eb88:	af02      	add	r7, sp, #8
 800eb8a:	60f8      	str	r0, [r7, #12]
 800eb8c:	60b9      	str	r1, [r7, #8]
 800eb8e:	607a      	str	r2, [r7, #4]
 800eb90:	603b      	str	r3, [r7, #0]
  size_t written;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_send(%d, data=%p, size=%"SZT_F", flags=0x%x)\n",
                              s, data, size, flags));

  sock = get_socket(s);
 800eb92:	68f8      	ldr	r0, [r7, #12]
 800eb94:	f7ff f9b0 	bl	800def8 <get_socket>
 800eb98:	61f8      	str	r0, [r7, #28]
  if (!sock) {
 800eb9a:	69fb      	ldr	r3, [r7, #28]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d102      	bne.n	800eba6 <lwip_send+0x22>
    return -1;
 800eba0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800eba4:	e046      	b.n	800ec34 <lwip_send+0xb0>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) != NETCONN_TCP) {
 800eba6:	69fb      	ldr	r3, [r7, #28]
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	781b      	ldrb	r3, [r3, #0]
 800ebac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ebb0:	2b10      	cmp	r3, #16
 800ebb2:	d00b      	beq.n	800ebcc <lwip_send+0x48>
#if (LWIP_UDP || LWIP_RAW)
    done_socket(sock);
    return lwip_sendto(s, data, size, flags, NULL, 0);
 800ebb4:	2300      	movs	r3, #0
 800ebb6:	9301      	str	r3, [sp, #4]
 800ebb8:	2300      	movs	r3, #0
 800ebba:	9300      	str	r3, [sp, #0]
 800ebbc:	683b      	ldr	r3, [r7, #0]
 800ebbe:	687a      	ldr	r2, [r7, #4]
 800ebc0:	68b9      	ldr	r1, [r7, #8]
 800ebc2:	68f8      	ldr	r0, [r7, #12]
 800ebc4:	f000 f83c 	bl	800ec40 <lwip_sendto>
 800ebc8:	4603      	mov	r3, r0
 800ebca:	e033      	b.n	800ec34 <lwip_send+0xb0>
    return -1;
#endif /* (LWIP_UDP || LWIP_RAW) */
  }

  write_flags = (u8_t)(NETCONN_COPY |
                       ((flags & MSG_MORE)     ? NETCONN_MORE      : 0) |
 800ebcc:	683b      	ldr	r3, [r7, #0]
 800ebce:	f003 0310 	and.w	r3, r3, #16
  write_flags = (u8_t)(NETCONN_COPY |
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d001      	beq.n	800ebda <lwip_send+0x56>
 800ebd6:	2203      	movs	r2, #3
 800ebd8:	e000      	b.n	800ebdc <lwip_send+0x58>
 800ebda:	2201      	movs	r2, #1
                       ((flags & MSG_MORE)     ? NETCONN_MORE      : 0) |
 800ebdc:	683b      	ldr	r3, [r7, #0]
 800ebde:	105b      	asrs	r3, r3, #1
 800ebe0:	b25b      	sxtb	r3, r3
 800ebe2:	f003 0304 	and.w	r3, r3, #4
 800ebe6:	b25b      	sxtb	r3, r3
 800ebe8:	4313      	orrs	r3, r2
 800ebea:	b25b      	sxtb	r3, r3
  write_flags = (u8_t)(NETCONN_COPY |
 800ebec:	76fb      	strb	r3, [r7, #27]
                       ((flags & MSG_DONTWAIT) ? NETCONN_DONTBLOCK : 0));
  written = 0;
 800ebee:	2300      	movs	r3, #0
 800ebf0:	613b      	str	r3, [r7, #16]
  err = netconn_write_partly(sock->conn, data, size, write_flags, &written);
 800ebf2:	69fb      	ldr	r3, [r7, #28]
 800ebf4:	6818      	ldr	r0, [r3, #0]
 800ebf6:	7efa      	ldrb	r2, [r7, #27]
 800ebf8:	f107 0310 	add.w	r3, r7, #16
 800ebfc:	9300      	str	r3, [sp, #0]
 800ebfe:	4613      	mov	r3, r2
 800ec00:	687a      	ldr	r2, [r7, #4]
 800ec02:	68b9      	ldr	r1, [r7, #8]
 800ec04:	f7fd fac4 	bl	800c190 <netconn_write_partly>
 800ec08:	4603      	mov	r3, r0
 800ec0a:	76bb      	strb	r3, [r7, #26]

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_send(%d) err=%d written=%"SZT_F"\n", s, err, written));
  sock_set_errno(sock, err_to_errno(err));
 800ec0c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ec10:	4618      	mov	r0, r3
 800ec12:	f7ff f883 	bl	800dd1c <err_to_errno>
 800ec16:	6178      	str	r0, [r7, #20]
 800ec18:	697b      	ldr	r3, [r7, #20]
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d002      	beq.n	800ec24 <lwip_send+0xa0>
 800ec1e:	4a07      	ldr	r2, [pc, #28]	@ (800ec3c <lwip_send+0xb8>)
 800ec20:	697b      	ldr	r3, [r7, #20]
 800ec22:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  /* casting 'written' to ssize_t is OK here since the netconn API limits it to SSIZE_MAX */
  return (err == ERR_OK ? (ssize_t)written : -1);
 800ec24:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d101      	bne.n	800ec30 <lwip_send+0xac>
 800ec2c:	693b      	ldr	r3, [r7, #16]
 800ec2e:	e001      	b.n	800ec34 <lwip_send+0xb0>
 800ec30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800ec34:	4618      	mov	r0, r3
 800ec36:	3720      	adds	r7, #32
 800ec38:	46bd      	mov	sp, r7
 800ec3a:	bd80      	pop	{r7, pc}
 800ec3c:	2000e6e4 	.word	0x2000e6e4

0800ec40 <lwip_sendto>:
}

ssize_t
lwip_sendto(int s, const void *data, size_t size, int flags,
            const struct sockaddr *to, socklen_t tolen)
{
 800ec40:	b580      	push	{r7, lr}
 800ec42:	b08e      	sub	sp, #56	@ 0x38
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	60f8      	str	r0, [r7, #12]
 800ec48:	60b9      	str	r1, [r7, #8]
 800ec4a:	607a      	str	r2, [r7, #4]
 800ec4c:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t short_size;
  u16_t remote_port;
  struct netbuf buf;

  sock = get_socket(s);
 800ec4e:	68f8      	ldr	r0, [r7, #12]
 800ec50:	f7ff f952 	bl	800def8 <get_socket>
 800ec54:	6338      	str	r0, [r7, #48]	@ 0x30
  if (!sock) {
 800ec56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d102      	bne.n	800ec62 <lwip_sendto+0x22>
    return -1;
 800ec5c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ec60:	e093      	b.n	800ed8a <lwip_sendto+0x14a>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 800ec62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	781b      	ldrb	r3, [r3, #0]
 800ec68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ec6c:	2b10      	cmp	r3, #16
 800ec6e:	d107      	bne.n	800ec80 <lwip_sendto+0x40>
#if LWIP_TCP
    done_socket(sock);
    return lwip_send(s, data, size, flags);
 800ec70:	683b      	ldr	r3, [r7, #0]
 800ec72:	687a      	ldr	r2, [r7, #4]
 800ec74:	68b9      	ldr	r1, [r7, #8]
 800ec76:	68f8      	ldr	r0, [r7, #12]
 800ec78:	f7ff ff84 	bl	800eb84 <lwip_send>
 800ec7c:	4603      	mov	r3, r0
 800ec7e:	e084      	b.n	800ed8a <lwip_sendto+0x14a>
    done_socket(sock);
    return -1;
#endif /* LWIP_TCP */
  }

  if (size > LWIP_MIN(0xFFFF, SSIZE_MAX)) {
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ec86:	d30a      	bcc.n	800ec9e <lwip_sendto+0x5e>
    /* cannot fit into one datagram (at least for us) */
    sock_set_errno(sock, EMSGSIZE);
 800ec88:	235a      	movs	r3, #90	@ 0x5a
 800ec8a:	623b      	str	r3, [r7, #32]
 800ec8c:	6a3b      	ldr	r3, [r7, #32]
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d002      	beq.n	800ec98 <lwip_sendto+0x58>
 800ec92:	4a40      	ldr	r2, [pc, #256]	@ (800ed94 <lwip_sendto+0x154>)
 800ec94:	6a3b      	ldr	r3, [r7, #32]
 800ec96:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 800ec98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ec9c:	e075      	b.n	800ed8a <lwip_sendto+0x14a>
  }
  short_size = (u16_t)size;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  LWIP_ERROR("lwip_sendto: invalid address", (((to == NULL) && (tolen == 0)) ||
 800eca2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d102      	bne.n	800ecae <lwip_sendto+0x6e>
 800eca8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d023      	beq.n	800ecf6 <lwip_sendto+0xb6>
 800ecae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ecb0:	2b10      	cmp	r3, #16
 800ecb2:	d10b      	bne.n	800eccc <lwip_sendto+0x8c>
 800ecb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d008      	beq.n	800eccc <lwip_sendto+0x8c>
 800ecba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ecbc:	785b      	ldrb	r3, [r3, #1]
 800ecbe:	2b02      	cmp	r3, #2
 800ecc0:	d104      	bne.n	800eccc <lwip_sendto+0x8c>
 800ecc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ecc4:	f003 0303 	and.w	r3, r3, #3
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d014      	beq.n	800ecf6 <lwip_sendto+0xb6>
 800eccc:	4b32      	ldr	r3, [pc, #200]	@ (800ed98 <lwip_sendto+0x158>)
 800ecce:	f240 6252 	movw	r2, #1618	@ 0x652
 800ecd2:	4932      	ldr	r1, [pc, #200]	@ (800ed9c <lwip_sendto+0x15c>)
 800ecd4:	4832      	ldr	r0, [pc, #200]	@ (800eda0 <lwip_sendto+0x160>)
 800ecd6:	f00e f9cb 	bl	801d070 <iprintf>
 800ecda:	f06f 000f 	mvn.w	r0, #15
 800ecde:	f7ff f81d 	bl	800dd1c <err_to_errno>
 800ece2:	62b8      	str	r0, [r7, #40]	@ 0x28
 800ece4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d002      	beq.n	800ecf0 <lwip_sendto+0xb0>
 800ecea:	4a2a      	ldr	r2, [pc, #168]	@ (800ed94 <lwip_sendto+0x154>)
 800ecec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecee:	6013      	str	r3, [r2, #0]
 800ecf0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ecf4:	e049      	b.n	800ed8a <lwip_sendto+0x14a>
              ((to != NULL) && (IS_SOCK_ADDR_TYPE_VALID(to) && IS_SOCK_ADDR_ALIGNED(to))))),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(tolen);

  /* initialize a buffer */
  buf.p = buf.ptr = NULL;
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	617b      	str	r3, [r7, #20]
 800ecfa:	697b      	ldr	r3, [r7, #20]
 800ecfc:	613b      	str	r3, [r7, #16]
#if LWIP_CHECKSUM_ON_COPY
  buf.flags = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
  if (to) {
 800ecfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d00a      	beq.n	800ed1a <lwip_sendto+0xda>
    SOCKADDR_TO_IPADDR_PORT(to, &buf.addr, remote_port);
 800ed04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ed06:	685b      	ldr	r3, [r3, #4]
 800ed08:	61bb      	str	r3, [r7, #24]
 800ed0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ed0c:	885b      	ldrh	r3, [r3, #2]
 800ed0e:	4618      	mov	r0, r3
 800ed10:	f000 fe02 	bl	800f918 <lwip_htons>
 800ed14:	4603      	mov	r3, r0
 800ed16:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800ed18:	e003      	b.n	800ed22 <lwip_sendto+0xe2>
  } else {
    remote_port = 0;
 800ed1a:	2300      	movs	r3, #0
 800ed1c:	86bb      	strh	r3, [r7, #52]	@ 0x34
    ip_addr_set_any(NETCONNTYPE_ISIPV6(netconn_type(sock->conn)), &buf.addr);
 800ed1e:	2300      	movs	r3, #0
 800ed20:	61bb      	str	r3, [r7, #24]
  }
  netbuf_fromport(&buf) = remote_port;
 800ed22:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800ed24:	83bb      	strh	r3, [r7, #28]
      MEMCPY(buf.p->payload, data, short_size);
    }
    err = ERR_OK;
  }
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  err = netbuf_ref(&buf, data, short_size);
 800ed26:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800ed28:	f107 0310 	add.w	r3, r7, #16
 800ed2c:	68b9      	ldr	r1, [r7, #8]
 800ed2e:	4618      	mov	r0, r3
 800ed30:	f7ff f85a 	bl	800dde8 <netbuf_ref>
 800ed34:	4603      	mov	r3, r0
 800ed36:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (err == ERR_OK) {
 800ed3a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d10a      	bne.n	800ed58 <lwip_sendto+0x118>
      IP_SET_TYPE_VAL(buf.addr, IPADDR_TYPE_V4);
    }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

    /* send the data */
    err = netconn_send(sock->conn, &buf);
 800ed42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	f107 0210 	add.w	r2, r7, #16
 800ed4a:	4611      	mov	r1, r2
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	f7fd f9f1 	bl	800c134 <netconn_send>
 800ed52:	4603      	mov	r3, r0
 800ed54:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  }

  /* deallocated the buffer */
  netbuf_free(&buf);
 800ed58:	f107 0310 	add.w	r3, r7, #16
 800ed5c:	4618      	mov	r0, r3
 800ed5e:	f7ff f81b 	bl	800dd98 <netbuf_free>

  sock_set_errno(sock, err_to_errno(err));
 800ed62:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800ed66:	4618      	mov	r0, r3
 800ed68:	f7fe ffd8 	bl	800dd1c <err_to_errno>
 800ed6c:	6278      	str	r0, [r7, #36]	@ 0x24
 800ed6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	d002      	beq.n	800ed7a <lwip_sendto+0x13a>
 800ed74:	4a07      	ldr	r2, [pc, #28]	@ (800ed94 <lwip_sendto+0x154>)
 800ed76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed78:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return (err == ERR_OK ? short_size : -1);
 800ed7a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d101      	bne.n	800ed86 <lwip_sendto+0x146>
 800ed82:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ed84:	e001      	b.n	800ed8a <lwip_sendto+0x14a>
 800ed86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800ed8a:	4618      	mov	r0, r3
 800ed8c:	3738      	adds	r7, #56	@ 0x38
 800ed8e:	46bd      	mov	sp, r7
 800ed90:	bd80      	pop	{r7, pc}
 800ed92:	bf00      	nop
 800ed94:	2000e6e4 	.word	0x2000e6e4
 800ed98:	0801ef88 	.word	0x0801ef88
 800ed9c:	0801f268 	.word	0x0801f268
 800eda0:	0801efdc 	.word	0x0801efdc

0800eda4 <lwip_socket>:

int
lwip_socket(int domain, int type, int protocol)
{
 800eda4:	b580      	push	{r7, lr}
 800eda6:	b086      	sub	sp, #24
 800eda8:	af00      	add	r7, sp, #0
 800edaa:	60f8      	str	r0, [r7, #12]
 800edac:	60b9      	str	r1, [r7, #8]
 800edae:	607a      	str	r2, [r7, #4]
  int i;

  LWIP_UNUSED_ARG(domain); /* @todo: check this */

  /* create a netconn */
  switch (type) {
 800edb0:	68bb      	ldr	r3, [r7, #8]
 800edb2:	2b03      	cmp	r3, #3
 800edb4:	d009      	beq.n	800edca <lwip_socket+0x26>
 800edb6:	68bb      	ldr	r3, [r7, #8]
 800edb8:	2b03      	cmp	r3, #3
 800edba:	dc23      	bgt.n	800ee04 <lwip_socket+0x60>
 800edbc:	68bb      	ldr	r3, [r7, #8]
 800edbe:	2b01      	cmp	r3, #1
 800edc0:	d019      	beq.n	800edf6 <lwip_socket+0x52>
 800edc2:	68bb      	ldr	r3, [r7, #8]
 800edc4:	2b02      	cmp	r3, #2
 800edc6:	d009      	beq.n	800eddc <lwip_socket+0x38>
 800edc8:	e01c      	b.n	800ee04 <lwip_socket+0x60>
    case SOCK_RAW:
      conn = netconn_new_with_proto_and_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_RAW),
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	b2db      	uxtb	r3, r3
 800edce:	4a22      	ldr	r2, [pc, #136]	@ (800ee58 <lwip_socket+0xb4>)
 800edd0:	4619      	mov	r1, r3
 800edd2:	2040      	movs	r0, #64	@ 0x40
 800edd4:	f7fc fdb0 	bl	800b938 <netconn_new_with_proto_and_callback>
 800edd8:	6178      	str	r0, [r7, #20]
             (u8_t)protocol, DEFAULT_SOCKET_EVENTCB);
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_RAW, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 800edda:	e019      	b.n	800ee10 <lwip_socket+0x6c>
    case SOCK_DGRAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain,
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	2b88      	cmp	r3, #136	@ 0x88
 800ede0:	d101      	bne.n	800ede6 <lwip_socket+0x42>
 800ede2:	2321      	movs	r3, #33	@ 0x21
 800ede4:	e000      	b.n	800ede8 <lwip_socket+0x44>
 800ede6:	2320      	movs	r3, #32
 800ede8:	4a1b      	ldr	r2, [pc, #108]	@ (800ee58 <lwip_socket+0xb4>)
 800edea:	2100      	movs	r1, #0
 800edec:	4618      	mov	r0, r3
 800edee:	f7fc fda3 	bl	800b938 <netconn_new_with_proto_and_callback>
 800edf2:	6178      	str	r0, [r7, #20]
      if (conn) {
        /* netconn layer enables pktinfo by default, sockets default to off */
        conn->flags &= ~NETCONN_FLAG_PKTINFO;
      }
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800edf4:	e00c      	b.n	800ee10 <lwip_socket+0x6c>
    case SOCK_STREAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_TCP), DEFAULT_SOCKET_EVENTCB);
 800edf6:	4a18      	ldr	r2, [pc, #96]	@ (800ee58 <lwip_socket+0xb4>)
 800edf8:	2100      	movs	r1, #0
 800edfa:	2010      	movs	r0, #16
 800edfc:	f7fc fd9c 	bl	800b938 <netconn_new_with_proto_and_callback>
 800ee00:	6178      	str	r0, [r7, #20]
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_STREAM, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 800ee02:	e005      	b.n	800ee10 <lwip_socket+0x6c>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%d, %d/UNKNOWN, %d) = -1\n",
                                  domain, type, protocol));
      set_errno(EINVAL);
 800ee04:	4b15      	ldr	r3, [pc, #84]	@ (800ee5c <lwip_socket+0xb8>)
 800ee06:	2216      	movs	r2, #22
 800ee08:	601a      	str	r2, [r3, #0]
      return -1;
 800ee0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ee0e:	e01e      	b.n	800ee4e <lwip_socket+0xaa>
  }

  if (!conn) {
 800ee10:	697b      	ldr	r3, [r7, #20]
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d105      	bne.n	800ee22 <lwip_socket+0x7e>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("-1 / ENOBUFS (could not create netconn)\n"));
    set_errno(ENOBUFS);
 800ee16:	4b11      	ldr	r3, [pc, #68]	@ (800ee5c <lwip_socket+0xb8>)
 800ee18:	2269      	movs	r2, #105	@ 0x69
 800ee1a:	601a      	str	r2, [r3, #0]
    return -1;
 800ee1c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ee20:	e015      	b.n	800ee4e <lwip_socket+0xaa>
  }

  i = alloc_socket(conn, 0);
 800ee22:	2100      	movs	r1, #0
 800ee24:	6978      	ldr	r0, [r7, #20]
 800ee26:	f7ff f87f 	bl	800df28 <alloc_socket>
 800ee2a:	6138      	str	r0, [r7, #16]

  if (i == -1) {
 800ee2c:	693b      	ldr	r3, [r7, #16]
 800ee2e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ee32:	d108      	bne.n	800ee46 <lwip_socket+0xa2>
    netconn_delete(conn);
 800ee34:	6978      	ldr	r0, [r7, #20]
 800ee36:	f7fc fe1d 	bl	800ba74 <netconn_delete>
    set_errno(ENFILE);
 800ee3a:	4b08      	ldr	r3, [pc, #32]	@ (800ee5c <lwip_socket+0xb8>)
 800ee3c:	2217      	movs	r2, #23
 800ee3e:	601a      	str	r2, [r3, #0]
    return -1;
 800ee40:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ee44:	e003      	b.n	800ee4e <lwip_socket+0xaa>
  }
  conn->socket = i;
 800ee46:	697b      	ldr	r3, [r7, #20]
 800ee48:	693a      	ldr	r2, [r7, #16]
 800ee4a:	619a      	str	r2, [r3, #24]
  done_socket(&sockets[i - LWIP_SOCKET_OFFSET]);
  LWIP_DEBUGF(SOCKETS_DEBUG, ("%d\n", i));
  set_errno(0);
  return i;
 800ee4c:	693b      	ldr	r3, [r7, #16]
}
 800ee4e:	4618      	mov	r0, r3
 800ee50:	3718      	adds	r7, #24
 800ee52:	46bd      	mov	sp, r7
 800ee54:	bd80      	pop	{r7, pc}
 800ee56:	bf00      	nop
 800ee58:	0800eee9 	.word	0x0800eee9
 800ee5c:	2000e6e4 	.word	0x2000e6e4

0800ee60 <lwip_poll_should_wake>:
 * Check whether event_callback should wake up a thread waiting in
 * lwip_poll.
 */
static int
lwip_poll_should_wake(const struct lwip_select_cb *scb, int fd, int has_recvevent, int has_sendevent, int has_errevent)
{
 800ee60:	b480      	push	{r7}
 800ee62:	b087      	sub	sp, #28
 800ee64:	af00      	add	r7, sp, #0
 800ee66:	60f8      	str	r0, [r7, #12]
 800ee68:	60b9      	str	r1, [r7, #8]
 800ee6a:	607a      	str	r2, [r7, #4]
 800ee6c:	603b      	str	r3, [r7, #0]
  nfds_t fdi;
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 800ee6e:	2300      	movs	r3, #0
 800ee70:	617b      	str	r3, [r7, #20]
 800ee72:	e02c      	b.n	800eece <lwip_poll_should_wake+0x6e>
    const struct pollfd *pollfd = &scb->poll_fds[fdi];
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	695a      	ldr	r2, [r3, #20]
 800ee78:	697b      	ldr	r3, [r7, #20]
 800ee7a:	00db      	lsls	r3, r3, #3
 800ee7c:	4413      	add	r3, r2
 800ee7e:	613b      	str	r3, [r7, #16]
    if (pollfd->fd == fd) {
 800ee80:	693b      	ldr	r3, [r7, #16]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	68ba      	ldr	r2, [r7, #8]
 800ee86:	429a      	cmp	r2, r3
 800ee88:	d11e      	bne.n	800eec8 <lwip_poll_should_wake+0x68>
      /* Do not update pollfd->revents right here;
         that would be a data race because lwip_pollscan
         accesses revents without protecting. */
      if (has_recvevent && (pollfd->events & POLLIN) != 0) {
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d009      	beq.n	800eea4 <lwip_poll_should_wake+0x44>
 800ee90:	693b      	ldr	r3, [r7, #16]
 800ee92:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800ee96:	b29b      	uxth	r3, r3
 800ee98:	f003 0301 	and.w	r3, r3, #1
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d001      	beq.n	800eea4 <lwip_poll_should_wake+0x44>
        return 1;
 800eea0:	2301      	movs	r3, #1
 800eea2:	e01a      	b.n	800eeda <lwip_poll_should_wake+0x7a>
      }
      if (has_sendevent && (pollfd->events & POLLOUT) != 0) {
 800eea4:	683b      	ldr	r3, [r7, #0]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d009      	beq.n	800eebe <lwip_poll_should_wake+0x5e>
 800eeaa:	693b      	ldr	r3, [r7, #16]
 800eeac:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800eeb0:	b29b      	uxth	r3, r3
 800eeb2:	f003 0302 	and.w	r3, r3, #2
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d001      	beq.n	800eebe <lwip_poll_should_wake+0x5e>
        return 1;
 800eeba:	2301      	movs	r3, #1
 800eebc:	e00d      	b.n	800eeda <lwip_poll_should_wake+0x7a>
      }
      if (has_errevent) {
 800eebe:	6a3b      	ldr	r3, [r7, #32]
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d001      	beq.n	800eec8 <lwip_poll_should_wake+0x68>
        /* POLLERR is output only. */
        return 1;
 800eec4:	2301      	movs	r3, #1
 800eec6:	e008      	b.n	800eeda <lwip_poll_should_wake+0x7a>
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 800eec8:	697b      	ldr	r3, [r7, #20]
 800eeca:	3301      	adds	r3, #1
 800eecc:	617b      	str	r3, [r7, #20]
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	699b      	ldr	r3, [r3, #24]
 800eed2:	697a      	ldr	r2, [r7, #20]
 800eed4:	429a      	cmp	r2, r3
 800eed6:	d3cd      	bcc.n	800ee74 <lwip_poll_should_wake+0x14>
      }
    }
  }
  return 0;
 800eed8:	2300      	movs	r3, #0
}
 800eeda:	4618      	mov	r0, r3
 800eedc:	371c      	adds	r7, #28
 800eede:	46bd      	mov	sp, r7
 800eee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee4:	4770      	bx	lr
	...

0800eee8 <event_callback>:
 *   NETCONN_EVT_ERROR
 * This requirement will be asserted in select_check_waiters()
 */
static void
event_callback(struct netconn *conn, enum netconn_evt evt, u16_t len)
{
 800eee8:	b580      	push	{r7, lr}
 800eeea:	b08a      	sub	sp, #40	@ 0x28
 800eeec:	af00      	add	r7, sp, #0
 800eeee:	6078      	str	r0, [r7, #4]
 800eef0:	460b      	mov	r3, r1
 800eef2:	70fb      	strb	r3, [r7, #3]
 800eef4:	4613      	mov	r3, r2
 800eef6:	803b      	strh	r3, [r7, #0]
  SYS_ARCH_DECL_PROTECT(lev);

  LWIP_UNUSED_ARG(len);

  /* Get socket */
  if (conn) {
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	f000 80a4 	beq.w	800f048 <event_callback+0x160>
    s = conn->socket;
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	699b      	ldr	r3, [r3, #24]
 800ef04:	627b      	str	r3, [r7, #36]	@ 0x24
    if (s < 0) {
 800ef06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	da18      	bge.n	800ef3e <event_callback+0x56>
      /* Data comes in right away after an accept, even though
       * the server task might not have created a new socket yet.
       * Just count down (or up) if that's the case and we
       * will use the data later. Note that only receive events
       * can happen before the new socket is set up. */
      SYS_ARCH_PROTECT(lev);
 800ef0c:	f00d fed4 	bl	801ccb8 <sys_arch_protect>
 800ef10:	61f8      	str	r0, [r7, #28]
      if (conn->socket < 0) {
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	699b      	ldr	r3, [r3, #24]
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	da0b      	bge.n	800ef32 <event_callback+0x4a>
        if (evt == NETCONN_EVT_RCVPLUS) {
 800ef1a:	78fb      	ldrb	r3, [r7, #3]
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d104      	bne.n	800ef2a <event_callback+0x42>
          /* conn->socket is -1 on initialization
             lwip_accept adjusts sock->recvevent if conn->socket < -1 */
          conn->socket--;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	699b      	ldr	r3, [r3, #24]
 800ef24:	1e5a      	subs	r2, r3, #1
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	619a      	str	r2, [r3, #24]
        }
        SYS_ARCH_UNPROTECT(lev);
 800ef2a:	69f8      	ldr	r0, [r7, #28]
 800ef2c:	f00d fed2 	bl	801ccd4 <sys_arch_unprotect>
        return;
 800ef30:	e08d      	b.n	800f04e <event_callback+0x166>
      }
      s = conn->socket;
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	699b      	ldr	r3, [r3, #24]
 800ef36:	627b      	str	r3, [r7, #36]	@ 0x24
      SYS_ARCH_UNPROTECT(lev);
 800ef38:	69f8      	ldr	r0, [r7, #28]
 800ef3a:	f00d fecb 	bl	801ccd4 <sys_arch_unprotect>
    }

    sock = get_socket(s);
 800ef3e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ef40:	f7fe ffda 	bl	800def8 <get_socket>
 800ef44:	61b8      	str	r0, [r7, #24]
    if (!sock) {
 800ef46:	69bb      	ldr	r3, [r7, #24]
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d07f      	beq.n	800f04c <event_callback+0x164>
    }
  } else {
    return;
  }

  check_waiters = 1;
 800ef4c:	2301      	movs	r3, #1
 800ef4e:	623b      	str	r3, [r7, #32]
  SYS_ARCH_PROTECT(lev);
 800ef50:	f00d feb2 	bl	801ccb8 <sys_arch_protect>
 800ef54:	61f8      	str	r0, [r7, #28]
  /* Set event as required */
  switch (evt) {
 800ef56:	78fb      	ldrb	r3, [r7, #3]
 800ef58:	2b04      	cmp	r3, #4
 800ef5a:	d83e      	bhi.n	800efda <event_callback+0xf2>
 800ef5c:	a201      	add	r2, pc, #4	@ (adr r2, 800ef64 <event_callback+0x7c>)
 800ef5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef62:	bf00      	nop
 800ef64:	0800ef79 	.word	0x0800ef79
 800ef68:	0800ef9b 	.word	0x0800ef9b
 800ef6c:	0800efb3 	.word	0x0800efb3
 800ef70:	0800efc7 	.word	0x0800efc7
 800ef74:	0800efd3 	.word	0x0800efd3
    case NETCONN_EVT_RCVPLUS:
      sock->rcvevent++;
 800ef78:	69bb      	ldr	r3, [r7, #24]
 800ef7a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ef7e:	b29b      	uxth	r3, r3
 800ef80:	3301      	adds	r3, #1
 800ef82:	b29b      	uxth	r3, r3
 800ef84:	b21a      	sxth	r2, r3
 800ef86:	69bb      	ldr	r3, [r7, #24]
 800ef88:	811a      	strh	r2, [r3, #8]
      if (sock->rcvevent > 1) {
 800ef8a:	69bb      	ldr	r3, [r7, #24]
 800ef8c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ef90:	2b01      	cmp	r3, #1
 800ef92:	dd2a      	ble.n	800efea <event_callback+0x102>
        check_waiters = 0;
 800ef94:	2300      	movs	r3, #0
 800ef96:	623b      	str	r3, [r7, #32]
      }
      break;
 800ef98:	e027      	b.n	800efea <event_callback+0x102>
    case NETCONN_EVT_RCVMINUS:
      sock->rcvevent--;
 800ef9a:	69bb      	ldr	r3, [r7, #24]
 800ef9c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800efa0:	b29b      	uxth	r3, r3
 800efa2:	3b01      	subs	r3, #1
 800efa4:	b29b      	uxth	r3, r3
 800efa6:	b21a      	sxth	r2, r3
 800efa8:	69bb      	ldr	r3, [r7, #24]
 800efaa:	811a      	strh	r2, [r3, #8]
      check_waiters = 0;
 800efac:	2300      	movs	r3, #0
 800efae:	623b      	str	r3, [r7, #32]
      break;
 800efb0:	e01c      	b.n	800efec <event_callback+0x104>
    case NETCONN_EVT_SENDPLUS:
      if (sock->sendevent) {
 800efb2:	69bb      	ldr	r3, [r7, #24]
 800efb4:	895b      	ldrh	r3, [r3, #10]
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d001      	beq.n	800efbe <event_callback+0xd6>
        check_waiters = 0;
 800efba:	2300      	movs	r3, #0
 800efbc:	623b      	str	r3, [r7, #32]
      }
      sock->sendevent = 1;
 800efbe:	69bb      	ldr	r3, [r7, #24]
 800efc0:	2201      	movs	r2, #1
 800efc2:	815a      	strh	r2, [r3, #10]
      break;
 800efc4:	e012      	b.n	800efec <event_callback+0x104>
    case NETCONN_EVT_SENDMINUS:
      sock->sendevent = 0;
 800efc6:	69bb      	ldr	r3, [r7, #24]
 800efc8:	2200      	movs	r2, #0
 800efca:	815a      	strh	r2, [r3, #10]
      check_waiters = 0;
 800efcc:	2300      	movs	r3, #0
 800efce:	623b      	str	r3, [r7, #32]
      break;
 800efd0:	e00c      	b.n	800efec <event_callback+0x104>
    case NETCONN_EVT_ERROR:
      sock->errevent = 1;
 800efd2:	69bb      	ldr	r3, [r7, #24]
 800efd4:	2201      	movs	r2, #1
 800efd6:	819a      	strh	r2, [r3, #12]
      break;
 800efd8:	e008      	b.n	800efec <event_callback+0x104>
    default:
      LWIP_ASSERT("unknown event", 0);
 800efda:	4b1e      	ldr	r3, [pc, #120]	@ (800f054 <event_callback+0x16c>)
 800efdc:	f44f 621f 	mov.w	r2, #2544	@ 0x9f0
 800efe0:	491d      	ldr	r1, [pc, #116]	@ (800f058 <event_callback+0x170>)
 800efe2:	481e      	ldr	r0, [pc, #120]	@ (800f05c <event_callback+0x174>)
 800efe4:	f00e f844 	bl	801d070 <iprintf>
      break;
 800efe8:	e000      	b.n	800efec <event_callback+0x104>
      break;
 800efea:	bf00      	nop
  }

  if (sock->select_waiting && check_waiters) {
 800efec:	69bb      	ldr	r3, [r7, #24]
 800efee:	7b9b      	ldrb	r3, [r3, #14]
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d025      	beq.n	800f040 <event_callback+0x158>
 800eff4:	6a3b      	ldr	r3, [r7, #32]
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d022      	beq.n	800f040 <event_callback+0x158>
    /* Save which events are active */
    int has_recvevent, has_sendevent, has_errevent;
    has_recvevent = sock->rcvevent > 0;
 800effa:	69bb      	ldr	r3, [r7, #24]
 800effc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800f000:	2b00      	cmp	r3, #0
 800f002:	bfcc      	ite	gt
 800f004:	2301      	movgt	r3, #1
 800f006:	2300      	movle	r3, #0
 800f008:	b2db      	uxtb	r3, r3
 800f00a:	617b      	str	r3, [r7, #20]
    has_sendevent = sock->sendevent != 0;
 800f00c:	69bb      	ldr	r3, [r7, #24]
 800f00e:	895b      	ldrh	r3, [r3, #10]
 800f010:	2b00      	cmp	r3, #0
 800f012:	bf14      	ite	ne
 800f014:	2301      	movne	r3, #1
 800f016:	2300      	moveq	r3, #0
 800f018:	b2db      	uxtb	r3, r3
 800f01a:	613b      	str	r3, [r7, #16]
    has_errevent = sock->errevent != 0;
 800f01c:	69bb      	ldr	r3, [r7, #24]
 800f01e:	899b      	ldrh	r3, [r3, #12]
 800f020:	2b00      	cmp	r3, #0
 800f022:	bf14      	ite	ne
 800f024:	2301      	movne	r3, #1
 800f026:	2300      	moveq	r3, #0
 800f028:	b2db      	uxtb	r3, r3
 800f02a:	60fb      	str	r3, [r7, #12]
    SYS_ARCH_UNPROTECT(lev);
 800f02c:	69f8      	ldr	r0, [r7, #28]
 800f02e:	f00d fe51 	bl	801ccd4 <sys_arch_unprotect>
    /* Check any select calls waiting on this socket */
    select_check_waiters(s, has_recvevent, has_sendevent, has_errevent);
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	693a      	ldr	r2, [r7, #16]
 800f036:	6979      	ldr	r1, [r7, #20]
 800f038:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f03a:	f000 f811 	bl	800f060 <select_check_waiters>
  if (sock->select_waiting && check_waiters) {
 800f03e:	e006      	b.n	800f04e <event_callback+0x166>
  } else {
    SYS_ARCH_UNPROTECT(lev);
 800f040:	69f8      	ldr	r0, [r7, #28]
 800f042:	f00d fe47 	bl	801ccd4 <sys_arch_unprotect>
 800f046:	e002      	b.n	800f04e <event_callback+0x166>
    return;
 800f048:	bf00      	nop
 800f04a:	e000      	b.n	800f04e <event_callback+0x166>
      return;
 800f04c:	bf00      	nop
  }
  done_socket(sock);
}
 800f04e:	3728      	adds	r7, #40	@ 0x28
 800f050:	46bd      	mov	sp, r7
 800f052:	bd80      	pop	{r7, pc}
 800f054:	0801ef88 	.word	0x0801ef88
 800f058:	0801f304 	.word	0x0801f304
 800f05c:	0801efdc 	.word	0x0801efdc

0800f060 <select_check_waiters>:
 * of the loop, thus creating a possibility where a thread could modify the
 * select_cb_list during our UNPROTECT/PROTECT. We use a generational counter to
 * detect this change and restart the list walk. The list is expected to be small
 */
static void select_check_waiters(int s, int has_recvevent, int has_sendevent, int has_errevent)
{
 800f060:	b580      	push	{r7, lr}
 800f062:	b088      	sub	sp, #32
 800f064:	af02      	add	r7, sp, #8
 800f066:	60f8      	str	r0, [r7, #12]
 800f068:	60b9      	str	r1, [r7, #8]
 800f06a:	607a      	str	r2, [r7, #4]
 800f06c:	603b      	str	r3, [r7, #0]
  SYS_ARCH_PROTECT(lev);
again:
  /* remember the state of select_cb_list to detect changes */
  last_select_cb_ctr = select_cb_ctr;
#endif /* !LWIP_TCPIP_CORE_LOCKING */
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 800f06e:	4b42      	ldr	r3, [pc, #264]	@ (800f178 <select_check_waiters+0x118>)
 800f070:	681b      	ldr	r3, [r3, #0]
 800f072:	617b      	str	r3, [r7, #20]
 800f074:	e078      	b.n	800f168 <select_check_waiters+0x108>
    if (scb->sem_signalled == 0) {
 800f076:	697b      	ldr	r3, [r7, #20]
 800f078:	69db      	ldr	r3, [r3, #28]
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d171      	bne.n	800f162 <select_check_waiters+0x102>
      /* semaphore not signalled yet */
      int do_signal = 0;
 800f07e:	2300      	movs	r3, #0
 800f080:	613b      	str	r3, [r7, #16]
#if LWIP_SOCKET_POLL
      if (scb->poll_fds != NULL) {
 800f082:	697b      	ldr	r3, [r7, #20]
 800f084:	695b      	ldr	r3, [r3, #20]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d009      	beq.n	800f09e <select_check_waiters+0x3e>
        do_signal = lwip_poll_should_wake(scb, s, has_recvevent, has_sendevent, has_errevent);
 800f08a:	683b      	ldr	r3, [r7, #0]
 800f08c:	9300      	str	r3, [sp, #0]
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	68ba      	ldr	r2, [r7, #8]
 800f092:	68f9      	ldr	r1, [r7, #12]
 800f094:	6978      	ldr	r0, [r7, #20]
 800f096:	f7ff fee3 	bl	800ee60 <lwip_poll_should_wake>
 800f09a:	6138      	str	r0, [r7, #16]
 800f09c:	e056      	b.n	800f14c <select_check_waiters+0xec>
      else
#endif /* LWIP_SOCKET_SELECT && LWIP_SOCKET_POLL */
#if LWIP_SOCKET_SELECT
      {
        /* Test this select call for our socket */
        if (has_recvevent) {
 800f09e:	68bb      	ldr	r3, [r7, #8]
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d017      	beq.n	800f0d4 <select_check_waiters+0x74>
          if (scb->readset && FD_ISSET(s, scb->readset)) {
 800f0a4:	697b      	ldr	r3, [r7, #20]
 800f0a6:	689b      	ldr	r3, [r3, #8]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d013      	beq.n	800f0d4 <select_check_waiters+0x74>
 800f0ac:	697b      	ldr	r3, [r7, #20]
 800f0ae:	689a      	ldr	r2, [r3, #8]
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	da00      	bge.n	800f0b8 <select_check_waiters+0x58>
 800f0b6:	331f      	adds	r3, #31
 800f0b8:	115b      	asrs	r3, r3, #5
 800f0ba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	f003 031f 	and.w	r3, r3, #31
 800f0c4:	fa22 f303 	lsr.w	r3, r2, r3
 800f0c8:	f003 0301 	and.w	r3, r3, #1
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d001      	beq.n	800f0d4 <select_check_waiters+0x74>
            do_signal = 1;
 800f0d0:	2301      	movs	r3, #1
 800f0d2:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_sendevent) {
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d01a      	beq.n	800f110 <select_check_waiters+0xb0>
          if (!do_signal && scb->writeset && FD_ISSET(s, scb->writeset)) {
 800f0da:	693b      	ldr	r3, [r7, #16]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d117      	bne.n	800f110 <select_check_waiters+0xb0>
 800f0e0:	697b      	ldr	r3, [r7, #20]
 800f0e2:	68db      	ldr	r3, [r3, #12]
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d013      	beq.n	800f110 <select_check_waiters+0xb0>
 800f0e8:	697b      	ldr	r3, [r7, #20]
 800f0ea:	68da      	ldr	r2, [r3, #12]
 800f0ec:	68fb      	ldr	r3, [r7, #12]
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	da00      	bge.n	800f0f4 <select_check_waiters+0x94>
 800f0f2:	331f      	adds	r3, #31
 800f0f4:	115b      	asrs	r3, r3, #5
 800f0f6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	f003 031f 	and.w	r3, r3, #31
 800f100:	fa22 f303 	lsr.w	r3, r2, r3
 800f104:	f003 0301 	and.w	r3, r3, #1
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d001      	beq.n	800f110 <select_check_waiters+0xb0>
            do_signal = 1;
 800f10c:	2301      	movs	r3, #1
 800f10e:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_errevent) {
 800f110:	683b      	ldr	r3, [r7, #0]
 800f112:	2b00      	cmp	r3, #0
 800f114:	d01a      	beq.n	800f14c <select_check_waiters+0xec>
          if (!do_signal && scb->exceptset && FD_ISSET(s, scb->exceptset)) {
 800f116:	693b      	ldr	r3, [r7, #16]
 800f118:	2b00      	cmp	r3, #0
 800f11a:	d117      	bne.n	800f14c <select_check_waiters+0xec>
 800f11c:	697b      	ldr	r3, [r7, #20]
 800f11e:	691b      	ldr	r3, [r3, #16]
 800f120:	2b00      	cmp	r3, #0
 800f122:	d013      	beq.n	800f14c <select_check_waiters+0xec>
 800f124:	697b      	ldr	r3, [r7, #20]
 800f126:	691a      	ldr	r2, [r3, #16]
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	da00      	bge.n	800f130 <select_check_waiters+0xd0>
 800f12e:	331f      	adds	r3, #31
 800f130:	115b      	asrs	r3, r3, #5
 800f132:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	f003 031f 	and.w	r3, r3, #31
 800f13c:	fa22 f303 	lsr.w	r3, r2, r3
 800f140:	f003 0301 	and.w	r3, r3, #1
 800f144:	2b00      	cmp	r3, #0
 800f146:	d001      	beq.n	800f14c <select_check_waiters+0xec>
            do_signal = 1;
 800f148:	2301      	movs	r3, #1
 800f14a:	613b      	str	r3, [r7, #16]
          }
        }
      }
#endif /* LWIP_SOCKET_SELECT */
      if (do_signal) {
 800f14c:	693b      	ldr	r3, [r7, #16]
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d007      	beq.n	800f162 <select_check_waiters+0x102>
        scb->sem_signalled = 1;
 800f152:	697b      	ldr	r3, [r7, #20]
 800f154:	2201      	movs	r2, #1
 800f156:	61da      	str	r2, [r3, #28]
        /* For !LWIP_TCPIP_CORE_LOCKING, we don't call SYS_ARCH_UNPROTECT() before signaling
           the semaphore, as this might lead to the select thread taking itself off the list,
           invalidating the semaphore. */
        sys_sem_signal(SELECT_SEM_PTR(scb->sem));
 800f158:	697b      	ldr	r3, [r7, #20]
 800f15a:	3320      	adds	r3, #32
 800f15c:	4618      	mov	r0, r3
 800f15e:	f00d fd07 	bl	801cb70 <sys_sem_signal>
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 800f162:	697b      	ldr	r3, [r7, #20]
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	617b      	str	r3, [r7, #20]
 800f168:	697b      	ldr	r3, [r7, #20]
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d183      	bne.n	800f076 <select_check_waiters+0x16>
    /* remember the state of select_cb_list to detect changes */
    last_select_cb_ctr = select_cb_ctr;
  }
  SYS_ARCH_UNPROTECT(lev);
#endif
}
 800f16e:	bf00      	nop
 800f170:	bf00      	nop
 800f172:	3718      	adds	r7, #24
 800f174:	46bd      	mov	sp, r7
 800f176:	bd80      	pop	{r7, pc}
 800f178:	2000b2dc 	.word	0x2000b2dc

0800f17c <lwip_sockopt_to_ipopt>:
}
#endif  /* LWIP_TCPIP_CORE_LOCKING */

static int
lwip_sockopt_to_ipopt(int optname)
{
 800f17c:	b580      	push	{r7, lr}
 800f17e:	b082      	sub	sp, #8
 800f180:	af00      	add	r7, sp, #0
 800f182:	6078      	str	r0, [r7, #4]
  /* Map SO_* values to our internal SOF_* values
   * We should not rely on #defines in socket.h
   * being in sync with ip.h.
   */
  switch (optname) {
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	2b20      	cmp	r3, #32
 800f188:	d009      	beq.n	800f19e <lwip_sockopt_to_ipopt+0x22>
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	2b20      	cmp	r3, #32
 800f18e:	dc0c      	bgt.n	800f1aa <lwip_sockopt_to_ipopt+0x2e>
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	2b04      	cmp	r3, #4
 800f194:	d007      	beq.n	800f1a6 <lwip_sockopt_to_ipopt+0x2a>
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	2b08      	cmp	r3, #8
 800f19a:	d002      	beq.n	800f1a2 <lwip_sockopt_to_ipopt+0x26>
 800f19c:	e005      	b.n	800f1aa <lwip_sockopt_to_ipopt+0x2e>
  case SO_BROADCAST:
    return SOF_BROADCAST;
 800f19e:	2320      	movs	r3, #32
 800f1a0:	e00b      	b.n	800f1ba <lwip_sockopt_to_ipopt+0x3e>
  case SO_KEEPALIVE:
    return SOF_KEEPALIVE;
 800f1a2:	2308      	movs	r3, #8
 800f1a4:	e009      	b.n	800f1ba <lwip_sockopt_to_ipopt+0x3e>
  case SO_REUSEADDR:
    return SOF_REUSEADDR;
 800f1a6:	2304      	movs	r3, #4
 800f1a8:	e007      	b.n	800f1ba <lwip_sockopt_to_ipopt+0x3e>
  default:
    LWIP_ASSERT("Unknown socket option", 0);
 800f1aa:	4b06      	ldr	r3, [pc, #24]	@ (800f1c4 <lwip_sockopt_to_ipopt+0x48>)
 800f1ac:	f640 3239 	movw	r2, #2873	@ 0xb39
 800f1b0:	4905      	ldr	r1, [pc, #20]	@ (800f1c8 <lwip_sockopt_to_ipopt+0x4c>)
 800f1b2:	4806      	ldr	r0, [pc, #24]	@ (800f1cc <lwip_sockopt_to_ipopt+0x50>)
 800f1b4:	f00d ff5c 	bl	801d070 <iprintf>
    return 0;
 800f1b8:	2300      	movs	r3, #0
  }
}
 800f1ba:	4618      	mov	r0, r3
 800f1bc:	3708      	adds	r7, #8
 800f1be:	46bd      	mov	sp, r7
 800f1c0:	bd80      	pop	{r7, pc}
 800f1c2:	bf00      	nop
 800f1c4:	0801ef88 	.word	0x0801ef88
 800f1c8:	0801f314 	.word	0x0801f314
 800f1cc:	0801efdc 	.word	0x0801efdc

0800f1d0 <lwip_setsockopt>:
  return err;
}

int
lwip_setsockopt(int s, int level, int optname, const void *optval, socklen_t optlen)
{
 800f1d0:	b580      	push	{r7, lr}
 800f1d2:	b08a      	sub	sp, #40	@ 0x28
 800f1d4:	af02      	add	r7, sp, #8
 800f1d6:	60f8      	str	r0, [r7, #12]
 800f1d8:	60b9      	str	r1, [r7, #8]
 800f1da:	607a      	str	r2, [r7, #4]
 800f1dc:	603b      	str	r3, [r7, #0]
  int err = 0;
 800f1de:	2300      	movs	r3, #0
 800f1e0:	61fb      	str	r3, [r7, #28]
  struct lwip_sock *sock = get_socket(s);
 800f1e2:	68f8      	ldr	r0, [r7, #12]
 800f1e4:	f7fe fe88 	bl	800def8 <get_socket>
 800f1e8:	61b8      	str	r0, [r7, #24]
#if !LWIP_TCPIP_CORE_LOCKING
  err_t cberr;
  LWIP_SETGETSOCKOPT_DATA_VAR_DECLARE(data);
#endif /* !LWIP_TCPIP_CORE_LOCKING */

  if (!sock) {
 800f1ea:	69bb      	ldr	r3, [r7, #24]
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d102      	bne.n	800f1f6 <lwip_setsockopt+0x26>
    return -1;
 800f1f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f1f4:	e02b      	b.n	800f24e <lwip_setsockopt+0x7e>
  }

  if (NULL == optval) {
 800f1f6:	683b      	ldr	r3, [r7, #0]
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d10a      	bne.n	800f212 <lwip_setsockopt+0x42>
    sock_set_errno(sock, EFAULT);
 800f1fc:	230e      	movs	r3, #14
 800f1fe:	613b      	str	r3, [r7, #16]
 800f200:	693b      	ldr	r3, [r7, #16]
 800f202:	2b00      	cmp	r3, #0
 800f204:	d002      	beq.n	800f20c <lwip_setsockopt+0x3c>
 800f206:	4a14      	ldr	r2, [pc, #80]	@ (800f258 <lwip_setsockopt+0x88>)
 800f208:	693b      	ldr	r3, [r7, #16]
 800f20a:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 800f20c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f210:	e01d      	b.n	800f24e <lwip_setsockopt+0x7e>
  }

#if LWIP_TCPIP_CORE_LOCKING
  /* core-locking can just call the -impl function */
  LOCK_TCPIP_CORE();
 800f212:	4812      	ldr	r0, [pc, #72]	@ (800f25c <lwip_setsockopt+0x8c>)
 800f214:	f00d fd0e 	bl	801cc34 <sys_mutex_lock>
  err = lwip_setsockopt_impl(s, level, optname, optval, optlen);
 800f218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f21a:	9300      	str	r3, [sp, #0]
 800f21c:	683b      	ldr	r3, [r7, #0]
 800f21e:	687a      	ldr	r2, [r7, #4]
 800f220:	68b9      	ldr	r1, [r7, #8]
 800f222:	68f8      	ldr	r0, [r7, #12]
 800f224:	f000 f81c 	bl	800f260 <lwip_setsockopt_impl>
 800f228:	61f8      	str	r0, [r7, #28]
  UNLOCK_TCPIP_CORE();
 800f22a:	480c      	ldr	r0, [pc, #48]	@ (800f25c <lwip_setsockopt+0x8c>)
 800f22c:	f00d fd11 	bl	801cc52 <sys_mutex_unlock>
  /* maybe lwip_getsockopt_internal has changed err */
  err = LWIP_SETGETSOCKOPT_DATA_VAR_REF(data).err;
  LWIP_SETGETSOCKOPT_DATA_VAR_FREE(data);
#endif  /* LWIP_TCPIP_CORE_LOCKING */

  sock_set_errno(sock, err);
 800f230:	69fb      	ldr	r3, [r7, #28]
 800f232:	617b      	str	r3, [r7, #20]
 800f234:	697b      	ldr	r3, [r7, #20]
 800f236:	2b00      	cmp	r3, #0
 800f238:	d002      	beq.n	800f240 <lwip_setsockopt+0x70>
 800f23a:	4a07      	ldr	r2, [pc, #28]	@ (800f258 <lwip_setsockopt+0x88>)
 800f23c:	697b      	ldr	r3, [r7, #20]
 800f23e:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return err ? -1 : 0;
 800f240:	69fb      	ldr	r3, [r7, #28]
 800f242:	2b00      	cmp	r3, #0
 800f244:	d002      	beq.n	800f24c <lwip_setsockopt+0x7c>
 800f246:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f24a:	e000      	b.n	800f24e <lwip_setsockopt+0x7e>
 800f24c:	2300      	movs	r3, #0
}
 800f24e:	4618      	mov	r0, r3
 800f250:	3720      	adds	r7, #32
 800f252:	46bd      	mov	sp, r7
 800f254:	bd80      	pop	{r7, pc}
 800f256:	bf00      	nop
 800f258:	2000e6e4 	.word	0x2000e6e4
 800f25c:	2000b2ec 	.word	0x2000b2ec

0800f260 <lwip_setsockopt_impl>:
/** lwip_setsockopt_impl: the actual implementation of setsockopt:
 * same argument as lwip_setsockopt, either called directly or through callback
 */
static int
lwip_setsockopt_impl(int s, int level, int optname, const void *optval, socklen_t optlen)
{
 800f260:	b580      	push	{r7, lr}
 800f262:	b088      	sub	sp, #32
 800f264:	af00      	add	r7, sp, #0
 800f266:	60f8      	str	r0, [r7, #12]
 800f268:	60b9      	str	r1, [r7, #8]
 800f26a:	607a      	str	r2, [r7, #4]
 800f26c:	603b      	str	r3, [r7, #0]
  int err = 0;
 800f26e:	2300      	movs	r3, #0
 800f270:	61fb      	str	r3, [r7, #28]
  struct lwip_sock *sock = tryget_socket(s);
 800f272:	68f8      	ldr	r0, [r7, #12]
 800f274:	f7fe fe29 	bl	800deca <tryget_socket>
 800f278:	6178      	str	r0, [r7, #20]
  if (!sock) {
 800f27a:	697b      	ldr	r3, [r7, #20]
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d101      	bne.n	800f284 <lwip_setsockopt_impl+0x24>
    return EBADF;
 800f280:	2309      	movs	r3, #9
 800f282:	e187      	b.n	800f594 <lwip_setsockopt_impl+0x334>
  if (LWIP_HOOK_SOCKETS_SETSOCKOPT(s, sock, level, optname, optval, optlen, &err)) {
    return err;
  }
#endif

  switch (level) {
 800f284:	68bb      	ldr	r3, [r7, #8]
 800f286:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800f28a:	4293      	cmp	r3, r2
 800f28c:	d015      	beq.n	800f2ba <lwip_setsockopt_impl+0x5a>
 800f28e:	68bb      	ldr	r3, [r7, #8]
 800f290:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f294:	f280 817a 	bge.w	800f58c <lwip_setsockopt_impl+0x32c>
 800f298:	68bb      	ldr	r3, [r7, #8]
 800f29a:	2bff      	cmp	r3, #255	@ 0xff
 800f29c:	f000 8172 	beq.w	800f584 <lwip_setsockopt_impl+0x324>
 800f2a0:	68bb      	ldr	r3, [r7, #8]
 800f2a2:	2bff      	cmp	r3, #255	@ 0xff
 800f2a4:	f300 8172 	bgt.w	800f58c <lwip_setsockopt_impl+0x32c>
 800f2a8:	68bb      	ldr	r3, [r7, #8]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	f000 80e0 	beq.w	800f470 <lwip_setsockopt_impl+0x210>
 800f2b0:	68bb      	ldr	r3, [r7, #8]
 800f2b2:	2b06      	cmp	r3, #6
 800f2b4:	f000 8116 	beq.w	800f4e4 <lwip_setsockopt_impl+0x284>
 800f2b8:	e168      	b.n	800f58c <lwip_setsockopt_impl+0x32c>

    /* Level: SOL_SOCKET */
    case SOL_SOCKET:
      switch (optname) {
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	f241 020b 	movw	r2, #4107	@ 0x100b
 800f2c0:	4293      	cmp	r3, r2
 800f2c2:	f000 8091 	beq.w	800f3e8 <lwip_setsockopt_impl+0x188>
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	f241 020b 	movw	r2, #4107	@ 0x100b
 800f2cc:	4293      	cmp	r3, r2
 800f2ce:	f300 80cb 	bgt.w	800f468 <lwip_setsockopt_impl+0x208>
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	f241 020a 	movw	r2, #4106	@ 0x100a
 800f2d8:	4293      	cmp	r3, r2
 800f2da:	d050      	beq.n	800f37e <lwip_setsockopt_impl+0x11e>
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	f241 020a 	movw	r2, #4106	@ 0x100a
 800f2e2:	4293      	cmp	r3, r2
 800f2e4:	f300 80c0 	bgt.w	800f468 <lwip_setsockopt_impl+0x208>
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	2b08      	cmp	r3, #8
 800f2ec:	d003      	beq.n	800f2f6 <lwip_setsockopt_impl+0x96>
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	2b20      	cmp	r3, #32
 800f2f2:	f040 80b9 	bne.w	800f468 <lwip_setsockopt_impl+0x208>
        case SO_BROADCAST:
        case SO_KEEPALIVE:
#if SO_REUSE
        case SO_REUSEADDR:
#endif /* SO_REUSE */
          if ((optname == SO_BROADCAST) &&
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	2b20      	cmp	r3, #32
 800f2fa:	d108      	bne.n	800f30e <lwip_setsockopt_impl+0xae>
              (NETCONNTYPE_GROUP(sock->conn->type) != NETCONN_UDP)) {
 800f2fc:	697b      	ldr	r3, [r7, #20]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	781b      	ldrb	r3, [r3, #0]
 800f302:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if ((optname == SO_BROADCAST) &&
 800f306:	2b20      	cmp	r3, #32
 800f308:	d001      	beq.n	800f30e <lwip_setsockopt_impl+0xae>
            done_socket(sock);
            return ENOPROTOOPT;
 800f30a:	235c      	movs	r3, #92	@ 0x5c
 800f30c:	e142      	b.n	800f594 <lwip_setsockopt_impl+0x334>
          }

          optname = lwip_sockopt_to_ipopt(optname);
 800f30e:	6878      	ldr	r0, [r7, #4]
 800f310:	f7ff ff34 	bl	800f17c <lwip_sockopt_to_ipopt>
 800f314:	6078      	str	r0, [r7, #4]

          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 800f316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f318:	2b03      	cmp	r3, #3
 800f31a:	d801      	bhi.n	800f320 <lwip_setsockopt_impl+0xc0>
 800f31c:	2316      	movs	r3, #22
 800f31e:	e139      	b.n	800f594 <lwip_setsockopt_impl+0x334>
 800f320:	697b      	ldr	r3, [r7, #20]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	2b00      	cmp	r3, #0
 800f326:	d004      	beq.n	800f332 <lwip_setsockopt_impl+0xd2>
 800f328:	697b      	ldr	r3, [r7, #20]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	685b      	ldr	r3, [r3, #4]
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d101      	bne.n	800f336 <lwip_setsockopt_impl+0xd6>
 800f332:	2316      	movs	r3, #22
 800f334:	e12e      	b.n	800f594 <lwip_setsockopt_impl+0x334>
          if (*(const int *)optval) {
 800f336:	683b      	ldr	r3, [r7, #0]
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d00e      	beq.n	800f35c <lwip_setsockopt_impl+0xfc>
            ip_set_option(sock->conn->pcb.ip, optname);
 800f33e:	697b      	ldr	r3, [r7, #20]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	685b      	ldr	r3, [r3, #4]
 800f344:	7a5b      	ldrb	r3, [r3, #9]
 800f346:	b25a      	sxtb	r2, r3
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	b25b      	sxtb	r3, r3
 800f34c:	4313      	orrs	r3, r2
 800f34e:	b25a      	sxtb	r2, r3
 800f350:	697b      	ldr	r3, [r7, #20]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	685b      	ldr	r3, [r3, #4]
 800f356:	b2d2      	uxtb	r2, r2
 800f358:	725a      	strb	r2, [r3, #9]
          } else {
            ip_reset_option(sock->conn->pcb.ip, optname);
          }
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, SOL_SOCKET, optname=0x%x, ..) -> %s\n",
                                      s, optname, (*(const int *)optval ? "on" : "off")));
          break;
 800f35a:	e088      	b.n	800f46e <lwip_setsockopt_impl+0x20e>
            ip_reset_option(sock->conn->pcb.ip, optname);
 800f35c:	697b      	ldr	r3, [r7, #20]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	685b      	ldr	r3, [r3, #4]
 800f362:	7a5b      	ldrb	r3, [r3, #9]
 800f364:	b25a      	sxtb	r2, r3
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	b25b      	sxtb	r3, r3
 800f36a:	43db      	mvns	r3, r3
 800f36c:	b25b      	sxtb	r3, r3
 800f36e:	4013      	ands	r3, r2
 800f370:	b25a      	sxtb	r2, r3
 800f372:	697b      	ldr	r3, [r7, #20]
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	685b      	ldr	r3, [r3, #4]
 800f378:	b2d2      	uxtb	r2, r2
 800f37a:	725a      	strb	r2, [r3, #9]
          break;
 800f37c:	e077      	b.n	800f46e <lwip_setsockopt_impl+0x20e>
        }
        break;
#endif /* LWIP_SO_LINGER */
#if LWIP_UDP
        case SO_NO_CHECK:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB_TYPE(sock, optlen, int, NETCONN_UDP);
 800f37e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f380:	2b03      	cmp	r3, #3
 800f382:	d801      	bhi.n	800f388 <lwip_setsockopt_impl+0x128>
 800f384:	2316      	movs	r3, #22
 800f386:	e105      	b.n	800f594 <lwip_setsockopt_impl+0x334>
 800f388:	697b      	ldr	r3, [r7, #20]
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d004      	beq.n	800f39a <lwip_setsockopt_impl+0x13a>
 800f390:	697b      	ldr	r3, [r7, #20]
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	685b      	ldr	r3, [r3, #4]
 800f396:	2b00      	cmp	r3, #0
 800f398:	d101      	bne.n	800f39e <lwip_setsockopt_impl+0x13e>
 800f39a:	2316      	movs	r3, #22
 800f39c:	e0fa      	b.n	800f594 <lwip_setsockopt_impl+0x334>
 800f39e:	697b      	ldr	r3, [r7, #20]
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	781b      	ldrb	r3, [r3, #0]
 800f3a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f3a8:	2b20      	cmp	r3, #32
 800f3aa:	d001      	beq.n	800f3b0 <lwip_setsockopt_impl+0x150>
 800f3ac:	235c      	movs	r3, #92	@ 0x5c
 800f3ae:	e0f1      	b.n	800f594 <lwip_setsockopt_impl+0x334>
            /* this flag is only available for UDP, not for UDP lite */
            done_socket(sock);
            return EAFNOSUPPORT;
          }
#endif /* LWIP_UDPLITE */
          if (*(const int *)optval) {
 800f3b0:	683b      	ldr	r3, [r7, #0]
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d00b      	beq.n	800f3d0 <lwip_setsockopt_impl+0x170>
            udp_set_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800f3b8:	697b      	ldr	r3, [r7, #20]
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	685b      	ldr	r3, [r3, #4]
 800f3be:	7c1a      	ldrb	r2, [r3, #16]
 800f3c0:	697b      	ldr	r3, [r7, #20]
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	685b      	ldr	r3, [r3, #4]
 800f3c6:	f042 0201 	orr.w	r2, r2, #1
 800f3ca:	b2d2      	uxtb	r2, r2
 800f3cc:	741a      	strb	r2, [r3, #16]
          } else {
            udp_clear_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
          }
          break;
 800f3ce:	e04e      	b.n	800f46e <lwip_setsockopt_impl+0x20e>
            udp_clear_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800f3d0:	697b      	ldr	r3, [r7, #20]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	685b      	ldr	r3, [r3, #4]
 800f3d6:	7c1a      	ldrb	r2, [r3, #16]
 800f3d8:	697b      	ldr	r3, [r7, #20]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	685b      	ldr	r3, [r3, #4]
 800f3de:	f022 0201 	bic.w	r2, r2, #1
 800f3e2:	b2d2      	uxtb	r2, r2
 800f3e4:	741a      	strb	r2, [r3, #16]
          break;
 800f3e6:	e042      	b.n	800f46e <lwip_setsockopt_impl+0x20e>
#endif /* LWIP_UDP */
        case SO_BINDTODEVICE: {
          const struct ifreq *iface;
          struct netif *n = NULL;
 800f3e8:	2300      	movs	r3, #0
 800f3ea:	61bb      	str	r3, [r7, #24]

          LWIP_SOCKOPT_CHECK_OPTLEN_CONN(sock, optlen, struct ifreq);
 800f3ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3ee:	2b05      	cmp	r3, #5
 800f3f0:	d801      	bhi.n	800f3f6 <lwip_setsockopt_impl+0x196>
 800f3f2:	2316      	movs	r3, #22
 800f3f4:	e0ce      	b.n	800f594 <lwip_setsockopt_impl+0x334>
 800f3f6:	697b      	ldr	r3, [r7, #20]
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d101      	bne.n	800f402 <lwip_setsockopt_impl+0x1a2>
 800f3fe:	2316      	movs	r3, #22
 800f400:	e0c8      	b.n	800f594 <lwip_setsockopt_impl+0x334>

          iface = (const struct ifreq *)optval;
 800f402:	683b      	ldr	r3, [r7, #0]
 800f404:	613b      	str	r3, [r7, #16]
          if (iface->ifr_name[0] != 0) {
 800f406:	693b      	ldr	r3, [r7, #16]
 800f408:	781b      	ldrb	r3, [r3, #0]
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d009      	beq.n	800f422 <lwip_setsockopt_impl+0x1c2>
            n = netif_find(iface->ifr_name);
 800f40e:	693b      	ldr	r3, [r7, #16]
 800f410:	4618      	mov	r0, r3
 800f412:	f001 fb13 	bl	8010a3c <netif_find>
 800f416:	61b8      	str	r0, [r7, #24]
            if (n == NULL) {
 800f418:	69bb      	ldr	r3, [r7, #24]
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d101      	bne.n	800f422 <lwip_setsockopt_impl+0x1c2>
              done_socket(sock);
              return ENODEV;
 800f41e:	2313      	movs	r3, #19
 800f420:	e0b8      	b.n	800f594 <lwip_setsockopt_impl+0x334>
            }
          }

          switch (NETCONNTYPE_GROUP(netconn_type(sock->conn))) {
 800f422:	697b      	ldr	r3, [r7, #20]
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	781b      	ldrb	r3, [r3, #0]
 800f428:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f42c:	2b10      	cmp	r3, #16
 800f42e:	d002      	beq.n	800f436 <lwip_setsockopt_impl+0x1d6>
 800f430:	2b20      	cmp	r3, #32
 800f432:	d008      	beq.n	800f446 <lwip_setsockopt_impl+0x1e6>
 800f434:	e00f      	b.n	800f456 <lwip_setsockopt_impl+0x1f6>
#if LWIP_TCP
            case NETCONN_TCP:
              tcp_bind_netif(sock->conn->pcb.tcp, n);
 800f436:	697b      	ldr	r3, [r7, #20]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	685b      	ldr	r3, [r3, #4]
 800f43c:	69b9      	ldr	r1, [r7, #24]
 800f43e:	4618      	mov	r0, r3
 800f440:	f002 fd72 	bl	8011f28 <tcp_bind_netif>
              break;
 800f444:	e00f      	b.n	800f466 <lwip_setsockopt_impl+0x206>
#endif
#if LWIP_UDP
            case NETCONN_UDP:
              udp_bind_netif(sock->conn->pcb.udp, n);
 800f446:	697b      	ldr	r3, [r7, #20]
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	685b      	ldr	r3, [r3, #4]
 800f44c:	69b9      	ldr	r1, [r7, #24]
 800f44e:	4618      	mov	r0, r3
 800f450:	f008 ffba 	bl	80183c8 <udp_bind_netif>
              break;
 800f454:	e007      	b.n	800f466 <lwip_setsockopt_impl+0x206>
            case NETCONN_RAW:
              raw_bind_netif(sock->conn->pcb.raw, n);
              break;
#endif
            default:
              LWIP_ASSERT("Unhandled netconn type in SO_BINDTODEVICE", 0);
 800f456:	4b51      	ldr	r3, [pc, #324]	@ (800f59c <lwip_setsockopt_impl+0x33c>)
 800f458:	f640 527d 	movw	r2, #3453	@ 0xd7d
 800f45c:	4950      	ldr	r1, [pc, #320]	@ (800f5a0 <lwip_setsockopt_impl+0x340>)
 800f45e:	4851      	ldr	r0, [pc, #324]	@ (800f5a4 <lwip_setsockopt_impl+0x344>)
 800f460:	f00d fe06 	bl	801d070 <iprintf>
              break;
 800f464:	bf00      	nop
          }
        }
        break;
 800f466:	e002      	b.n	800f46e <lwip_setsockopt_impl+0x20e>
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, SOL_SOCKET, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 800f468:	235c      	movs	r3, #92	@ 0x5c
 800f46a:	61fb      	str	r3, [r7, #28]
          break;
 800f46c:	bf00      	nop
      }  /* switch (optname) */
      break;
 800f46e:	e090      	b.n	800f592 <lwip_setsockopt_impl+0x332>

    /* Level: IPPROTO_IP */
    case IPPROTO_IP:
      switch (optname) {
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	2b01      	cmp	r3, #1
 800f474:	d01a      	beq.n	800f4ac <lwip_setsockopt_impl+0x24c>
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	2b02      	cmp	r3, #2
 800f47a:	d12f      	bne.n	800f4dc <lwip_setsockopt_impl+0x27c>
        case IP_TTL:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 800f47c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f47e:	2b03      	cmp	r3, #3
 800f480:	d801      	bhi.n	800f486 <lwip_setsockopt_impl+0x226>
 800f482:	2316      	movs	r3, #22
 800f484:	e086      	b.n	800f594 <lwip_setsockopt_impl+0x334>
 800f486:	697b      	ldr	r3, [r7, #20]
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d004      	beq.n	800f498 <lwip_setsockopt_impl+0x238>
 800f48e:	697b      	ldr	r3, [r7, #20]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	685b      	ldr	r3, [r3, #4]
 800f494:	2b00      	cmp	r3, #0
 800f496:	d101      	bne.n	800f49c <lwip_setsockopt_impl+0x23c>
 800f498:	2316      	movs	r3, #22
 800f49a:	e07b      	b.n	800f594 <lwip_setsockopt_impl+0x334>
          sock->conn->pcb.ip->ttl = (u8_t)(*(const int *)optval);
 800f49c:	683b      	ldr	r3, [r7, #0]
 800f49e:	681a      	ldr	r2, [r3, #0]
 800f4a0:	697b      	ldr	r3, [r7, #20]
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	685b      	ldr	r3, [r3, #4]
 800f4a6:	b2d2      	uxtb	r2, r2
 800f4a8:	72da      	strb	r2, [r3, #11]
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, IP_TTL, ..) -> %d\n",
                                      s, sock->conn->pcb.ip->ttl));
          break;
 800f4aa:	e01a      	b.n	800f4e2 <lwip_setsockopt_impl+0x282>
        case IP_TOS:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 800f4ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4ae:	2b03      	cmp	r3, #3
 800f4b0:	d801      	bhi.n	800f4b6 <lwip_setsockopt_impl+0x256>
 800f4b2:	2316      	movs	r3, #22
 800f4b4:	e06e      	b.n	800f594 <lwip_setsockopt_impl+0x334>
 800f4b6:	697b      	ldr	r3, [r7, #20]
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d004      	beq.n	800f4c8 <lwip_setsockopt_impl+0x268>
 800f4be:	697b      	ldr	r3, [r7, #20]
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	685b      	ldr	r3, [r3, #4]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d101      	bne.n	800f4cc <lwip_setsockopt_impl+0x26c>
 800f4c8:	2316      	movs	r3, #22
 800f4ca:	e063      	b.n	800f594 <lwip_setsockopt_impl+0x334>
          sock->conn->pcb.ip->tos = (u8_t)(*(const int *)optval);
 800f4cc:	683b      	ldr	r3, [r7, #0]
 800f4ce:	681a      	ldr	r2, [r3, #0]
 800f4d0:	697b      	ldr	r3, [r7, #20]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	685b      	ldr	r3, [r3, #4]
 800f4d6:	b2d2      	uxtb	r2, r2
 800f4d8:	729a      	strb	r2, [r3, #10]
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, IP_TOS, ..)-> %d\n",
                                      s, sock->conn->pcb.ip->tos));
          break;
 800f4da:	e002      	b.n	800f4e2 <lwip_setsockopt_impl+0x282>
        break;
#endif /* LWIP_IGMP */
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 800f4dc:	235c      	movs	r3, #92	@ 0x5c
 800f4de:	61fb      	str	r3, [r7, #28]
          break;
 800f4e0:	bf00      	nop
      }  /* switch (optname) */
      break;
 800f4e2:	e056      	b.n	800f592 <lwip_setsockopt_impl+0x332>

#if LWIP_TCP
    /* Level: IPPROTO_TCP */
    case IPPROTO_TCP:
      /* Special case: all IPPROTO_TCP option take an int */
      LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB_TYPE(sock, optlen, int, NETCONN_TCP);
 800f4e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4e6:	2b03      	cmp	r3, #3
 800f4e8:	d801      	bhi.n	800f4ee <lwip_setsockopt_impl+0x28e>
 800f4ea:	2316      	movs	r3, #22
 800f4ec:	e052      	b.n	800f594 <lwip_setsockopt_impl+0x334>
 800f4ee:	697b      	ldr	r3, [r7, #20]
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d004      	beq.n	800f500 <lwip_setsockopt_impl+0x2a0>
 800f4f6:	697b      	ldr	r3, [r7, #20]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	685b      	ldr	r3, [r3, #4]
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d101      	bne.n	800f504 <lwip_setsockopt_impl+0x2a4>
 800f500:	2316      	movs	r3, #22
 800f502:	e047      	b.n	800f594 <lwip_setsockopt_impl+0x334>
 800f504:	697b      	ldr	r3, [r7, #20]
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	781b      	ldrb	r3, [r3, #0]
 800f50a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f50e:	2b10      	cmp	r3, #16
 800f510:	d001      	beq.n	800f516 <lwip_setsockopt_impl+0x2b6>
 800f512:	235c      	movs	r3, #92	@ 0x5c
 800f514:	e03e      	b.n	800f594 <lwip_setsockopt_impl+0x334>
      if (sock->conn->pcb.tcp->state == LISTEN) {
 800f516:	697b      	ldr	r3, [r7, #20]
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	685b      	ldr	r3, [r3, #4]
 800f51c:	7d1b      	ldrb	r3, [r3, #20]
 800f51e:	2b01      	cmp	r3, #1
 800f520:	d101      	bne.n	800f526 <lwip_setsockopt_impl+0x2c6>
        done_socket(sock);
        return EINVAL;
 800f522:	2316      	movs	r3, #22
 800f524:	e036      	b.n	800f594 <lwip_setsockopt_impl+0x334>
      }
      switch (optname) {
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	2b01      	cmp	r3, #1
 800f52a:	d003      	beq.n	800f534 <lwip_setsockopt_impl+0x2d4>
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	2b02      	cmp	r3, #2
 800f530:	d01c      	beq.n	800f56c <lwip_setsockopt_impl+0x30c>
 800f532:	e023      	b.n	800f57c <lwip_setsockopt_impl+0x31c>
        case TCP_NODELAY:
          if (*(const int *)optval) {
 800f534:	683b      	ldr	r3, [r7, #0]
 800f536:	681b      	ldr	r3, [r3, #0]
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d00b      	beq.n	800f554 <lwip_setsockopt_impl+0x2f4>
            tcp_nagle_disable(sock->conn->pcb.tcp);
 800f53c:	697b      	ldr	r3, [r7, #20]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	685b      	ldr	r3, [r3, #4]
 800f542:	8b5a      	ldrh	r2, [r3, #26]
 800f544:	697b      	ldr	r3, [r7, #20]
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	685b      	ldr	r3, [r3, #4]
 800f54a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f54e:	b292      	uxth	r2, r2
 800f550:	835a      	strh	r2, [r3, #26]
          } else {
            tcp_nagle_enable(sock->conn->pcb.tcp);
          }
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_TCP, TCP_NODELAY) -> %s\n",
                                      s, (*(const int *)optval) ? "on" : "off") );
          break;
 800f552:	e016      	b.n	800f582 <lwip_setsockopt_impl+0x322>
            tcp_nagle_enable(sock->conn->pcb.tcp);
 800f554:	697b      	ldr	r3, [r7, #20]
 800f556:	681b      	ldr	r3, [r3, #0]
 800f558:	685b      	ldr	r3, [r3, #4]
 800f55a:	8b5a      	ldrh	r2, [r3, #26]
 800f55c:	697b      	ldr	r3, [r7, #20]
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	685b      	ldr	r3, [r3, #4]
 800f562:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f566:	b292      	uxth	r2, r2
 800f568:	835a      	strh	r2, [r3, #26]
          break;
 800f56a:	e00a      	b.n	800f582 <lwip_setsockopt_impl+0x322>
        case TCP_KEEPALIVE:
          sock->conn->pcb.tcp->keep_idle = (u32_t)(*(const int *)optval);
 800f56c:	683b      	ldr	r3, [r7, #0]
 800f56e:	681a      	ldr	r2, [r3, #0]
 800f570:	697b      	ldr	r3, [r7, #20]
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	685b      	ldr	r3, [r3, #4]
 800f576:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_TCP, TCP_KEEPALIVE) -> %"U32_F"\n",
                                      s, sock->conn->pcb.tcp->keep_idle));
          break;
 800f57a:	e002      	b.n	800f582 <lwip_setsockopt_impl+0x322>
          break;
#endif /* LWIP_TCP_KEEPALIVE */
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_TCP, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 800f57c:	235c      	movs	r3, #92	@ 0x5c
 800f57e:	61fb      	str	r3, [r7, #28]
          break;
 800f580:	bf00      	nop
      }  /* switch (optname) */
      break;
 800f582:	e006      	b.n	800f592 <lwip_setsockopt_impl+0x332>
          break;
#endif /* LWIP_IPV6 && LWIP_RAW */
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_RAW, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 800f584:	235c      	movs	r3, #92	@ 0x5c
 800f586:	61fb      	str	r3, [r7, #28]
          break;
 800f588:	bf00      	nop
      }  /* switch (optname) */
      break;
 800f58a:	e002      	b.n	800f592 <lwip_setsockopt_impl+0x332>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, level=0x%x, UNIMPL: optname=0x%x, ..)\n",
                                  s, level, optname));
      err = ENOPROTOOPT;
 800f58c:	235c      	movs	r3, #92	@ 0x5c
 800f58e:	61fb      	str	r3, [r7, #28]
      break;
 800f590:	bf00      	nop
  }  /* switch (level) */

  done_socket(sock);
  return err;
 800f592:	69fb      	ldr	r3, [r7, #28]
}
 800f594:	4618      	mov	r0, r3
 800f596:	3720      	adds	r7, #32
 800f598:	46bd      	mov	sp, r7
 800f59a:	bd80      	pop	{r7, pc}
 800f59c:	0801ef88 	.word	0x0801ef88
 800f5a0:	0801f32c 	.word	0x0801f32c
 800f5a4:	0801efdc 	.word	0x0801efdc

0800f5a8 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800f5a8:	b580      	push	{r7, lr}
 800f5aa:	b084      	sub	sp, #16
 800f5ac:	af00      	add	r7, sp, #0
 800f5ae:	6078      	str	r0, [r7, #4]
 800f5b0:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800f5b2:	f008 fa9d 	bl	8017af0 <sys_timeouts_sleeptime>
 800f5b6:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f5be:	d10b      	bne.n	800f5d8 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800f5c0:	4813      	ldr	r0, [pc, #76]	@ (800f610 <tcpip_timeouts_mbox_fetch+0x68>)
 800f5c2:	f00d fb46 	bl	801cc52 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800f5c6:	2200      	movs	r2, #0
 800f5c8:	6839      	ldr	r1, [r7, #0]
 800f5ca:	6878      	ldr	r0, [r7, #4]
 800f5cc:	f00d f9fe 	bl	801c9cc <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800f5d0:	480f      	ldr	r0, [pc, #60]	@ (800f610 <tcpip_timeouts_mbox_fetch+0x68>)
 800f5d2:	f00d fb2f 	bl	801cc34 <sys_mutex_lock>
    return;
 800f5d6:	e018      	b.n	800f60a <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	d102      	bne.n	800f5e4 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800f5de:	f008 fa4d 	bl	8017a7c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800f5e2:	e7e6      	b.n	800f5b2 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800f5e4:	480a      	ldr	r0, [pc, #40]	@ (800f610 <tcpip_timeouts_mbox_fetch+0x68>)
 800f5e6:	f00d fb34 	bl	801cc52 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800f5ea:	68fa      	ldr	r2, [r7, #12]
 800f5ec:	6839      	ldr	r1, [r7, #0]
 800f5ee:	6878      	ldr	r0, [r7, #4]
 800f5f0:	f00d f9ec 	bl	801c9cc <sys_arch_mbox_fetch>
 800f5f4:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800f5f6:	4806      	ldr	r0, [pc, #24]	@ (800f610 <tcpip_timeouts_mbox_fetch+0x68>)
 800f5f8:	f00d fb1c 	bl	801cc34 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800f5fc:	68bb      	ldr	r3, [r7, #8]
 800f5fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f602:	d102      	bne.n	800f60a <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800f604:	f008 fa3a 	bl	8017a7c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800f608:	e7d3      	b.n	800f5b2 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800f60a:	3710      	adds	r7, #16
 800f60c:	46bd      	mov	sp, r7
 800f60e:	bd80      	pop	{r7, pc}
 800f610:	2000b2ec 	.word	0x2000b2ec

0800f614 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800f614:	b580      	push	{r7, lr}
 800f616:	b084      	sub	sp, #16
 800f618:	af00      	add	r7, sp, #0
 800f61a:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800f61c:	4810      	ldr	r0, [pc, #64]	@ (800f660 <tcpip_thread+0x4c>)
 800f61e:	f00d fb09 	bl	801cc34 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800f622:	4b10      	ldr	r3, [pc, #64]	@ (800f664 <tcpip_thread+0x50>)
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	2b00      	cmp	r3, #0
 800f628:	d005      	beq.n	800f636 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800f62a:	4b0e      	ldr	r3, [pc, #56]	@ (800f664 <tcpip_thread+0x50>)
 800f62c:	681b      	ldr	r3, [r3, #0]
 800f62e:	4a0e      	ldr	r2, [pc, #56]	@ (800f668 <tcpip_thread+0x54>)
 800f630:	6812      	ldr	r2, [r2, #0]
 800f632:	4610      	mov	r0, r2
 800f634:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800f636:	f107 030c 	add.w	r3, r7, #12
 800f63a:	4619      	mov	r1, r3
 800f63c:	480b      	ldr	r0, [pc, #44]	@ (800f66c <tcpip_thread+0x58>)
 800f63e:	f7ff ffb3 	bl	800f5a8 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	2b00      	cmp	r3, #0
 800f646:	d106      	bne.n	800f656 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800f648:	4b09      	ldr	r3, [pc, #36]	@ (800f670 <tcpip_thread+0x5c>)
 800f64a:	2291      	movs	r2, #145	@ 0x91
 800f64c:	4909      	ldr	r1, [pc, #36]	@ (800f674 <tcpip_thread+0x60>)
 800f64e:	480a      	ldr	r0, [pc, #40]	@ (800f678 <tcpip_thread+0x64>)
 800f650:	f00d fd0e 	bl	801d070 <iprintf>
      continue;
 800f654:	e003      	b.n	800f65e <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	4618      	mov	r0, r3
 800f65a:	f000 f80f 	bl	800f67c <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800f65e:	e7ea      	b.n	800f636 <tcpip_thread+0x22>
 800f660:	2000b2ec 	.word	0x2000b2ec
 800f664:	2000b2e0 	.word	0x2000b2e0
 800f668:	2000b2e4 	.word	0x2000b2e4
 800f66c:	2000b2e8 	.word	0x2000b2e8
 800f670:	0801f358 	.word	0x0801f358
 800f674:	0801f388 	.word	0x0801f388
 800f678:	0801f3a8 	.word	0x0801f3a8

0800f67c <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800f67c:	b580      	push	{r7, lr}
 800f67e:	b082      	sub	sp, #8
 800f680:	af00      	add	r7, sp, #0
 800f682:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	781b      	ldrb	r3, [r3, #0]
 800f688:	2b02      	cmp	r3, #2
 800f68a:	d026      	beq.n	800f6da <tcpip_thread_handle_msg+0x5e>
 800f68c:	2b02      	cmp	r3, #2
 800f68e:	dc2b      	bgt.n	800f6e8 <tcpip_thread_handle_msg+0x6c>
 800f690:	2b00      	cmp	r3, #0
 800f692:	d002      	beq.n	800f69a <tcpip_thread_handle_msg+0x1e>
 800f694:	2b01      	cmp	r3, #1
 800f696:	d015      	beq.n	800f6c4 <tcpip_thread_handle_msg+0x48>
 800f698:	e026      	b.n	800f6e8 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	68db      	ldr	r3, [r3, #12]
 800f69e:	687a      	ldr	r2, [r7, #4]
 800f6a0:	6850      	ldr	r0, [r2, #4]
 800f6a2:	687a      	ldr	r2, [r7, #4]
 800f6a4:	6892      	ldr	r2, [r2, #8]
 800f6a6:	4611      	mov	r1, r2
 800f6a8:	4798      	blx	r3
 800f6aa:	4603      	mov	r3, r0
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d004      	beq.n	800f6ba <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	685b      	ldr	r3, [r3, #4]
 800f6b4:	4618      	mov	r0, r3
 800f6b6:	f001 fd93 	bl	80111e0 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800f6ba:	6879      	ldr	r1, [r7, #4]
 800f6bc:	2009      	movs	r0, #9
 800f6be:	f000 fe75 	bl	80103ac <memp_free>
      break;
 800f6c2:	e018      	b.n	800f6f6 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	685b      	ldr	r3, [r3, #4]
 800f6c8:	687a      	ldr	r2, [r7, #4]
 800f6ca:	6892      	ldr	r2, [r2, #8]
 800f6cc:	4610      	mov	r0, r2
 800f6ce:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800f6d0:	6879      	ldr	r1, [r7, #4]
 800f6d2:	2008      	movs	r0, #8
 800f6d4:	f000 fe6a 	bl	80103ac <memp_free>
      break;
 800f6d8:	e00d      	b.n	800f6f6 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	685b      	ldr	r3, [r3, #4]
 800f6de:	687a      	ldr	r2, [r7, #4]
 800f6e0:	6892      	ldr	r2, [r2, #8]
 800f6e2:	4610      	mov	r0, r2
 800f6e4:	4798      	blx	r3
      break;
 800f6e6:	e006      	b.n	800f6f6 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800f6e8:	4b05      	ldr	r3, [pc, #20]	@ (800f700 <tcpip_thread_handle_msg+0x84>)
 800f6ea:	22cf      	movs	r2, #207	@ 0xcf
 800f6ec:	4905      	ldr	r1, [pc, #20]	@ (800f704 <tcpip_thread_handle_msg+0x88>)
 800f6ee:	4806      	ldr	r0, [pc, #24]	@ (800f708 <tcpip_thread_handle_msg+0x8c>)
 800f6f0:	f00d fcbe 	bl	801d070 <iprintf>
      break;
 800f6f4:	bf00      	nop
  }
}
 800f6f6:	bf00      	nop
 800f6f8:	3708      	adds	r7, #8
 800f6fa:	46bd      	mov	sp, r7
 800f6fc:	bd80      	pop	{r7, pc}
 800f6fe:	bf00      	nop
 800f700:	0801f358 	.word	0x0801f358
 800f704:	0801f388 	.word	0x0801f388
 800f708:	0801f3a8 	.word	0x0801f3a8

0800f70c <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800f70c:	b580      	push	{r7, lr}
 800f70e:	b086      	sub	sp, #24
 800f710:	af00      	add	r7, sp, #0
 800f712:	60f8      	str	r0, [r7, #12]
 800f714:	60b9      	str	r1, [r7, #8]
 800f716:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800f718:	481a      	ldr	r0, [pc, #104]	@ (800f784 <tcpip_inpkt+0x78>)
 800f71a:	f00d f9b2 	bl	801ca82 <sys_mbox_valid>
 800f71e:	4603      	mov	r3, r0
 800f720:	2b00      	cmp	r3, #0
 800f722:	d105      	bne.n	800f730 <tcpip_inpkt+0x24>
 800f724:	4b18      	ldr	r3, [pc, #96]	@ (800f788 <tcpip_inpkt+0x7c>)
 800f726:	22fc      	movs	r2, #252	@ 0xfc
 800f728:	4918      	ldr	r1, [pc, #96]	@ (800f78c <tcpip_inpkt+0x80>)
 800f72a:	4819      	ldr	r0, [pc, #100]	@ (800f790 <tcpip_inpkt+0x84>)
 800f72c:	f00d fca0 	bl	801d070 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800f730:	2009      	movs	r0, #9
 800f732:	f000 fdc5 	bl	80102c0 <memp_malloc>
 800f736:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800f738:	697b      	ldr	r3, [r7, #20]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d102      	bne.n	800f744 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800f73e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f742:	e01a      	b.n	800f77a <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800f744:	697b      	ldr	r3, [r7, #20]
 800f746:	2200      	movs	r2, #0
 800f748:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800f74a:	697b      	ldr	r3, [r7, #20]
 800f74c:	68fa      	ldr	r2, [r7, #12]
 800f74e:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800f750:	697b      	ldr	r3, [r7, #20]
 800f752:	68ba      	ldr	r2, [r7, #8]
 800f754:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800f756:	697b      	ldr	r3, [r7, #20]
 800f758:	687a      	ldr	r2, [r7, #4]
 800f75a:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800f75c:	6979      	ldr	r1, [r7, #20]
 800f75e:	4809      	ldr	r0, [pc, #36]	@ (800f784 <tcpip_inpkt+0x78>)
 800f760:	f00d f91a 	bl	801c998 <sys_mbox_trypost>
 800f764:	4603      	mov	r3, r0
 800f766:	2b00      	cmp	r3, #0
 800f768:	d006      	beq.n	800f778 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800f76a:	6979      	ldr	r1, [r7, #20]
 800f76c:	2009      	movs	r0, #9
 800f76e:	f000 fe1d 	bl	80103ac <memp_free>
    return ERR_MEM;
 800f772:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f776:	e000      	b.n	800f77a <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800f778:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800f77a:	4618      	mov	r0, r3
 800f77c:	3718      	adds	r7, #24
 800f77e:	46bd      	mov	sp, r7
 800f780:	bd80      	pop	{r7, pc}
 800f782:	bf00      	nop
 800f784:	2000b2e8 	.word	0x2000b2e8
 800f788:	0801f358 	.word	0x0801f358
 800f78c:	0801f3d0 	.word	0x0801f3d0
 800f790:	0801f3a8 	.word	0x0801f3a8

0800f794 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800f794:	b580      	push	{r7, lr}
 800f796:	b082      	sub	sp, #8
 800f798:	af00      	add	r7, sp, #0
 800f79a:	6078      	str	r0, [r7, #4]
 800f79c:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800f79e:	683b      	ldr	r3, [r7, #0]
 800f7a0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800f7a4:	f003 0318 	and.w	r3, r3, #24
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d006      	beq.n	800f7ba <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800f7ac:	4a08      	ldr	r2, [pc, #32]	@ (800f7d0 <tcpip_input+0x3c>)
 800f7ae:	6839      	ldr	r1, [r7, #0]
 800f7b0:	6878      	ldr	r0, [r7, #4]
 800f7b2:	f7ff ffab 	bl	800f70c <tcpip_inpkt>
 800f7b6:	4603      	mov	r3, r0
 800f7b8:	e005      	b.n	800f7c6 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800f7ba:	4a06      	ldr	r2, [pc, #24]	@ (800f7d4 <tcpip_input+0x40>)
 800f7bc:	6839      	ldr	r1, [r7, #0]
 800f7be:	6878      	ldr	r0, [r7, #4]
 800f7c0:	f7ff ffa4 	bl	800f70c <tcpip_inpkt>
 800f7c4:	4603      	mov	r3, r0
}
 800f7c6:	4618      	mov	r0, r3
 800f7c8:	3708      	adds	r7, #8
 800f7ca:	46bd      	mov	sp, r7
 800f7cc:	bd80      	pop	{r7, pc}
 800f7ce:	bf00      	nop
 800f7d0:	0801c785 	.word	0x0801c785
 800f7d4:	0801b651 	.word	0x0801b651

0800f7d8 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800f7d8:	b580      	push	{r7, lr}
 800f7da:	b084      	sub	sp, #16
 800f7dc:	af00      	add	r7, sp, #0
 800f7de:	6078      	str	r0, [r7, #4]
 800f7e0:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800f7e2:	4819      	ldr	r0, [pc, #100]	@ (800f848 <tcpip_try_callback+0x70>)
 800f7e4:	f00d f94d 	bl	801ca82 <sys_mbox_valid>
 800f7e8:	4603      	mov	r3, r0
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d106      	bne.n	800f7fc <tcpip_try_callback+0x24>
 800f7ee:	4b17      	ldr	r3, [pc, #92]	@ (800f84c <tcpip_try_callback+0x74>)
 800f7f0:	f240 125d 	movw	r2, #349	@ 0x15d
 800f7f4:	4916      	ldr	r1, [pc, #88]	@ (800f850 <tcpip_try_callback+0x78>)
 800f7f6:	4817      	ldr	r0, [pc, #92]	@ (800f854 <tcpip_try_callback+0x7c>)
 800f7f8:	f00d fc3a 	bl	801d070 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800f7fc:	2008      	movs	r0, #8
 800f7fe:	f000 fd5f 	bl	80102c0 <memp_malloc>
 800f802:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	2b00      	cmp	r3, #0
 800f808:	d102      	bne.n	800f810 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800f80a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f80e:	e017      	b.n	800f840 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	2201      	movs	r2, #1
 800f814:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	687a      	ldr	r2, [r7, #4]
 800f81a:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	683a      	ldr	r2, [r7, #0]
 800f820:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800f822:	68f9      	ldr	r1, [r7, #12]
 800f824:	4808      	ldr	r0, [pc, #32]	@ (800f848 <tcpip_try_callback+0x70>)
 800f826:	f00d f8b7 	bl	801c998 <sys_mbox_trypost>
 800f82a:	4603      	mov	r3, r0
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d006      	beq.n	800f83e <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800f830:	68f9      	ldr	r1, [r7, #12]
 800f832:	2008      	movs	r0, #8
 800f834:	f000 fdba 	bl	80103ac <memp_free>
    return ERR_MEM;
 800f838:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f83c:	e000      	b.n	800f840 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800f83e:	2300      	movs	r3, #0
}
 800f840:	4618      	mov	r0, r3
 800f842:	3710      	adds	r7, #16
 800f844:	46bd      	mov	sp, r7
 800f846:	bd80      	pop	{r7, pc}
 800f848:	2000b2e8 	.word	0x2000b2e8
 800f84c:	0801f358 	.word	0x0801f358
 800f850:	0801f3d0 	.word	0x0801f3d0
 800f854:	0801f3a8 	.word	0x0801f3a8

0800f858 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 800f858:	b580      	push	{r7, lr}
 800f85a:	b084      	sub	sp, #16
 800f85c:	af00      	add	r7, sp, #0
 800f85e:	60f8      	str	r0, [r7, #12]
 800f860:	60b9      	str	r1, [r7, #8]
 800f862:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 800f864:	4806      	ldr	r0, [pc, #24]	@ (800f880 <tcpip_send_msg_wait_sem+0x28>)
 800f866:	f00d f9e5 	bl	801cc34 <sys_mutex_lock>
  fn(apimsg);
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	68b8      	ldr	r0, [r7, #8]
 800f86e:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 800f870:	4803      	ldr	r0, [pc, #12]	@ (800f880 <tcpip_send_msg_wait_sem+0x28>)
 800f872:	f00d f9ee 	bl	801cc52 <sys_mutex_unlock>
  return ERR_OK;
 800f876:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 800f878:	4618      	mov	r0, r3
 800f87a:	3710      	adds	r7, #16
 800f87c:	46bd      	mov	sp, r7
 800f87e:	bd80      	pop	{r7, pc}
 800f880:	2000b2ec 	.word	0x2000b2ec

0800f884 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800f884:	b580      	push	{r7, lr}
 800f886:	b084      	sub	sp, #16
 800f888:	af02      	add	r7, sp, #8
 800f88a:	6078      	str	r0, [r7, #4]
 800f88c:	6039      	str	r1, [r7, #0]
  lwip_init();
 800f88e:	f000 f872 	bl	800f976 <lwip_init>

  tcpip_init_done = initfunc;
 800f892:	4a17      	ldr	r2, [pc, #92]	@ (800f8f0 <tcpip_init+0x6c>)
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800f898:	4a16      	ldr	r2, [pc, #88]	@ (800f8f4 <tcpip_init+0x70>)
 800f89a:	683b      	ldr	r3, [r7, #0]
 800f89c:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800f89e:	2106      	movs	r1, #6
 800f8a0:	4815      	ldr	r0, [pc, #84]	@ (800f8f8 <tcpip_init+0x74>)
 800f8a2:	f00d f845 	bl	801c930 <sys_mbox_new>
 800f8a6:	4603      	mov	r3, r0
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d006      	beq.n	800f8ba <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800f8ac:	4b13      	ldr	r3, [pc, #76]	@ (800f8fc <tcpip_init+0x78>)
 800f8ae:	f240 2261 	movw	r2, #609	@ 0x261
 800f8b2:	4913      	ldr	r1, [pc, #76]	@ (800f900 <tcpip_init+0x7c>)
 800f8b4:	4813      	ldr	r0, [pc, #76]	@ (800f904 <tcpip_init+0x80>)
 800f8b6:	f00d fbdb 	bl	801d070 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800f8ba:	4813      	ldr	r0, [pc, #76]	@ (800f908 <tcpip_init+0x84>)
 800f8bc:	f00d f99e 	bl	801cbfc <sys_mutex_new>
 800f8c0:	4603      	mov	r3, r0
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d006      	beq.n	800f8d4 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800f8c6:	4b0d      	ldr	r3, [pc, #52]	@ (800f8fc <tcpip_init+0x78>)
 800f8c8:	f240 2265 	movw	r2, #613	@ 0x265
 800f8cc:	490f      	ldr	r1, [pc, #60]	@ (800f90c <tcpip_init+0x88>)
 800f8ce:	480d      	ldr	r0, [pc, #52]	@ (800f904 <tcpip_init+0x80>)
 800f8d0:	f00d fbce 	bl	801d070 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800f8d4:	2300      	movs	r3, #0
 800f8d6:	9300      	str	r3, [sp, #0]
 800f8d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f8dc:	2200      	movs	r2, #0
 800f8de:	490c      	ldr	r1, [pc, #48]	@ (800f910 <tcpip_init+0x8c>)
 800f8e0:	480c      	ldr	r0, [pc, #48]	@ (800f914 <tcpip_init+0x90>)
 800f8e2:	f00d f9c3 	bl	801cc6c <sys_thread_new>
}
 800f8e6:	bf00      	nop
 800f8e8:	3708      	adds	r7, #8
 800f8ea:	46bd      	mov	sp, r7
 800f8ec:	bd80      	pop	{r7, pc}
 800f8ee:	bf00      	nop
 800f8f0:	2000b2e0 	.word	0x2000b2e0
 800f8f4:	2000b2e4 	.word	0x2000b2e4
 800f8f8:	2000b2e8 	.word	0x2000b2e8
 800f8fc:	0801f358 	.word	0x0801f358
 800f900:	0801f3e0 	.word	0x0801f3e0
 800f904:	0801f3a8 	.word	0x0801f3a8
 800f908:	2000b2ec 	.word	0x2000b2ec
 800f90c:	0801f404 	.word	0x0801f404
 800f910:	0800f615 	.word	0x0800f615
 800f914:	0801f428 	.word	0x0801f428

0800f918 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800f918:	b480      	push	{r7}
 800f91a:	b083      	sub	sp, #12
 800f91c:	af00      	add	r7, sp, #0
 800f91e:	4603      	mov	r3, r0
 800f920:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800f922:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f926:	021b      	lsls	r3, r3, #8
 800f928:	b21a      	sxth	r2, r3
 800f92a:	88fb      	ldrh	r3, [r7, #6]
 800f92c:	0a1b      	lsrs	r3, r3, #8
 800f92e:	b29b      	uxth	r3, r3
 800f930:	b21b      	sxth	r3, r3
 800f932:	4313      	orrs	r3, r2
 800f934:	b21b      	sxth	r3, r3
 800f936:	b29b      	uxth	r3, r3
}
 800f938:	4618      	mov	r0, r3
 800f93a:	370c      	adds	r7, #12
 800f93c:	46bd      	mov	sp, r7
 800f93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f942:	4770      	bx	lr

0800f944 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800f944:	b480      	push	{r7}
 800f946:	b083      	sub	sp, #12
 800f948:	af00      	add	r7, sp, #0
 800f94a:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	061a      	lsls	r2, r3, #24
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	021b      	lsls	r3, r3, #8
 800f954:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800f958:	431a      	orrs	r2, r3
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	0a1b      	lsrs	r3, r3, #8
 800f95e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800f962:	431a      	orrs	r2, r3
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	0e1b      	lsrs	r3, r3, #24
 800f968:	4313      	orrs	r3, r2
}
 800f96a:	4618      	mov	r0, r3
 800f96c:	370c      	adds	r7, #12
 800f96e:	46bd      	mov	sp, r7
 800f970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f974:	4770      	bx	lr

0800f976 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800f976:	b580      	push	{r7, lr}
 800f978:	b082      	sub	sp, #8
 800f97a:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800f97c:	2300      	movs	r3, #0
 800f97e:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800f980:	f00d f92e 	bl	801cbe0 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800f984:	f000 f8d4 	bl	800fb30 <mem_init>
  memp_init();
 800f988:	f000 fc2c 	bl	80101e4 <memp_init>
  pbuf_init();
  netif_init();
 800f98c:	f000 fd38 	bl	8010400 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800f990:	f008 f8e6 	bl	8017b60 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800f994:	f001 fece 	bl	8011734 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800f998:	f008 f828 	bl	80179ec <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800f99c:	bf00      	nop
 800f99e:	3708      	adds	r7, #8
 800f9a0:	46bd      	mov	sp, r7
 800f9a2:	bd80      	pop	{r7, pc}

0800f9a4 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800f9a4:	b480      	push	{r7}
 800f9a6:	b083      	sub	sp, #12
 800f9a8:	af00      	add	r7, sp, #0
 800f9aa:	4603      	mov	r3, r0
 800f9ac:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800f9ae:	4b05      	ldr	r3, [pc, #20]	@ (800f9c4 <ptr_to_mem+0x20>)
 800f9b0:	681a      	ldr	r2, [r3, #0]
 800f9b2:	88fb      	ldrh	r3, [r7, #6]
 800f9b4:	4413      	add	r3, r2
}
 800f9b6:	4618      	mov	r0, r3
 800f9b8:	370c      	adds	r7, #12
 800f9ba:	46bd      	mov	sp, r7
 800f9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c0:	4770      	bx	lr
 800f9c2:	bf00      	nop
 800f9c4:	2000b308 	.word	0x2000b308

0800f9c8 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800f9c8:	b480      	push	{r7}
 800f9ca:	b083      	sub	sp, #12
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800f9d0:	4b05      	ldr	r3, [pc, #20]	@ (800f9e8 <mem_to_ptr+0x20>)
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	687a      	ldr	r2, [r7, #4]
 800f9d6:	1ad3      	subs	r3, r2, r3
 800f9d8:	b29b      	uxth	r3, r3
}
 800f9da:	4618      	mov	r0, r3
 800f9dc:	370c      	adds	r7, #12
 800f9de:	46bd      	mov	sp, r7
 800f9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9e4:	4770      	bx	lr
 800f9e6:	bf00      	nop
 800f9e8:	2000b308 	.word	0x2000b308

0800f9ec <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800f9ec:	b590      	push	{r4, r7, lr}
 800f9ee:	b085      	sub	sp, #20
 800f9f0:	af00      	add	r7, sp, #0
 800f9f2:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800f9f4:	4b45      	ldr	r3, [pc, #276]	@ (800fb0c <plug_holes+0x120>)
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	687a      	ldr	r2, [r7, #4]
 800f9fa:	429a      	cmp	r2, r3
 800f9fc:	d206      	bcs.n	800fa0c <plug_holes+0x20>
 800f9fe:	4b44      	ldr	r3, [pc, #272]	@ (800fb10 <plug_holes+0x124>)
 800fa00:	f240 12df 	movw	r2, #479	@ 0x1df
 800fa04:	4943      	ldr	r1, [pc, #268]	@ (800fb14 <plug_holes+0x128>)
 800fa06:	4844      	ldr	r0, [pc, #272]	@ (800fb18 <plug_holes+0x12c>)
 800fa08:	f00d fb32 	bl	801d070 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800fa0c:	4b43      	ldr	r3, [pc, #268]	@ (800fb1c <plug_holes+0x130>)
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	687a      	ldr	r2, [r7, #4]
 800fa12:	429a      	cmp	r2, r3
 800fa14:	d306      	bcc.n	800fa24 <plug_holes+0x38>
 800fa16:	4b3e      	ldr	r3, [pc, #248]	@ (800fb10 <plug_holes+0x124>)
 800fa18:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800fa1c:	4940      	ldr	r1, [pc, #256]	@ (800fb20 <plug_holes+0x134>)
 800fa1e:	483e      	ldr	r0, [pc, #248]	@ (800fb18 <plug_holes+0x12c>)
 800fa20:	f00d fb26 	bl	801d070 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	791b      	ldrb	r3, [r3, #4]
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d006      	beq.n	800fa3a <plug_holes+0x4e>
 800fa2c:	4b38      	ldr	r3, [pc, #224]	@ (800fb10 <plug_holes+0x124>)
 800fa2e:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800fa32:	493c      	ldr	r1, [pc, #240]	@ (800fb24 <plug_holes+0x138>)
 800fa34:	4838      	ldr	r0, [pc, #224]	@ (800fb18 <plug_holes+0x12c>)
 800fa36:	f00d fb1b 	bl	801d070 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	881b      	ldrh	r3, [r3, #0]
 800fa3e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800fa42:	d906      	bls.n	800fa52 <plug_holes+0x66>
 800fa44:	4b32      	ldr	r3, [pc, #200]	@ (800fb10 <plug_holes+0x124>)
 800fa46:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800fa4a:	4937      	ldr	r1, [pc, #220]	@ (800fb28 <plug_holes+0x13c>)
 800fa4c:	4832      	ldr	r0, [pc, #200]	@ (800fb18 <plug_holes+0x12c>)
 800fa4e:	f00d fb0f 	bl	801d070 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	881b      	ldrh	r3, [r3, #0]
 800fa56:	4618      	mov	r0, r3
 800fa58:	f7ff ffa4 	bl	800f9a4 <ptr_to_mem>
 800fa5c:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800fa5e:	687a      	ldr	r2, [r7, #4]
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	429a      	cmp	r2, r3
 800fa64:	d024      	beq.n	800fab0 <plug_holes+0xc4>
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	791b      	ldrb	r3, [r3, #4]
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d120      	bne.n	800fab0 <plug_holes+0xc4>
 800fa6e:	4b2b      	ldr	r3, [pc, #172]	@ (800fb1c <plug_holes+0x130>)
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	68fa      	ldr	r2, [r7, #12]
 800fa74:	429a      	cmp	r2, r3
 800fa76:	d01b      	beq.n	800fab0 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800fa78:	4b2c      	ldr	r3, [pc, #176]	@ (800fb2c <plug_holes+0x140>)
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	68fa      	ldr	r2, [r7, #12]
 800fa7e:	429a      	cmp	r2, r3
 800fa80:	d102      	bne.n	800fa88 <plug_holes+0x9c>
      lfree = mem;
 800fa82:	4a2a      	ldr	r2, [pc, #168]	@ (800fb2c <plug_holes+0x140>)
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	881a      	ldrh	r2, [r3, #0]
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	881b      	ldrh	r3, [r3, #0]
 800fa94:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800fa98:	d00a      	beq.n	800fab0 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	881b      	ldrh	r3, [r3, #0]
 800fa9e:	4618      	mov	r0, r3
 800faa0:	f7ff ff80 	bl	800f9a4 <ptr_to_mem>
 800faa4:	4604      	mov	r4, r0
 800faa6:	6878      	ldr	r0, [r7, #4]
 800faa8:	f7ff ff8e 	bl	800f9c8 <mem_to_ptr>
 800faac:	4603      	mov	r3, r0
 800faae:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	885b      	ldrh	r3, [r3, #2]
 800fab4:	4618      	mov	r0, r3
 800fab6:	f7ff ff75 	bl	800f9a4 <ptr_to_mem>
 800faba:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800fabc:	68ba      	ldr	r2, [r7, #8]
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	429a      	cmp	r2, r3
 800fac2:	d01f      	beq.n	800fb04 <plug_holes+0x118>
 800fac4:	68bb      	ldr	r3, [r7, #8]
 800fac6:	791b      	ldrb	r3, [r3, #4]
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d11b      	bne.n	800fb04 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800facc:	4b17      	ldr	r3, [pc, #92]	@ (800fb2c <plug_holes+0x140>)
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	687a      	ldr	r2, [r7, #4]
 800fad2:	429a      	cmp	r2, r3
 800fad4:	d102      	bne.n	800fadc <plug_holes+0xf0>
      lfree = pmem;
 800fad6:	4a15      	ldr	r2, [pc, #84]	@ (800fb2c <plug_holes+0x140>)
 800fad8:	68bb      	ldr	r3, [r7, #8]
 800fada:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	881a      	ldrh	r2, [r3, #0]
 800fae0:	68bb      	ldr	r3, [r7, #8]
 800fae2:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	881b      	ldrh	r3, [r3, #0]
 800fae8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800faec:	d00a      	beq.n	800fb04 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	881b      	ldrh	r3, [r3, #0]
 800faf2:	4618      	mov	r0, r3
 800faf4:	f7ff ff56 	bl	800f9a4 <ptr_to_mem>
 800faf8:	4604      	mov	r4, r0
 800fafa:	68b8      	ldr	r0, [r7, #8]
 800fafc:	f7ff ff64 	bl	800f9c8 <mem_to_ptr>
 800fb00:	4603      	mov	r3, r0
 800fb02:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800fb04:	bf00      	nop
 800fb06:	3714      	adds	r7, #20
 800fb08:	46bd      	mov	sp, r7
 800fb0a:	bd90      	pop	{r4, r7, pc}
 800fb0c:	2000b308 	.word	0x2000b308
 800fb10:	0801f438 	.word	0x0801f438
 800fb14:	0801f468 	.word	0x0801f468
 800fb18:	0801f480 	.word	0x0801f480
 800fb1c:	2000b30c 	.word	0x2000b30c
 800fb20:	0801f4a8 	.word	0x0801f4a8
 800fb24:	0801f4c4 	.word	0x0801f4c4
 800fb28:	0801f4e0 	.word	0x0801f4e0
 800fb2c:	2000b314 	.word	0x2000b314

0800fb30 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800fb30:	b580      	push	{r7, lr}
 800fb32:	b082      	sub	sp, #8
 800fb34:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800fb36:	4b1d      	ldr	r3, [pc, #116]	@ (800fbac <mem_init+0x7c>)
 800fb38:	4a1d      	ldr	r2, [pc, #116]	@ (800fbb0 <mem_init+0x80>)
 800fb3a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800fb3c:	4b1b      	ldr	r3, [pc, #108]	@ (800fbac <mem_init+0x7c>)
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800fb48:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	2200      	movs	r2, #0
 800fb4e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	2200      	movs	r2, #0
 800fb54:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800fb56:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 800fb5a:	f7ff ff23 	bl	800f9a4 <ptr_to_mem>
 800fb5e:	4603      	mov	r3, r0
 800fb60:	4a14      	ldr	r2, [pc, #80]	@ (800fbb4 <mem_init+0x84>)
 800fb62:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800fb64:	4b13      	ldr	r3, [pc, #76]	@ (800fbb4 <mem_init+0x84>)
 800fb66:	681b      	ldr	r3, [r3, #0]
 800fb68:	2201      	movs	r2, #1
 800fb6a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800fb6c:	4b11      	ldr	r3, [pc, #68]	@ (800fbb4 <mem_init+0x84>)
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800fb74:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800fb76:	4b0f      	ldr	r3, [pc, #60]	@ (800fbb4 <mem_init+0x84>)
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800fb7e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800fb80:	4b0a      	ldr	r3, [pc, #40]	@ (800fbac <mem_init+0x7c>)
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	4a0c      	ldr	r2, [pc, #48]	@ (800fbb8 <mem_init+0x88>)
 800fb86:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800fb88:	480c      	ldr	r0, [pc, #48]	@ (800fbbc <mem_init+0x8c>)
 800fb8a:	f00d f837 	bl	801cbfc <sys_mutex_new>
 800fb8e:	4603      	mov	r3, r0
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	d006      	beq.n	800fba2 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800fb94:	4b0a      	ldr	r3, [pc, #40]	@ (800fbc0 <mem_init+0x90>)
 800fb96:	f240 221f 	movw	r2, #543	@ 0x21f
 800fb9a:	490a      	ldr	r1, [pc, #40]	@ (800fbc4 <mem_init+0x94>)
 800fb9c:	480a      	ldr	r0, [pc, #40]	@ (800fbc8 <mem_init+0x98>)
 800fb9e:	f00d fa67 	bl	801d070 <iprintf>
  }
}
 800fba2:	bf00      	nop
 800fba4:	3708      	adds	r7, #8
 800fba6:	46bd      	mov	sp, r7
 800fba8:	bd80      	pop	{r7, pc}
 800fbaa:	bf00      	nop
 800fbac:	2000b308 	.word	0x2000b308
 800fbb0:	20048000 	.word	0x20048000
 800fbb4:	2000b30c 	.word	0x2000b30c
 800fbb8:	2000b314 	.word	0x2000b314
 800fbbc:	2000b310 	.word	0x2000b310
 800fbc0:	0801f438 	.word	0x0801f438
 800fbc4:	0801f50c 	.word	0x0801f50c
 800fbc8:	0801f480 	.word	0x0801f480

0800fbcc <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800fbcc:	b580      	push	{r7, lr}
 800fbce:	b086      	sub	sp, #24
 800fbd0:	af00      	add	r7, sp, #0
 800fbd2:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800fbd4:	6878      	ldr	r0, [r7, #4]
 800fbd6:	f7ff fef7 	bl	800f9c8 <mem_to_ptr>
 800fbda:	4603      	mov	r3, r0
 800fbdc:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	881b      	ldrh	r3, [r3, #0]
 800fbe2:	4618      	mov	r0, r3
 800fbe4:	f7ff fede 	bl	800f9a4 <ptr_to_mem>
 800fbe8:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	885b      	ldrh	r3, [r3, #2]
 800fbee:	4618      	mov	r0, r3
 800fbf0:	f7ff fed8 	bl	800f9a4 <ptr_to_mem>
 800fbf4:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	881b      	ldrh	r3, [r3, #0]
 800fbfa:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800fbfe:	d818      	bhi.n	800fc32 <mem_link_valid+0x66>
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	885b      	ldrh	r3, [r3, #2]
 800fc04:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800fc08:	d813      	bhi.n	800fc32 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800fc0e:	8afa      	ldrh	r2, [r7, #22]
 800fc10:	429a      	cmp	r2, r3
 800fc12:	d004      	beq.n	800fc1e <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800fc14:	68fb      	ldr	r3, [r7, #12]
 800fc16:	881b      	ldrh	r3, [r3, #0]
 800fc18:	8afa      	ldrh	r2, [r7, #22]
 800fc1a:	429a      	cmp	r2, r3
 800fc1c:	d109      	bne.n	800fc32 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800fc1e:	4b08      	ldr	r3, [pc, #32]	@ (800fc40 <mem_link_valid+0x74>)
 800fc20:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800fc22:	693a      	ldr	r2, [r7, #16]
 800fc24:	429a      	cmp	r2, r3
 800fc26:	d006      	beq.n	800fc36 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800fc28:	693b      	ldr	r3, [r7, #16]
 800fc2a:	885b      	ldrh	r3, [r3, #2]
 800fc2c:	8afa      	ldrh	r2, [r7, #22]
 800fc2e:	429a      	cmp	r2, r3
 800fc30:	d001      	beq.n	800fc36 <mem_link_valid+0x6a>
    return 0;
 800fc32:	2300      	movs	r3, #0
 800fc34:	e000      	b.n	800fc38 <mem_link_valid+0x6c>
  }
  return 1;
 800fc36:	2301      	movs	r3, #1
}
 800fc38:	4618      	mov	r0, r3
 800fc3a:	3718      	adds	r7, #24
 800fc3c:	46bd      	mov	sp, r7
 800fc3e:	bd80      	pop	{r7, pc}
 800fc40:	2000b30c 	.word	0x2000b30c

0800fc44 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800fc44:	b580      	push	{r7, lr}
 800fc46:	b088      	sub	sp, #32
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d070      	beq.n	800fd34 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	f003 0303 	and.w	r3, r3, #3
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d00d      	beq.n	800fc78 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800fc5c:	4b37      	ldr	r3, [pc, #220]	@ (800fd3c <mem_free+0xf8>)
 800fc5e:	f240 2273 	movw	r2, #627	@ 0x273
 800fc62:	4937      	ldr	r1, [pc, #220]	@ (800fd40 <mem_free+0xfc>)
 800fc64:	4837      	ldr	r0, [pc, #220]	@ (800fd44 <mem_free+0x100>)
 800fc66:	f00d fa03 	bl	801d070 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800fc6a:	f00d f825 	bl	801ccb8 <sys_arch_protect>
 800fc6e:	60f8      	str	r0, [r7, #12]
 800fc70:	68f8      	ldr	r0, [r7, #12]
 800fc72:	f00d f82f 	bl	801ccd4 <sys_arch_unprotect>
    return;
 800fc76:	e05e      	b.n	800fd36 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	3b08      	subs	r3, #8
 800fc7c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800fc7e:	4b32      	ldr	r3, [pc, #200]	@ (800fd48 <mem_free+0x104>)
 800fc80:	681b      	ldr	r3, [r3, #0]
 800fc82:	69fa      	ldr	r2, [r7, #28]
 800fc84:	429a      	cmp	r2, r3
 800fc86:	d306      	bcc.n	800fc96 <mem_free+0x52>
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	f103 020c 	add.w	r2, r3, #12
 800fc8e:	4b2f      	ldr	r3, [pc, #188]	@ (800fd4c <mem_free+0x108>)
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	429a      	cmp	r2, r3
 800fc94:	d90d      	bls.n	800fcb2 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800fc96:	4b29      	ldr	r3, [pc, #164]	@ (800fd3c <mem_free+0xf8>)
 800fc98:	f240 227f 	movw	r2, #639	@ 0x27f
 800fc9c:	492c      	ldr	r1, [pc, #176]	@ (800fd50 <mem_free+0x10c>)
 800fc9e:	4829      	ldr	r0, [pc, #164]	@ (800fd44 <mem_free+0x100>)
 800fca0:	f00d f9e6 	bl	801d070 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800fca4:	f00d f808 	bl	801ccb8 <sys_arch_protect>
 800fca8:	6138      	str	r0, [r7, #16]
 800fcaa:	6938      	ldr	r0, [r7, #16]
 800fcac:	f00d f812 	bl	801ccd4 <sys_arch_unprotect>
    return;
 800fcb0:	e041      	b.n	800fd36 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800fcb2:	4828      	ldr	r0, [pc, #160]	@ (800fd54 <mem_free+0x110>)
 800fcb4:	f00c ffbe 	bl	801cc34 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800fcb8:	69fb      	ldr	r3, [r7, #28]
 800fcba:	791b      	ldrb	r3, [r3, #4]
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	d110      	bne.n	800fce2 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800fcc0:	4b1e      	ldr	r3, [pc, #120]	@ (800fd3c <mem_free+0xf8>)
 800fcc2:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800fcc6:	4924      	ldr	r1, [pc, #144]	@ (800fd58 <mem_free+0x114>)
 800fcc8:	481e      	ldr	r0, [pc, #120]	@ (800fd44 <mem_free+0x100>)
 800fcca:	f00d f9d1 	bl	801d070 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800fcce:	4821      	ldr	r0, [pc, #132]	@ (800fd54 <mem_free+0x110>)
 800fcd0:	f00c ffbf 	bl	801cc52 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800fcd4:	f00c fff0 	bl	801ccb8 <sys_arch_protect>
 800fcd8:	6178      	str	r0, [r7, #20]
 800fcda:	6978      	ldr	r0, [r7, #20]
 800fcdc:	f00c fffa 	bl	801ccd4 <sys_arch_unprotect>
    return;
 800fce0:	e029      	b.n	800fd36 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800fce2:	69f8      	ldr	r0, [r7, #28]
 800fce4:	f7ff ff72 	bl	800fbcc <mem_link_valid>
 800fce8:	4603      	mov	r3, r0
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d110      	bne.n	800fd10 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800fcee:	4b13      	ldr	r3, [pc, #76]	@ (800fd3c <mem_free+0xf8>)
 800fcf0:	f240 2295 	movw	r2, #661	@ 0x295
 800fcf4:	4919      	ldr	r1, [pc, #100]	@ (800fd5c <mem_free+0x118>)
 800fcf6:	4813      	ldr	r0, [pc, #76]	@ (800fd44 <mem_free+0x100>)
 800fcf8:	f00d f9ba 	bl	801d070 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800fcfc:	4815      	ldr	r0, [pc, #84]	@ (800fd54 <mem_free+0x110>)
 800fcfe:	f00c ffa8 	bl	801cc52 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800fd02:	f00c ffd9 	bl	801ccb8 <sys_arch_protect>
 800fd06:	61b8      	str	r0, [r7, #24]
 800fd08:	69b8      	ldr	r0, [r7, #24]
 800fd0a:	f00c ffe3 	bl	801ccd4 <sys_arch_unprotect>
    return;
 800fd0e:	e012      	b.n	800fd36 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800fd10:	69fb      	ldr	r3, [r7, #28]
 800fd12:	2200      	movs	r2, #0
 800fd14:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800fd16:	4b12      	ldr	r3, [pc, #72]	@ (800fd60 <mem_free+0x11c>)
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	69fa      	ldr	r2, [r7, #28]
 800fd1c:	429a      	cmp	r2, r3
 800fd1e:	d202      	bcs.n	800fd26 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800fd20:	4a0f      	ldr	r2, [pc, #60]	@ (800fd60 <mem_free+0x11c>)
 800fd22:	69fb      	ldr	r3, [r7, #28]
 800fd24:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800fd26:	69f8      	ldr	r0, [r7, #28]
 800fd28:	f7ff fe60 	bl	800f9ec <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800fd2c:	4809      	ldr	r0, [pc, #36]	@ (800fd54 <mem_free+0x110>)
 800fd2e:	f00c ff90 	bl	801cc52 <sys_mutex_unlock>
 800fd32:	e000      	b.n	800fd36 <mem_free+0xf2>
    return;
 800fd34:	bf00      	nop
}
 800fd36:	3720      	adds	r7, #32
 800fd38:	46bd      	mov	sp, r7
 800fd3a:	bd80      	pop	{r7, pc}
 800fd3c:	0801f438 	.word	0x0801f438
 800fd40:	0801f528 	.word	0x0801f528
 800fd44:	0801f480 	.word	0x0801f480
 800fd48:	2000b308 	.word	0x2000b308
 800fd4c:	2000b30c 	.word	0x2000b30c
 800fd50:	0801f54c 	.word	0x0801f54c
 800fd54:	2000b310 	.word	0x2000b310
 800fd58:	0801f568 	.word	0x0801f568
 800fd5c:	0801f590 	.word	0x0801f590
 800fd60:	2000b314 	.word	0x2000b314

0800fd64 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800fd64:	b580      	push	{r7, lr}
 800fd66:	b088      	sub	sp, #32
 800fd68:	af00      	add	r7, sp, #0
 800fd6a:	6078      	str	r0, [r7, #4]
 800fd6c:	460b      	mov	r3, r1
 800fd6e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800fd70:	887b      	ldrh	r3, [r7, #2]
 800fd72:	3303      	adds	r3, #3
 800fd74:	b29b      	uxth	r3, r3
 800fd76:	f023 0303 	bic.w	r3, r3, #3
 800fd7a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800fd7c:	8bfb      	ldrh	r3, [r7, #30]
 800fd7e:	2b0b      	cmp	r3, #11
 800fd80:	d801      	bhi.n	800fd86 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800fd82:	230c      	movs	r3, #12
 800fd84:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800fd86:	8bfb      	ldrh	r3, [r7, #30]
 800fd88:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800fd8c:	d803      	bhi.n	800fd96 <mem_trim+0x32>
 800fd8e:	8bfa      	ldrh	r2, [r7, #30]
 800fd90:	887b      	ldrh	r3, [r7, #2]
 800fd92:	429a      	cmp	r2, r3
 800fd94:	d201      	bcs.n	800fd9a <mem_trim+0x36>
    return NULL;
 800fd96:	2300      	movs	r3, #0
 800fd98:	e0d8      	b.n	800ff4c <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800fd9a:	4b6e      	ldr	r3, [pc, #440]	@ (800ff54 <mem_trim+0x1f0>)
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	687a      	ldr	r2, [r7, #4]
 800fda0:	429a      	cmp	r2, r3
 800fda2:	d304      	bcc.n	800fdae <mem_trim+0x4a>
 800fda4:	4b6c      	ldr	r3, [pc, #432]	@ (800ff58 <mem_trim+0x1f4>)
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	687a      	ldr	r2, [r7, #4]
 800fdaa:	429a      	cmp	r2, r3
 800fdac:	d306      	bcc.n	800fdbc <mem_trim+0x58>
 800fdae:	4b6b      	ldr	r3, [pc, #428]	@ (800ff5c <mem_trim+0x1f8>)
 800fdb0:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800fdb4:	496a      	ldr	r1, [pc, #424]	@ (800ff60 <mem_trim+0x1fc>)
 800fdb6:	486b      	ldr	r0, [pc, #428]	@ (800ff64 <mem_trim+0x200>)
 800fdb8:	f00d f95a 	bl	801d070 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800fdbc:	4b65      	ldr	r3, [pc, #404]	@ (800ff54 <mem_trim+0x1f0>)
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	687a      	ldr	r2, [r7, #4]
 800fdc2:	429a      	cmp	r2, r3
 800fdc4:	d304      	bcc.n	800fdd0 <mem_trim+0x6c>
 800fdc6:	4b64      	ldr	r3, [pc, #400]	@ (800ff58 <mem_trim+0x1f4>)
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	687a      	ldr	r2, [r7, #4]
 800fdcc:	429a      	cmp	r2, r3
 800fdce:	d307      	bcc.n	800fde0 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800fdd0:	f00c ff72 	bl	801ccb8 <sys_arch_protect>
 800fdd4:	60b8      	str	r0, [r7, #8]
 800fdd6:	68b8      	ldr	r0, [r7, #8]
 800fdd8:	f00c ff7c 	bl	801ccd4 <sys_arch_unprotect>
    return rmem;
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	e0b5      	b.n	800ff4c <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	3b08      	subs	r3, #8
 800fde4:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800fde6:	69b8      	ldr	r0, [r7, #24]
 800fde8:	f7ff fdee 	bl	800f9c8 <mem_to_ptr>
 800fdec:	4603      	mov	r3, r0
 800fdee:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800fdf0:	69bb      	ldr	r3, [r7, #24]
 800fdf2:	881a      	ldrh	r2, [r3, #0]
 800fdf4:	8afb      	ldrh	r3, [r7, #22]
 800fdf6:	1ad3      	subs	r3, r2, r3
 800fdf8:	b29b      	uxth	r3, r3
 800fdfa:	3b08      	subs	r3, #8
 800fdfc:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800fdfe:	8bfa      	ldrh	r2, [r7, #30]
 800fe00:	8abb      	ldrh	r3, [r7, #20]
 800fe02:	429a      	cmp	r2, r3
 800fe04:	d906      	bls.n	800fe14 <mem_trim+0xb0>
 800fe06:	4b55      	ldr	r3, [pc, #340]	@ (800ff5c <mem_trim+0x1f8>)
 800fe08:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800fe0c:	4956      	ldr	r1, [pc, #344]	@ (800ff68 <mem_trim+0x204>)
 800fe0e:	4855      	ldr	r0, [pc, #340]	@ (800ff64 <mem_trim+0x200>)
 800fe10:	f00d f92e 	bl	801d070 <iprintf>
  if (newsize > size) {
 800fe14:	8bfa      	ldrh	r2, [r7, #30]
 800fe16:	8abb      	ldrh	r3, [r7, #20]
 800fe18:	429a      	cmp	r2, r3
 800fe1a:	d901      	bls.n	800fe20 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800fe1c:	2300      	movs	r3, #0
 800fe1e:	e095      	b.n	800ff4c <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800fe20:	8bfa      	ldrh	r2, [r7, #30]
 800fe22:	8abb      	ldrh	r3, [r7, #20]
 800fe24:	429a      	cmp	r2, r3
 800fe26:	d101      	bne.n	800fe2c <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	e08f      	b.n	800ff4c <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800fe2c:	484f      	ldr	r0, [pc, #316]	@ (800ff6c <mem_trim+0x208>)
 800fe2e:	f00c ff01 	bl	801cc34 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800fe32:	69bb      	ldr	r3, [r7, #24]
 800fe34:	881b      	ldrh	r3, [r3, #0]
 800fe36:	4618      	mov	r0, r3
 800fe38:	f7ff fdb4 	bl	800f9a4 <ptr_to_mem>
 800fe3c:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800fe3e:	693b      	ldr	r3, [r7, #16]
 800fe40:	791b      	ldrb	r3, [r3, #4]
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d13f      	bne.n	800fec6 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800fe46:	69bb      	ldr	r3, [r7, #24]
 800fe48:	881b      	ldrh	r3, [r3, #0]
 800fe4a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800fe4e:	d106      	bne.n	800fe5e <mem_trim+0xfa>
 800fe50:	4b42      	ldr	r3, [pc, #264]	@ (800ff5c <mem_trim+0x1f8>)
 800fe52:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800fe56:	4946      	ldr	r1, [pc, #280]	@ (800ff70 <mem_trim+0x20c>)
 800fe58:	4842      	ldr	r0, [pc, #264]	@ (800ff64 <mem_trim+0x200>)
 800fe5a:	f00d f909 	bl	801d070 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800fe5e:	693b      	ldr	r3, [r7, #16]
 800fe60:	881b      	ldrh	r3, [r3, #0]
 800fe62:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800fe64:	8afa      	ldrh	r2, [r7, #22]
 800fe66:	8bfb      	ldrh	r3, [r7, #30]
 800fe68:	4413      	add	r3, r2
 800fe6a:	b29b      	uxth	r3, r3
 800fe6c:	3308      	adds	r3, #8
 800fe6e:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800fe70:	4b40      	ldr	r3, [pc, #256]	@ (800ff74 <mem_trim+0x210>)
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	693a      	ldr	r2, [r7, #16]
 800fe76:	429a      	cmp	r2, r3
 800fe78:	d106      	bne.n	800fe88 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800fe7a:	89fb      	ldrh	r3, [r7, #14]
 800fe7c:	4618      	mov	r0, r3
 800fe7e:	f7ff fd91 	bl	800f9a4 <ptr_to_mem>
 800fe82:	4603      	mov	r3, r0
 800fe84:	4a3b      	ldr	r2, [pc, #236]	@ (800ff74 <mem_trim+0x210>)
 800fe86:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800fe88:	89fb      	ldrh	r3, [r7, #14]
 800fe8a:	4618      	mov	r0, r3
 800fe8c:	f7ff fd8a 	bl	800f9a4 <ptr_to_mem>
 800fe90:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800fe92:	693b      	ldr	r3, [r7, #16]
 800fe94:	2200      	movs	r2, #0
 800fe96:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800fe98:	693b      	ldr	r3, [r7, #16]
 800fe9a:	89ba      	ldrh	r2, [r7, #12]
 800fe9c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800fe9e:	693b      	ldr	r3, [r7, #16]
 800fea0:	8afa      	ldrh	r2, [r7, #22]
 800fea2:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800fea4:	69bb      	ldr	r3, [r7, #24]
 800fea6:	89fa      	ldrh	r2, [r7, #14]
 800fea8:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800feaa:	693b      	ldr	r3, [r7, #16]
 800feac:	881b      	ldrh	r3, [r3, #0]
 800feae:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800feb2:	d047      	beq.n	800ff44 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800feb4:	693b      	ldr	r3, [r7, #16]
 800feb6:	881b      	ldrh	r3, [r3, #0]
 800feb8:	4618      	mov	r0, r3
 800feba:	f7ff fd73 	bl	800f9a4 <ptr_to_mem>
 800febe:	4602      	mov	r2, r0
 800fec0:	89fb      	ldrh	r3, [r7, #14]
 800fec2:	8053      	strh	r3, [r2, #2]
 800fec4:	e03e      	b.n	800ff44 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800fec6:	8bfb      	ldrh	r3, [r7, #30]
 800fec8:	f103 0214 	add.w	r2, r3, #20
 800fecc:	8abb      	ldrh	r3, [r7, #20]
 800fece:	429a      	cmp	r2, r3
 800fed0:	d838      	bhi.n	800ff44 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800fed2:	8afa      	ldrh	r2, [r7, #22]
 800fed4:	8bfb      	ldrh	r3, [r7, #30]
 800fed6:	4413      	add	r3, r2
 800fed8:	b29b      	uxth	r3, r3
 800feda:	3308      	adds	r3, #8
 800fedc:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800fede:	69bb      	ldr	r3, [r7, #24]
 800fee0:	881b      	ldrh	r3, [r3, #0]
 800fee2:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800fee6:	d106      	bne.n	800fef6 <mem_trim+0x192>
 800fee8:	4b1c      	ldr	r3, [pc, #112]	@ (800ff5c <mem_trim+0x1f8>)
 800feea:	f240 3216 	movw	r2, #790	@ 0x316
 800feee:	4920      	ldr	r1, [pc, #128]	@ (800ff70 <mem_trim+0x20c>)
 800fef0:	481c      	ldr	r0, [pc, #112]	@ (800ff64 <mem_trim+0x200>)
 800fef2:	f00d f8bd 	bl	801d070 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800fef6:	89fb      	ldrh	r3, [r7, #14]
 800fef8:	4618      	mov	r0, r3
 800fefa:	f7ff fd53 	bl	800f9a4 <ptr_to_mem>
 800fefe:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800ff00:	4b1c      	ldr	r3, [pc, #112]	@ (800ff74 <mem_trim+0x210>)
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	693a      	ldr	r2, [r7, #16]
 800ff06:	429a      	cmp	r2, r3
 800ff08:	d202      	bcs.n	800ff10 <mem_trim+0x1ac>
      lfree = mem2;
 800ff0a:	4a1a      	ldr	r2, [pc, #104]	@ (800ff74 <mem_trim+0x210>)
 800ff0c:	693b      	ldr	r3, [r7, #16]
 800ff0e:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800ff10:	693b      	ldr	r3, [r7, #16]
 800ff12:	2200      	movs	r2, #0
 800ff14:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800ff16:	69bb      	ldr	r3, [r7, #24]
 800ff18:	881a      	ldrh	r2, [r3, #0]
 800ff1a:	693b      	ldr	r3, [r7, #16]
 800ff1c:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800ff1e:	693b      	ldr	r3, [r7, #16]
 800ff20:	8afa      	ldrh	r2, [r7, #22]
 800ff22:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800ff24:	69bb      	ldr	r3, [r7, #24]
 800ff26:	89fa      	ldrh	r2, [r7, #14]
 800ff28:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ff2a:	693b      	ldr	r3, [r7, #16]
 800ff2c:	881b      	ldrh	r3, [r3, #0]
 800ff2e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800ff32:	d007      	beq.n	800ff44 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800ff34:	693b      	ldr	r3, [r7, #16]
 800ff36:	881b      	ldrh	r3, [r3, #0]
 800ff38:	4618      	mov	r0, r3
 800ff3a:	f7ff fd33 	bl	800f9a4 <ptr_to_mem>
 800ff3e:	4602      	mov	r2, r0
 800ff40:	89fb      	ldrh	r3, [r7, #14]
 800ff42:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800ff44:	4809      	ldr	r0, [pc, #36]	@ (800ff6c <mem_trim+0x208>)
 800ff46:	f00c fe84 	bl	801cc52 <sys_mutex_unlock>
  return rmem;
 800ff4a:	687b      	ldr	r3, [r7, #4]
}
 800ff4c:	4618      	mov	r0, r3
 800ff4e:	3720      	adds	r7, #32
 800ff50:	46bd      	mov	sp, r7
 800ff52:	bd80      	pop	{r7, pc}
 800ff54:	2000b308 	.word	0x2000b308
 800ff58:	2000b30c 	.word	0x2000b30c
 800ff5c:	0801f438 	.word	0x0801f438
 800ff60:	0801f5c4 	.word	0x0801f5c4
 800ff64:	0801f480 	.word	0x0801f480
 800ff68:	0801f5dc 	.word	0x0801f5dc
 800ff6c:	2000b310 	.word	0x2000b310
 800ff70:	0801f5fc 	.word	0x0801f5fc
 800ff74:	2000b314 	.word	0x2000b314

0800ff78 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800ff78:	b580      	push	{r7, lr}
 800ff7a:	b088      	sub	sp, #32
 800ff7c:	af00      	add	r7, sp, #0
 800ff7e:	4603      	mov	r3, r0
 800ff80:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800ff82:	88fb      	ldrh	r3, [r7, #6]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d101      	bne.n	800ff8c <mem_malloc+0x14>
    return NULL;
 800ff88:	2300      	movs	r3, #0
 800ff8a:	e0e2      	b.n	8010152 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800ff8c:	88fb      	ldrh	r3, [r7, #6]
 800ff8e:	3303      	adds	r3, #3
 800ff90:	b29b      	uxth	r3, r3
 800ff92:	f023 0303 	bic.w	r3, r3, #3
 800ff96:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800ff98:	8bbb      	ldrh	r3, [r7, #28]
 800ff9a:	2b0b      	cmp	r3, #11
 800ff9c:	d801      	bhi.n	800ffa2 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800ff9e:	230c      	movs	r3, #12
 800ffa0:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800ffa2:	8bbb      	ldrh	r3, [r7, #28]
 800ffa4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800ffa8:	d803      	bhi.n	800ffb2 <mem_malloc+0x3a>
 800ffaa:	8bba      	ldrh	r2, [r7, #28]
 800ffac:	88fb      	ldrh	r3, [r7, #6]
 800ffae:	429a      	cmp	r2, r3
 800ffb0:	d201      	bcs.n	800ffb6 <mem_malloc+0x3e>
    return NULL;
 800ffb2:	2300      	movs	r3, #0
 800ffb4:	e0cd      	b.n	8010152 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800ffb6:	4869      	ldr	r0, [pc, #420]	@ (801015c <mem_malloc+0x1e4>)
 800ffb8:	f00c fe3c 	bl	801cc34 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ffbc:	4b68      	ldr	r3, [pc, #416]	@ (8010160 <mem_malloc+0x1e8>)
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	4618      	mov	r0, r3
 800ffc2:	f7ff fd01 	bl	800f9c8 <mem_to_ptr>
 800ffc6:	4603      	mov	r3, r0
 800ffc8:	83fb      	strh	r3, [r7, #30]
 800ffca:	e0b7      	b.n	801013c <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800ffcc:	8bfb      	ldrh	r3, [r7, #30]
 800ffce:	4618      	mov	r0, r3
 800ffd0:	f7ff fce8 	bl	800f9a4 <ptr_to_mem>
 800ffd4:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800ffd6:	697b      	ldr	r3, [r7, #20]
 800ffd8:	791b      	ldrb	r3, [r3, #4]
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	f040 80a7 	bne.w	801012e <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800ffe0:	697b      	ldr	r3, [r7, #20]
 800ffe2:	881b      	ldrh	r3, [r3, #0]
 800ffe4:	461a      	mov	r2, r3
 800ffe6:	8bfb      	ldrh	r3, [r7, #30]
 800ffe8:	1ad3      	subs	r3, r2, r3
 800ffea:	f1a3 0208 	sub.w	r2, r3, #8
 800ffee:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800fff0:	429a      	cmp	r2, r3
 800fff2:	f0c0 809c 	bcc.w	801012e <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800fff6:	697b      	ldr	r3, [r7, #20]
 800fff8:	881b      	ldrh	r3, [r3, #0]
 800fffa:	461a      	mov	r2, r3
 800fffc:	8bfb      	ldrh	r3, [r7, #30]
 800fffe:	1ad3      	subs	r3, r2, r3
 8010000:	f1a3 0208 	sub.w	r2, r3, #8
 8010004:	8bbb      	ldrh	r3, [r7, #28]
 8010006:	3314      	adds	r3, #20
 8010008:	429a      	cmp	r2, r3
 801000a:	d333      	bcc.n	8010074 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 801000c:	8bfa      	ldrh	r2, [r7, #30]
 801000e:	8bbb      	ldrh	r3, [r7, #28]
 8010010:	4413      	add	r3, r2
 8010012:	b29b      	uxth	r3, r3
 8010014:	3308      	adds	r3, #8
 8010016:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8010018:	8a7b      	ldrh	r3, [r7, #18]
 801001a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801001e:	d106      	bne.n	801002e <mem_malloc+0xb6>
 8010020:	4b50      	ldr	r3, [pc, #320]	@ (8010164 <mem_malloc+0x1ec>)
 8010022:	f240 3287 	movw	r2, #903	@ 0x387
 8010026:	4950      	ldr	r1, [pc, #320]	@ (8010168 <mem_malloc+0x1f0>)
 8010028:	4850      	ldr	r0, [pc, #320]	@ (801016c <mem_malloc+0x1f4>)
 801002a:	f00d f821 	bl	801d070 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 801002e:	8a7b      	ldrh	r3, [r7, #18]
 8010030:	4618      	mov	r0, r3
 8010032:	f7ff fcb7 	bl	800f9a4 <ptr_to_mem>
 8010036:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	2200      	movs	r2, #0
 801003c:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 801003e:	697b      	ldr	r3, [r7, #20]
 8010040:	881a      	ldrh	r2, [r3, #0]
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	8bfa      	ldrh	r2, [r7, #30]
 801004a:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 801004c:	697b      	ldr	r3, [r7, #20]
 801004e:	8a7a      	ldrh	r2, [r7, #18]
 8010050:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8010052:	697b      	ldr	r3, [r7, #20]
 8010054:	2201      	movs	r2, #1
 8010056:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	881b      	ldrh	r3, [r3, #0]
 801005c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8010060:	d00b      	beq.n	801007a <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	881b      	ldrh	r3, [r3, #0]
 8010066:	4618      	mov	r0, r3
 8010068:	f7ff fc9c 	bl	800f9a4 <ptr_to_mem>
 801006c:	4602      	mov	r2, r0
 801006e:	8a7b      	ldrh	r3, [r7, #18]
 8010070:	8053      	strh	r3, [r2, #2]
 8010072:	e002      	b.n	801007a <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8010074:	697b      	ldr	r3, [r7, #20]
 8010076:	2201      	movs	r2, #1
 8010078:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 801007a:	4b39      	ldr	r3, [pc, #228]	@ (8010160 <mem_malloc+0x1e8>)
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	697a      	ldr	r2, [r7, #20]
 8010080:	429a      	cmp	r2, r3
 8010082:	d127      	bne.n	80100d4 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8010084:	4b36      	ldr	r3, [pc, #216]	@ (8010160 <mem_malloc+0x1e8>)
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 801008a:	e005      	b.n	8010098 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 801008c:	69bb      	ldr	r3, [r7, #24]
 801008e:	881b      	ldrh	r3, [r3, #0]
 8010090:	4618      	mov	r0, r3
 8010092:	f7ff fc87 	bl	800f9a4 <ptr_to_mem>
 8010096:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8010098:	69bb      	ldr	r3, [r7, #24]
 801009a:	791b      	ldrb	r3, [r3, #4]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d004      	beq.n	80100aa <mem_malloc+0x132>
 80100a0:	4b33      	ldr	r3, [pc, #204]	@ (8010170 <mem_malloc+0x1f8>)
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	69ba      	ldr	r2, [r7, #24]
 80100a6:	429a      	cmp	r2, r3
 80100a8:	d1f0      	bne.n	801008c <mem_malloc+0x114>
          }
          lfree = cur;
 80100aa:	4a2d      	ldr	r2, [pc, #180]	@ (8010160 <mem_malloc+0x1e8>)
 80100ac:	69bb      	ldr	r3, [r7, #24]
 80100ae:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 80100b0:	4b2b      	ldr	r3, [pc, #172]	@ (8010160 <mem_malloc+0x1e8>)
 80100b2:	681a      	ldr	r2, [r3, #0]
 80100b4:	4b2e      	ldr	r3, [pc, #184]	@ (8010170 <mem_malloc+0x1f8>)
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	429a      	cmp	r2, r3
 80100ba:	d00b      	beq.n	80100d4 <mem_malloc+0x15c>
 80100bc:	4b28      	ldr	r3, [pc, #160]	@ (8010160 <mem_malloc+0x1e8>)
 80100be:	681b      	ldr	r3, [r3, #0]
 80100c0:	791b      	ldrb	r3, [r3, #4]
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d006      	beq.n	80100d4 <mem_malloc+0x15c>
 80100c6:	4b27      	ldr	r3, [pc, #156]	@ (8010164 <mem_malloc+0x1ec>)
 80100c8:	f240 32b5 	movw	r2, #949	@ 0x3b5
 80100cc:	4929      	ldr	r1, [pc, #164]	@ (8010174 <mem_malloc+0x1fc>)
 80100ce:	4827      	ldr	r0, [pc, #156]	@ (801016c <mem_malloc+0x1f4>)
 80100d0:	f00c ffce 	bl	801d070 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 80100d4:	4821      	ldr	r0, [pc, #132]	@ (801015c <mem_malloc+0x1e4>)
 80100d6:	f00c fdbc 	bl	801cc52 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80100da:	8bba      	ldrh	r2, [r7, #28]
 80100dc:	697b      	ldr	r3, [r7, #20]
 80100de:	4413      	add	r3, r2
 80100e0:	3308      	adds	r3, #8
 80100e2:	4a23      	ldr	r2, [pc, #140]	@ (8010170 <mem_malloc+0x1f8>)
 80100e4:	6812      	ldr	r2, [r2, #0]
 80100e6:	4293      	cmp	r3, r2
 80100e8:	d906      	bls.n	80100f8 <mem_malloc+0x180>
 80100ea:	4b1e      	ldr	r3, [pc, #120]	@ (8010164 <mem_malloc+0x1ec>)
 80100ec:	f240 32b9 	movw	r2, #953	@ 0x3b9
 80100f0:	4921      	ldr	r1, [pc, #132]	@ (8010178 <mem_malloc+0x200>)
 80100f2:	481e      	ldr	r0, [pc, #120]	@ (801016c <mem_malloc+0x1f4>)
 80100f4:	f00c ffbc 	bl	801d070 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80100f8:	697b      	ldr	r3, [r7, #20]
 80100fa:	f003 0303 	and.w	r3, r3, #3
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d006      	beq.n	8010110 <mem_malloc+0x198>
 8010102:	4b18      	ldr	r3, [pc, #96]	@ (8010164 <mem_malloc+0x1ec>)
 8010104:	f240 32bb 	movw	r2, #955	@ 0x3bb
 8010108:	491c      	ldr	r1, [pc, #112]	@ (801017c <mem_malloc+0x204>)
 801010a:	4818      	ldr	r0, [pc, #96]	@ (801016c <mem_malloc+0x1f4>)
 801010c:	f00c ffb0 	bl	801d070 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8010110:	697b      	ldr	r3, [r7, #20]
 8010112:	f003 0303 	and.w	r3, r3, #3
 8010116:	2b00      	cmp	r3, #0
 8010118:	d006      	beq.n	8010128 <mem_malloc+0x1b0>
 801011a:	4b12      	ldr	r3, [pc, #72]	@ (8010164 <mem_malloc+0x1ec>)
 801011c:	f240 32bd 	movw	r2, #957	@ 0x3bd
 8010120:	4917      	ldr	r1, [pc, #92]	@ (8010180 <mem_malloc+0x208>)
 8010122:	4812      	ldr	r0, [pc, #72]	@ (801016c <mem_malloc+0x1f4>)
 8010124:	f00c ffa4 	bl	801d070 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8010128:	697b      	ldr	r3, [r7, #20]
 801012a:	3308      	adds	r3, #8
 801012c:	e011      	b.n	8010152 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 801012e:	8bfb      	ldrh	r3, [r7, #30]
 8010130:	4618      	mov	r0, r3
 8010132:	f7ff fc37 	bl	800f9a4 <ptr_to_mem>
 8010136:	4603      	mov	r3, r0
 8010138:	881b      	ldrh	r3, [r3, #0]
 801013a:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801013c:	8bfa      	ldrh	r2, [r7, #30]
 801013e:	8bbb      	ldrh	r3, [r7, #28]
 8010140:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 8010144:	429a      	cmp	r2, r3
 8010146:	f4ff af41 	bcc.w	800ffcc <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 801014a:	4804      	ldr	r0, [pc, #16]	@ (801015c <mem_malloc+0x1e4>)
 801014c:	f00c fd81 	bl	801cc52 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8010150:	2300      	movs	r3, #0
}
 8010152:	4618      	mov	r0, r3
 8010154:	3720      	adds	r7, #32
 8010156:	46bd      	mov	sp, r7
 8010158:	bd80      	pop	{r7, pc}
 801015a:	bf00      	nop
 801015c:	2000b310 	.word	0x2000b310
 8010160:	2000b314 	.word	0x2000b314
 8010164:	0801f438 	.word	0x0801f438
 8010168:	0801f5fc 	.word	0x0801f5fc
 801016c:	0801f480 	.word	0x0801f480
 8010170:	2000b30c 	.word	0x2000b30c
 8010174:	0801f610 	.word	0x0801f610
 8010178:	0801f62c 	.word	0x0801f62c
 801017c:	0801f65c 	.word	0x0801f65c
 8010180:	0801f68c 	.word	0x0801f68c

08010184 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8010184:	b480      	push	{r7}
 8010186:	b085      	sub	sp, #20
 8010188:	af00      	add	r7, sp, #0
 801018a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	689b      	ldr	r3, [r3, #8]
 8010190:	2200      	movs	r2, #0
 8010192:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	685b      	ldr	r3, [r3, #4]
 8010198:	3303      	adds	r3, #3
 801019a:	f023 0303 	bic.w	r3, r3, #3
 801019e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 80101a0:	2300      	movs	r3, #0
 80101a2:	60fb      	str	r3, [r7, #12]
 80101a4:	e011      	b.n	80101ca <memp_init_pool+0x46>
    memp->next = *desc->tab;
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	689b      	ldr	r3, [r3, #8]
 80101aa:	681a      	ldr	r2, [r3, #0]
 80101ac:	68bb      	ldr	r3, [r7, #8]
 80101ae:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	689b      	ldr	r3, [r3, #8]
 80101b4:	68ba      	ldr	r2, [r7, #8]
 80101b6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	881b      	ldrh	r3, [r3, #0]
 80101bc:	461a      	mov	r2, r3
 80101be:	68bb      	ldr	r3, [r7, #8]
 80101c0:	4413      	add	r3, r2
 80101c2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 80101c4:	68fb      	ldr	r3, [r7, #12]
 80101c6:	3301      	adds	r3, #1
 80101c8:	60fb      	str	r3, [r7, #12]
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	885b      	ldrh	r3, [r3, #2]
 80101ce:	461a      	mov	r2, r3
 80101d0:	68fb      	ldr	r3, [r7, #12]
 80101d2:	4293      	cmp	r3, r2
 80101d4:	dbe7      	blt.n	80101a6 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 80101d6:	bf00      	nop
 80101d8:	bf00      	nop
 80101da:	3714      	adds	r7, #20
 80101dc:	46bd      	mov	sp, r7
 80101de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101e2:	4770      	bx	lr

080101e4 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80101e4:	b580      	push	{r7, lr}
 80101e6:	b082      	sub	sp, #8
 80101e8:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80101ea:	2300      	movs	r3, #0
 80101ec:	80fb      	strh	r3, [r7, #6]
 80101ee:	e009      	b.n	8010204 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80101f0:	88fb      	ldrh	r3, [r7, #6]
 80101f2:	4a08      	ldr	r2, [pc, #32]	@ (8010214 <memp_init+0x30>)
 80101f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80101f8:	4618      	mov	r0, r3
 80101fa:	f7ff ffc3 	bl	8010184 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80101fe:	88fb      	ldrh	r3, [r7, #6]
 8010200:	3301      	adds	r3, #1
 8010202:	80fb      	strh	r3, [r7, #6]
 8010204:	88fb      	ldrh	r3, [r7, #6]
 8010206:	2b0c      	cmp	r3, #12
 8010208:	d9f2      	bls.n	80101f0 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 801020a:	bf00      	nop
 801020c:	bf00      	nop
 801020e:	3708      	adds	r7, #8
 8010210:	46bd      	mov	sp, r7
 8010212:	bd80      	pop	{r7, pc}
 8010214:	08022290 	.word	0x08022290

08010218 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8010218:	b580      	push	{r7, lr}
 801021a:	b084      	sub	sp, #16
 801021c:	af00      	add	r7, sp, #0
 801021e:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8010220:	f00c fd4a 	bl	801ccb8 <sys_arch_protect>
 8010224:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	689b      	ldr	r3, [r3, #8]
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 801022e:	68bb      	ldr	r3, [r7, #8]
 8010230:	2b00      	cmp	r3, #0
 8010232:	d015      	beq.n	8010260 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	689b      	ldr	r3, [r3, #8]
 8010238:	68ba      	ldr	r2, [r7, #8]
 801023a:	6812      	ldr	r2, [r2, #0]
 801023c:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801023e:	68bb      	ldr	r3, [r7, #8]
 8010240:	f003 0303 	and.w	r3, r3, #3
 8010244:	2b00      	cmp	r3, #0
 8010246:	d006      	beq.n	8010256 <do_memp_malloc_pool+0x3e>
 8010248:	4b09      	ldr	r3, [pc, #36]	@ (8010270 <do_memp_malloc_pool+0x58>)
 801024a:	f44f 728c 	mov.w	r2, #280	@ 0x118
 801024e:	4909      	ldr	r1, [pc, #36]	@ (8010274 <do_memp_malloc_pool+0x5c>)
 8010250:	4809      	ldr	r0, [pc, #36]	@ (8010278 <do_memp_malloc_pool+0x60>)
 8010252:	f00c ff0d 	bl	801d070 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8010256:	68f8      	ldr	r0, [r7, #12]
 8010258:	f00c fd3c 	bl	801ccd4 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 801025c:	68bb      	ldr	r3, [r7, #8]
 801025e:	e003      	b.n	8010268 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8010260:	68f8      	ldr	r0, [r7, #12]
 8010262:	f00c fd37 	bl	801ccd4 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8010266:	2300      	movs	r3, #0
}
 8010268:	4618      	mov	r0, r3
 801026a:	3710      	adds	r7, #16
 801026c:	46bd      	mov	sp, r7
 801026e:	bd80      	pop	{r7, pc}
 8010270:	0801f6b0 	.word	0x0801f6b0
 8010274:	0801f6e0 	.word	0x0801f6e0
 8010278:	0801f704 	.word	0x0801f704

0801027c <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 801027c:	b580      	push	{r7, lr}
 801027e:	b082      	sub	sp, #8
 8010280:	af00      	add	r7, sp, #0
 8010282:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	2b00      	cmp	r3, #0
 8010288:	d106      	bne.n	8010298 <memp_malloc_pool+0x1c>
 801028a:	4b0a      	ldr	r3, [pc, #40]	@ (80102b4 <memp_malloc_pool+0x38>)
 801028c:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8010290:	4909      	ldr	r1, [pc, #36]	@ (80102b8 <memp_malloc_pool+0x3c>)
 8010292:	480a      	ldr	r0, [pc, #40]	@ (80102bc <memp_malloc_pool+0x40>)
 8010294:	f00c feec 	bl	801d070 <iprintf>
  if (desc == NULL) {
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	2b00      	cmp	r3, #0
 801029c:	d101      	bne.n	80102a2 <memp_malloc_pool+0x26>
    return NULL;
 801029e:	2300      	movs	r3, #0
 80102a0:	e003      	b.n	80102aa <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 80102a2:	6878      	ldr	r0, [r7, #4]
 80102a4:	f7ff ffb8 	bl	8010218 <do_memp_malloc_pool>
 80102a8:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 80102aa:	4618      	mov	r0, r3
 80102ac:	3708      	adds	r7, #8
 80102ae:	46bd      	mov	sp, r7
 80102b0:	bd80      	pop	{r7, pc}
 80102b2:	bf00      	nop
 80102b4:	0801f6b0 	.word	0x0801f6b0
 80102b8:	0801f72c 	.word	0x0801f72c
 80102bc:	0801f704 	.word	0x0801f704

080102c0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 80102c0:	b580      	push	{r7, lr}
 80102c2:	b084      	sub	sp, #16
 80102c4:	af00      	add	r7, sp, #0
 80102c6:	4603      	mov	r3, r0
 80102c8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80102ca:	79fb      	ldrb	r3, [r7, #7]
 80102cc:	2b0c      	cmp	r3, #12
 80102ce:	d908      	bls.n	80102e2 <memp_malloc+0x22>
 80102d0:	4b0a      	ldr	r3, [pc, #40]	@ (80102fc <memp_malloc+0x3c>)
 80102d2:	f240 1257 	movw	r2, #343	@ 0x157
 80102d6:	490a      	ldr	r1, [pc, #40]	@ (8010300 <memp_malloc+0x40>)
 80102d8:	480a      	ldr	r0, [pc, #40]	@ (8010304 <memp_malloc+0x44>)
 80102da:	f00c fec9 	bl	801d070 <iprintf>
 80102de:	2300      	movs	r3, #0
 80102e0:	e008      	b.n	80102f4 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80102e2:	79fb      	ldrb	r3, [r7, #7]
 80102e4:	4a08      	ldr	r2, [pc, #32]	@ (8010308 <memp_malloc+0x48>)
 80102e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80102ea:	4618      	mov	r0, r3
 80102ec:	f7ff ff94 	bl	8010218 <do_memp_malloc_pool>
 80102f0:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80102f2:	68fb      	ldr	r3, [r7, #12]
}
 80102f4:	4618      	mov	r0, r3
 80102f6:	3710      	adds	r7, #16
 80102f8:	46bd      	mov	sp, r7
 80102fa:	bd80      	pop	{r7, pc}
 80102fc:	0801f6b0 	.word	0x0801f6b0
 8010300:	0801f740 	.word	0x0801f740
 8010304:	0801f704 	.word	0x0801f704
 8010308:	08022290 	.word	0x08022290

0801030c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 801030c:	b580      	push	{r7, lr}
 801030e:	b084      	sub	sp, #16
 8010310:	af00      	add	r7, sp, #0
 8010312:	6078      	str	r0, [r7, #4]
 8010314:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8010316:	683b      	ldr	r3, [r7, #0]
 8010318:	f003 0303 	and.w	r3, r3, #3
 801031c:	2b00      	cmp	r3, #0
 801031e:	d006      	beq.n	801032e <do_memp_free_pool+0x22>
 8010320:	4b0d      	ldr	r3, [pc, #52]	@ (8010358 <do_memp_free_pool+0x4c>)
 8010322:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8010326:	490d      	ldr	r1, [pc, #52]	@ (801035c <do_memp_free_pool+0x50>)
 8010328:	480d      	ldr	r0, [pc, #52]	@ (8010360 <do_memp_free_pool+0x54>)
 801032a:	f00c fea1 	bl	801d070 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 801032e:	683b      	ldr	r3, [r7, #0]
 8010330:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8010332:	f00c fcc1 	bl	801ccb8 <sys_arch_protect>
 8010336:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	689b      	ldr	r3, [r3, #8]
 801033c:	681a      	ldr	r2, [r3, #0]
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	689b      	ldr	r3, [r3, #8]
 8010346:	68fa      	ldr	r2, [r7, #12]
 8010348:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 801034a:	68b8      	ldr	r0, [r7, #8]
 801034c:	f00c fcc2 	bl	801ccd4 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8010350:	bf00      	nop
 8010352:	3710      	adds	r7, #16
 8010354:	46bd      	mov	sp, r7
 8010356:	bd80      	pop	{r7, pc}
 8010358:	0801f6b0 	.word	0x0801f6b0
 801035c:	0801f760 	.word	0x0801f760
 8010360:	0801f704 	.word	0x0801f704

08010364 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8010364:	b580      	push	{r7, lr}
 8010366:	b082      	sub	sp, #8
 8010368:	af00      	add	r7, sp, #0
 801036a:	6078      	str	r0, [r7, #4]
 801036c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	2b00      	cmp	r3, #0
 8010372:	d106      	bne.n	8010382 <memp_free_pool+0x1e>
 8010374:	4b0a      	ldr	r3, [pc, #40]	@ (80103a0 <memp_free_pool+0x3c>)
 8010376:	f240 1295 	movw	r2, #405	@ 0x195
 801037a:	490a      	ldr	r1, [pc, #40]	@ (80103a4 <memp_free_pool+0x40>)
 801037c:	480a      	ldr	r0, [pc, #40]	@ (80103a8 <memp_free_pool+0x44>)
 801037e:	f00c fe77 	bl	801d070 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	2b00      	cmp	r3, #0
 8010386:	d007      	beq.n	8010398 <memp_free_pool+0x34>
 8010388:	683b      	ldr	r3, [r7, #0]
 801038a:	2b00      	cmp	r3, #0
 801038c:	d004      	beq.n	8010398 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 801038e:	6839      	ldr	r1, [r7, #0]
 8010390:	6878      	ldr	r0, [r7, #4]
 8010392:	f7ff ffbb 	bl	801030c <do_memp_free_pool>
 8010396:	e000      	b.n	801039a <memp_free_pool+0x36>
    return;
 8010398:	bf00      	nop
}
 801039a:	3708      	adds	r7, #8
 801039c:	46bd      	mov	sp, r7
 801039e:	bd80      	pop	{r7, pc}
 80103a0:	0801f6b0 	.word	0x0801f6b0
 80103a4:	0801f72c 	.word	0x0801f72c
 80103a8:	0801f704 	.word	0x0801f704

080103ac <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 80103ac:	b580      	push	{r7, lr}
 80103ae:	b082      	sub	sp, #8
 80103b0:	af00      	add	r7, sp, #0
 80103b2:	4603      	mov	r3, r0
 80103b4:	6039      	str	r1, [r7, #0]
 80103b6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80103b8:	79fb      	ldrb	r3, [r7, #7]
 80103ba:	2b0c      	cmp	r3, #12
 80103bc:	d907      	bls.n	80103ce <memp_free+0x22>
 80103be:	4b0c      	ldr	r3, [pc, #48]	@ (80103f0 <memp_free+0x44>)
 80103c0:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 80103c4:	490b      	ldr	r1, [pc, #44]	@ (80103f4 <memp_free+0x48>)
 80103c6:	480c      	ldr	r0, [pc, #48]	@ (80103f8 <memp_free+0x4c>)
 80103c8:	f00c fe52 	bl	801d070 <iprintf>
 80103cc:	e00c      	b.n	80103e8 <memp_free+0x3c>

  if (mem == NULL) {
 80103ce:	683b      	ldr	r3, [r7, #0]
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d008      	beq.n	80103e6 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80103d4:	79fb      	ldrb	r3, [r7, #7]
 80103d6:	4a09      	ldr	r2, [pc, #36]	@ (80103fc <memp_free+0x50>)
 80103d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80103dc:	6839      	ldr	r1, [r7, #0]
 80103de:	4618      	mov	r0, r3
 80103e0:	f7ff ff94 	bl	801030c <do_memp_free_pool>
 80103e4:	e000      	b.n	80103e8 <memp_free+0x3c>
    return;
 80103e6:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80103e8:	3708      	adds	r7, #8
 80103ea:	46bd      	mov	sp, r7
 80103ec:	bd80      	pop	{r7, pc}
 80103ee:	bf00      	nop
 80103f0:	0801f6b0 	.word	0x0801f6b0
 80103f4:	0801f780 	.word	0x0801f780
 80103f8:	0801f704 	.word	0x0801f704
 80103fc:	08022290 	.word	0x08022290

08010400 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8010400:	b480      	push	{r7}
 8010402:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8010404:	bf00      	nop
 8010406:	46bd      	mov	sp, r7
 8010408:	f85d 7b04 	ldr.w	r7, [sp], #4
 801040c:	4770      	bx	lr
	...

08010410 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8010410:	b580      	push	{r7, lr}
 8010412:	b086      	sub	sp, #24
 8010414:	af00      	add	r7, sp, #0
 8010416:	60f8      	str	r0, [r7, #12]
 8010418:	60b9      	str	r1, [r7, #8]
 801041a:	607a      	str	r2, [r7, #4]
 801041c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 801041e:	68fb      	ldr	r3, [r7, #12]
 8010420:	2b00      	cmp	r3, #0
 8010422:	d108      	bne.n	8010436 <netif_add+0x26>
 8010424:	4b5b      	ldr	r3, [pc, #364]	@ (8010594 <netif_add+0x184>)
 8010426:	f240 1227 	movw	r2, #295	@ 0x127
 801042a:	495b      	ldr	r1, [pc, #364]	@ (8010598 <netif_add+0x188>)
 801042c:	485b      	ldr	r0, [pc, #364]	@ (801059c <netif_add+0x18c>)
 801042e:	f00c fe1f 	bl	801d070 <iprintf>
 8010432:	2300      	movs	r3, #0
 8010434:	e0a9      	b.n	801058a <netif_add+0x17a>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8010436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010438:	2b00      	cmp	r3, #0
 801043a:	d108      	bne.n	801044e <netif_add+0x3e>
 801043c:	4b55      	ldr	r3, [pc, #340]	@ (8010594 <netif_add+0x184>)
 801043e:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8010442:	4957      	ldr	r1, [pc, #348]	@ (80105a0 <netif_add+0x190>)
 8010444:	4855      	ldr	r0, [pc, #340]	@ (801059c <netif_add+0x18c>)
 8010446:	f00c fe13 	bl	801d070 <iprintf>
 801044a:	2300      	movs	r3, #0
 801044c:	e09d      	b.n	801058a <netif_add+0x17a>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 801044e:	68bb      	ldr	r3, [r7, #8]
 8010450:	2b00      	cmp	r3, #0
 8010452:	d101      	bne.n	8010458 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8010454:	4b53      	ldr	r3, [pc, #332]	@ (80105a4 <netif_add+0x194>)
 8010456:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	2b00      	cmp	r3, #0
 801045c:	d101      	bne.n	8010462 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801045e:	4b51      	ldr	r3, [pc, #324]	@ (80105a4 <netif_add+0x194>)
 8010460:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8010462:	683b      	ldr	r3, [r7, #0]
 8010464:	2b00      	cmp	r3, #0
 8010466:	d101      	bne.n	801046c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8010468:	4b4e      	ldr	r3, [pc, #312]	@ (80105a4 <netif_add+0x194>)
 801046a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 801046c:	68fb      	ldr	r3, [r7, #12]
 801046e:	2200      	movs	r2, #0
 8010470:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8010472:	68fb      	ldr	r3, [r7, #12]
 8010474:	2200      	movs	r2, #0
 8010476:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	2200      	movs	r2, #0
 801047c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 801047e:	68fb      	ldr	r3, [r7, #12]
 8010480:	4a49      	ldr	r2, [pc, #292]	@ (80105a8 <netif_add+0x198>)
 8010482:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8010484:	68fb      	ldr	r3, [r7, #12]
 8010486:	2200      	movs	r2, #0
 8010488:	851a      	strh	r2, [r3, #40]	@ 0x28
  netif->flags = 0;
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	2200      	movs	r2, #0
 801048e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
#ifdef netif_get_client_data
  memset(netif->client_data, 0, sizeof(netif->client_data));
 8010492:	68fb      	ldr	r3, [r7, #12]
 8010494:	3324      	adds	r3, #36	@ 0x24
 8010496:	2204      	movs	r2, #4
 8010498:	2100      	movs	r1, #0
 801049a:	4618      	mov	r0, r3
 801049c:	f00c fe24 	bl	801d0e8 <memset>
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 80104a0:	68fb      	ldr	r3, [r7, #12]
 80104a2:	2200      	movs	r2, #0
 80104a4:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	6a3a      	ldr	r2, [r7, #32]
 80104aa:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 80104ac:	4b3f      	ldr	r3, [pc, #252]	@ (80105ac <netif_add+0x19c>)
 80104ae:	781a      	ldrb	r2, [r3, #0]
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  netif->input = input;
 80104b6:	68fb      	ldr	r3, [r7, #12]
 80104b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80104ba:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 80104bc:	683b      	ldr	r3, [r7, #0]
 80104be:	687a      	ldr	r2, [r7, #4]
 80104c0:	68b9      	ldr	r1, [r7, #8]
 80104c2:	68f8      	ldr	r0, [r7, #12]
 80104c4:	f000 f914 	bl	80106f0 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 80104c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104ca:	68f8      	ldr	r0, [r7, #12]
 80104cc:	4798      	blx	r3
 80104ce:	4603      	mov	r3, r0
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d001      	beq.n	80104d8 <netif_add+0xc8>
    return NULL;
 80104d4:	2300      	movs	r3, #0
 80104d6:	e058      	b.n	801058a <netif_add+0x17a>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 80104d8:	68fb      	ldr	r3, [r7, #12]
 80104da:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80104de:	2bff      	cmp	r3, #255	@ 0xff
 80104e0:	d103      	bne.n	80104ea <netif_add+0xda>
        netif->num = 0;
 80104e2:	68fb      	ldr	r3, [r7, #12]
 80104e4:	2200      	movs	r2, #0
 80104e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }
      num_netifs = 0;
 80104ea:	2300      	movs	r3, #0
 80104ec:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80104ee:	4b30      	ldr	r3, [pc, #192]	@ (80105b0 <netif_add+0x1a0>)
 80104f0:	681b      	ldr	r3, [r3, #0]
 80104f2:	617b      	str	r3, [r7, #20]
 80104f4:	e02b      	b.n	801054e <netif_add+0x13e>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80104f6:	697a      	ldr	r2, [r7, #20]
 80104f8:	68fb      	ldr	r3, [r7, #12]
 80104fa:	429a      	cmp	r2, r3
 80104fc:	d106      	bne.n	801050c <netif_add+0xfc>
 80104fe:	4b25      	ldr	r3, [pc, #148]	@ (8010594 <netif_add+0x184>)
 8010500:	f240 128b 	movw	r2, #395	@ 0x18b
 8010504:	492b      	ldr	r1, [pc, #172]	@ (80105b4 <netif_add+0x1a4>)
 8010506:	4825      	ldr	r0, [pc, #148]	@ (801059c <netif_add+0x18c>)
 8010508:	f00c fdb2 	bl	801d070 <iprintf>
        num_netifs++;
 801050c:	693b      	ldr	r3, [r7, #16]
 801050e:	3301      	adds	r3, #1
 8010510:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8010512:	693b      	ldr	r3, [r7, #16]
 8010514:	2bff      	cmp	r3, #255	@ 0xff
 8010516:	dd06      	ble.n	8010526 <netif_add+0x116>
 8010518:	4b1e      	ldr	r3, [pc, #120]	@ (8010594 <netif_add+0x184>)
 801051a:	f240 128d 	movw	r2, #397	@ 0x18d
 801051e:	4926      	ldr	r1, [pc, #152]	@ (80105b8 <netif_add+0x1a8>)
 8010520:	481e      	ldr	r0, [pc, #120]	@ (801059c <netif_add+0x18c>)
 8010522:	f00c fda5 	bl	801d070 <iprintf>
        if (netif2->num == netif->num) {
 8010526:	697b      	ldr	r3, [r7, #20]
 8010528:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8010532:	429a      	cmp	r2, r3
 8010534:	d108      	bne.n	8010548 <netif_add+0x138>
          netif->num++;
 8010536:	68fb      	ldr	r3, [r7, #12]
 8010538:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 801053c:	3301      	adds	r3, #1
 801053e:	b2da      	uxtb	r2, r3
 8010540:	68fb      	ldr	r3, [r7, #12]
 8010542:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          break;
 8010546:	e005      	b.n	8010554 <netif_add+0x144>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8010548:	697b      	ldr	r3, [r7, #20]
 801054a:	681b      	ldr	r3, [r3, #0]
 801054c:	617b      	str	r3, [r7, #20]
 801054e:	697b      	ldr	r3, [r7, #20]
 8010550:	2b00      	cmp	r3, #0
 8010552:	d1d0      	bne.n	80104f6 <netif_add+0xe6>
        }
      }
    } while (netif2 != NULL);
 8010554:	697b      	ldr	r3, [r7, #20]
 8010556:	2b00      	cmp	r3, #0
 8010558:	d1be      	bne.n	80104d8 <netif_add+0xc8>
  }
  if (netif->num == 254) {
 801055a:	68fb      	ldr	r3, [r7, #12]
 801055c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8010560:	2bfe      	cmp	r3, #254	@ 0xfe
 8010562:	d103      	bne.n	801056c <netif_add+0x15c>
    netif_num = 0;
 8010564:	4b11      	ldr	r3, [pc, #68]	@ (80105ac <netif_add+0x19c>)
 8010566:	2200      	movs	r2, #0
 8010568:	701a      	strb	r2, [r3, #0]
 801056a:	e006      	b.n	801057a <netif_add+0x16a>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 801056c:	68fb      	ldr	r3, [r7, #12]
 801056e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8010572:	3301      	adds	r3, #1
 8010574:	b2da      	uxtb	r2, r3
 8010576:	4b0d      	ldr	r3, [pc, #52]	@ (80105ac <netif_add+0x19c>)
 8010578:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801057a:	4b0d      	ldr	r3, [pc, #52]	@ (80105b0 <netif_add+0x1a0>)
 801057c:	681a      	ldr	r2, [r3, #0]
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8010582:	4a0b      	ldr	r2, [pc, #44]	@ (80105b0 <netif_add+0x1a0>)
 8010584:	68fb      	ldr	r3, [r7, #12]
 8010586:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8010588:	68fb      	ldr	r3, [r7, #12]
}
 801058a:	4618      	mov	r0, r3
 801058c:	3718      	adds	r7, #24
 801058e:	46bd      	mov	sp, r7
 8010590:	bd80      	pop	{r7, pc}
 8010592:	bf00      	nop
 8010594:	0801f79c 	.word	0x0801f79c
 8010598:	0801f830 	.word	0x0801f830
 801059c:	0801f7ec 	.word	0x0801f7ec
 80105a0:	0801f84c 	.word	0x0801f84c
 80105a4:	08022314 	.word	0x08022314
 80105a8:	080109d3 	.word	0x080109d3
 80105ac:	2000e40c 	.word	0x2000e40c
 80105b0:	2000e404 	.word	0x2000e404
 80105b4:	0801f870 	.word	0x0801f870
 80105b8:	0801f884 	.word	0x0801f884

080105bc <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80105bc:	b580      	push	{r7, lr}
 80105be:	b082      	sub	sp, #8
 80105c0:	af00      	add	r7, sp, #0
 80105c2:	6078      	str	r0, [r7, #4]
 80105c4:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 80105c6:	6839      	ldr	r1, [r7, #0]
 80105c8:	6878      	ldr	r0, [r7, #4]
 80105ca:	f002 fee9 	bl	80133a0 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 80105ce:	6839      	ldr	r1, [r7, #0]
 80105d0:	6878      	ldr	r0, [r7, #4]
 80105d2:	f008 f807 	bl	80185e4 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 80105d6:	bf00      	nop
 80105d8:	3708      	adds	r7, #8
 80105da:	46bd      	mov	sp, r7
 80105dc:	bd80      	pop	{r7, pc}
	...

080105e0 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 80105e0:	b580      	push	{r7, lr}
 80105e2:	b086      	sub	sp, #24
 80105e4:	af00      	add	r7, sp, #0
 80105e6:	60f8      	str	r0, [r7, #12]
 80105e8:	60b9      	str	r1, [r7, #8]
 80105ea:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80105ec:	68bb      	ldr	r3, [r7, #8]
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d106      	bne.n	8010600 <netif_do_set_ipaddr+0x20>
 80105f2:	4b1d      	ldr	r3, [pc, #116]	@ (8010668 <netif_do_set_ipaddr+0x88>)
 80105f4:	f240 12cb 	movw	r2, #459	@ 0x1cb
 80105f8:	491c      	ldr	r1, [pc, #112]	@ (801066c <netif_do_set_ipaddr+0x8c>)
 80105fa:	481d      	ldr	r0, [pc, #116]	@ (8010670 <netif_do_set_ipaddr+0x90>)
 80105fc:	f00c fd38 	bl	801d070 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	2b00      	cmp	r3, #0
 8010604:	d106      	bne.n	8010614 <netif_do_set_ipaddr+0x34>
 8010606:	4b18      	ldr	r3, [pc, #96]	@ (8010668 <netif_do_set_ipaddr+0x88>)
 8010608:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 801060c:	4917      	ldr	r1, [pc, #92]	@ (801066c <netif_do_set_ipaddr+0x8c>)
 801060e:	4818      	ldr	r0, [pc, #96]	@ (8010670 <netif_do_set_ipaddr+0x90>)
 8010610:	f00c fd2e 	bl	801d070 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8010614:	68bb      	ldr	r3, [r7, #8]
 8010616:	681a      	ldr	r2, [r3, #0]
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	3304      	adds	r3, #4
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	429a      	cmp	r2, r3
 8010620:	d01c      	beq.n	801065c <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8010622:	68bb      	ldr	r3, [r7, #8]
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8010628:	68fb      	ldr	r3, [r7, #12]
 801062a:	3304      	adds	r3, #4
 801062c:	681a      	ldr	r2, [r3, #0]
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8010632:	f107 0314 	add.w	r3, r7, #20
 8010636:	4619      	mov	r1, r3
 8010638:	6878      	ldr	r0, [r7, #4]
 801063a:	f7ff ffbf 	bl	80105bc <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801063e:	68bb      	ldr	r3, [r7, #8]
 8010640:	2b00      	cmp	r3, #0
 8010642:	d002      	beq.n	801064a <netif_do_set_ipaddr+0x6a>
 8010644:	68bb      	ldr	r3, [r7, #8]
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	e000      	b.n	801064c <netif_do_set_ipaddr+0x6c>
 801064a:	2300      	movs	r3, #0
 801064c:	68fa      	ldr	r2, [r7, #12]
 801064e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8010650:	2101      	movs	r1, #1
 8010652:	68f8      	ldr	r0, [r7, #12]
 8010654:	f000 f8d2 	bl	80107fc <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8010658:	2301      	movs	r3, #1
 801065a:	e000      	b.n	801065e <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 801065c:	2300      	movs	r3, #0
}
 801065e:	4618      	mov	r0, r3
 8010660:	3718      	adds	r7, #24
 8010662:	46bd      	mov	sp, r7
 8010664:	bd80      	pop	{r7, pc}
 8010666:	bf00      	nop
 8010668:	0801f79c 	.word	0x0801f79c
 801066c:	0801f8b4 	.word	0x0801f8b4
 8010670:	0801f7ec 	.word	0x0801f7ec

08010674 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8010674:	b480      	push	{r7}
 8010676:	b085      	sub	sp, #20
 8010678:	af00      	add	r7, sp, #0
 801067a:	60f8      	str	r0, [r7, #12]
 801067c:	60b9      	str	r1, [r7, #8]
 801067e:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8010680:	68bb      	ldr	r3, [r7, #8]
 8010682:	681a      	ldr	r2, [r3, #0]
 8010684:	68fb      	ldr	r3, [r7, #12]
 8010686:	3308      	adds	r3, #8
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	429a      	cmp	r2, r3
 801068c:	d00a      	beq.n	80106a4 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801068e:	68bb      	ldr	r3, [r7, #8]
 8010690:	2b00      	cmp	r3, #0
 8010692:	d002      	beq.n	801069a <netif_do_set_netmask+0x26>
 8010694:	68bb      	ldr	r3, [r7, #8]
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	e000      	b.n	801069c <netif_do_set_netmask+0x28>
 801069a:	2300      	movs	r3, #0
 801069c:	68fa      	ldr	r2, [r7, #12]
 801069e:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 80106a0:	2301      	movs	r3, #1
 80106a2:	e000      	b.n	80106a6 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 80106a4:	2300      	movs	r3, #0
}
 80106a6:	4618      	mov	r0, r3
 80106a8:	3714      	adds	r7, #20
 80106aa:	46bd      	mov	sp, r7
 80106ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106b0:	4770      	bx	lr

080106b2 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 80106b2:	b480      	push	{r7}
 80106b4:	b085      	sub	sp, #20
 80106b6:	af00      	add	r7, sp, #0
 80106b8:	60f8      	str	r0, [r7, #12]
 80106ba:	60b9      	str	r1, [r7, #8]
 80106bc:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80106be:	68bb      	ldr	r3, [r7, #8]
 80106c0:	681a      	ldr	r2, [r3, #0]
 80106c2:	68fb      	ldr	r3, [r7, #12]
 80106c4:	330c      	adds	r3, #12
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	429a      	cmp	r2, r3
 80106ca:	d00a      	beq.n	80106e2 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80106cc:	68bb      	ldr	r3, [r7, #8]
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d002      	beq.n	80106d8 <netif_do_set_gw+0x26>
 80106d2:	68bb      	ldr	r3, [r7, #8]
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	e000      	b.n	80106da <netif_do_set_gw+0x28>
 80106d8:	2300      	movs	r3, #0
 80106da:	68fa      	ldr	r2, [r7, #12]
 80106dc:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80106de:	2301      	movs	r3, #1
 80106e0:	e000      	b.n	80106e4 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80106e2:	2300      	movs	r3, #0
}
 80106e4:	4618      	mov	r0, r3
 80106e6:	3714      	adds	r7, #20
 80106e8:	46bd      	mov	sp, r7
 80106ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ee:	4770      	bx	lr

080106f0 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80106f0:	b580      	push	{r7, lr}
 80106f2:	b088      	sub	sp, #32
 80106f4:	af00      	add	r7, sp, #0
 80106f6:	60f8      	str	r0, [r7, #12]
 80106f8:	60b9      	str	r1, [r7, #8]
 80106fa:	607a      	str	r2, [r7, #4]
 80106fc:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80106fe:	2300      	movs	r3, #0
 8010700:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8010702:	2300      	movs	r3, #0
 8010704:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8010706:	68bb      	ldr	r3, [r7, #8]
 8010708:	2b00      	cmp	r3, #0
 801070a:	d101      	bne.n	8010710 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 801070c:	4b1c      	ldr	r3, [pc, #112]	@ (8010780 <netif_set_addr+0x90>)
 801070e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	2b00      	cmp	r3, #0
 8010714:	d101      	bne.n	801071a <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8010716:	4b1a      	ldr	r3, [pc, #104]	@ (8010780 <netif_set_addr+0x90>)
 8010718:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801071a:	683b      	ldr	r3, [r7, #0]
 801071c:	2b00      	cmp	r3, #0
 801071e:	d101      	bne.n	8010724 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8010720:	4b17      	ldr	r3, [pc, #92]	@ (8010780 <netif_set_addr+0x90>)
 8010722:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8010724:	68bb      	ldr	r3, [r7, #8]
 8010726:	2b00      	cmp	r3, #0
 8010728:	d003      	beq.n	8010732 <netif_set_addr+0x42>
 801072a:	68bb      	ldr	r3, [r7, #8]
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	2b00      	cmp	r3, #0
 8010730:	d101      	bne.n	8010736 <netif_set_addr+0x46>
 8010732:	2301      	movs	r3, #1
 8010734:	e000      	b.n	8010738 <netif_set_addr+0x48>
 8010736:	2300      	movs	r3, #0
 8010738:	617b      	str	r3, [r7, #20]
  if (remove) {
 801073a:	697b      	ldr	r3, [r7, #20]
 801073c:	2b00      	cmp	r3, #0
 801073e:	d006      	beq.n	801074e <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8010740:	f107 0310 	add.w	r3, r7, #16
 8010744:	461a      	mov	r2, r3
 8010746:	68b9      	ldr	r1, [r7, #8]
 8010748:	68f8      	ldr	r0, [r7, #12]
 801074a:	f7ff ff49 	bl	80105e0 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 801074e:	69fa      	ldr	r2, [r7, #28]
 8010750:	6879      	ldr	r1, [r7, #4]
 8010752:	68f8      	ldr	r0, [r7, #12]
 8010754:	f7ff ff8e 	bl	8010674 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8010758:	69ba      	ldr	r2, [r7, #24]
 801075a:	6839      	ldr	r1, [r7, #0]
 801075c:	68f8      	ldr	r0, [r7, #12]
 801075e:	f7ff ffa8 	bl	80106b2 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8010762:	697b      	ldr	r3, [r7, #20]
 8010764:	2b00      	cmp	r3, #0
 8010766:	d106      	bne.n	8010776 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8010768:	f107 0310 	add.w	r3, r7, #16
 801076c:	461a      	mov	r2, r3
 801076e:	68b9      	ldr	r1, [r7, #8]
 8010770:	68f8      	ldr	r0, [r7, #12]
 8010772:	f7ff ff35 	bl	80105e0 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8010776:	bf00      	nop
 8010778:	3720      	adds	r7, #32
 801077a:	46bd      	mov	sp, r7
 801077c:	bd80      	pop	{r7, pc}
 801077e:	bf00      	nop
 8010780:	08022314 	.word	0x08022314

08010784 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8010784:	b480      	push	{r7}
 8010786:	b083      	sub	sp, #12
 8010788:	af00      	add	r7, sp, #0
 801078a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 801078c:	4a04      	ldr	r2, [pc, #16]	@ (80107a0 <netif_set_default+0x1c>)
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8010792:	bf00      	nop
 8010794:	370c      	adds	r7, #12
 8010796:	46bd      	mov	sp, r7
 8010798:	f85d 7b04 	ldr.w	r7, [sp], #4
 801079c:	4770      	bx	lr
 801079e:	bf00      	nop
 80107a0:	2000e408 	.word	0x2000e408

080107a4 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 80107a4:	b580      	push	{r7, lr}
 80107a6:	b082      	sub	sp, #8
 80107a8:	af00      	add	r7, sp, #0
 80107aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d107      	bne.n	80107c2 <netif_set_up+0x1e>
 80107b2:	4b0f      	ldr	r3, [pc, #60]	@ (80107f0 <netif_set_up+0x4c>)
 80107b4:	f44f 7254 	mov.w	r2, #848	@ 0x350
 80107b8:	490e      	ldr	r1, [pc, #56]	@ (80107f4 <netif_set_up+0x50>)
 80107ba:	480f      	ldr	r0, [pc, #60]	@ (80107f8 <netif_set_up+0x54>)
 80107bc:	f00c fc58 	bl	801d070 <iprintf>
 80107c0:	e013      	b.n	80107ea <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80107c8:	f003 0301 	and.w	r3, r3, #1
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d10c      	bne.n	80107ea <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80107d6:	f043 0301 	orr.w	r3, r3, #1
 80107da:	b2da      	uxtb	r2, r3
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80107e2:	2103      	movs	r1, #3
 80107e4:	6878      	ldr	r0, [r7, #4]
 80107e6:	f000 f809 	bl	80107fc <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80107ea:	3708      	adds	r7, #8
 80107ec:	46bd      	mov	sp, r7
 80107ee:	bd80      	pop	{r7, pc}
 80107f0:	0801f79c 	.word	0x0801f79c
 80107f4:	0801f924 	.word	0x0801f924
 80107f8:	0801f7ec 	.word	0x0801f7ec

080107fc <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80107fc:	b580      	push	{r7, lr}
 80107fe:	b082      	sub	sp, #8
 8010800:	af00      	add	r7, sp, #0
 8010802:	6078      	str	r0, [r7, #4]
 8010804:	460b      	mov	r3, r1
 8010806:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	2b00      	cmp	r3, #0
 801080c:	d106      	bne.n	801081c <netif_issue_reports+0x20>
 801080e:	4b18      	ldr	r3, [pc, #96]	@ (8010870 <netif_issue_reports+0x74>)
 8010810:	f240 326d 	movw	r2, #877	@ 0x36d
 8010814:	4917      	ldr	r1, [pc, #92]	@ (8010874 <netif_issue_reports+0x78>)
 8010816:	4818      	ldr	r0, [pc, #96]	@ (8010878 <netif_issue_reports+0x7c>)
 8010818:	f00c fc2a 	bl	801d070 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8010822:	f003 0304 	and.w	r3, r3, #4
 8010826:	2b00      	cmp	r3, #0
 8010828:	d01e      	beq.n	8010868 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8010830:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8010834:	2b00      	cmp	r3, #0
 8010836:	d017      	beq.n	8010868 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010838:	78fb      	ldrb	r3, [r7, #3]
 801083a:	f003 0301 	and.w	r3, r3, #1
 801083e:	2b00      	cmp	r3, #0
 8010840:	d013      	beq.n	801086a <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	3304      	adds	r3, #4
 8010846:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010848:	2b00      	cmp	r3, #0
 801084a:	d00e      	beq.n	801086a <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8010852:	f003 0308 	and.w	r3, r3, #8
 8010856:	2b00      	cmp	r3, #0
 8010858:	d007      	beq.n	801086a <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	3304      	adds	r3, #4
 801085e:	4619      	mov	r1, r3
 8010860:	6878      	ldr	r0, [r7, #4]
 8010862:	f00a fcbb 	bl	801b1dc <etharp_request>
 8010866:	e000      	b.n	801086a <netif_issue_reports+0x6e>
    return;
 8010868:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801086a:	3708      	adds	r7, #8
 801086c:	46bd      	mov	sp, r7
 801086e:	bd80      	pop	{r7, pc}
 8010870:	0801f79c 	.word	0x0801f79c
 8010874:	0801f940 	.word	0x0801f940
 8010878:	0801f7ec 	.word	0x0801f7ec

0801087c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 801087c:	b580      	push	{r7, lr}
 801087e:	b082      	sub	sp, #8
 8010880:	af00      	add	r7, sp, #0
 8010882:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	2b00      	cmp	r3, #0
 8010888:	d107      	bne.n	801089a <netif_set_down+0x1e>
 801088a:	4b12      	ldr	r3, [pc, #72]	@ (80108d4 <netif_set_down+0x58>)
 801088c:	f240 329b 	movw	r2, #923	@ 0x39b
 8010890:	4911      	ldr	r1, [pc, #68]	@ (80108d8 <netif_set_down+0x5c>)
 8010892:	4812      	ldr	r0, [pc, #72]	@ (80108dc <netif_set_down+0x60>)
 8010894:	f00c fbec 	bl	801d070 <iprintf>
 8010898:	e019      	b.n	80108ce <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80108a0:	f003 0301 	and.w	r3, r3, #1
 80108a4:	2b00      	cmp	r3, #0
 80108a6:	d012      	beq.n	80108ce <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80108ae:	f023 0301 	bic.w	r3, r3, #1
 80108b2:	b2da      	uxtb	r2, r3
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80108c0:	f003 0308 	and.w	r3, r3, #8
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d002      	beq.n	80108ce <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 80108c8:	6878      	ldr	r0, [r7, #4]
 80108ca:	f00a f841 	bl	801a950 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80108ce:	3708      	adds	r7, #8
 80108d0:	46bd      	mov	sp, r7
 80108d2:	bd80      	pop	{r7, pc}
 80108d4:	0801f79c 	.word	0x0801f79c
 80108d8:	0801f964 	.word	0x0801f964
 80108dc:	0801f7ec 	.word	0x0801f7ec

080108e0 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80108e0:	b580      	push	{r7, lr}
 80108e2:	b082      	sub	sp, #8
 80108e4:	af00      	add	r7, sp, #0
 80108e6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	d107      	bne.n	80108fe <netif_set_link_up+0x1e>
 80108ee:	4b15      	ldr	r3, [pc, #84]	@ (8010944 <netif_set_link_up+0x64>)
 80108f0:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 80108f4:	4914      	ldr	r1, [pc, #80]	@ (8010948 <netif_set_link_up+0x68>)
 80108f6:	4815      	ldr	r0, [pc, #84]	@ (801094c <netif_set_link_up+0x6c>)
 80108f8:	f00c fbba 	bl	801d070 <iprintf>
 80108fc:	e01e      	b.n	801093c <netif_set_link_up+0x5c>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8010904:	f003 0304 	and.w	r3, r3, #4
 8010908:	2b00      	cmp	r3, #0
 801090a:	d117      	bne.n	801093c <netif_set_link_up+0x5c>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8010912:	f043 0304 	orr.w	r3, r3, #4
 8010916:	b2da      	uxtb	r2, r3
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

#if LWIP_DHCP
    dhcp_network_changed(netif);
 801091e:	6878      	ldr	r0, [r7, #4]
 8010920:	f008 fa8c 	bl	8018e3c <dhcp_network_changed>

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8010924:	2103      	movs	r1, #3
 8010926:	6878      	ldr	r0, [r7, #4]
 8010928:	f7ff ff68 	bl	80107fc <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	69db      	ldr	r3, [r3, #28]
 8010930:	2b00      	cmp	r3, #0
 8010932:	d003      	beq.n	801093c <netif_set_link_up+0x5c>
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	69db      	ldr	r3, [r3, #28]
 8010938:	6878      	ldr	r0, [r7, #4]
 801093a:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801093c:	3708      	adds	r7, #8
 801093e:	46bd      	mov	sp, r7
 8010940:	bd80      	pop	{r7, pc}
 8010942:	bf00      	nop
 8010944:	0801f79c 	.word	0x0801f79c
 8010948:	0801f984 	.word	0x0801f984
 801094c:	0801f7ec 	.word	0x0801f7ec

08010950 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8010950:	b580      	push	{r7, lr}
 8010952:	b082      	sub	sp, #8
 8010954:	af00      	add	r7, sp, #0
 8010956:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	2b00      	cmp	r3, #0
 801095c:	d107      	bne.n	801096e <netif_set_link_down+0x1e>
 801095e:	4b11      	ldr	r3, [pc, #68]	@ (80109a4 <netif_set_link_down+0x54>)
 8010960:	f240 4206 	movw	r2, #1030	@ 0x406
 8010964:	4910      	ldr	r1, [pc, #64]	@ (80109a8 <netif_set_link_down+0x58>)
 8010966:	4811      	ldr	r0, [pc, #68]	@ (80109ac <netif_set_link_down+0x5c>)
 8010968:	f00c fb82 	bl	801d070 <iprintf>
 801096c:	e017      	b.n	801099e <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8010974:	f003 0304 	and.w	r3, r3, #4
 8010978:	2b00      	cmp	r3, #0
 801097a:	d010      	beq.n	801099e <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8010982:	f023 0304 	bic.w	r3, r3, #4
 8010986:	b2da      	uxtb	r2, r3
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    NETIF_LINK_CALLBACK(netif);
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	69db      	ldr	r3, [r3, #28]
 8010992:	2b00      	cmp	r3, #0
 8010994:	d003      	beq.n	801099e <netif_set_link_down+0x4e>
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	69db      	ldr	r3, [r3, #28]
 801099a:	6878      	ldr	r0, [r7, #4]
 801099c:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801099e:	3708      	adds	r7, #8
 80109a0:	46bd      	mov	sp, r7
 80109a2:	bd80      	pop	{r7, pc}
 80109a4:	0801f79c 	.word	0x0801f79c
 80109a8:	0801f9a8 	.word	0x0801f9a8
 80109ac:	0801f7ec 	.word	0x0801f7ec

080109b0 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 80109b0:	b480      	push	{r7}
 80109b2:	b083      	sub	sp, #12
 80109b4:	af00      	add	r7, sp, #0
 80109b6:	6078      	str	r0, [r7, #4]
 80109b8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d002      	beq.n	80109c6 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	683a      	ldr	r2, [r7, #0]
 80109c4:	61da      	str	r2, [r3, #28]
  }
}
 80109c6:	bf00      	nop
 80109c8:	370c      	adds	r7, #12
 80109ca:	46bd      	mov	sp, r7
 80109cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109d0:	4770      	bx	lr

080109d2 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 80109d2:	b480      	push	{r7}
 80109d4:	b085      	sub	sp, #20
 80109d6:	af00      	add	r7, sp, #0
 80109d8:	60f8      	str	r0, [r7, #12]
 80109da:	60b9      	str	r1, [r7, #8]
 80109dc:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 80109de:	f06f 030b 	mvn.w	r3, #11
}
 80109e2:	4618      	mov	r0, r3
 80109e4:	3714      	adds	r7, #20
 80109e6:	46bd      	mov	sp, r7
 80109e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ec:	4770      	bx	lr
	...

080109f0 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80109f0:	b480      	push	{r7}
 80109f2:	b085      	sub	sp, #20
 80109f4:	af00      	add	r7, sp, #0
 80109f6:	4603      	mov	r3, r0
 80109f8:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80109fa:	79fb      	ldrb	r3, [r7, #7]
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d013      	beq.n	8010a28 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8010a00:	4b0d      	ldr	r3, [pc, #52]	@ (8010a38 <netif_get_by_index+0x48>)
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	60fb      	str	r3, [r7, #12]
 8010a06:	e00c      	b.n	8010a22 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8010a08:	68fb      	ldr	r3, [r7, #12]
 8010a0a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8010a0e:	3301      	adds	r3, #1
 8010a10:	b2db      	uxtb	r3, r3
 8010a12:	79fa      	ldrb	r2, [r7, #7]
 8010a14:	429a      	cmp	r2, r3
 8010a16:	d101      	bne.n	8010a1c <netif_get_by_index+0x2c>
        return netif; /* found! */
 8010a18:	68fb      	ldr	r3, [r7, #12]
 8010a1a:	e006      	b.n	8010a2a <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8010a1c:	68fb      	ldr	r3, [r7, #12]
 8010a1e:	681b      	ldr	r3, [r3, #0]
 8010a20:	60fb      	str	r3, [r7, #12]
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d1ef      	bne.n	8010a08 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8010a28:	2300      	movs	r3, #0
}
 8010a2a:	4618      	mov	r0, r3
 8010a2c:	3714      	adds	r7, #20
 8010a2e:	46bd      	mov	sp, r7
 8010a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a34:	4770      	bx	lr
 8010a36:	bf00      	nop
 8010a38:	2000e404 	.word	0x2000e404

08010a3c <netif_find>:
 * @param name the name of the netif (like netif->name) plus concatenated number
 * in ascii representation (e.g. 'en0')
 */
struct netif *
netif_find(const char *name)
{
 8010a3c:	b580      	push	{r7, lr}
 8010a3e:	b084      	sub	sp, #16
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	6078      	str	r0, [r7, #4]
  struct netif *netif;
  u8_t num;

  LWIP_ASSERT_CORE_LOCKED();

  if (name == NULL) {
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d101      	bne.n	8010a4e <netif_find+0x12>
    return NULL;
 8010a4a:	2300      	movs	r3, #0
 8010a4c:	e028      	b.n	8010aa0 <netif_find+0x64>
  }

  num = (u8_t)atoi(&name[2]);
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	3302      	adds	r3, #2
 8010a52:	4618      	mov	r0, r3
 8010a54:	f00c f94e 	bl	801ccf4 <atoi>
 8010a58:	4603      	mov	r3, r0
 8010a5a:	72fb      	strb	r3, [r7, #11]

  NETIF_FOREACH(netif) {
 8010a5c:	4b12      	ldr	r3, [pc, #72]	@ (8010aa8 <netif_find+0x6c>)
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	60fb      	str	r3, [r7, #12]
 8010a62:	e019      	b.n	8010a98 <netif_find+0x5c>
    if (num == netif->num &&
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8010a6a:	7afa      	ldrb	r2, [r7, #11]
 8010a6c:	429a      	cmp	r2, r3
 8010a6e:	d110      	bne.n	8010a92 <netif_find+0x56>
        name[0] == netif->name[0] &&
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	781a      	ldrb	r2, [r3, #0]
 8010a74:	68fb      	ldr	r3, [r7, #12]
 8010a76:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
    if (num == netif->num &&
 8010a7a:	429a      	cmp	r2, r3
 8010a7c:	d109      	bne.n	8010a92 <netif_find+0x56>
        name[1] == netif->name[1]) {
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	3301      	adds	r3, #1
 8010a82:	781a      	ldrb	r2, [r3, #0]
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
        name[0] == netif->name[0] &&
 8010a8a:	429a      	cmp	r2, r3
 8010a8c:	d101      	bne.n	8010a92 <netif_find+0x56>
      LWIP_DEBUGF(NETIF_DEBUG, ("netif_find: found %c%c\n", name[0], name[1]));
      return netif;
 8010a8e:	68fb      	ldr	r3, [r7, #12]
 8010a90:	e006      	b.n	8010aa0 <netif_find+0x64>
  NETIF_FOREACH(netif) {
 8010a92:	68fb      	ldr	r3, [r7, #12]
 8010a94:	681b      	ldr	r3, [r3, #0]
 8010a96:	60fb      	str	r3, [r7, #12]
 8010a98:	68fb      	ldr	r3, [r7, #12]
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d1e2      	bne.n	8010a64 <netif_find+0x28>
    }
  }
  LWIP_DEBUGF(NETIF_DEBUG, ("netif_find: didn't find %c%c\n", name[0], name[1]));
  return NULL;
 8010a9e:	2300      	movs	r3, #0
}
 8010aa0:	4618      	mov	r0, r3
 8010aa2:	3710      	adds	r7, #16
 8010aa4:	46bd      	mov	sp, r7
 8010aa6:	bd80      	pop	{r7, pc}
 8010aa8:	2000e404 	.word	0x2000e404

08010aac <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8010aac:	b580      	push	{r7, lr}
 8010aae:	b082      	sub	sp, #8
 8010ab0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8010ab2:	f00c f901 	bl	801ccb8 <sys_arch_protect>
 8010ab6:	6038      	str	r0, [r7, #0]
 8010ab8:	4b0d      	ldr	r3, [pc, #52]	@ (8010af0 <pbuf_free_ooseq+0x44>)
 8010aba:	2200      	movs	r2, #0
 8010abc:	701a      	strb	r2, [r3, #0]
 8010abe:	6838      	ldr	r0, [r7, #0]
 8010ac0:	f00c f908 	bl	801ccd4 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8010ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8010af4 <pbuf_free_ooseq+0x48>)
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	607b      	str	r3, [r7, #4]
 8010aca:	e00a      	b.n	8010ae2 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d003      	beq.n	8010adc <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8010ad4:	6878      	ldr	r0, [r7, #4]
 8010ad6:	f002 fca1 	bl	801341c <tcp_free_ooseq>
      return;
 8010ada:	e005      	b.n	8010ae8 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	68db      	ldr	r3, [r3, #12]
 8010ae0:	607b      	str	r3, [r7, #4]
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d1f1      	bne.n	8010acc <pbuf_free_ooseq+0x20>
    }
  }
}
 8010ae8:	3708      	adds	r7, #8
 8010aea:	46bd      	mov	sp, r7
 8010aec:	bd80      	pop	{r7, pc}
 8010aee:	bf00      	nop
 8010af0:	2000e40d 	.word	0x2000e40d
 8010af4:	2000e41c 	.word	0x2000e41c

08010af8 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8010af8:	b580      	push	{r7, lr}
 8010afa:	b082      	sub	sp, #8
 8010afc:	af00      	add	r7, sp, #0
 8010afe:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8010b00:	f7ff ffd4 	bl	8010aac <pbuf_free_ooseq>
}
 8010b04:	bf00      	nop
 8010b06:	3708      	adds	r7, #8
 8010b08:	46bd      	mov	sp, r7
 8010b0a:	bd80      	pop	{r7, pc}

08010b0c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8010b0c:	b580      	push	{r7, lr}
 8010b0e:	b082      	sub	sp, #8
 8010b10:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8010b12:	f00c f8d1 	bl	801ccb8 <sys_arch_protect>
 8010b16:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8010b18:	4b0f      	ldr	r3, [pc, #60]	@ (8010b58 <pbuf_pool_is_empty+0x4c>)
 8010b1a:	781b      	ldrb	r3, [r3, #0]
 8010b1c:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8010b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8010b58 <pbuf_pool_is_empty+0x4c>)
 8010b20:	2201      	movs	r2, #1
 8010b22:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8010b24:	6878      	ldr	r0, [r7, #4]
 8010b26:	f00c f8d5 	bl	801ccd4 <sys_arch_unprotect>

  if (!queued) {
 8010b2a:	78fb      	ldrb	r3, [r7, #3]
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	d10f      	bne.n	8010b50 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8010b30:	2100      	movs	r1, #0
 8010b32:	480a      	ldr	r0, [pc, #40]	@ (8010b5c <pbuf_pool_is_empty+0x50>)
 8010b34:	f7fe fe50 	bl	800f7d8 <tcpip_try_callback>
 8010b38:	4603      	mov	r3, r0
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d008      	beq.n	8010b50 <pbuf_pool_is_empty+0x44>
 8010b3e:	f00c f8bb 	bl	801ccb8 <sys_arch_protect>
 8010b42:	6078      	str	r0, [r7, #4]
 8010b44:	4b04      	ldr	r3, [pc, #16]	@ (8010b58 <pbuf_pool_is_empty+0x4c>)
 8010b46:	2200      	movs	r2, #0
 8010b48:	701a      	strb	r2, [r3, #0]
 8010b4a:	6878      	ldr	r0, [r7, #4]
 8010b4c:	f00c f8c2 	bl	801ccd4 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8010b50:	bf00      	nop
 8010b52:	3708      	adds	r7, #8
 8010b54:	46bd      	mov	sp, r7
 8010b56:	bd80      	pop	{r7, pc}
 8010b58:	2000e40d 	.word	0x2000e40d
 8010b5c:	08010af9 	.word	0x08010af9

08010b60 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8010b60:	b480      	push	{r7}
 8010b62:	b085      	sub	sp, #20
 8010b64:	af00      	add	r7, sp, #0
 8010b66:	60f8      	str	r0, [r7, #12]
 8010b68:	60b9      	str	r1, [r7, #8]
 8010b6a:	4611      	mov	r1, r2
 8010b6c:	461a      	mov	r2, r3
 8010b6e:	460b      	mov	r3, r1
 8010b70:	80fb      	strh	r3, [r7, #6]
 8010b72:	4613      	mov	r3, r2
 8010b74:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8010b76:	68fb      	ldr	r3, [r7, #12]
 8010b78:	2200      	movs	r2, #0
 8010b7a:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8010b7c:	68fb      	ldr	r3, [r7, #12]
 8010b7e:	68ba      	ldr	r2, [r7, #8]
 8010b80:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8010b82:	68fb      	ldr	r3, [r7, #12]
 8010b84:	88fa      	ldrh	r2, [r7, #6]
 8010b86:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	88ba      	ldrh	r2, [r7, #4]
 8010b8c:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8010b8e:	8b3b      	ldrh	r3, [r7, #24]
 8010b90:	b2da      	uxtb	r2, r3
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	7f3a      	ldrb	r2, [r7, #28]
 8010b9a:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8010b9c:	68fb      	ldr	r3, [r7, #12]
 8010b9e:	2201      	movs	r2, #1
 8010ba0:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8010ba2:	68fb      	ldr	r3, [r7, #12]
 8010ba4:	2200      	movs	r2, #0
 8010ba6:	73da      	strb	r2, [r3, #15]
}
 8010ba8:	bf00      	nop
 8010baa:	3714      	adds	r7, #20
 8010bac:	46bd      	mov	sp, r7
 8010bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bb2:	4770      	bx	lr

08010bb4 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8010bb4:	b580      	push	{r7, lr}
 8010bb6:	b08c      	sub	sp, #48	@ 0x30
 8010bb8:	af02      	add	r7, sp, #8
 8010bba:	4603      	mov	r3, r0
 8010bbc:	71fb      	strb	r3, [r7, #7]
 8010bbe:	460b      	mov	r3, r1
 8010bc0:	80bb      	strh	r3, [r7, #4]
 8010bc2:	4613      	mov	r3, r2
 8010bc4:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8010bc6:	79fb      	ldrb	r3, [r7, #7]
 8010bc8:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8010bca:	887b      	ldrh	r3, [r7, #2]
 8010bcc:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8010bd0:	d07f      	beq.n	8010cd2 <pbuf_alloc+0x11e>
 8010bd2:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8010bd6:	f300 80c8 	bgt.w	8010d6a <pbuf_alloc+0x1b6>
 8010bda:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8010bde:	d010      	beq.n	8010c02 <pbuf_alloc+0x4e>
 8010be0:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8010be4:	f300 80c1 	bgt.w	8010d6a <pbuf_alloc+0x1b6>
 8010be8:	2b01      	cmp	r3, #1
 8010bea:	d002      	beq.n	8010bf2 <pbuf_alloc+0x3e>
 8010bec:	2b41      	cmp	r3, #65	@ 0x41
 8010bee:	f040 80bc 	bne.w	8010d6a <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8010bf2:	887a      	ldrh	r2, [r7, #2]
 8010bf4:	88bb      	ldrh	r3, [r7, #4]
 8010bf6:	4619      	mov	r1, r3
 8010bf8:	2000      	movs	r0, #0
 8010bfa:	f000 f8d1 	bl	8010da0 <pbuf_alloc_reference>
 8010bfe:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8010c00:	e0bd      	b.n	8010d7e <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8010c02:	2300      	movs	r3, #0
 8010c04:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8010c06:	2300      	movs	r3, #0
 8010c08:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8010c0a:	88bb      	ldrh	r3, [r7, #4]
 8010c0c:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8010c0e:	200c      	movs	r0, #12
 8010c10:	f7ff fb56 	bl	80102c0 <memp_malloc>
 8010c14:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8010c16:	693b      	ldr	r3, [r7, #16]
 8010c18:	2b00      	cmp	r3, #0
 8010c1a:	d109      	bne.n	8010c30 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8010c1c:	f7ff ff76 	bl	8010b0c <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8010c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c22:	2b00      	cmp	r3, #0
 8010c24:	d002      	beq.n	8010c2c <pbuf_alloc+0x78>
            pbuf_free(p);
 8010c26:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010c28:	f000 fada 	bl	80111e0 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8010c2c:	2300      	movs	r3, #0
 8010c2e:	e0a7      	b.n	8010d80 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8010c30:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010c32:	3303      	adds	r3, #3
 8010c34:	b29b      	uxth	r3, r3
 8010c36:	f023 0303 	bic.w	r3, r3, #3
 8010c3a:	b29b      	uxth	r3, r3
 8010c3c:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 8010c40:	b29b      	uxth	r3, r3
 8010c42:	8b7a      	ldrh	r2, [r7, #26]
 8010c44:	4293      	cmp	r3, r2
 8010c46:	bf28      	it	cs
 8010c48:	4613      	movcs	r3, r2
 8010c4a:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8010c4c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010c4e:	3310      	adds	r3, #16
 8010c50:	693a      	ldr	r2, [r7, #16]
 8010c52:	4413      	add	r3, r2
 8010c54:	3303      	adds	r3, #3
 8010c56:	f023 0303 	bic.w	r3, r3, #3
 8010c5a:	4618      	mov	r0, r3
 8010c5c:	89f9      	ldrh	r1, [r7, #14]
 8010c5e:	8b7a      	ldrh	r2, [r7, #26]
 8010c60:	2300      	movs	r3, #0
 8010c62:	9301      	str	r3, [sp, #4]
 8010c64:	887b      	ldrh	r3, [r7, #2]
 8010c66:	9300      	str	r3, [sp, #0]
 8010c68:	460b      	mov	r3, r1
 8010c6a:	4601      	mov	r1, r0
 8010c6c:	6938      	ldr	r0, [r7, #16]
 8010c6e:	f7ff ff77 	bl	8010b60 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8010c72:	693b      	ldr	r3, [r7, #16]
 8010c74:	685b      	ldr	r3, [r3, #4]
 8010c76:	f003 0303 	and.w	r3, r3, #3
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	d006      	beq.n	8010c8c <pbuf_alloc+0xd8>
 8010c7e:	4b42      	ldr	r3, [pc, #264]	@ (8010d88 <pbuf_alloc+0x1d4>)
 8010c80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010c84:	4941      	ldr	r1, [pc, #260]	@ (8010d8c <pbuf_alloc+0x1d8>)
 8010c86:	4842      	ldr	r0, [pc, #264]	@ (8010d90 <pbuf_alloc+0x1dc>)
 8010c88:	f00c f9f2 	bl	801d070 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8010c8c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010c8e:	3303      	adds	r3, #3
 8010c90:	f023 0303 	bic.w	r3, r3, #3
 8010c94:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8010c98:	d106      	bne.n	8010ca8 <pbuf_alloc+0xf4>
 8010c9a:	4b3b      	ldr	r3, [pc, #236]	@ (8010d88 <pbuf_alloc+0x1d4>)
 8010c9c:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8010ca0:	493c      	ldr	r1, [pc, #240]	@ (8010d94 <pbuf_alloc+0x1e0>)
 8010ca2:	483b      	ldr	r0, [pc, #236]	@ (8010d90 <pbuf_alloc+0x1dc>)
 8010ca4:	f00c f9e4 	bl	801d070 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8010ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010caa:	2b00      	cmp	r3, #0
 8010cac:	d102      	bne.n	8010cb4 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8010cae:	693b      	ldr	r3, [r7, #16]
 8010cb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8010cb2:	e002      	b.n	8010cba <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8010cb4:	69fb      	ldr	r3, [r7, #28]
 8010cb6:	693a      	ldr	r2, [r7, #16]
 8010cb8:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8010cba:	693b      	ldr	r3, [r7, #16]
 8010cbc:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8010cbe:	8b7a      	ldrh	r2, [r7, #26]
 8010cc0:	89fb      	ldrh	r3, [r7, #14]
 8010cc2:	1ad3      	subs	r3, r2, r3
 8010cc4:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8010cc6:	2300      	movs	r3, #0
 8010cc8:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 8010cca:	8b7b      	ldrh	r3, [r7, #26]
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d19e      	bne.n	8010c0e <pbuf_alloc+0x5a>
      break;
 8010cd0:	e055      	b.n	8010d7e <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8010cd2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010cd4:	3303      	adds	r3, #3
 8010cd6:	b29b      	uxth	r3, r3
 8010cd8:	f023 0303 	bic.w	r3, r3, #3
 8010cdc:	b29a      	uxth	r2, r3
 8010cde:	88bb      	ldrh	r3, [r7, #4]
 8010ce0:	3303      	adds	r3, #3
 8010ce2:	b29b      	uxth	r3, r3
 8010ce4:	f023 0303 	bic.w	r3, r3, #3
 8010ce8:	b29b      	uxth	r3, r3
 8010cea:	4413      	add	r3, r2
 8010cec:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8010cee:	8b3b      	ldrh	r3, [r7, #24]
 8010cf0:	3310      	adds	r3, #16
 8010cf2:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8010cf4:	8b3a      	ldrh	r2, [r7, #24]
 8010cf6:	88bb      	ldrh	r3, [r7, #4]
 8010cf8:	3303      	adds	r3, #3
 8010cfa:	f023 0303 	bic.w	r3, r3, #3
 8010cfe:	429a      	cmp	r2, r3
 8010d00:	d306      	bcc.n	8010d10 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8010d02:	8afa      	ldrh	r2, [r7, #22]
 8010d04:	88bb      	ldrh	r3, [r7, #4]
 8010d06:	3303      	adds	r3, #3
 8010d08:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8010d0c:	429a      	cmp	r2, r3
 8010d0e:	d201      	bcs.n	8010d14 <pbuf_alloc+0x160>
        return NULL;
 8010d10:	2300      	movs	r3, #0
 8010d12:	e035      	b.n	8010d80 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8010d14:	8afb      	ldrh	r3, [r7, #22]
 8010d16:	4618      	mov	r0, r3
 8010d18:	f7ff f92e 	bl	800ff78 <mem_malloc>
 8010d1c:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8010d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d101      	bne.n	8010d28 <pbuf_alloc+0x174>
        return NULL;
 8010d24:	2300      	movs	r3, #0
 8010d26:	e02b      	b.n	8010d80 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8010d28:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010d2a:	3310      	adds	r3, #16
 8010d2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010d2e:	4413      	add	r3, r2
 8010d30:	3303      	adds	r3, #3
 8010d32:	f023 0303 	bic.w	r3, r3, #3
 8010d36:	4618      	mov	r0, r3
 8010d38:	88b9      	ldrh	r1, [r7, #4]
 8010d3a:	88ba      	ldrh	r2, [r7, #4]
 8010d3c:	2300      	movs	r3, #0
 8010d3e:	9301      	str	r3, [sp, #4]
 8010d40:	887b      	ldrh	r3, [r7, #2]
 8010d42:	9300      	str	r3, [sp, #0]
 8010d44:	460b      	mov	r3, r1
 8010d46:	4601      	mov	r1, r0
 8010d48:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010d4a:	f7ff ff09 	bl	8010b60 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8010d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d50:	685b      	ldr	r3, [r3, #4]
 8010d52:	f003 0303 	and.w	r3, r3, #3
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d010      	beq.n	8010d7c <pbuf_alloc+0x1c8>
 8010d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8010d88 <pbuf_alloc+0x1d4>)
 8010d5c:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8010d60:	490d      	ldr	r1, [pc, #52]	@ (8010d98 <pbuf_alloc+0x1e4>)
 8010d62:	480b      	ldr	r0, [pc, #44]	@ (8010d90 <pbuf_alloc+0x1dc>)
 8010d64:	f00c f984 	bl	801d070 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8010d68:	e008      	b.n	8010d7c <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8010d6a:	4b07      	ldr	r3, [pc, #28]	@ (8010d88 <pbuf_alloc+0x1d4>)
 8010d6c:	f240 1227 	movw	r2, #295	@ 0x127
 8010d70:	490a      	ldr	r1, [pc, #40]	@ (8010d9c <pbuf_alloc+0x1e8>)
 8010d72:	4807      	ldr	r0, [pc, #28]	@ (8010d90 <pbuf_alloc+0x1dc>)
 8010d74:	f00c f97c 	bl	801d070 <iprintf>
      return NULL;
 8010d78:	2300      	movs	r3, #0
 8010d7a:	e001      	b.n	8010d80 <pbuf_alloc+0x1cc>
      break;
 8010d7c:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8010d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010d80:	4618      	mov	r0, r3
 8010d82:	3728      	adds	r7, #40	@ 0x28
 8010d84:	46bd      	mov	sp, r7
 8010d86:	bd80      	pop	{r7, pc}
 8010d88:	0801f9cc 	.word	0x0801f9cc
 8010d8c:	0801f9fc 	.word	0x0801f9fc
 8010d90:	0801fa2c 	.word	0x0801fa2c
 8010d94:	0801fa54 	.word	0x0801fa54
 8010d98:	0801fa88 	.word	0x0801fa88
 8010d9c:	0801fab4 	.word	0x0801fab4

08010da0 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8010da0:	b580      	push	{r7, lr}
 8010da2:	b086      	sub	sp, #24
 8010da4:	af02      	add	r7, sp, #8
 8010da6:	6078      	str	r0, [r7, #4]
 8010da8:	460b      	mov	r3, r1
 8010daa:	807b      	strh	r3, [r7, #2]
 8010dac:	4613      	mov	r3, r2
 8010dae:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8010db0:	883b      	ldrh	r3, [r7, #0]
 8010db2:	2b41      	cmp	r3, #65	@ 0x41
 8010db4:	d009      	beq.n	8010dca <pbuf_alloc_reference+0x2a>
 8010db6:	883b      	ldrh	r3, [r7, #0]
 8010db8:	2b01      	cmp	r3, #1
 8010dba:	d006      	beq.n	8010dca <pbuf_alloc_reference+0x2a>
 8010dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8010dfc <pbuf_alloc_reference+0x5c>)
 8010dbe:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8010dc2:	490f      	ldr	r1, [pc, #60]	@ (8010e00 <pbuf_alloc_reference+0x60>)
 8010dc4:	480f      	ldr	r0, [pc, #60]	@ (8010e04 <pbuf_alloc_reference+0x64>)
 8010dc6:	f00c f953 	bl	801d070 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8010dca:	200b      	movs	r0, #11
 8010dcc:	f7ff fa78 	bl	80102c0 <memp_malloc>
 8010dd0:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8010dd2:	68fb      	ldr	r3, [r7, #12]
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d101      	bne.n	8010ddc <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8010dd8:	2300      	movs	r3, #0
 8010dda:	e00b      	b.n	8010df4 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8010ddc:	8879      	ldrh	r1, [r7, #2]
 8010dde:	887a      	ldrh	r2, [r7, #2]
 8010de0:	2300      	movs	r3, #0
 8010de2:	9301      	str	r3, [sp, #4]
 8010de4:	883b      	ldrh	r3, [r7, #0]
 8010de6:	9300      	str	r3, [sp, #0]
 8010de8:	460b      	mov	r3, r1
 8010dea:	6879      	ldr	r1, [r7, #4]
 8010dec:	68f8      	ldr	r0, [r7, #12]
 8010dee:	f7ff feb7 	bl	8010b60 <pbuf_init_alloced_pbuf>
  return p;
 8010df2:	68fb      	ldr	r3, [r7, #12]
}
 8010df4:	4618      	mov	r0, r3
 8010df6:	3710      	adds	r7, #16
 8010df8:	46bd      	mov	sp, r7
 8010dfa:	bd80      	pop	{r7, pc}
 8010dfc:	0801f9cc 	.word	0x0801f9cc
 8010e00:	0801fad0 	.word	0x0801fad0
 8010e04:	0801fa2c 	.word	0x0801fa2c

08010e08 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8010e08:	b580      	push	{r7, lr}
 8010e0a:	b088      	sub	sp, #32
 8010e0c:	af02      	add	r7, sp, #8
 8010e0e:	607b      	str	r3, [r7, #4]
 8010e10:	4603      	mov	r3, r0
 8010e12:	73fb      	strb	r3, [r7, #15]
 8010e14:	460b      	mov	r3, r1
 8010e16:	81bb      	strh	r3, [r7, #12]
 8010e18:	4613      	mov	r3, r2
 8010e1a:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8010e1c:	7bfb      	ldrb	r3, [r7, #15]
 8010e1e:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8010e20:	8a7b      	ldrh	r3, [r7, #18]
 8010e22:	3303      	adds	r3, #3
 8010e24:	f023 0203 	bic.w	r2, r3, #3
 8010e28:	89bb      	ldrh	r3, [r7, #12]
 8010e2a:	441a      	add	r2, r3
 8010e2c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010e2e:	429a      	cmp	r2, r3
 8010e30:	d901      	bls.n	8010e36 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8010e32:	2300      	movs	r3, #0
 8010e34:	e018      	b.n	8010e68 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8010e36:	6a3b      	ldr	r3, [r7, #32]
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d007      	beq.n	8010e4c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8010e3c:	8a7b      	ldrh	r3, [r7, #18]
 8010e3e:	3303      	adds	r3, #3
 8010e40:	f023 0303 	bic.w	r3, r3, #3
 8010e44:	6a3a      	ldr	r2, [r7, #32]
 8010e46:	4413      	add	r3, r2
 8010e48:	617b      	str	r3, [r7, #20]
 8010e4a:	e001      	b.n	8010e50 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8010e4c:	2300      	movs	r3, #0
 8010e4e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8010e50:	6878      	ldr	r0, [r7, #4]
 8010e52:	89b9      	ldrh	r1, [r7, #12]
 8010e54:	89ba      	ldrh	r2, [r7, #12]
 8010e56:	2302      	movs	r3, #2
 8010e58:	9301      	str	r3, [sp, #4]
 8010e5a:	897b      	ldrh	r3, [r7, #10]
 8010e5c:	9300      	str	r3, [sp, #0]
 8010e5e:	460b      	mov	r3, r1
 8010e60:	6979      	ldr	r1, [r7, #20]
 8010e62:	f7ff fe7d 	bl	8010b60 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8010e66:	687b      	ldr	r3, [r7, #4]
}
 8010e68:	4618      	mov	r0, r3
 8010e6a:	3718      	adds	r7, #24
 8010e6c:	46bd      	mov	sp, r7
 8010e6e:	bd80      	pop	{r7, pc}

08010e70 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8010e70:	b580      	push	{r7, lr}
 8010e72:	b084      	sub	sp, #16
 8010e74:	af00      	add	r7, sp, #0
 8010e76:	6078      	str	r0, [r7, #4]
 8010e78:	460b      	mov	r3, r1
 8010e7a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d106      	bne.n	8010e90 <pbuf_realloc+0x20>
 8010e82:	4b3a      	ldr	r3, [pc, #232]	@ (8010f6c <pbuf_realloc+0xfc>)
 8010e84:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8010e88:	4939      	ldr	r1, [pc, #228]	@ (8010f70 <pbuf_realloc+0x100>)
 8010e8a:	483a      	ldr	r0, [pc, #232]	@ (8010f74 <pbuf_realloc+0x104>)
 8010e8c:	f00c f8f0 	bl	801d070 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	891b      	ldrh	r3, [r3, #8]
 8010e94:	887a      	ldrh	r2, [r7, #2]
 8010e96:	429a      	cmp	r2, r3
 8010e98:	d263      	bcs.n	8010f62 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	891a      	ldrh	r2, [r3, #8]
 8010e9e:	887b      	ldrh	r3, [r7, #2]
 8010ea0:	1ad3      	subs	r3, r2, r3
 8010ea2:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8010ea4:	887b      	ldrh	r3, [r7, #2]
 8010ea6:	817b      	strh	r3, [r7, #10]
  q = p;
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8010eac:	e018      	b.n	8010ee0 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8010eae:	68fb      	ldr	r3, [r7, #12]
 8010eb0:	895b      	ldrh	r3, [r3, #10]
 8010eb2:	897a      	ldrh	r2, [r7, #10]
 8010eb4:	1ad3      	subs	r3, r2, r3
 8010eb6:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8010eb8:	68fb      	ldr	r3, [r7, #12]
 8010eba:	891a      	ldrh	r2, [r3, #8]
 8010ebc:	893b      	ldrh	r3, [r7, #8]
 8010ebe:	1ad3      	subs	r3, r2, r3
 8010ec0:	b29a      	uxth	r2, r3
 8010ec2:	68fb      	ldr	r3, [r7, #12]
 8010ec4:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8010ec6:	68fb      	ldr	r3, [r7, #12]
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8010ecc:	68fb      	ldr	r3, [r7, #12]
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	d106      	bne.n	8010ee0 <pbuf_realloc+0x70>
 8010ed2:	4b26      	ldr	r3, [pc, #152]	@ (8010f6c <pbuf_realloc+0xfc>)
 8010ed4:	f240 12af 	movw	r2, #431	@ 0x1af
 8010ed8:	4927      	ldr	r1, [pc, #156]	@ (8010f78 <pbuf_realloc+0x108>)
 8010eda:	4826      	ldr	r0, [pc, #152]	@ (8010f74 <pbuf_realloc+0x104>)
 8010edc:	f00c f8c8 	bl	801d070 <iprintf>
  while (rem_len > q->len) {
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	895b      	ldrh	r3, [r3, #10]
 8010ee4:	897a      	ldrh	r2, [r7, #10]
 8010ee6:	429a      	cmp	r2, r3
 8010ee8:	d8e1      	bhi.n	8010eae <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8010eea:	68fb      	ldr	r3, [r7, #12]
 8010eec:	7b1b      	ldrb	r3, [r3, #12]
 8010eee:	f003 030f 	and.w	r3, r3, #15
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d121      	bne.n	8010f3a <pbuf_realloc+0xca>
 8010ef6:	68fb      	ldr	r3, [r7, #12]
 8010ef8:	895b      	ldrh	r3, [r3, #10]
 8010efa:	897a      	ldrh	r2, [r7, #10]
 8010efc:	429a      	cmp	r2, r3
 8010efe:	d01c      	beq.n	8010f3a <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	7b5b      	ldrb	r3, [r3, #13]
 8010f04:	f003 0302 	and.w	r3, r3, #2
 8010f08:	2b00      	cmp	r3, #0
 8010f0a:	d116      	bne.n	8010f3a <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8010f0c:	68fb      	ldr	r3, [r7, #12]
 8010f0e:	685a      	ldr	r2, [r3, #4]
 8010f10:	68fb      	ldr	r3, [r7, #12]
 8010f12:	1ad3      	subs	r3, r2, r3
 8010f14:	b29a      	uxth	r2, r3
 8010f16:	897b      	ldrh	r3, [r7, #10]
 8010f18:	4413      	add	r3, r2
 8010f1a:	b29b      	uxth	r3, r3
 8010f1c:	4619      	mov	r1, r3
 8010f1e:	68f8      	ldr	r0, [r7, #12]
 8010f20:	f7fe ff20 	bl	800fd64 <mem_trim>
 8010f24:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8010f26:	68fb      	ldr	r3, [r7, #12]
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	d106      	bne.n	8010f3a <pbuf_realloc+0xca>
 8010f2c:	4b0f      	ldr	r3, [pc, #60]	@ (8010f6c <pbuf_realloc+0xfc>)
 8010f2e:	f240 12bd 	movw	r2, #445	@ 0x1bd
 8010f32:	4912      	ldr	r1, [pc, #72]	@ (8010f7c <pbuf_realloc+0x10c>)
 8010f34:	480f      	ldr	r0, [pc, #60]	@ (8010f74 <pbuf_realloc+0x104>)
 8010f36:	f00c f89b 	bl	801d070 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8010f3a:	68fb      	ldr	r3, [r7, #12]
 8010f3c:	897a      	ldrh	r2, [r7, #10]
 8010f3e:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	895a      	ldrh	r2, [r3, #10]
 8010f44:	68fb      	ldr	r3, [r7, #12]
 8010f46:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d004      	beq.n	8010f5a <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	4618      	mov	r0, r3
 8010f56:	f000 f943 	bl	80111e0 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8010f5a:	68fb      	ldr	r3, [r7, #12]
 8010f5c:	2200      	movs	r2, #0
 8010f5e:	601a      	str	r2, [r3, #0]
 8010f60:	e000      	b.n	8010f64 <pbuf_realloc+0xf4>
    return;
 8010f62:	bf00      	nop

}
 8010f64:	3710      	adds	r7, #16
 8010f66:	46bd      	mov	sp, r7
 8010f68:	bd80      	pop	{r7, pc}
 8010f6a:	bf00      	nop
 8010f6c:	0801f9cc 	.word	0x0801f9cc
 8010f70:	0801fae4 	.word	0x0801fae4
 8010f74:	0801fa2c 	.word	0x0801fa2c
 8010f78:	0801fafc 	.word	0x0801fafc
 8010f7c:	0801fb14 	.word	0x0801fb14

08010f80 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8010f80:	b580      	push	{r7, lr}
 8010f82:	b086      	sub	sp, #24
 8010f84:	af00      	add	r7, sp, #0
 8010f86:	60f8      	str	r0, [r7, #12]
 8010f88:	60b9      	str	r1, [r7, #8]
 8010f8a:	4613      	mov	r3, r2
 8010f8c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8010f8e:	68fb      	ldr	r3, [r7, #12]
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d106      	bne.n	8010fa2 <pbuf_add_header_impl+0x22>
 8010f94:	4b2b      	ldr	r3, [pc, #172]	@ (8011044 <pbuf_add_header_impl+0xc4>)
 8010f96:	f240 12df 	movw	r2, #479	@ 0x1df
 8010f9a:	492b      	ldr	r1, [pc, #172]	@ (8011048 <pbuf_add_header_impl+0xc8>)
 8010f9c:	482b      	ldr	r0, [pc, #172]	@ (801104c <pbuf_add_header_impl+0xcc>)
 8010f9e:	f00c f867 	bl	801d070 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8010fa2:	68fb      	ldr	r3, [r7, #12]
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d003      	beq.n	8010fb0 <pbuf_add_header_impl+0x30>
 8010fa8:	68bb      	ldr	r3, [r7, #8]
 8010faa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010fae:	d301      	bcc.n	8010fb4 <pbuf_add_header_impl+0x34>
    return 1;
 8010fb0:	2301      	movs	r3, #1
 8010fb2:	e043      	b.n	801103c <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8010fb4:	68bb      	ldr	r3, [r7, #8]
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d101      	bne.n	8010fbe <pbuf_add_header_impl+0x3e>
    return 0;
 8010fba:	2300      	movs	r3, #0
 8010fbc:	e03e      	b.n	801103c <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8010fbe:	68bb      	ldr	r3, [r7, #8]
 8010fc0:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	891a      	ldrh	r2, [r3, #8]
 8010fc6:	8a7b      	ldrh	r3, [r7, #18]
 8010fc8:	4413      	add	r3, r2
 8010fca:	b29b      	uxth	r3, r3
 8010fcc:	8a7a      	ldrh	r2, [r7, #18]
 8010fce:	429a      	cmp	r2, r3
 8010fd0:	d901      	bls.n	8010fd6 <pbuf_add_header_impl+0x56>
    return 1;
 8010fd2:	2301      	movs	r3, #1
 8010fd4:	e032      	b.n	801103c <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8010fd6:	68fb      	ldr	r3, [r7, #12]
 8010fd8:	7b1b      	ldrb	r3, [r3, #12]
 8010fda:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8010fdc:	8a3b      	ldrh	r3, [r7, #16]
 8010fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d00c      	beq.n	8011000 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8010fe6:	68fb      	ldr	r3, [r7, #12]
 8010fe8:	685a      	ldr	r2, [r3, #4]
 8010fea:	68bb      	ldr	r3, [r7, #8]
 8010fec:	425b      	negs	r3, r3
 8010fee:	4413      	add	r3, r2
 8010ff0:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	3310      	adds	r3, #16
 8010ff6:	697a      	ldr	r2, [r7, #20]
 8010ff8:	429a      	cmp	r2, r3
 8010ffa:	d20d      	bcs.n	8011018 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8010ffc:	2301      	movs	r3, #1
 8010ffe:	e01d      	b.n	801103c <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8011000:	79fb      	ldrb	r3, [r7, #7]
 8011002:	2b00      	cmp	r3, #0
 8011004:	d006      	beq.n	8011014 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	685a      	ldr	r2, [r3, #4]
 801100a:	68bb      	ldr	r3, [r7, #8]
 801100c:	425b      	negs	r3, r3
 801100e:	4413      	add	r3, r2
 8011010:	617b      	str	r3, [r7, #20]
 8011012:	e001      	b.n	8011018 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8011014:	2301      	movs	r3, #1
 8011016:	e011      	b.n	801103c <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	697a      	ldr	r2, [r7, #20]
 801101c:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801101e:	68fb      	ldr	r3, [r7, #12]
 8011020:	895a      	ldrh	r2, [r3, #10]
 8011022:	8a7b      	ldrh	r3, [r7, #18]
 8011024:	4413      	add	r3, r2
 8011026:	b29a      	uxth	r2, r3
 8011028:	68fb      	ldr	r3, [r7, #12]
 801102a:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 801102c:	68fb      	ldr	r3, [r7, #12]
 801102e:	891a      	ldrh	r2, [r3, #8]
 8011030:	8a7b      	ldrh	r3, [r7, #18]
 8011032:	4413      	add	r3, r2
 8011034:	b29a      	uxth	r2, r3
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	811a      	strh	r2, [r3, #8]


  return 0;
 801103a:	2300      	movs	r3, #0
}
 801103c:	4618      	mov	r0, r3
 801103e:	3718      	adds	r7, #24
 8011040:	46bd      	mov	sp, r7
 8011042:	bd80      	pop	{r7, pc}
 8011044:	0801f9cc 	.word	0x0801f9cc
 8011048:	0801fb30 	.word	0x0801fb30
 801104c:	0801fa2c 	.word	0x0801fa2c

08011050 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8011050:	b580      	push	{r7, lr}
 8011052:	b082      	sub	sp, #8
 8011054:	af00      	add	r7, sp, #0
 8011056:	6078      	str	r0, [r7, #4]
 8011058:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 801105a:	2200      	movs	r2, #0
 801105c:	6839      	ldr	r1, [r7, #0]
 801105e:	6878      	ldr	r0, [r7, #4]
 8011060:	f7ff ff8e 	bl	8010f80 <pbuf_add_header_impl>
 8011064:	4603      	mov	r3, r0
}
 8011066:	4618      	mov	r0, r3
 8011068:	3708      	adds	r7, #8
 801106a:	46bd      	mov	sp, r7
 801106c:	bd80      	pop	{r7, pc}
	...

08011070 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8011070:	b580      	push	{r7, lr}
 8011072:	b084      	sub	sp, #16
 8011074:	af00      	add	r7, sp, #0
 8011076:	6078      	str	r0, [r7, #4]
 8011078:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	2b00      	cmp	r3, #0
 801107e:	d106      	bne.n	801108e <pbuf_remove_header+0x1e>
 8011080:	4b20      	ldr	r3, [pc, #128]	@ (8011104 <pbuf_remove_header+0x94>)
 8011082:	f240 224b 	movw	r2, #587	@ 0x24b
 8011086:	4920      	ldr	r1, [pc, #128]	@ (8011108 <pbuf_remove_header+0x98>)
 8011088:	4820      	ldr	r0, [pc, #128]	@ (801110c <pbuf_remove_header+0x9c>)
 801108a:	f00b fff1 	bl	801d070 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	2b00      	cmp	r3, #0
 8011092:	d003      	beq.n	801109c <pbuf_remove_header+0x2c>
 8011094:	683b      	ldr	r3, [r7, #0]
 8011096:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801109a:	d301      	bcc.n	80110a0 <pbuf_remove_header+0x30>
    return 1;
 801109c:	2301      	movs	r3, #1
 801109e:	e02c      	b.n	80110fa <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80110a0:	683b      	ldr	r3, [r7, #0]
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d101      	bne.n	80110aa <pbuf_remove_header+0x3a>
    return 0;
 80110a6:	2300      	movs	r3, #0
 80110a8:	e027      	b.n	80110fa <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80110aa:	683b      	ldr	r3, [r7, #0]
 80110ac:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	895b      	ldrh	r3, [r3, #10]
 80110b2:	89fa      	ldrh	r2, [r7, #14]
 80110b4:	429a      	cmp	r2, r3
 80110b6:	d908      	bls.n	80110ca <pbuf_remove_header+0x5a>
 80110b8:	4b12      	ldr	r3, [pc, #72]	@ (8011104 <pbuf_remove_header+0x94>)
 80110ba:	f240 2255 	movw	r2, #597	@ 0x255
 80110be:	4914      	ldr	r1, [pc, #80]	@ (8011110 <pbuf_remove_header+0xa0>)
 80110c0:	4812      	ldr	r0, [pc, #72]	@ (801110c <pbuf_remove_header+0x9c>)
 80110c2:	f00b ffd5 	bl	801d070 <iprintf>
 80110c6:	2301      	movs	r3, #1
 80110c8:	e017      	b.n	80110fa <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	685b      	ldr	r3, [r3, #4]
 80110ce:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	685a      	ldr	r2, [r3, #4]
 80110d4:	683b      	ldr	r3, [r7, #0]
 80110d6:	441a      	add	r2, r3
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	895a      	ldrh	r2, [r3, #10]
 80110e0:	89fb      	ldrh	r3, [r7, #14]
 80110e2:	1ad3      	subs	r3, r2, r3
 80110e4:	b29a      	uxth	r2, r3
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	891a      	ldrh	r2, [r3, #8]
 80110ee:	89fb      	ldrh	r3, [r7, #14]
 80110f0:	1ad3      	subs	r3, r2, r3
 80110f2:	b29a      	uxth	r2, r3
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 80110f8:	2300      	movs	r3, #0
}
 80110fa:	4618      	mov	r0, r3
 80110fc:	3710      	adds	r7, #16
 80110fe:	46bd      	mov	sp, r7
 8011100:	bd80      	pop	{r7, pc}
 8011102:	bf00      	nop
 8011104:	0801f9cc 	.word	0x0801f9cc
 8011108:	0801fb30 	.word	0x0801fb30
 801110c:	0801fa2c 	.word	0x0801fa2c
 8011110:	0801fb3c 	.word	0x0801fb3c

08011114 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8011114:	b580      	push	{r7, lr}
 8011116:	b082      	sub	sp, #8
 8011118:	af00      	add	r7, sp, #0
 801111a:	6078      	str	r0, [r7, #4]
 801111c:	460b      	mov	r3, r1
 801111e:	807b      	strh	r3, [r7, #2]
 8011120:	4613      	mov	r3, r2
 8011122:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8011124:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011128:	2b00      	cmp	r3, #0
 801112a:	da08      	bge.n	801113e <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 801112c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011130:	425b      	negs	r3, r3
 8011132:	4619      	mov	r1, r3
 8011134:	6878      	ldr	r0, [r7, #4]
 8011136:	f7ff ff9b 	bl	8011070 <pbuf_remove_header>
 801113a:	4603      	mov	r3, r0
 801113c:	e007      	b.n	801114e <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 801113e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011142:	787a      	ldrb	r2, [r7, #1]
 8011144:	4619      	mov	r1, r3
 8011146:	6878      	ldr	r0, [r7, #4]
 8011148:	f7ff ff1a 	bl	8010f80 <pbuf_add_header_impl>
 801114c:	4603      	mov	r3, r0
  }
}
 801114e:	4618      	mov	r0, r3
 8011150:	3708      	adds	r7, #8
 8011152:	46bd      	mov	sp, r7
 8011154:	bd80      	pop	{r7, pc}

08011156 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8011156:	b580      	push	{r7, lr}
 8011158:	b082      	sub	sp, #8
 801115a:	af00      	add	r7, sp, #0
 801115c:	6078      	str	r0, [r7, #4]
 801115e:	460b      	mov	r3, r1
 8011160:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8011162:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011166:	2201      	movs	r2, #1
 8011168:	4619      	mov	r1, r3
 801116a:	6878      	ldr	r0, [r7, #4]
 801116c:	f7ff ffd2 	bl	8011114 <pbuf_header_impl>
 8011170:	4603      	mov	r3, r0
}
 8011172:	4618      	mov	r0, r3
 8011174:	3708      	adds	r7, #8
 8011176:	46bd      	mov	sp, r7
 8011178:	bd80      	pop	{r7, pc}

0801117a <pbuf_free_header>:
 *                   takes an u16_t not s16_t!
 * @return the new head pbuf
 */
struct pbuf *
pbuf_free_header(struct pbuf *q, u16_t size)
{
 801117a:	b580      	push	{r7, lr}
 801117c:	b086      	sub	sp, #24
 801117e:	af00      	add	r7, sp, #0
 8011180:	6078      	str	r0, [r7, #4]
 8011182:	460b      	mov	r3, r1
 8011184:	807b      	strh	r3, [r7, #2]
  struct pbuf *p = q;
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	617b      	str	r3, [r7, #20]
  u16_t free_left = size;
 801118a:	887b      	ldrh	r3, [r7, #2]
 801118c:	827b      	strh	r3, [r7, #18]
  while (free_left && p) {
 801118e:	e01c      	b.n	80111ca <pbuf_free_header+0x50>
    if (free_left >= p->len) {
 8011190:	697b      	ldr	r3, [r7, #20]
 8011192:	895b      	ldrh	r3, [r3, #10]
 8011194:	8a7a      	ldrh	r2, [r7, #18]
 8011196:	429a      	cmp	r2, r3
 8011198:	d310      	bcc.n	80111bc <pbuf_free_header+0x42>
      struct pbuf *f = p;
 801119a:	697b      	ldr	r3, [r7, #20]
 801119c:	60fb      	str	r3, [r7, #12]
      free_left = (u16_t)(free_left - p->len);
 801119e:	697b      	ldr	r3, [r7, #20]
 80111a0:	895b      	ldrh	r3, [r3, #10]
 80111a2:	8a7a      	ldrh	r2, [r7, #18]
 80111a4:	1ad3      	subs	r3, r2, r3
 80111a6:	827b      	strh	r3, [r7, #18]
      p = p->next;
 80111a8:	697b      	ldr	r3, [r7, #20]
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	617b      	str	r3, [r7, #20]
      f->next = 0;
 80111ae:	68fb      	ldr	r3, [r7, #12]
 80111b0:	2200      	movs	r2, #0
 80111b2:	601a      	str	r2, [r3, #0]
      pbuf_free(f);
 80111b4:	68f8      	ldr	r0, [r7, #12]
 80111b6:	f000 f813 	bl	80111e0 <pbuf_free>
 80111ba:	e006      	b.n	80111ca <pbuf_free_header+0x50>
    } else {
      pbuf_remove_header(p, free_left);
 80111bc:	8a7b      	ldrh	r3, [r7, #18]
 80111be:	4619      	mov	r1, r3
 80111c0:	6978      	ldr	r0, [r7, #20]
 80111c2:	f7ff ff55 	bl	8011070 <pbuf_remove_header>
      free_left = 0;
 80111c6:	2300      	movs	r3, #0
 80111c8:	827b      	strh	r3, [r7, #18]
  while (free_left && p) {
 80111ca:	8a7b      	ldrh	r3, [r7, #18]
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d002      	beq.n	80111d6 <pbuf_free_header+0x5c>
 80111d0:	697b      	ldr	r3, [r7, #20]
 80111d2:	2b00      	cmp	r3, #0
 80111d4:	d1dc      	bne.n	8011190 <pbuf_free_header+0x16>
    }
  }
  return p;
 80111d6:	697b      	ldr	r3, [r7, #20]
}
 80111d8:	4618      	mov	r0, r3
 80111da:	3718      	adds	r7, #24
 80111dc:	46bd      	mov	sp, r7
 80111de:	bd80      	pop	{r7, pc}

080111e0 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80111e0:	b580      	push	{r7, lr}
 80111e2:	b088      	sub	sp, #32
 80111e4:	af00      	add	r7, sp, #0
 80111e6:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	d10b      	bne.n	8011206 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d106      	bne.n	8011202 <pbuf_free+0x22>
 80111f4:	4b3b      	ldr	r3, [pc, #236]	@ (80112e4 <pbuf_free+0x104>)
 80111f6:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 80111fa:	493b      	ldr	r1, [pc, #236]	@ (80112e8 <pbuf_free+0x108>)
 80111fc:	483b      	ldr	r0, [pc, #236]	@ (80112ec <pbuf_free+0x10c>)
 80111fe:	f00b ff37 	bl	801d070 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8011202:	2300      	movs	r3, #0
 8011204:	e069      	b.n	80112da <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8011206:	2300      	movs	r3, #0
 8011208:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 801120a:	e062      	b.n	80112d2 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 801120c:	f00b fd54 	bl	801ccb8 <sys_arch_protect>
 8011210:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	7b9b      	ldrb	r3, [r3, #14]
 8011216:	2b00      	cmp	r3, #0
 8011218:	d106      	bne.n	8011228 <pbuf_free+0x48>
 801121a:	4b32      	ldr	r3, [pc, #200]	@ (80112e4 <pbuf_free+0x104>)
 801121c:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8011220:	4933      	ldr	r1, [pc, #204]	@ (80112f0 <pbuf_free+0x110>)
 8011222:	4832      	ldr	r0, [pc, #200]	@ (80112ec <pbuf_free+0x10c>)
 8011224:	f00b ff24 	bl	801d070 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	7b9b      	ldrb	r3, [r3, #14]
 801122c:	3b01      	subs	r3, #1
 801122e:	b2da      	uxtb	r2, r3
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	739a      	strb	r2, [r3, #14]
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	7b9b      	ldrb	r3, [r3, #14]
 8011238:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 801123a:	69b8      	ldr	r0, [r7, #24]
 801123c:	f00b fd4a 	bl	801ccd4 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8011240:	7dfb      	ldrb	r3, [r7, #23]
 8011242:	2b00      	cmp	r3, #0
 8011244:	d143      	bne.n	80112ce <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	681b      	ldr	r3, [r3, #0]
 801124a:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	7b1b      	ldrb	r3, [r3, #12]
 8011250:	f003 030f 	and.w	r3, r3, #15
 8011254:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	7b5b      	ldrb	r3, [r3, #13]
 801125a:	f003 0302 	and.w	r3, r3, #2
 801125e:	2b00      	cmp	r3, #0
 8011260:	d011      	beq.n	8011286 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8011266:	68bb      	ldr	r3, [r7, #8]
 8011268:	691b      	ldr	r3, [r3, #16]
 801126a:	2b00      	cmp	r3, #0
 801126c:	d106      	bne.n	801127c <pbuf_free+0x9c>
 801126e:	4b1d      	ldr	r3, [pc, #116]	@ (80112e4 <pbuf_free+0x104>)
 8011270:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8011274:	491f      	ldr	r1, [pc, #124]	@ (80112f4 <pbuf_free+0x114>)
 8011276:	481d      	ldr	r0, [pc, #116]	@ (80112ec <pbuf_free+0x10c>)
 8011278:	f00b fefa 	bl	801d070 <iprintf>
        pc->custom_free_function(p);
 801127c:	68bb      	ldr	r3, [r7, #8]
 801127e:	691b      	ldr	r3, [r3, #16]
 8011280:	6878      	ldr	r0, [r7, #4]
 8011282:	4798      	blx	r3
 8011284:	e01d      	b.n	80112c2 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8011286:	7bfb      	ldrb	r3, [r7, #15]
 8011288:	2b02      	cmp	r3, #2
 801128a:	d104      	bne.n	8011296 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 801128c:	6879      	ldr	r1, [r7, #4]
 801128e:	200c      	movs	r0, #12
 8011290:	f7ff f88c 	bl	80103ac <memp_free>
 8011294:	e015      	b.n	80112c2 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8011296:	7bfb      	ldrb	r3, [r7, #15]
 8011298:	2b01      	cmp	r3, #1
 801129a:	d104      	bne.n	80112a6 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 801129c:	6879      	ldr	r1, [r7, #4]
 801129e:	200b      	movs	r0, #11
 80112a0:	f7ff f884 	bl	80103ac <memp_free>
 80112a4:	e00d      	b.n	80112c2 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 80112a6:	7bfb      	ldrb	r3, [r7, #15]
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	d103      	bne.n	80112b4 <pbuf_free+0xd4>
          mem_free(p);
 80112ac:	6878      	ldr	r0, [r7, #4]
 80112ae:	f7fe fcc9 	bl	800fc44 <mem_free>
 80112b2:	e006      	b.n	80112c2 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 80112b4:	4b0b      	ldr	r3, [pc, #44]	@ (80112e4 <pbuf_free+0x104>)
 80112b6:	f240 320f 	movw	r2, #783	@ 0x30f
 80112ba:	490f      	ldr	r1, [pc, #60]	@ (80112f8 <pbuf_free+0x118>)
 80112bc:	480b      	ldr	r0, [pc, #44]	@ (80112ec <pbuf_free+0x10c>)
 80112be:	f00b fed7 	bl	801d070 <iprintf>
        }
      }
      count++;
 80112c2:	7ffb      	ldrb	r3, [r7, #31]
 80112c4:	3301      	adds	r3, #1
 80112c6:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 80112c8:	693b      	ldr	r3, [r7, #16]
 80112ca:	607b      	str	r3, [r7, #4]
 80112cc:	e001      	b.n	80112d2 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80112ce:	2300      	movs	r3, #0
 80112d0:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d199      	bne.n	801120c <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80112d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80112da:	4618      	mov	r0, r3
 80112dc:	3720      	adds	r7, #32
 80112de:	46bd      	mov	sp, r7
 80112e0:	bd80      	pop	{r7, pc}
 80112e2:	bf00      	nop
 80112e4:	0801f9cc 	.word	0x0801f9cc
 80112e8:	0801fb30 	.word	0x0801fb30
 80112ec:	0801fa2c 	.word	0x0801fa2c
 80112f0:	0801fb5c 	.word	0x0801fb5c
 80112f4:	0801fb74 	.word	0x0801fb74
 80112f8:	0801fb98 	.word	0x0801fb98

080112fc <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80112fc:	b480      	push	{r7}
 80112fe:	b085      	sub	sp, #20
 8011300:	af00      	add	r7, sp, #0
 8011302:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8011304:	2300      	movs	r3, #0
 8011306:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8011308:	e005      	b.n	8011316 <pbuf_clen+0x1a>
    ++len;
 801130a:	89fb      	ldrh	r3, [r7, #14]
 801130c:	3301      	adds	r3, #1
 801130e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	681b      	ldr	r3, [r3, #0]
 8011314:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	2b00      	cmp	r3, #0
 801131a:	d1f6      	bne.n	801130a <pbuf_clen+0xe>
  }
  return len;
 801131c:	89fb      	ldrh	r3, [r7, #14]
}
 801131e:	4618      	mov	r0, r3
 8011320:	3714      	adds	r7, #20
 8011322:	46bd      	mov	sp, r7
 8011324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011328:	4770      	bx	lr
	...

0801132c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 801132c:	b580      	push	{r7, lr}
 801132e:	b084      	sub	sp, #16
 8011330:	af00      	add	r7, sp, #0
 8011332:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	2b00      	cmp	r3, #0
 8011338:	d016      	beq.n	8011368 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801133a:	f00b fcbd 	bl	801ccb8 <sys_arch_protect>
 801133e:	60f8      	str	r0, [r7, #12]
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	7b9b      	ldrb	r3, [r3, #14]
 8011344:	3301      	adds	r3, #1
 8011346:	b2da      	uxtb	r2, r3
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	739a      	strb	r2, [r3, #14]
 801134c:	68f8      	ldr	r0, [r7, #12]
 801134e:	f00b fcc1 	bl	801ccd4 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	7b9b      	ldrb	r3, [r3, #14]
 8011356:	2b00      	cmp	r3, #0
 8011358:	d106      	bne.n	8011368 <pbuf_ref+0x3c>
 801135a:	4b05      	ldr	r3, [pc, #20]	@ (8011370 <pbuf_ref+0x44>)
 801135c:	f240 3242 	movw	r2, #834	@ 0x342
 8011360:	4904      	ldr	r1, [pc, #16]	@ (8011374 <pbuf_ref+0x48>)
 8011362:	4805      	ldr	r0, [pc, #20]	@ (8011378 <pbuf_ref+0x4c>)
 8011364:	f00b fe84 	bl	801d070 <iprintf>
  }
}
 8011368:	bf00      	nop
 801136a:	3710      	adds	r7, #16
 801136c:	46bd      	mov	sp, r7
 801136e:	bd80      	pop	{r7, pc}
 8011370:	0801f9cc 	.word	0x0801f9cc
 8011374:	0801fbac 	.word	0x0801fbac
 8011378:	0801fa2c 	.word	0x0801fa2c

0801137c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 801137c:	b580      	push	{r7, lr}
 801137e:	b084      	sub	sp, #16
 8011380:	af00      	add	r7, sp, #0
 8011382:	6078      	str	r0, [r7, #4]
 8011384:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	2b00      	cmp	r3, #0
 801138a:	d002      	beq.n	8011392 <pbuf_cat+0x16>
 801138c:	683b      	ldr	r3, [r7, #0]
 801138e:	2b00      	cmp	r3, #0
 8011390:	d107      	bne.n	80113a2 <pbuf_cat+0x26>
 8011392:	4b20      	ldr	r3, [pc, #128]	@ (8011414 <pbuf_cat+0x98>)
 8011394:	f240 3259 	movw	r2, #857	@ 0x359
 8011398:	491f      	ldr	r1, [pc, #124]	@ (8011418 <pbuf_cat+0x9c>)
 801139a:	4820      	ldr	r0, [pc, #128]	@ (801141c <pbuf_cat+0xa0>)
 801139c:	f00b fe68 	bl	801d070 <iprintf>
 80113a0:	e034      	b.n	801140c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	60fb      	str	r3, [r7, #12]
 80113a6:	e00a      	b.n	80113be <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	891a      	ldrh	r2, [r3, #8]
 80113ac:	683b      	ldr	r3, [r7, #0]
 80113ae:	891b      	ldrh	r3, [r3, #8]
 80113b0:	4413      	add	r3, r2
 80113b2:	b29a      	uxth	r2, r3
 80113b4:	68fb      	ldr	r3, [r7, #12]
 80113b6:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80113b8:	68fb      	ldr	r3, [r7, #12]
 80113ba:	681b      	ldr	r3, [r3, #0]
 80113bc:	60fb      	str	r3, [r7, #12]
 80113be:	68fb      	ldr	r3, [r7, #12]
 80113c0:	681b      	ldr	r3, [r3, #0]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d1f0      	bne.n	80113a8 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80113c6:	68fb      	ldr	r3, [r7, #12]
 80113c8:	891a      	ldrh	r2, [r3, #8]
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	895b      	ldrh	r3, [r3, #10]
 80113ce:	429a      	cmp	r2, r3
 80113d0:	d006      	beq.n	80113e0 <pbuf_cat+0x64>
 80113d2:	4b10      	ldr	r3, [pc, #64]	@ (8011414 <pbuf_cat+0x98>)
 80113d4:	f240 3262 	movw	r2, #866	@ 0x362
 80113d8:	4911      	ldr	r1, [pc, #68]	@ (8011420 <pbuf_cat+0xa4>)
 80113da:	4810      	ldr	r0, [pc, #64]	@ (801141c <pbuf_cat+0xa0>)
 80113dc:	f00b fe48 	bl	801d070 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80113e0:	68fb      	ldr	r3, [r7, #12]
 80113e2:	681b      	ldr	r3, [r3, #0]
 80113e4:	2b00      	cmp	r3, #0
 80113e6:	d006      	beq.n	80113f6 <pbuf_cat+0x7a>
 80113e8:	4b0a      	ldr	r3, [pc, #40]	@ (8011414 <pbuf_cat+0x98>)
 80113ea:	f240 3263 	movw	r2, #867	@ 0x363
 80113ee:	490d      	ldr	r1, [pc, #52]	@ (8011424 <pbuf_cat+0xa8>)
 80113f0:	480a      	ldr	r0, [pc, #40]	@ (801141c <pbuf_cat+0xa0>)
 80113f2:	f00b fe3d 	bl	801d070 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80113f6:	68fb      	ldr	r3, [r7, #12]
 80113f8:	891a      	ldrh	r2, [r3, #8]
 80113fa:	683b      	ldr	r3, [r7, #0]
 80113fc:	891b      	ldrh	r3, [r3, #8]
 80113fe:	4413      	add	r3, r2
 8011400:	b29a      	uxth	r2, r3
 8011402:	68fb      	ldr	r3, [r7, #12]
 8011404:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	683a      	ldr	r2, [r7, #0]
 801140a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 801140c:	3710      	adds	r7, #16
 801140e:	46bd      	mov	sp, r7
 8011410:	bd80      	pop	{r7, pc}
 8011412:	bf00      	nop
 8011414:	0801f9cc 	.word	0x0801f9cc
 8011418:	0801fbc0 	.word	0x0801fbc0
 801141c:	0801fa2c 	.word	0x0801fa2c
 8011420:	0801fbf8 	.word	0x0801fbf8
 8011424:	0801fc28 	.word	0x0801fc28

08011428 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8011428:	b580      	push	{r7, lr}
 801142a:	b082      	sub	sp, #8
 801142c:	af00      	add	r7, sp, #0
 801142e:	6078      	str	r0, [r7, #4]
 8011430:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8011432:	6839      	ldr	r1, [r7, #0]
 8011434:	6878      	ldr	r0, [r7, #4]
 8011436:	f7ff ffa1 	bl	801137c <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 801143a:	6838      	ldr	r0, [r7, #0]
 801143c:	f7ff ff76 	bl	801132c <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8011440:	bf00      	nop
 8011442:	3708      	adds	r7, #8
 8011444:	46bd      	mov	sp, r7
 8011446:	bd80      	pop	{r7, pc}

08011448 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8011448:	b580      	push	{r7, lr}
 801144a:	b086      	sub	sp, #24
 801144c:	af00      	add	r7, sp, #0
 801144e:	6078      	str	r0, [r7, #4]
 8011450:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8011452:	2300      	movs	r3, #0
 8011454:	617b      	str	r3, [r7, #20]
 8011456:	2300      	movs	r3, #0
 8011458:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	2b00      	cmp	r3, #0
 801145e:	d008      	beq.n	8011472 <pbuf_copy+0x2a>
 8011460:	683b      	ldr	r3, [r7, #0]
 8011462:	2b00      	cmp	r3, #0
 8011464:	d005      	beq.n	8011472 <pbuf_copy+0x2a>
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	891a      	ldrh	r2, [r3, #8]
 801146a:	683b      	ldr	r3, [r7, #0]
 801146c:	891b      	ldrh	r3, [r3, #8]
 801146e:	429a      	cmp	r2, r3
 8011470:	d209      	bcs.n	8011486 <pbuf_copy+0x3e>
 8011472:	4b57      	ldr	r3, [pc, #348]	@ (80115d0 <pbuf_copy+0x188>)
 8011474:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8011478:	4956      	ldr	r1, [pc, #344]	@ (80115d4 <pbuf_copy+0x18c>)
 801147a:	4857      	ldr	r0, [pc, #348]	@ (80115d8 <pbuf_copy+0x190>)
 801147c:	f00b fdf8 	bl	801d070 <iprintf>
 8011480:	f06f 030f 	mvn.w	r3, #15
 8011484:	e09f      	b.n	80115c6 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	895b      	ldrh	r3, [r3, #10]
 801148a:	461a      	mov	r2, r3
 801148c:	697b      	ldr	r3, [r7, #20]
 801148e:	1ad2      	subs	r2, r2, r3
 8011490:	683b      	ldr	r3, [r7, #0]
 8011492:	895b      	ldrh	r3, [r3, #10]
 8011494:	4619      	mov	r1, r3
 8011496:	693b      	ldr	r3, [r7, #16]
 8011498:	1acb      	subs	r3, r1, r3
 801149a:	429a      	cmp	r2, r3
 801149c:	d306      	bcc.n	80114ac <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801149e:	683b      	ldr	r3, [r7, #0]
 80114a0:	895b      	ldrh	r3, [r3, #10]
 80114a2:	461a      	mov	r2, r3
 80114a4:	693b      	ldr	r3, [r7, #16]
 80114a6:	1ad3      	subs	r3, r2, r3
 80114a8:	60fb      	str	r3, [r7, #12]
 80114aa:	e005      	b.n	80114b8 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	895b      	ldrh	r3, [r3, #10]
 80114b0:	461a      	mov	r2, r3
 80114b2:	697b      	ldr	r3, [r7, #20]
 80114b4:	1ad3      	subs	r3, r2, r3
 80114b6:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	685a      	ldr	r2, [r3, #4]
 80114bc:	697b      	ldr	r3, [r7, #20]
 80114be:	18d0      	adds	r0, r2, r3
 80114c0:	683b      	ldr	r3, [r7, #0]
 80114c2:	685a      	ldr	r2, [r3, #4]
 80114c4:	693b      	ldr	r3, [r7, #16]
 80114c6:	4413      	add	r3, r2
 80114c8:	68fa      	ldr	r2, [r7, #12]
 80114ca:	4619      	mov	r1, r3
 80114cc:	f00b feb6 	bl	801d23c <memcpy>
    offset_to += len;
 80114d0:	697a      	ldr	r2, [r7, #20]
 80114d2:	68fb      	ldr	r3, [r7, #12]
 80114d4:	4413      	add	r3, r2
 80114d6:	617b      	str	r3, [r7, #20]
    offset_from += len;
 80114d8:	693a      	ldr	r2, [r7, #16]
 80114da:	68fb      	ldr	r3, [r7, #12]
 80114dc:	4413      	add	r3, r2
 80114de:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	895b      	ldrh	r3, [r3, #10]
 80114e4:	461a      	mov	r2, r3
 80114e6:	697b      	ldr	r3, [r7, #20]
 80114e8:	4293      	cmp	r3, r2
 80114ea:	d906      	bls.n	80114fa <pbuf_copy+0xb2>
 80114ec:	4b38      	ldr	r3, [pc, #224]	@ (80115d0 <pbuf_copy+0x188>)
 80114ee:	f240 32d9 	movw	r2, #985	@ 0x3d9
 80114f2:	493a      	ldr	r1, [pc, #232]	@ (80115dc <pbuf_copy+0x194>)
 80114f4:	4838      	ldr	r0, [pc, #224]	@ (80115d8 <pbuf_copy+0x190>)
 80114f6:	f00b fdbb 	bl	801d070 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80114fa:	683b      	ldr	r3, [r7, #0]
 80114fc:	895b      	ldrh	r3, [r3, #10]
 80114fe:	461a      	mov	r2, r3
 8011500:	693b      	ldr	r3, [r7, #16]
 8011502:	4293      	cmp	r3, r2
 8011504:	d906      	bls.n	8011514 <pbuf_copy+0xcc>
 8011506:	4b32      	ldr	r3, [pc, #200]	@ (80115d0 <pbuf_copy+0x188>)
 8011508:	f240 32da 	movw	r2, #986	@ 0x3da
 801150c:	4934      	ldr	r1, [pc, #208]	@ (80115e0 <pbuf_copy+0x198>)
 801150e:	4832      	ldr	r0, [pc, #200]	@ (80115d8 <pbuf_copy+0x190>)
 8011510:	f00b fdae 	bl	801d070 <iprintf>
    if (offset_from >= p_from->len) {
 8011514:	683b      	ldr	r3, [r7, #0]
 8011516:	895b      	ldrh	r3, [r3, #10]
 8011518:	461a      	mov	r2, r3
 801151a:	693b      	ldr	r3, [r7, #16]
 801151c:	4293      	cmp	r3, r2
 801151e:	d304      	bcc.n	801152a <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8011520:	2300      	movs	r3, #0
 8011522:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8011524:	683b      	ldr	r3, [r7, #0]
 8011526:	681b      	ldr	r3, [r3, #0]
 8011528:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	895b      	ldrh	r3, [r3, #10]
 801152e:	461a      	mov	r2, r3
 8011530:	697b      	ldr	r3, [r7, #20]
 8011532:	4293      	cmp	r3, r2
 8011534:	d114      	bne.n	8011560 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8011536:	2300      	movs	r3, #0
 8011538:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	2b00      	cmp	r3, #0
 8011544:	d10c      	bne.n	8011560 <pbuf_copy+0x118>
 8011546:	683b      	ldr	r3, [r7, #0]
 8011548:	2b00      	cmp	r3, #0
 801154a:	d009      	beq.n	8011560 <pbuf_copy+0x118>
 801154c:	4b20      	ldr	r3, [pc, #128]	@ (80115d0 <pbuf_copy+0x188>)
 801154e:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8011552:	4924      	ldr	r1, [pc, #144]	@ (80115e4 <pbuf_copy+0x19c>)
 8011554:	4820      	ldr	r0, [pc, #128]	@ (80115d8 <pbuf_copy+0x190>)
 8011556:	f00b fd8b 	bl	801d070 <iprintf>
 801155a:	f06f 030f 	mvn.w	r3, #15
 801155e:	e032      	b.n	80115c6 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8011560:	683b      	ldr	r3, [r7, #0]
 8011562:	2b00      	cmp	r3, #0
 8011564:	d013      	beq.n	801158e <pbuf_copy+0x146>
 8011566:	683b      	ldr	r3, [r7, #0]
 8011568:	895a      	ldrh	r2, [r3, #10]
 801156a:	683b      	ldr	r3, [r7, #0]
 801156c:	891b      	ldrh	r3, [r3, #8]
 801156e:	429a      	cmp	r2, r3
 8011570:	d10d      	bne.n	801158e <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8011572:	683b      	ldr	r3, [r7, #0]
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	2b00      	cmp	r3, #0
 8011578:	d009      	beq.n	801158e <pbuf_copy+0x146>
 801157a:	4b15      	ldr	r3, [pc, #84]	@ (80115d0 <pbuf_copy+0x188>)
 801157c:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8011580:	4919      	ldr	r1, [pc, #100]	@ (80115e8 <pbuf_copy+0x1a0>)
 8011582:	4815      	ldr	r0, [pc, #84]	@ (80115d8 <pbuf_copy+0x190>)
 8011584:	f00b fd74 	bl	801d070 <iprintf>
 8011588:	f06f 0305 	mvn.w	r3, #5
 801158c:	e01b      	b.n	80115c6 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	2b00      	cmp	r3, #0
 8011592:	d013      	beq.n	80115bc <pbuf_copy+0x174>
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	895a      	ldrh	r2, [r3, #10]
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	891b      	ldrh	r3, [r3, #8]
 801159c:	429a      	cmp	r2, r3
 801159e:	d10d      	bne.n	80115bc <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	681b      	ldr	r3, [r3, #0]
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d009      	beq.n	80115bc <pbuf_copy+0x174>
 80115a8:	4b09      	ldr	r3, [pc, #36]	@ (80115d0 <pbuf_copy+0x188>)
 80115aa:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 80115ae:	490e      	ldr	r1, [pc, #56]	@ (80115e8 <pbuf_copy+0x1a0>)
 80115b0:	4809      	ldr	r0, [pc, #36]	@ (80115d8 <pbuf_copy+0x190>)
 80115b2:	f00b fd5d 	bl	801d070 <iprintf>
 80115b6:	f06f 0305 	mvn.w	r3, #5
 80115ba:	e004      	b.n	80115c6 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 80115bc:	683b      	ldr	r3, [r7, #0]
 80115be:	2b00      	cmp	r3, #0
 80115c0:	f47f af61 	bne.w	8011486 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 80115c4:	2300      	movs	r3, #0
}
 80115c6:	4618      	mov	r0, r3
 80115c8:	3718      	adds	r7, #24
 80115ca:	46bd      	mov	sp, r7
 80115cc:	bd80      	pop	{r7, pc}
 80115ce:	bf00      	nop
 80115d0:	0801f9cc 	.word	0x0801f9cc
 80115d4:	0801fc74 	.word	0x0801fc74
 80115d8:	0801fa2c 	.word	0x0801fa2c
 80115dc:	0801fca4 	.word	0x0801fca4
 80115e0:	0801fcbc 	.word	0x0801fcbc
 80115e4:	0801fcd8 	.word	0x0801fcd8
 80115e8:	0801fce8 	.word	0x0801fce8

080115ec <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 80115ec:	b580      	push	{r7, lr}
 80115ee:	b088      	sub	sp, #32
 80115f0:	af00      	add	r7, sp, #0
 80115f2:	60f8      	str	r0, [r7, #12]
 80115f4:	60b9      	str	r1, [r7, #8]
 80115f6:	4611      	mov	r1, r2
 80115f8:	461a      	mov	r2, r3
 80115fa:	460b      	mov	r3, r1
 80115fc:	80fb      	strh	r3, [r7, #6]
 80115fe:	4613      	mov	r3, r2
 8011600:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8011602:	2300      	movs	r3, #0
 8011604:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8011606:	2300      	movs	r3, #0
 8011608:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 801160a:	68fb      	ldr	r3, [r7, #12]
 801160c:	2b00      	cmp	r3, #0
 801160e:	d108      	bne.n	8011622 <pbuf_copy_partial+0x36>
 8011610:	4b2b      	ldr	r3, [pc, #172]	@ (80116c0 <pbuf_copy_partial+0xd4>)
 8011612:	f240 420a 	movw	r2, #1034	@ 0x40a
 8011616:	492b      	ldr	r1, [pc, #172]	@ (80116c4 <pbuf_copy_partial+0xd8>)
 8011618:	482b      	ldr	r0, [pc, #172]	@ (80116c8 <pbuf_copy_partial+0xdc>)
 801161a:	f00b fd29 	bl	801d070 <iprintf>
 801161e:	2300      	movs	r3, #0
 8011620:	e04a      	b.n	80116b8 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8011622:	68bb      	ldr	r3, [r7, #8]
 8011624:	2b00      	cmp	r3, #0
 8011626:	d108      	bne.n	801163a <pbuf_copy_partial+0x4e>
 8011628:	4b25      	ldr	r3, [pc, #148]	@ (80116c0 <pbuf_copy_partial+0xd4>)
 801162a:	f240 420b 	movw	r2, #1035	@ 0x40b
 801162e:	4927      	ldr	r1, [pc, #156]	@ (80116cc <pbuf_copy_partial+0xe0>)
 8011630:	4825      	ldr	r0, [pc, #148]	@ (80116c8 <pbuf_copy_partial+0xdc>)
 8011632:	f00b fd1d 	bl	801d070 <iprintf>
 8011636:	2300      	movs	r3, #0
 8011638:	e03e      	b.n	80116b8 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	61fb      	str	r3, [r7, #28]
 801163e:	e034      	b.n	80116aa <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8011640:	88bb      	ldrh	r3, [r7, #4]
 8011642:	2b00      	cmp	r3, #0
 8011644:	d00a      	beq.n	801165c <pbuf_copy_partial+0x70>
 8011646:	69fb      	ldr	r3, [r7, #28]
 8011648:	895b      	ldrh	r3, [r3, #10]
 801164a:	88ba      	ldrh	r2, [r7, #4]
 801164c:	429a      	cmp	r2, r3
 801164e:	d305      	bcc.n	801165c <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8011650:	69fb      	ldr	r3, [r7, #28]
 8011652:	895b      	ldrh	r3, [r3, #10]
 8011654:	88ba      	ldrh	r2, [r7, #4]
 8011656:	1ad3      	subs	r3, r2, r3
 8011658:	80bb      	strh	r3, [r7, #4]
 801165a:	e023      	b.n	80116a4 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 801165c:	69fb      	ldr	r3, [r7, #28]
 801165e:	895a      	ldrh	r2, [r3, #10]
 8011660:	88bb      	ldrh	r3, [r7, #4]
 8011662:	1ad3      	subs	r3, r2, r3
 8011664:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8011666:	8b3a      	ldrh	r2, [r7, #24]
 8011668:	88fb      	ldrh	r3, [r7, #6]
 801166a:	429a      	cmp	r2, r3
 801166c:	d901      	bls.n	8011672 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 801166e:	88fb      	ldrh	r3, [r7, #6]
 8011670:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8011672:	8b7b      	ldrh	r3, [r7, #26]
 8011674:	68ba      	ldr	r2, [r7, #8]
 8011676:	18d0      	adds	r0, r2, r3
 8011678:	69fb      	ldr	r3, [r7, #28]
 801167a:	685a      	ldr	r2, [r3, #4]
 801167c:	88bb      	ldrh	r3, [r7, #4]
 801167e:	4413      	add	r3, r2
 8011680:	8b3a      	ldrh	r2, [r7, #24]
 8011682:	4619      	mov	r1, r3
 8011684:	f00b fdda 	bl	801d23c <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8011688:	8afa      	ldrh	r2, [r7, #22]
 801168a:	8b3b      	ldrh	r3, [r7, #24]
 801168c:	4413      	add	r3, r2
 801168e:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8011690:	8b7a      	ldrh	r2, [r7, #26]
 8011692:	8b3b      	ldrh	r3, [r7, #24]
 8011694:	4413      	add	r3, r2
 8011696:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8011698:	88fa      	ldrh	r2, [r7, #6]
 801169a:	8b3b      	ldrh	r3, [r7, #24]
 801169c:	1ad3      	subs	r3, r2, r3
 801169e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 80116a0:	2300      	movs	r3, #0
 80116a2:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80116a4:	69fb      	ldr	r3, [r7, #28]
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	61fb      	str	r3, [r7, #28]
 80116aa:	88fb      	ldrh	r3, [r7, #6]
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d002      	beq.n	80116b6 <pbuf_copy_partial+0xca>
 80116b0:	69fb      	ldr	r3, [r7, #28]
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d1c4      	bne.n	8011640 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 80116b6:	8afb      	ldrh	r3, [r7, #22]
}
 80116b8:	4618      	mov	r0, r3
 80116ba:	3720      	adds	r7, #32
 80116bc:	46bd      	mov	sp, r7
 80116be:	bd80      	pop	{r7, pc}
 80116c0:	0801f9cc 	.word	0x0801f9cc
 80116c4:	0801fd14 	.word	0x0801fd14
 80116c8:	0801fa2c 	.word	0x0801fa2c
 80116cc:	0801fd34 	.word	0x0801fd34

080116d0 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80116d0:	b580      	push	{r7, lr}
 80116d2:	b084      	sub	sp, #16
 80116d4:	af00      	add	r7, sp, #0
 80116d6:	4603      	mov	r3, r0
 80116d8:	603a      	str	r2, [r7, #0]
 80116da:	71fb      	strb	r3, [r7, #7]
 80116dc:	460b      	mov	r3, r1
 80116de:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80116e0:	683b      	ldr	r3, [r7, #0]
 80116e2:	8919      	ldrh	r1, [r3, #8]
 80116e4:	88ba      	ldrh	r2, [r7, #4]
 80116e6:	79fb      	ldrb	r3, [r7, #7]
 80116e8:	4618      	mov	r0, r3
 80116ea:	f7ff fa63 	bl	8010bb4 <pbuf_alloc>
 80116ee:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 80116f0:	68fb      	ldr	r3, [r7, #12]
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d101      	bne.n	80116fa <pbuf_clone+0x2a>
    return NULL;
 80116f6:	2300      	movs	r3, #0
 80116f8:	e011      	b.n	801171e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 80116fa:	6839      	ldr	r1, [r7, #0]
 80116fc:	68f8      	ldr	r0, [r7, #12]
 80116fe:	f7ff fea3 	bl	8011448 <pbuf_copy>
 8011702:	4603      	mov	r3, r0
 8011704:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8011706:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801170a:	2b00      	cmp	r3, #0
 801170c:	d006      	beq.n	801171c <pbuf_clone+0x4c>
 801170e:	4b06      	ldr	r3, [pc, #24]	@ (8011728 <pbuf_clone+0x58>)
 8011710:	f240 5224 	movw	r2, #1316	@ 0x524
 8011714:	4905      	ldr	r1, [pc, #20]	@ (801172c <pbuf_clone+0x5c>)
 8011716:	4806      	ldr	r0, [pc, #24]	@ (8011730 <pbuf_clone+0x60>)
 8011718:	f00b fcaa 	bl	801d070 <iprintf>
  return q;
 801171c:	68fb      	ldr	r3, [r7, #12]
}
 801171e:	4618      	mov	r0, r3
 8011720:	3710      	adds	r7, #16
 8011722:	46bd      	mov	sp, r7
 8011724:	bd80      	pop	{r7, pc}
 8011726:	bf00      	nop
 8011728:	0801f9cc 	.word	0x0801f9cc
 801172c:	0801fe40 	.word	0x0801fe40
 8011730:	0801fa2c 	.word	0x0801fa2c

08011734 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8011734:	b580      	push	{r7, lr}
 8011736:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8011738:	f00b fb16 	bl	801cd68 <rand>
 801173c:	4603      	mov	r3, r0
 801173e:	b29b      	uxth	r3, r3
 8011740:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8011744:	b29b      	uxth	r3, r3
 8011746:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801174a:	b29a      	uxth	r2, r3
 801174c:	4b01      	ldr	r3, [pc, #4]	@ (8011754 <tcp_init+0x20>)
 801174e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8011750:	bf00      	nop
 8011752:	bd80      	pop	{r7, pc}
 8011754:	2000002c 	.word	0x2000002c

08011758 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8011758:	b580      	push	{r7, lr}
 801175a:	b082      	sub	sp, #8
 801175c:	af00      	add	r7, sp, #0
 801175e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	7d1b      	ldrb	r3, [r3, #20]
 8011764:	2b01      	cmp	r3, #1
 8011766:	d105      	bne.n	8011774 <tcp_free+0x1c>
 8011768:	4b06      	ldr	r3, [pc, #24]	@ (8011784 <tcp_free+0x2c>)
 801176a:	22d4      	movs	r2, #212	@ 0xd4
 801176c:	4906      	ldr	r1, [pc, #24]	@ (8011788 <tcp_free+0x30>)
 801176e:	4807      	ldr	r0, [pc, #28]	@ (801178c <tcp_free+0x34>)
 8011770:	f00b fc7e 	bl	801d070 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8011774:	6879      	ldr	r1, [r7, #4]
 8011776:	2001      	movs	r0, #1
 8011778:	f7fe fe18 	bl	80103ac <memp_free>
}
 801177c:	bf00      	nop
 801177e:	3708      	adds	r7, #8
 8011780:	46bd      	mov	sp, r7
 8011782:	bd80      	pop	{r7, pc}
 8011784:	0801fecc 	.word	0x0801fecc
 8011788:	0801fefc 	.word	0x0801fefc
 801178c:	0801ff10 	.word	0x0801ff10

08011790 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8011790:	b580      	push	{r7, lr}
 8011792:	b082      	sub	sp, #8
 8011794:	af00      	add	r7, sp, #0
 8011796:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	7d1b      	ldrb	r3, [r3, #20]
 801179c:	2b01      	cmp	r3, #1
 801179e:	d105      	bne.n	80117ac <tcp_free_listen+0x1c>
 80117a0:	4b06      	ldr	r3, [pc, #24]	@ (80117bc <tcp_free_listen+0x2c>)
 80117a2:	22df      	movs	r2, #223	@ 0xdf
 80117a4:	4906      	ldr	r1, [pc, #24]	@ (80117c0 <tcp_free_listen+0x30>)
 80117a6:	4807      	ldr	r0, [pc, #28]	@ (80117c4 <tcp_free_listen+0x34>)
 80117a8:	f00b fc62 	bl	801d070 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 80117ac:	6879      	ldr	r1, [r7, #4]
 80117ae:	2002      	movs	r0, #2
 80117b0:	f7fe fdfc 	bl	80103ac <memp_free>
}
 80117b4:	bf00      	nop
 80117b6:	3708      	adds	r7, #8
 80117b8:	46bd      	mov	sp, r7
 80117ba:	bd80      	pop	{r7, pc}
 80117bc:	0801fecc 	.word	0x0801fecc
 80117c0:	0801ff38 	.word	0x0801ff38
 80117c4:	0801ff10 	.word	0x0801ff10

080117c8 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 80117c8:	b580      	push	{r7, lr}
 80117ca:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 80117cc:	f001 f8c2 	bl	8012954 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 80117d0:	4b07      	ldr	r3, [pc, #28]	@ (80117f0 <tcp_tmr+0x28>)
 80117d2:	781b      	ldrb	r3, [r3, #0]
 80117d4:	3301      	adds	r3, #1
 80117d6:	b2da      	uxtb	r2, r3
 80117d8:	4b05      	ldr	r3, [pc, #20]	@ (80117f0 <tcp_tmr+0x28>)
 80117da:	701a      	strb	r2, [r3, #0]
 80117dc:	4b04      	ldr	r3, [pc, #16]	@ (80117f0 <tcp_tmr+0x28>)
 80117de:	781b      	ldrb	r3, [r3, #0]
 80117e0:	f003 0301 	and.w	r3, r3, #1
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d001      	beq.n	80117ec <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 80117e8:	f000 fd72 	bl	80122d0 <tcp_slowtmr>
  }
}
 80117ec:	bf00      	nop
 80117ee:	bd80      	pop	{r7, pc}
 80117f0:	2000e425 	.word	0x2000e425

080117f4 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 80117f4:	b580      	push	{r7, lr}
 80117f6:	b084      	sub	sp, #16
 80117f8:	af00      	add	r7, sp, #0
 80117fa:	6078      	str	r0, [r7, #4]
 80117fc:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 80117fe:	683b      	ldr	r3, [r7, #0]
 8011800:	2b00      	cmp	r3, #0
 8011802:	d105      	bne.n	8011810 <tcp_remove_listener+0x1c>
 8011804:	4b0d      	ldr	r3, [pc, #52]	@ (801183c <tcp_remove_listener+0x48>)
 8011806:	22ff      	movs	r2, #255	@ 0xff
 8011808:	490d      	ldr	r1, [pc, #52]	@ (8011840 <tcp_remove_listener+0x4c>)
 801180a:	480e      	ldr	r0, [pc, #56]	@ (8011844 <tcp_remove_listener+0x50>)
 801180c:	f00b fc30 	bl	801d070 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	60fb      	str	r3, [r7, #12]
 8011814:	e00a      	b.n	801182c <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8011816:	68fb      	ldr	r3, [r7, #12]
 8011818:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801181a:	683a      	ldr	r2, [r7, #0]
 801181c:	429a      	cmp	r2, r3
 801181e:	d102      	bne.n	8011826 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8011820:	68fb      	ldr	r3, [r7, #12]
 8011822:	2200      	movs	r2, #0
 8011824:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8011826:	68fb      	ldr	r3, [r7, #12]
 8011828:	68db      	ldr	r3, [r3, #12]
 801182a:	60fb      	str	r3, [r7, #12]
 801182c:	68fb      	ldr	r3, [r7, #12]
 801182e:	2b00      	cmp	r3, #0
 8011830:	d1f1      	bne.n	8011816 <tcp_remove_listener+0x22>
    }
  }
}
 8011832:	bf00      	nop
 8011834:	bf00      	nop
 8011836:	3710      	adds	r7, #16
 8011838:	46bd      	mov	sp, r7
 801183a:	bd80      	pop	{r7, pc}
 801183c:	0801fecc 	.word	0x0801fecc
 8011840:	0801ff54 	.word	0x0801ff54
 8011844:	0801ff10 	.word	0x0801ff10

08011848 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8011848:	b580      	push	{r7, lr}
 801184a:	b084      	sub	sp, #16
 801184c:	af00      	add	r7, sp, #0
 801184e:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	2b00      	cmp	r3, #0
 8011854:	d106      	bne.n	8011864 <tcp_listen_closed+0x1c>
 8011856:	4b14      	ldr	r3, [pc, #80]	@ (80118a8 <tcp_listen_closed+0x60>)
 8011858:	f240 1211 	movw	r2, #273	@ 0x111
 801185c:	4913      	ldr	r1, [pc, #76]	@ (80118ac <tcp_listen_closed+0x64>)
 801185e:	4814      	ldr	r0, [pc, #80]	@ (80118b0 <tcp_listen_closed+0x68>)
 8011860:	f00b fc06 	bl	801d070 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	7d1b      	ldrb	r3, [r3, #20]
 8011868:	2b01      	cmp	r3, #1
 801186a:	d006      	beq.n	801187a <tcp_listen_closed+0x32>
 801186c:	4b0e      	ldr	r3, [pc, #56]	@ (80118a8 <tcp_listen_closed+0x60>)
 801186e:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8011872:	4910      	ldr	r1, [pc, #64]	@ (80118b4 <tcp_listen_closed+0x6c>)
 8011874:	480e      	ldr	r0, [pc, #56]	@ (80118b0 <tcp_listen_closed+0x68>)
 8011876:	f00b fbfb 	bl	801d070 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801187a:	2301      	movs	r3, #1
 801187c:	60fb      	str	r3, [r7, #12]
 801187e:	e00b      	b.n	8011898 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8011880:	4a0d      	ldr	r2, [pc, #52]	@ (80118b8 <tcp_listen_closed+0x70>)
 8011882:	68fb      	ldr	r3, [r7, #12]
 8011884:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011888:	681b      	ldr	r3, [r3, #0]
 801188a:	6879      	ldr	r1, [r7, #4]
 801188c:	4618      	mov	r0, r3
 801188e:	f7ff ffb1 	bl	80117f4 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	3301      	adds	r3, #1
 8011896:	60fb      	str	r3, [r7, #12]
 8011898:	68fb      	ldr	r3, [r7, #12]
 801189a:	2b03      	cmp	r3, #3
 801189c:	d9f0      	bls.n	8011880 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 801189e:	bf00      	nop
 80118a0:	bf00      	nop
 80118a2:	3710      	adds	r7, #16
 80118a4:	46bd      	mov	sp, r7
 80118a6:	bd80      	pop	{r7, pc}
 80118a8:	0801fecc 	.word	0x0801fecc
 80118ac:	0801ff7c 	.word	0x0801ff7c
 80118b0:	0801ff10 	.word	0x0801ff10
 80118b4:	0801ff88 	.word	0x0801ff88
 80118b8:	080222dc 	.word	0x080222dc

080118bc <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 80118bc:	b5b0      	push	{r4, r5, r7, lr}
 80118be:	b088      	sub	sp, #32
 80118c0:	af04      	add	r7, sp, #16
 80118c2:	6078      	str	r0, [r7, #4]
 80118c4:	460b      	mov	r3, r1
 80118c6:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	2b00      	cmp	r3, #0
 80118cc:	d106      	bne.n	80118dc <tcp_close_shutdown+0x20>
 80118ce:	4b63      	ldr	r3, [pc, #396]	@ (8011a5c <tcp_close_shutdown+0x1a0>)
 80118d0:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 80118d4:	4962      	ldr	r1, [pc, #392]	@ (8011a60 <tcp_close_shutdown+0x1a4>)
 80118d6:	4863      	ldr	r0, [pc, #396]	@ (8011a64 <tcp_close_shutdown+0x1a8>)
 80118d8:	f00b fbca 	bl	801d070 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 80118dc:	78fb      	ldrb	r3, [r7, #3]
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d066      	beq.n	80119b0 <tcp_close_shutdown+0xf4>
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	7d1b      	ldrb	r3, [r3, #20]
 80118e6:	2b04      	cmp	r3, #4
 80118e8:	d003      	beq.n	80118f2 <tcp_close_shutdown+0x36>
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	7d1b      	ldrb	r3, [r3, #20]
 80118ee:	2b07      	cmp	r3, #7
 80118f0:	d15e      	bne.n	80119b0 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	d104      	bne.n	8011904 <tcp_close_shutdown+0x48>
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80118fe:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8011902:	d055      	beq.n	80119b0 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	8b5b      	ldrh	r3, [r3, #26]
 8011908:	f003 0310 	and.w	r3, r3, #16
 801190c:	2b00      	cmp	r3, #0
 801190e:	d106      	bne.n	801191e <tcp_close_shutdown+0x62>
 8011910:	4b52      	ldr	r3, [pc, #328]	@ (8011a5c <tcp_close_shutdown+0x1a0>)
 8011912:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 8011916:	4954      	ldr	r1, [pc, #336]	@ (8011a68 <tcp_close_shutdown+0x1ac>)
 8011918:	4852      	ldr	r0, [pc, #328]	@ (8011a64 <tcp_close_shutdown+0x1a8>)
 801191a:	f00b fba9 	bl	801d070 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8011926:	687d      	ldr	r5, [r7, #4]
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	3304      	adds	r3, #4
 801192c:	687a      	ldr	r2, [r7, #4]
 801192e:	8ad2      	ldrh	r2, [r2, #22]
 8011930:	6879      	ldr	r1, [r7, #4]
 8011932:	8b09      	ldrh	r1, [r1, #24]
 8011934:	9102      	str	r1, [sp, #8]
 8011936:	9201      	str	r2, [sp, #4]
 8011938:	9300      	str	r3, [sp, #0]
 801193a:	462b      	mov	r3, r5
 801193c:	4622      	mov	r2, r4
 801193e:	4601      	mov	r1, r0
 8011940:	6878      	ldr	r0, [r7, #4]
 8011942:	f005 fdd1 	bl	80174e8 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8011946:	6878      	ldr	r0, [r7, #4]
 8011948:	f001 fbb4 	bl	80130b4 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 801194c:	4b47      	ldr	r3, [pc, #284]	@ (8011a6c <tcp_close_shutdown+0x1b0>)
 801194e:	681b      	ldr	r3, [r3, #0]
 8011950:	687a      	ldr	r2, [r7, #4]
 8011952:	429a      	cmp	r2, r3
 8011954:	d105      	bne.n	8011962 <tcp_close_shutdown+0xa6>
 8011956:	4b45      	ldr	r3, [pc, #276]	@ (8011a6c <tcp_close_shutdown+0x1b0>)
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	68db      	ldr	r3, [r3, #12]
 801195c:	4a43      	ldr	r2, [pc, #268]	@ (8011a6c <tcp_close_shutdown+0x1b0>)
 801195e:	6013      	str	r3, [r2, #0]
 8011960:	e013      	b.n	801198a <tcp_close_shutdown+0xce>
 8011962:	4b42      	ldr	r3, [pc, #264]	@ (8011a6c <tcp_close_shutdown+0x1b0>)
 8011964:	681b      	ldr	r3, [r3, #0]
 8011966:	60fb      	str	r3, [r7, #12]
 8011968:	e00c      	b.n	8011984 <tcp_close_shutdown+0xc8>
 801196a:	68fb      	ldr	r3, [r7, #12]
 801196c:	68db      	ldr	r3, [r3, #12]
 801196e:	687a      	ldr	r2, [r7, #4]
 8011970:	429a      	cmp	r2, r3
 8011972:	d104      	bne.n	801197e <tcp_close_shutdown+0xc2>
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	68da      	ldr	r2, [r3, #12]
 8011978:	68fb      	ldr	r3, [r7, #12]
 801197a:	60da      	str	r2, [r3, #12]
 801197c:	e005      	b.n	801198a <tcp_close_shutdown+0xce>
 801197e:	68fb      	ldr	r3, [r7, #12]
 8011980:	68db      	ldr	r3, [r3, #12]
 8011982:	60fb      	str	r3, [r7, #12]
 8011984:	68fb      	ldr	r3, [r7, #12]
 8011986:	2b00      	cmp	r3, #0
 8011988:	d1ef      	bne.n	801196a <tcp_close_shutdown+0xae>
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	2200      	movs	r2, #0
 801198e:	60da      	str	r2, [r3, #12]
 8011990:	4b37      	ldr	r3, [pc, #220]	@ (8011a70 <tcp_close_shutdown+0x1b4>)
 8011992:	2201      	movs	r2, #1
 8011994:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8011996:	4b37      	ldr	r3, [pc, #220]	@ (8011a74 <tcp_close_shutdown+0x1b8>)
 8011998:	681b      	ldr	r3, [r3, #0]
 801199a:	687a      	ldr	r2, [r7, #4]
 801199c:	429a      	cmp	r2, r3
 801199e:	d102      	bne.n	80119a6 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 80119a0:	f004 f848 	bl	8015a34 <tcp_trigger_input_pcb_close>
 80119a4:	e002      	b.n	80119ac <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 80119a6:	6878      	ldr	r0, [r7, #4]
 80119a8:	f7ff fed6 	bl	8011758 <tcp_free>
      }
      return ERR_OK;
 80119ac:	2300      	movs	r3, #0
 80119ae:	e050      	b.n	8011a52 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	7d1b      	ldrb	r3, [r3, #20]
 80119b4:	2b02      	cmp	r3, #2
 80119b6:	d03b      	beq.n	8011a30 <tcp_close_shutdown+0x174>
 80119b8:	2b02      	cmp	r3, #2
 80119ba:	dc44      	bgt.n	8011a46 <tcp_close_shutdown+0x18a>
 80119bc:	2b00      	cmp	r3, #0
 80119be:	d002      	beq.n	80119c6 <tcp_close_shutdown+0x10a>
 80119c0:	2b01      	cmp	r3, #1
 80119c2:	d02a      	beq.n	8011a1a <tcp_close_shutdown+0x15e>
 80119c4:	e03f      	b.n	8011a46 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	8adb      	ldrh	r3, [r3, #22]
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d021      	beq.n	8011a12 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80119ce:	4b2a      	ldr	r3, [pc, #168]	@ (8011a78 <tcp_close_shutdown+0x1bc>)
 80119d0:	681b      	ldr	r3, [r3, #0]
 80119d2:	687a      	ldr	r2, [r7, #4]
 80119d4:	429a      	cmp	r2, r3
 80119d6:	d105      	bne.n	80119e4 <tcp_close_shutdown+0x128>
 80119d8:	4b27      	ldr	r3, [pc, #156]	@ (8011a78 <tcp_close_shutdown+0x1bc>)
 80119da:	681b      	ldr	r3, [r3, #0]
 80119dc:	68db      	ldr	r3, [r3, #12]
 80119de:	4a26      	ldr	r2, [pc, #152]	@ (8011a78 <tcp_close_shutdown+0x1bc>)
 80119e0:	6013      	str	r3, [r2, #0]
 80119e2:	e013      	b.n	8011a0c <tcp_close_shutdown+0x150>
 80119e4:	4b24      	ldr	r3, [pc, #144]	@ (8011a78 <tcp_close_shutdown+0x1bc>)
 80119e6:	681b      	ldr	r3, [r3, #0]
 80119e8:	60bb      	str	r3, [r7, #8]
 80119ea:	e00c      	b.n	8011a06 <tcp_close_shutdown+0x14a>
 80119ec:	68bb      	ldr	r3, [r7, #8]
 80119ee:	68db      	ldr	r3, [r3, #12]
 80119f0:	687a      	ldr	r2, [r7, #4]
 80119f2:	429a      	cmp	r2, r3
 80119f4:	d104      	bne.n	8011a00 <tcp_close_shutdown+0x144>
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	68da      	ldr	r2, [r3, #12]
 80119fa:	68bb      	ldr	r3, [r7, #8]
 80119fc:	60da      	str	r2, [r3, #12]
 80119fe:	e005      	b.n	8011a0c <tcp_close_shutdown+0x150>
 8011a00:	68bb      	ldr	r3, [r7, #8]
 8011a02:	68db      	ldr	r3, [r3, #12]
 8011a04:	60bb      	str	r3, [r7, #8]
 8011a06:	68bb      	ldr	r3, [r7, #8]
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d1ef      	bne.n	80119ec <tcp_close_shutdown+0x130>
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	2200      	movs	r2, #0
 8011a10:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8011a12:	6878      	ldr	r0, [r7, #4]
 8011a14:	f7ff fea0 	bl	8011758 <tcp_free>
      break;
 8011a18:	e01a      	b.n	8011a50 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8011a1a:	6878      	ldr	r0, [r7, #4]
 8011a1c:	f7ff ff14 	bl	8011848 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8011a20:	6879      	ldr	r1, [r7, #4]
 8011a22:	4816      	ldr	r0, [pc, #88]	@ (8011a7c <tcp_close_shutdown+0x1c0>)
 8011a24:	f001 fb96 	bl	8013154 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8011a28:	6878      	ldr	r0, [r7, #4]
 8011a2a:	f7ff feb1 	bl	8011790 <tcp_free_listen>
      break;
 8011a2e:	e00f      	b.n	8011a50 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8011a30:	6879      	ldr	r1, [r7, #4]
 8011a32:	480e      	ldr	r0, [pc, #56]	@ (8011a6c <tcp_close_shutdown+0x1b0>)
 8011a34:	f001 fb8e 	bl	8013154 <tcp_pcb_remove>
 8011a38:	4b0d      	ldr	r3, [pc, #52]	@ (8011a70 <tcp_close_shutdown+0x1b4>)
 8011a3a:	2201      	movs	r2, #1
 8011a3c:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8011a3e:	6878      	ldr	r0, [r7, #4]
 8011a40:	f7ff fe8a 	bl	8011758 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8011a44:	e004      	b.n	8011a50 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8011a46:	6878      	ldr	r0, [r7, #4]
 8011a48:	f000 f81a 	bl	8011a80 <tcp_close_shutdown_fin>
 8011a4c:	4603      	mov	r3, r0
 8011a4e:	e000      	b.n	8011a52 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8011a50:	2300      	movs	r3, #0
}
 8011a52:	4618      	mov	r0, r3
 8011a54:	3710      	adds	r7, #16
 8011a56:	46bd      	mov	sp, r7
 8011a58:	bdb0      	pop	{r4, r5, r7, pc}
 8011a5a:	bf00      	nop
 8011a5c:	0801fecc 	.word	0x0801fecc
 8011a60:	0801ffa0 	.word	0x0801ffa0
 8011a64:	0801ff10 	.word	0x0801ff10
 8011a68:	0801ffc0 	.word	0x0801ffc0
 8011a6c:	2000e41c 	.word	0x2000e41c
 8011a70:	2000e424 	.word	0x2000e424
 8011a74:	2000e45c 	.word	0x2000e45c
 8011a78:	2000e414 	.word	0x2000e414
 8011a7c:	2000e418 	.word	0x2000e418

08011a80 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8011a80:	b580      	push	{r7, lr}
 8011a82:	b084      	sub	sp, #16
 8011a84:	af00      	add	r7, sp, #0
 8011a86:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d106      	bne.n	8011a9c <tcp_close_shutdown_fin+0x1c>
 8011a8e:	4b2e      	ldr	r3, [pc, #184]	@ (8011b48 <tcp_close_shutdown_fin+0xc8>)
 8011a90:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8011a94:	492d      	ldr	r1, [pc, #180]	@ (8011b4c <tcp_close_shutdown_fin+0xcc>)
 8011a96:	482e      	ldr	r0, [pc, #184]	@ (8011b50 <tcp_close_shutdown_fin+0xd0>)
 8011a98:	f00b faea 	bl	801d070 <iprintf>

  switch (pcb->state) {
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	7d1b      	ldrb	r3, [r3, #20]
 8011aa0:	2b07      	cmp	r3, #7
 8011aa2:	d020      	beq.n	8011ae6 <tcp_close_shutdown_fin+0x66>
 8011aa4:	2b07      	cmp	r3, #7
 8011aa6:	dc2b      	bgt.n	8011b00 <tcp_close_shutdown_fin+0x80>
 8011aa8:	2b03      	cmp	r3, #3
 8011aaa:	d002      	beq.n	8011ab2 <tcp_close_shutdown_fin+0x32>
 8011aac:	2b04      	cmp	r3, #4
 8011aae:	d00d      	beq.n	8011acc <tcp_close_shutdown_fin+0x4c>
 8011ab0:	e026      	b.n	8011b00 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8011ab2:	6878      	ldr	r0, [r7, #4]
 8011ab4:	f004 fe26 	bl	8016704 <tcp_send_fin>
 8011ab8:	4603      	mov	r3, r0
 8011aba:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011abc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d11f      	bne.n	8011b04 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	2205      	movs	r2, #5
 8011ac8:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011aca:	e01b      	b.n	8011b04 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8011acc:	6878      	ldr	r0, [r7, #4]
 8011ace:	f004 fe19 	bl	8016704 <tcp_send_fin>
 8011ad2:	4603      	mov	r3, r0
 8011ad4:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d114      	bne.n	8011b08 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	2205      	movs	r2, #5
 8011ae2:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011ae4:	e010      	b.n	8011b08 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8011ae6:	6878      	ldr	r0, [r7, #4]
 8011ae8:	f004 fe0c 	bl	8016704 <tcp_send_fin>
 8011aec:	4603      	mov	r3, r0
 8011aee:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011af0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011af4:	2b00      	cmp	r3, #0
 8011af6:	d109      	bne.n	8011b0c <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	2209      	movs	r2, #9
 8011afc:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011afe:	e005      	b.n	8011b0c <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8011b00:	2300      	movs	r3, #0
 8011b02:	e01c      	b.n	8011b3e <tcp_close_shutdown_fin+0xbe>
      break;
 8011b04:	bf00      	nop
 8011b06:	e002      	b.n	8011b0e <tcp_close_shutdown_fin+0x8e>
      break;
 8011b08:	bf00      	nop
 8011b0a:	e000      	b.n	8011b0e <tcp_close_shutdown_fin+0x8e>
      break;
 8011b0c:	bf00      	nop
  }

  if (err == ERR_OK) {
 8011b0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d103      	bne.n	8011b1e <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8011b16:	6878      	ldr	r0, [r7, #4]
 8011b18:	f004 ff32 	bl	8016980 <tcp_output>
 8011b1c:	e00d      	b.n	8011b3a <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8011b1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011b22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011b26:	d108      	bne.n	8011b3a <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	8b5b      	ldrh	r3, [r3, #26]
 8011b2c:	f043 0308 	orr.w	r3, r3, #8
 8011b30:	b29a      	uxth	r2, r3
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8011b36:	2300      	movs	r3, #0
 8011b38:	e001      	b.n	8011b3e <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8011b3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011b3e:	4618      	mov	r0, r3
 8011b40:	3710      	adds	r7, #16
 8011b42:	46bd      	mov	sp, r7
 8011b44:	bd80      	pop	{r7, pc}
 8011b46:	bf00      	nop
 8011b48:	0801fecc 	.word	0x0801fecc
 8011b4c:	0801ff7c 	.word	0x0801ff7c
 8011b50:	0801ff10 	.word	0x0801ff10

08011b54 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8011b54:	b580      	push	{r7, lr}
 8011b56:	b082      	sub	sp, #8
 8011b58:	af00      	add	r7, sp, #0
 8011b5a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d109      	bne.n	8011b76 <tcp_close+0x22>
 8011b62:	4b0f      	ldr	r3, [pc, #60]	@ (8011ba0 <tcp_close+0x4c>)
 8011b64:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8011b68:	490e      	ldr	r1, [pc, #56]	@ (8011ba4 <tcp_close+0x50>)
 8011b6a:	480f      	ldr	r0, [pc, #60]	@ (8011ba8 <tcp_close+0x54>)
 8011b6c:	f00b fa80 	bl	801d070 <iprintf>
 8011b70:	f06f 030f 	mvn.w	r3, #15
 8011b74:	e00f      	b.n	8011b96 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	7d1b      	ldrb	r3, [r3, #20]
 8011b7a:	2b01      	cmp	r3, #1
 8011b7c:	d006      	beq.n	8011b8c <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	8b5b      	ldrh	r3, [r3, #26]
 8011b82:	f043 0310 	orr.w	r3, r3, #16
 8011b86:	b29a      	uxth	r2, r3
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8011b8c:	2101      	movs	r1, #1
 8011b8e:	6878      	ldr	r0, [r7, #4]
 8011b90:	f7ff fe94 	bl	80118bc <tcp_close_shutdown>
 8011b94:	4603      	mov	r3, r0
}
 8011b96:	4618      	mov	r0, r3
 8011b98:	3708      	adds	r7, #8
 8011b9a:	46bd      	mov	sp, r7
 8011b9c:	bd80      	pop	{r7, pc}
 8011b9e:	bf00      	nop
 8011ba0:	0801fecc 	.word	0x0801fecc
 8011ba4:	0801ffdc 	.word	0x0801ffdc
 8011ba8:	0801ff10 	.word	0x0801ff10

08011bac <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 8011bac:	b580      	push	{r7, lr}
 8011bae:	b084      	sub	sp, #16
 8011bb0:	af00      	add	r7, sp, #0
 8011bb2:	60f8      	str	r0, [r7, #12]
 8011bb4:	60b9      	str	r1, [r7, #8]
 8011bb6:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	d109      	bne.n	8011bd2 <tcp_shutdown+0x26>
 8011bbe:	4b26      	ldr	r3, [pc, #152]	@ (8011c58 <tcp_shutdown+0xac>)
 8011bc0:	f240 2207 	movw	r2, #519	@ 0x207
 8011bc4:	4925      	ldr	r1, [pc, #148]	@ (8011c5c <tcp_shutdown+0xb0>)
 8011bc6:	4826      	ldr	r0, [pc, #152]	@ (8011c60 <tcp_shutdown+0xb4>)
 8011bc8:	f00b fa52 	bl	801d070 <iprintf>
 8011bcc:	f06f 030f 	mvn.w	r3, #15
 8011bd0:	e03d      	b.n	8011c4e <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 8011bd2:	68fb      	ldr	r3, [r7, #12]
 8011bd4:	7d1b      	ldrb	r3, [r3, #20]
 8011bd6:	2b01      	cmp	r3, #1
 8011bd8:	d102      	bne.n	8011be0 <tcp_shutdown+0x34>
    return ERR_CONN;
 8011bda:	f06f 030a 	mvn.w	r3, #10
 8011bde:	e036      	b.n	8011c4e <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 8011be0:	68bb      	ldr	r3, [r7, #8]
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d01b      	beq.n	8011c1e <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8011be6:	68fb      	ldr	r3, [r7, #12]
 8011be8:	8b5b      	ldrh	r3, [r3, #26]
 8011bea:	f043 0310 	orr.w	r3, r3, #16
 8011bee:	b29a      	uxth	r2, r3
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d005      	beq.n	8011c06 <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 8011bfa:	2101      	movs	r1, #1
 8011bfc:	68f8      	ldr	r0, [r7, #12]
 8011bfe:	f7ff fe5d 	bl	80118bc <tcp_close_shutdown>
 8011c02:	4603      	mov	r3, r0
 8011c04:	e023      	b.n	8011c4e <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d007      	beq.n	8011c1e <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 8011c0e:	68fb      	ldr	r3, [r7, #12]
 8011c10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011c12:	4618      	mov	r0, r3
 8011c14:	f7ff fae4 	bl	80111e0 <pbuf_free>
      pcb->refused_data = NULL;
 8011c18:	68fb      	ldr	r3, [r7, #12]
 8011c1a:	2200      	movs	r2, #0
 8011c1c:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }
  if (shut_tx) {
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	2b00      	cmp	r3, #0
 8011c22:	d013      	beq.n	8011c4c <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 8011c24:	68fb      	ldr	r3, [r7, #12]
 8011c26:	7d1b      	ldrb	r3, [r3, #20]
 8011c28:	2b04      	cmp	r3, #4
 8011c2a:	dc02      	bgt.n	8011c32 <tcp_shutdown+0x86>
 8011c2c:	2b03      	cmp	r3, #3
 8011c2e:	da02      	bge.n	8011c36 <tcp_shutdown+0x8a>
 8011c30:	e009      	b.n	8011c46 <tcp_shutdown+0x9a>
 8011c32:	2b07      	cmp	r3, #7
 8011c34:	d107      	bne.n	8011c46 <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 8011c36:	68bb      	ldr	r3, [r7, #8]
 8011c38:	b2db      	uxtb	r3, r3
 8011c3a:	4619      	mov	r1, r3
 8011c3c:	68f8      	ldr	r0, [r7, #12]
 8011c3e:	f7ff fe3d 	bl	80118bc <tcp_close_shutdown>
 8011c42:	4603      	mov	r3, r0
 8011c44:	e003      	b.n	8011c4e <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 8011c46:	f06f 030a 	mvn.w	r3, #10
 8011c4a:	e000      	b.n	8011c4e <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 8011c4c:	2300      	movs	r3, #0
}
 8011c4e:	4618      	mov	r0, r3
 8011c50:	3710      	adds	r7, #16
 8011c52:	46bd      	mov	sp, r7
 8011c54:	bd80      	pop	{r7, pc}
 8011c56:	bf00      	nop
 8011c58:	0801fecc 	.word	0x0801fecc
 8011c5c:	0801fff4 	.word	0x0801fff4
 8011c60:	0801ff10 	.word	0x0801ff10

08011c64 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8011c64:	b580      	push	{r7, lr}
 8011c66:	b08e      	sub	sp, #56	@ 0x38
 8011c68:	af04      	add	r7, sp, #16
 8011c6a:	6078      	str	r0, [r7, #4]
 8011c6c:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d107      	bne.n	8011c84 <tcp_abandon+0x20>
 8011c74:	4b52      	ldr	r3, [pc, #328]	@ (8011dc0 <tcp_abandon+0x15c>)
 8011c76:	f240 223d 	movw	r2, #573	@ 0x23d
 8011c7a:	4952      	ldr	r1, [pc, #328]	@ (8011dc4 <tcp_abandon+0x160>)
 8011c7c:	4852      	ldr	r0, [pc, #328]	@ (8011dc8 <tcp_abandon+0x164>)
 8011c7e:	f00b f9f7 	bl	801d070 <iprintf>
 8011c82:	e099      	b.n	8011db8 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	7d1b      	ldrb	r3, [r3, #20]
 8011c88:	2b01      	cmp	r3, #1
 8011c8a:	d106      	bne.n	8011c9a <tcp_abandon+0x36>
 8011c8c:	4b4c      	ldr	r3, [pc, #304]	@ (8011dc0 <tcp_abandon+0x15c>)
 8011c8e:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8011c92:	494e      	ldr	r1, [pc, #312]	@ (8011dcc <tcp_abandon+0x168>)
 8011c94:	484c      	ldr	r0, [pc, #304]	@ (8011dc8 <tcp_abandon+0x164>)
 8011c96:	f00b f9eb 	bl	801d070 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	7d1b      	ldrb	r3, [r3, #20]
 8011c9e:	2b0a      	cmp	r3, #10
 8011ca0:	d107      	bne.n	8011cb2 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8011ca2:	6879      	ldr	r1, [r7, #4]
 8011ca4:	484a      	ldr	r0, [pc, #296]	@ (8011dd0 <tcp_abandon+0x16c>)
 8011ca6:	f001 fa55 	bl	8013154 <tcp_pcb_remove>
    tcp_free(pcb);
 8011caa:	6878      	ldr	r0, [r7, #4]
 8011cac:	f7ff fd54 	bl	8011758 <tcp_free>
 8011cb0:	e082      	b.n	8011db8 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8011cb2:	2300      	movs	r3, #0
 8011cb4:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 8011cb6:	2300      	movs	r3, #0
 8011cb8:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011cbe:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011cc4:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011ccc:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	691b      	ldr	r3, [r3, #16]
 8011cd2:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	7d1b      	ldrb	r3, [r3, #20]
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	d126      	bne.n	8011d2a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	8adb      	ldrh	r3, [r3, #22]
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d02e      	beq.n	8011d42 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8011ce4:	4b3b      	ldr	r3, [pc, #236]	@ (8011dd4 <tcp_abandon+0x170>)
 8011ce6:	681b      	ldr	r3, [r3, #0]
 8011ce8:	687a      	ldr	r2, [r7, #4]
 8011cea:	429a      	cmp	r2, r3
 8011cec:	d105      	bne.n	8011cfa <tcp_abandon+0x96>
 8011cee:	4b39      	ldr	r3, [pc, #228]	@ (8011dd4 <tcp_abandon+0x170>)
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	68db      	ldr	r3, [r3, #12]
 8011cf4:	4a37      	ldr	r2, [pc, #220]	@ (8011dd4 <tcp_abandon+0x170>)
 8011cf6:	6013      	str	r3, [r2, #0]
 8011cf8:	e013      	b.n	8011d22 <tcp_abandon+0xbe>
 8011cfa:	4b36      	ldr	r3, [pc, #216]	@ (8011dd4 <tcp_abandon+0x170>)
 8011cfc:	681b      	ldr	r3, [r3, #0]
 8011cfe:	61fb      	str	r3, [r7, #28]
 8011d00:	e00c      	b.n	8011d1c <tcp_abandon+0xb8>
 8011d02:	69fb      	ldr	r3, [r7, #28]
 8011d04:	68db      	ldr	r3, [r3, #12]
 8011d06:	687a      	ldr	r2, [r7, #4]
 8011d08:	429a      	cmp	r2, r3
 8011d0a:	d104      	bne.n	8011d16 <tcp_abandon+0xb2>
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	68da      	ldr	r2, [r3, #12]
 8011d10:	69fb      	ldr	r3, [r7, #28]
 8011d12:	60da      	str	r2, [r3, #12]
 8011d14:	e005      	b.n	8011d22 <tcp_abandon+0xbe>
 8011d16:	69fb      	ldr	r3, [r7, #28]
 8011d18:	68db      	ldr	r3, [r3, #12]
 8011d1a:	61fb      	str	r3, [r7, #28]
 8011d1c:	69fb      	ldr	r3, [r7, #28]
 8011d1e:	2b00      	cmp	r3, #0
 8011d20:	d1ef      	bne.n	8011d02 <tcp_abandon+0x9e>
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	2200      	movs	r2, #0
 8011d26:	60da      	str	r2, [r3, #12]
 8011d28:	e00b      	b.n	8011d42 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8011d2a:	683b      	ldr	r3, [r7, #0]
 8011d2c:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	8adb      	ldrh	r3, [r3, #22]
 8011d32:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8011d34:	6879      	ldr	r1, [r7, #4]
 8011d36:	4828      	ldr	r0, [pc, #160]	@ (8011dd8 <tcp_abandon+0x174>)
 8011d38:	f001 fa0c 	bl	8013154 <tcp_pcb_remove>
 8011d3c:	4b27      	ldr	r3, [pc, #156]	@ (8011ddc <tcp_abandon+0x178>)
 8011d3e:	2201      	movs	r2, #1
 8011d40:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011d46:	2b00      	cmp	r3, #0
 8011d48:	d004      	beq.n	8011d54 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011d4e:	4618      	mov	r0, r3
 8011d50:	f000 fee0 	bl	8012b14 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	d004      	beq.n	8011d66 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011d60:	4618      	mov	r0, r3
 8011d62:	f000 fed7 	bl	8012b14 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011d6a:	2b00      	cmp	r3, #0
 8011d6c:	d004      	beq.n	8011d78 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011d72:	4618      	mov	r0, r3
 8011d74:	f000 fece 	bl	8012b14 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8011d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d00e      	beq.n	8011d9c <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8011d7e:	6879      	ldr	r1, [r7, #4]
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	3304      	adds	r3, #4
 8011d84:	687a      	ldr	r2, [r7, #4]
 8011d86:	8b12      	ldrh	r2, [r2, #24]
 8011d88:	9202      	str	r2, [sp, #8]
 8011d8a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8011d8c:	9201      	str	r2, [sp, #4]
 8011d8e:	9300      	str	r3, [sp, #0]
 8011d90:	460b      	mov	r3, r1
 8011d92:	697a      	ldr	r2, [r7, #20]
 8011d94:	69b9      	ldr	r1, [r7, #24]
 8011d96:	6878      	ldr	r0, [r7, #4]
 8011d98:	f005 fba6 	bl	80174e8 <tcp_rst>
    }
    last_state = pcb->state;
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	7d1b      	ldrb	r3, [r3, #20]
 8011da0:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8011da2:	6878      	ldr	r0, [r7, #4]
 8011da4:	f7ff fcd8 	bl	8011758 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8011da8:	693b      	ldr	r3, [r7, #16]
 8011daa:	2b00      	cmp	r3, #0
 8011dac:	d004      	beq.n	8011db8 <tcp_abandon+0x154>
 8011dae:	693b      	ldr	r3, [r7, #16]
 8011db0:	f06f 010c 	mvn.w	r1, #12
 8011db4:	68f8      	ldr	r0, [r7, #12]
 8011db6:	4798      	blx	r3
  }
}
 8011db8:	3728      	adds	r7, #40	@ 0x28
 8011dba:	46bd      	mov	sp, r7
 8011dbc:	bd80      	pop	{r7, pc}
 8011dbe:	bf00      	nop
 8011dc0:	0801fecc 	.word	0x0801fecc
 8011dc4:	08020010 	.word	0x08020010
 8011dc8:	0801ff10 	.word	0x0801ff10
 8011dcc:	0802002c 	.word	0x0802002c
 8011dd0:	2000e420 	.word	0x2000e420
 8011dd4:	2000e414 	.word	0x2000e414
 8011dd8:	2000e41c 	.word	0x2000e41c
 8011ddc:	2000e424 	.word	0x2000e424

08011de0 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8011de0:	b580      	push	{r7, lr}
 8011de2:	b082      	sub	sp, #8
 8011de4:	af00      	add	r7, sp, #0
 8011de6:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8011de8:	2101      	movs	r1, #1
 8011dea:	6878      	ldr	r0, [r7, #4]
 8011dec:	f7ff ff3a 	bl	8011c64 <tcp_abandon>
}
 8011df0:	bf00      	nop
 8011df2:	3708      	adds	r7, #8
 8011df4:	46bd      	mov	sp, r7
 8011df6:	bd80      	pop	{r7, pc}

08011df8 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8011df8:	b580      	push	{r7, lr}
 8011dfa:	b088      	sub	sp, #32
 8011dfc:	af00      	add	r7, sp, #0
 8011dfe:	60f8      	str	r0, [r7, #12]
 8011e00:	60b9      	str	r1, [r7, #8]
 8011e02:	4613      	mov	r3, r2
 8011e04:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 8011e06:	2304      	movs	r3, #4
 8011e08:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8011e0a:	68bb      	ldr	r3, [r7, #8]
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	d101      	bne.n	8011e14 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 8011e10:	4b3e      	ldr	r3, [pc, #248]	@ (8011f0c <tcp_bind+0x114>)
 8011e12:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8011e14:	68fb      	ldr	r3, [r7, #12]
 8011e16:	2b00      	cmp	r3, #0
 8011e18:	d109      	bne.n	8011e2e <tcp_bind+0x36>
 8011e1a:	4b3d      	ldr	r3, [pc, #244]	@ (8011f10 <tcp_bind+0x118>)
 8011e1c:	f240 22a9 	movw	r2, #681	@ 0x2a9
 8011e20:	493c      	ldr	r1, [pc, #240]	@ (8011f14 <tcp_bind+0x11c>)
 8011e22:	483d      	ldr	r0, [pc, #244]	@ (8011f18 <tcp_bind+0x120>)
 8011e24:	f00b f924 	bl	801d070 <iprintf>
 8011e28:	f06f 030f 	mvn.w	r3, #15
 8011e2c:	e06a      	b.n	8011f04 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 8011e2e:	68fb      	ldr	r3, [r7, #12]
 8011e30:	7d1b      	ldrb	r3, [r3, #20]
 8011e32:	2b00      	cmp	r3, #0
 8011e34:	d009      	beq.n	8011e4a <tcp_bind+0x52>
 8011e36:	4b36      	ldr	r3, [pc, #216]	@ (8011f10 <tcp_bind+0x118>)
 8011e38:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8011e3c:	4937      	ldr	r1, [pc, #220]	@ (8011f1c <tcp_bind+0x124>)
 8011e3e:	4836      	ldr	r0, [pc, #216]	@ (8011f18 <tcp_bind+0x120>)
 8011e40:	f00b f916 	bl	801d070 <iprintf>
 8011e44:	f06f 0305 	mvn.w	r3, #5
 8011e48:	e05c      	b.n	8011f04 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 8011e4a:	88fb      	ldrh	r3, [r7, #6]
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d109      	bne.n	8011e64 <tcp_bind+0x6c>
    port = tcp_new_port();
 8011e50:	f000 f9f8 	bl	8012244 <tcp_new_port>
 8011e54:	4603      	mov	r3, r0
 8011e56:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8011e58:	88fb      	ldrh	r3, [r7, #6]
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	d135      	bne.n	8011eca <tcp_bind+0xd2>
      return ERR_BUF;
 8011e5e:	f06f 0301 	mvn.w	r3, #1
 8011e62:	e04f      	b.n	8011f04 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8011e64:	2300      	movs	r3, #0
 8011e66:	61fb      	str	r3, [r7, #28]
 8011e68:	e02b      	b.n	8011ec2 <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8011e6a:	4a2d      	ldr	r2, [pc, #180]	@ (8011f20 <tcp_bind+0x128>)
 8011e6c:	69fb      	ldr	r3, [r7, #28]
 8011e6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011e72:	681b      	ldr	r3, [r3, #0]
 8011e74:	61bb      	str	r3, [r7, #24]
 8011e76:	e01e      	b.n	8011eb6 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 8011e78:	69bb      	ldr	r3, [r7, #24]
 8011e7a:	8adb      	ldrh	r3, [r3, #22]
 8011e7c:	88fa      	ldrh	r2, [r7, #6]
 8011e7e:	429a      	cmp	r2, r3
 8011e80:	d116      	bne.n	8011eb0 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 8011e82:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	d010      	beq.n	8011eaa <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8011e88:	69bb      	ldr	r3, [r7, #24]
 8011e8a:	681b      	ldr	r3, [r3, #0]
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	d00c      	beq.n	8011eaa <tcp_bind+0xb2>
 8011e90:	68bb      	ldr	r3, [r7, #8]
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d009      	beq.n	8011eaa <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 8011e96:	68bb      	ldr	r3, [r7, #8]
 8011e98:	681b      	ldr	r3, [r3, #0]
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d005      	beq.n	8011eaa <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 8011e9e:	69bb      	ldr	r3, [r7, #24]
 8011ea0:	681a      	ldr	r2, [r3, #0]
 8011ea2:	68bb      	ldr	r3, [r7, #8]
 8011ea4:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8011ea6:	429a      	cmp	r2, r3
 8011ea8:	d102      	bne.n	8011eb0 <tcp_bind+0xb8>
              return ERR_USE;
 8011eaa:	f06f 0307 	mvn.w	r3, #7
 8011eae:	e029      	b.n	8011f04 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8011eb0:	69bb      	ldr	r3, [r7, #24]
 8011eb2:	68db      	ldr	r3, [r3, #12]
 8011eb4:	61bb      	str	r3, [r7, #24]
 8011eb6:	69bb      	ldr	r3, [r7, #24]
 8011eb8:	2b00      	cmp	r3, #0
 8011eba:	d1dd      	bne.n	8011e78 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 8011ebc:	69fb      	ldr	r3, [r7, #28]
 8011ebe:	3301      	adds	r3, #1
 8011ec0:	61fb      	str	r3, [r7, #28]
 8011ec2:	69fa      	ldr	r2, [r7, #28]
 8011ec4:	697b      	ldr	r3, [r7, #20]
 8011ec6:	429a      	cmp	r2, r3
 8011ec8:	dbcf      	blt.n	8011e6a <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 8011eca:	68bb      	ldr	r3, [r7, #8]
 8011ecc:	2b00      	cmp	r3, #0
 8011ece:	d00c      	beq.n	8011eea <tcp_bind+0xf2>
 8011ed0:	68bb      	ldr	r3, [r7, #8]
 8011ed2:	681b      	ldr	r3, [r3, #0]
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d008      	beq.n	8011eea <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 8011ed8:	68bb      	ldr	r3, [r7, #8]
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	d002      	beq.n	8011ee4 <tcp_bind+0xec>
 8011ede:	68bb      	ldr	r3, [r7, #8]
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	e000      	b.n	8011ee6 <tcp_bind+0xee>
 8011ee4:	2300      	movs	r3, #0
 8011ee6:	68fa      	ldr	r2, [r7, #12]
 8011ee8:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 8011eea:	68fb      	ldr	r3, [r7, #12]
 8011eec:	88fa      	ldrh	r2, [r7, #6]
 8011eee:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8011ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8011f24 <tcp_bind+0x12c>)
 8011ef2:	681a      	ldr	r2, [r3, #0]
 8011ef4:	68fb      	ldr	r3, [r7, #12]
 8011ef6:	60da      	str	r2, [r3, #12]
 8011ef8:	4a0a      	ldr	r2, [pc, #40]	@ (8011f24 <tcp_bind+0x12c>)
 8011efa:	68fb      	ldr	r3, [r7, #12]
 8011efc:	6013      	str	r3, [r2, #0]
 8011efe:	f005 fcb5 	bl	801786c <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 8011f02:	2300      	movs	r3, #0
}
 8011f04:	4618      	mov	r0, r3
 8011f06:	3720      	adds	r7, #32
 8011f08:	46bd      	mov	sp, r7
 8011f0a:	bd80      	pop	{r7, pc}
 8011f0c:	08022314 	.word	0x08022314
 8011f10:	0801fecc 	.word	0x0801fecc
 8011f14:	08020060 	.word	0x08020060
 8011f18:	0801ff10 	.word	0x0801ff10
 8011f1c:	08020078 	.word	0x08020078
 8011f20:	080222dc 	.word	0x080222dc
 8011f24:	2000e414 	.word	0x2000e414

08011f28 <tcp_bind_netif>:
 * @param pcb the tcp_pcb to bind.
 * @param netif the netif to bind to. Can be NULL.
 */
void
tcp_bind_netif(struct tcp_pcb *pcb, const struct netif *netif)
{
 8011f28:	b480      	push	{r7}
 8011f2a:	b083      	sub	sp, #12
 8011f2c:	af00      	add	r7, sp, #0
 8011f2e:	6078      	str	r0, [r7, #4]
 8011f30:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (netif != NULL) {
 8011f32:	683b      	ldr	r3, [r7, #0]
 8011f34:	2b00      	cmp	r3, #0
 8011f36:	d007      	beq.n	8011f48 <tcp_bind_netif+0x20>
    pcb->netif_idx = netif_get_index(netif);
 8011f38:	683b      	ldr	r3, [r7, #0]
 8011f3a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8011f3e:	3301      	adds	r3, #1
 8011f40:	b2da      	uxtb	r2, r3
 8011f42:	687b      	ldr	r3, [r7, #4]
 8011f44:	721a      	strb	r2, [r3, #8]
  } else {
    pcb->netif_idx = NETIF_NO_INDEX;
  }
}
 8011f46:	e002      	b.n	8011f4e <tcp_bind_netif+0x26>
    pcb->netif_idx = NETIF_NO_INDEX;
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	2200      	movs	r2, #0
 8011f4c:	721a      	strb	r2, [r3, #8]
}
 8011f4e:	bf00      	nop
 8011f50:	370c      	adds	r7, #12
 8011f52:	46bd      	mov	sp, r7
 8011f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f58:	4770      	bx	lr
	...

08011f5c <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 8011f5c:	b580      	push	{r7, lr}
 8011f5e:	b084      	sub	sp, #16
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	60f8      	str	r0, [r7, #12]
 8011f64:	60b9      	str	r1, [r7, #8]
 8011f66:	4613      	mov	r3, r2
 8011f68:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8011f6a:	68bb      	ldr	r3, [r7, #8]
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d106      	bne.n	8011f7e <tcp_accept_null+0x22>
 8011f70:	4b07      	ldr	r3, [pc, #28]	@ (8011f90 <tcp_accept_null+0x34>)
 8011f72:	f240 320f 	movw	r2, #783	@ 0x30f
 8011f76:	4907      	ldr	r1, [pc, #28]	@ (8011f94 <tcp_accept_null+0x38>)
 8011f78:	4807      	ldr	r0, [pc, #28]	@ (8011f98 <tcp_accept_null+0x3c>)
 8011f7a:	f00b f879 	bl	801d070 <iprintf>

  tcp_abort(pcb);
 8011f7e:	68b8      	ldr	r0, [r7, #8]
 8011f80:	f7ff ff2e 	bl	8011de0 <tcp_abort>

  return ERR_ABRT;
 8011f84:	f06f 030c 	mvn.w	r3, #12
}
 8011f88:	4618      	mov	r0, r3
 8011f8a:	3710      	adds	r7, #16
 8011f8c:	46bd      	mov	sp, r7
 8011f8e:	bd80      	pop	{r7, pc}
 8011f90:	0801fecc 	.word	0x0801fecc
 8011f94:	080200a0 	.word	0x080200a0
 8011f98:	0801ff10 	.word	0x0801ff10

08011f9c <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 8011f9c:	b580      	push	{r7, lr}
 8011f9e:	b088      	sub	sp, #32
 8011fa0:	af00      	add	r7, sp, #0
 8011fa2:	60f8      	str	r0, [r7, #12]
 8011fa4:	460b      	mov	r3, r1
 8011fa6:	607a      	str	r2, [r7, #4]
 8011fa8:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 8011faa:	2300      	movs	r3, #0
 8011fac:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8011fae:	68fb      	ldr	r3, [r7, #12]
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d109      	bne.n	8011fc8 <tcp_listen_with_backlog_and_err+0x2c>
 8011fb4:	4b47      	ldr	r3, [pc, #284]	@ (80120d4 <tcp_listen_with_backlog_and_err+0x138>)
 8011fb6:	f240 3259 	movw	r2, #857	@ 0x359
 8011fba:	4947      	ldr	r1, [pc, #284]	@ (80120d8 <tcp_listen_with_backlog_and_err+0x13c>)
 8011fbc:	4847      	ldr	r0, [pc, #284]	@ (80120dc <tcp_listen_with_backlog_and_err+0x140>)
 8011fbe:	f00b f857 	bl	801d070 <iprintf>
 8011fc2:	23f0      	movs	r3, #240	@ 0xf0
 8011fc4:	76fb      	strb	r3, [r7, #27]
 8011fc6:	e079      	b.n	80120bc <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8011fc8:	68fb      	ldr	r3, [r7, #12]
 8011fca:	7d1b      	ldrb	r3, [r3, #20]
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	d009      	beq.n	8011fe4 <tcp_listen_with_backlog_and_err+0x48>
 8011fd0:	4b40      	ldr	r3, [pc, #256]	@ (80120d4 <tcp_listen_with_backlog_and_err+0x138>)
 8011fd2:	f240 325a 	movw	r2, #858	@ 0x35a
 8011fd6:	4942      	ldr	r1, [pc, #264]	@ (80120e0 <tcp_listen_with_backlog_and_err+0x144>)
 8011fd8:	4840      	ldr	r0, [pc, #256]	@ (80120dc <tcp_listen_with_backlog_and_err+0x140>)
 8011fda:	f00b f849 	bl	801d070 <iprintf>
 8011fde:	23f1      	movs	r3, #241	@ 0xf1
 8011fe0:	76fb      	strb	r3, [r7, #27]
 8011fe2:	e06b      	b.n	80120bc <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 8011fe4:	68fb      	ldr	r3, [r7, #12]
 8011fe6:	7d1b      	ldrb	r3, [r3, #20]
 8011fe8:	2b01      	cmp	r3, #1
 8011fea:	d104      	bne.n	8011ff6 <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 8011fec:	68fb      	ldr	r3, [r7, #12]
 8011fee:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 8011ff0:	23f7      	movs	r3, #247	@ 0xf7
 8011ff2:	76fb      	strb	r3, [r7, #27]
    goto done;
 8011ff4:	e062      	b.n	80120bc <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 8011ff6:	2002      	movs	r0, #2
 8011ff8:	f7fe f962 	bl	80102c0 <memp_malloc>
 8011ffc:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 8011ffe:	69fb      	ldr	r3, [r7, #28]
 8012000:	2b00      	cmp	r3, #0
 8012002:	d102      	bne.n	801200a <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 8012004:	23ff      	movs	r3, #255	@ 0xff
 8012006:	76fb      	strb	r3, [r7, #27]
    goto done;
 8012008:	e058      	b.n	80120bc <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 801200a:	68fb      	ldr	r3, [r7, #12]
 801200c:	691a      	ldr	r2, [r3, #16]
 801200e:	69fb      	ldr	r3, [r7, #28]
 8012010:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 8012012:	68fb      	ldr	r3, [r7, #12]
 8012014:	8ada      	ldrh	r2, [r3, #22]
 8012016:	69fb      	ldr	r3, [r7, #28]
 8012018:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 801201a:	69fb      	ldr	r3, [r7, #28]
 801201c:	2201      	movs	r2, #1
 801201e:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 8012020:	68fb      	ldr	r3, [r7, #12]
 8012022:	7d5a      	ldrb	r2, [r3, #21]
 8012024:	69fb      	ldr	r3, [r7, #28]
 8012026:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 8012028:	68fb      	ldr	r3, [r7, #12]
 801202a:	7a5a      	ldrb	r2, [r3, #9]
 801202c:	69fb      	ldr	r3, [r7, #28]
 801202e:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 8012030:	69fb      	ldr	r3, [r7, #28]
 8012032:	2200      	movs	r2, #0
 8012034:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 8012036:	68fb      	ldr	r3, [r7, #12]
 8012038:	7ada      	ldrb	r2, [r3, #11]
 801203a:	69fb      	ldr	r3, [r7, #28]
 801203c:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 801203e:	68fb      	ldr	r3, [r7, #12]
 8012040:	7a9a      	ldrb	r2, [r3, #10]
 8012042:	69fb      	ldr	r3, [r7, #28]
 8012044:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 8012046:	68fb      	ldr	r3, [r7, #12]
 8012048:	681a      	ldr	r2, [r3, #0]
 801204a:	69fb      	ldr	r3, [r7, #28]
 801204c:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 801204e:	68fb      	ldr	r3, [r7, #12]
 8012050:	8adb      	ldrh	r3, [r3, #22]
 8012052:	2b00      	cmp	r3, #0
 8012054:	d021      	beq.n	801209a <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8012056:	4b23      	ldr	r3, [pc, #140]	@ (80120e4 <tcp_listen_with_backlog_and_err+0x148>)
 8012058:	681b      	ldr	r3, [r3, #0]
 801205a:	68fa      	ldr	r2, [r7, #12]
 801205c:	429a      	cmp	r2, r3
 801205e:	d105      	bne.n	801206c <tcp_listen_with_backlog_and_err+0xd0>
 8012060:	4b20      	ldr	r3, [pc, #128]	@ (80120e4 <tcp_listen_with_backlog_and_err+0x148>)
 8012062:	681b      	ldr	r3, [r3, #0]
 8012064:	68db      	ldr	r3, [r3, #12]
 8012066:	4a1f      	ldr	r2, [pc, #124]	@ (80120e4 <tcp_listen_with_backlog_and_err+0x148>)
 8012068:	6013      	str	r3, [r2, #0]
 801206a:	e013      	b.n	8012094 <tcp_listen_with_backlog_and_err+0xf8>
 801206c:	4b1d      	ldr	r3, [pc, #116]	@ (80120e4 <tcp_listen_with_backlog_and_err+0x148>)
 801206e:	681b      	ldr	r3, [r3, #0]
 8012070:	617b      	str	r3, [r7, #20]
 8012072:	e00c      	b.n	801208e <tcp_listen_with_backlog_and_err+0xf2>
 8012074:	697b      	ldr	r3, [r7, #20]
 8012076:	68db      	ldr	r3, [r3, #12]
 8012078:	68fa      	ldr	r2, [r7, #12]
 801207a:	429a      	cmp	r2, r3
 801207c:	d104      	bne.n	8012088 <tcp_listen_with_backlog_and_err+0xec>
 801207e:	68fb      	ldr	r3, [r7, #12]
 8012080:	68da      	ldr	r2, [r3, #12]
 8012082:	697b      	ldr	r3, [r7, #20]
 8012084:	60da      	str	r2, [r3, #12]
 8012086:	e005      	b.n	8012094 <tcp_listen_with_backlog_and_err+0xf8>
 8012088:	697b      	ldr	r3, [r7, #20]
 801208a:	68db      	ldr	r3, [r3, #12]
 801208c:	617b      	str	r3, [r7, #20]
 801208e:	697b      	ldr	r3, [r7, #20]
 8012090:	2b00      	cmp	r3, #0
 8012092:	d1ef      	bne.n	8012074 <tcp_listen_with_backlog_and_err+0xd8>
 8012094:	68fb      	ldr	r3, [r7, #12]
 8012096:	2200      	movs	r2, #0
 8012098:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 801209a:	68f8      	ldr	r0, [r7, #12]
 801209c:	f7ff fb5c 	bl	8011758 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 80120a0:	69fb      	ldr	r3, [r7, #28]
 80120a2:	4a11      	ldr	r2, [pc, #68]	@ (80120e8 <tcp_listen_with_backlog_and_err+0x14c>)
 80120a4:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 80120a6:	4b11      	ldr	r3, [pc, #68]	@ (80120ec <tcp_listen_with_backlog_and_err+0x150>)
 80120a8:	681a      	ldr	r2, [r3, #0]
 80120aa:	69fb      	ldr	r3, [r7, #28]
 80120ac:	60da      	str	r2, [r3, #12]
 80120ae:	4a0f      	ldr	r2, [pc, #60]	@ (80120ec <tcp_listen_with_backlog_and_err+0x150>)
 80120b0:	69fb      	ldr	r3, [r7, #28]
 80120b2:	6013      	str	r3, [r2, #0]
 80120b4:	f005 fbda 	bl	801786c <tcp_timer_needed>
  res = ERR_OK;
 80120b8:	2300      	movs	r3, #0
 80120ba:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d002      	beq.n	80120c8 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	7efa      	ldrb	r2, [r7, #27]
 80120c6:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 80120c8:	69fb      	ldr	r3, [r7, #28]
}
 80120ca:	4618      	mov	r0, r3
 80120cc:	3720      	adds	r7, #32
 80120ce:	46bd      	mov	sp, r7
 80120d0:	bd80      	pop	{r7, pc}
 80120d2:	bf00      	nop
 80120d4:	0801fecc 	.word	0x0801fecc
 80120d8:	080200c0 	.word	0x080200c0
 80120dc:	0801ff10 	.word	0x0801ff10
 80120e0:	080200f0 	.word	0x080200f0
 80120e4:	2000e414 	.word	0x2000e414
 80120e8:	08011f5d 	.word	0x08011f5d
 80120ec:	2000e418 	.word	0x2000e418

080120f0 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80120f0:	b580      	push	{r7, lr}
 80120f2:	b084      	sub	sp, #16
 80120f4:	af00      	add	r7, sp, #0
 80120f6:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	2b00      	cmp	r3, #0
 80120fc:	d106      	bne.n	801210c <tcp_update_rcv_ann_wnd+0x1c>
 80120fe:	4b25      	ldr	r3, [pc, #148]	@ (8012194 <tcp_update_rcv_ann_wnd+0xa4>)
 8012100:	f240 32a6 	movw	r2, #934	@ 0x3a6
 8012104:	4924      	ldr	r1, [pc, #144]	@ (8012198 <tcp_update_rcv_ann_wnd+0xa8>)
 8012106:	4825      	ldr	r0, [pc, #148]	@ (801219c <tcp_update_rcv_ann_wnd+0xac>)
 8012108:	f00a ffb2 	bl	801d070 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012110:	687a      	ldr	r2, [r7, #4]
 8012112:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8012114:	4413      	add	r3, r2
 8012116:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801211c:	687a      	ldr	r2, [r7, #4]
 801211e:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8012120:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 8012124:	bf28      	it	cs
 8012126:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 801212a:	b292      	uxth	r2, r2
 801212c:	4413      	add	r3, r2
 801212e:	68fa      	ldr	r2, [r7, #12]
 8012130:	1ad3      	subs	r3, r2, r3
 8012132:	2b00      	cmp	r3, #0
 8012134:	db08      	blt.n	8012148 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012142:	68fa      	ldr	r2, [r7, #12]
 8012144:	1ad3      	subs	r3, r2, r3
 8012146:	e020      	b.n	801218a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012150:	1ad3      	subs	r3, r2, r3
 8012152:	2b00      	cmp	r3, #0
 8012154:	dd03      	ble.n	801215e <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	2200      	movs	r2, #0
 801215a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 801215c:	e014      	b.n	8012188 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012166:	1ad3      	subs	r3, r2, r3
 8012168:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801216a:	68bb      	ldr	r3, [r7, #8]
 801216c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012170:	d306      	bcc.n	8012180 <tcp_update_rcv_ann_wnd+0x90>
 8012172:	4b08      	ldr	r3, [pc, #32]	@ (8012194 <tcp_update_rcv_ann_wnd+0xa4>)
 8012174:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8012178:	4909      	ldr	r1, [pc, #36]	@ (80121a0 <tcp_update_rcv_ann_wnd+0xb0>)
 801217a:	4808      	ldr	r0, [pc, #32]	@ (801219c <tcp_update_rcv_ann_wnd+0xac>)
 801217c:	f00a ff78 	bl	801d070 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8012180:	68bb      	ldr	r3, [r7, #8]
 8012182:	b29a      	uxth	r2, r3
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8012188:	2300      	movs	r3, #0
  }
}
 801218a:	4618      	mov	r0, r3
 801218c:	3710      	adds	r7, #16
 801218e:	46bd      	mov	sp, r7
 8012190:	bd80      	pop	{r7, pc}
 8012192:	bf00      	nop
 8012194:	0801fecc 	.word	0x0801fecc
 8012198:	08020128 	.word	0x08020128
 801219c:	0801ff10 	.word	0x0801ff10
 80121a0:	0802014c 	.word	0x0802014c

080121a4 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80121a4:	b580      	push	{r7, lr}
 80121a6:	b084      	sub	sp, #16
 80121a8:	af00      	add	r7, sp, #0
 80121aa:	6078      	str	r0, [r7, #4]
 80121ac:	460b      	mov	r3, r1
 80121ae:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	d107      	bne.n	80121c6 <tcp_recved+0x22>
 80121b6:	4b1f      	ldr	r3, [pc, #124]	@ (8012234 <tcp_recved+0x90>)
 80121b8:	f240 32cf 	movw	r2, #975	@ 0x3cf
 80121bc:	491e      	ldr	r1, [pc, #120]	@ (8012238 <tcp_recved+0x94>)
 80121be:	481f      	ldr	r0, [pc, #124]	@ (801223c <tcp_recved+0x98>)
 80121c0:	f00a ff56 	bl	801d070 <iprintf>
 80121c4:	e032      	b.n	801222c <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	7d1b      	ldrb	r3, [r3, #20]
 80121ca:	2b01      	cmp	r3, #1
 80121cc:	d106      	bne.n	80121dc <tcp_recved+0x38>
 80121ce:	4b19      	ldr	r3, [pc, #100]	@ (8012234 <tcp_recved+0x90>)
 80121d0:	f240 32d2 	movw	r2, #978	@ 0x3d2
 80121d4:	491a      	ldr	r1, [pc, #104]	@ (8012240 <tcp_recved+0x9c>)
 80121d6:	4819      	ldr	r0, [pc, #100]	@ (801223c <tcp_recved+0x98>)
 80121d8:	f00a ff4a 	bl	801d070 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80121e0:	887b      	ldrh	r3, [r7, #2]
 80121e2:	4413      	add	r3, r2
 80121e4:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 80121e6:	89fb      	ldrh	r3, [r7, #14]
 80121e8:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80121ec:	d804      	bhi.n	80121f8 <tcp_recved+0x54>
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80121f2:	89fa      	ldrh	r2, [r7, #14]
 80121f4:	429a      	cmp	r2, r3
 80121f6:	d204      	bcs.n	8012202 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 80121fe:	851a      	strh	r2, [r3, #40]	@ 0x28
 8012200:	e002      	b.n	8012208 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	89fa      	ldrh	r2, [r7, #14]
 8012206:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8012208:	6878      	ldr	r0, [r7, #4]
 801220a:	f7ff ff71 	bl	80120f0 <tcp_update_rcv_ann_wnd>
 801220e:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8012210:	68bb      	ldr	r3, [r7, #8]
 8012212:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8012216:	d309      	bcc.n	801222c <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	8b5b      	ldrh	r3, [r3, #26]
 801221c:	f043 0302 	orr.w	r3, r3, #2
 8012220:	b29a      	uxth	r2, r3
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012226:	6878      	ldr	r0, [r7, #4]
 8012228:	f004 fbaa 	bl	8016980 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 801222c:	3710      	adds	r7, #16
 801222e:	46bd      	mov	sp, r7
 8012230:	bd80      	pop	{r7, pc}
 8012232:	bf00      	nop
 8012234:	0801fecc 	.word	0x0801fecc
 8012238:	08020168 	.word	0x08020168
 801223c:	0801ff10 	.word	0x0801ff10
 8012240:	08020180 	.word	0x08020180

08012244 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8012244:	b480      	push	{r7}
 8012246:	b083      	sub	sp, #12
 8012248:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 801224a:	2300      	movs	r3, #0
 801224c:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 801224e:	4b1e      	ldr	r3, [pc, #120]	@ (80122c8 <tcp_new_port+0x84>)
 8012250:	881b      	ldrh	r3, [r3, #0]
 8012252:	3301      	adds	r3, #1
 8012254:	b29a      	uxth	r2, r3
 8012256:	4b1c      	ldr	r3, [pc, #112]	@ (80122c8 <tcp_new_port+0x84>)
 8012258:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 801225a:	4b1b      	ldr	r3, [pc, #108]	@ (80122c8 <tcp_new_port+0x84>)
 801225c:	881b      	ldrh	r3, [r3, #0]
 801225e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012262:	4293      	cmp	r3, r2
 8012264:	d103      	bne.n	801226e <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8012266:	4b18      	ldr	r3, [pc, #96]	@ (80122c8 <tcp_new_port+0x84>)
 8012268:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801226c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801226e:	2300      	movs	r3, #0
 8012270:	71fb      	strb	r3, [r7, #7]
 8012272:	e01e      	b.n	80122b2 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8012274:	79fb      	ldrb	r3, [r7, #7]
 8012276:	4a15      	ldr	r2, [pc, #84]	@ (80122cc <tcp_new_port+0x88>)
 8012278:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801227c:	681b      	ldr	r3, [r3, #0]
 801227e:	603b      	str	r3, [r7, #0]
 8012280:	e011      	b.n	80122a6 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8012282:	683b      	ldr	r3, [r7, #0]
 8012284:	8ada      	ldrh	r2, [r3, #22]
 8012286:	4b10      	ldr	r3, [pc, #64]	@ (80122c8 <tcp_new_port+0x84>)
 8012288:	881b      	ldrh	r3, [r3, #0]
 801228a:	429a      	cmp	r2, r3
 801228c:	d108      	bne.n	80122a0 <tcp_new_port+0x5c>
        n++;
 801228e:	88bb      	ldrh	r3, [r7, #4]
 8012290:	3301      	adds	r3, #1
 8012292:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8012294:	88bb      	ldrh	r3, [r7, #4]
 8012296:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801229a:	d3d8      	bcc.n	801224e <tcp_new_port+0xa>
          return 0;
 801229c:	2300      	movs	r3, #0
 801229e:	e00d      	b.n	80122bc <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 80122a0:	683b      	ldr	r3, [r7, #0]
 80122a2:	68db      	ldr	r3, [r3, #12]
 80122a4:	603b      	str	r3, [r7, #0]
 80122a6:	683b      	ldr	r3, [r7, #0]
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	d1ea      	bne.n	8012282 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 80122ac:	79fb      	ldrb	r3, [r7, #7]
 80122ae:	3301      	adds	r3, #1
 80122b0:	71fb      	strb	r3, [r7, #7]
 80122b2:	79fb      	ldrb	r3, [r7, #7]
 80122b4:	2b03      	cmp	r3, #3
 80122b6:	d9dd      	bls.n	8012274 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 80122b8:	4b03      	ldr	r3, [pc, #12]	@ (80122c8 <tcp_new_port+0x84>)
 80122ba:	881b      	ldrh	r3, [r3, #0]
}
 80122bc:	4618      	mov	r0, r3
 80122be:	370c      	adds	r7, #12
 80122c0:	46bd      	mov	sp, r7
 80122c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122c6:	4770      	bx	lr
 80122c8:	2000002c 	.word	0x2000002c
 80122cc:	080222dc 	.word	0x080222dc

080122d0 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80122d0:	b5b0      	push	{r4, r5, r7, lr}
 80122d2:	b090      	sub	sp, #64	@ 0x40
 80122d4:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80122d6:	2300      	movs	r3, #0
 80122d8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 80122dc:	4b95      	ldr	r3, [pc, #596]	@ (8012534 <tcp_slowtmr+0x264>)
 80122de:	681b      	ldr	r3, [r3, #0]
 80122e0:	3301      	adds	r3, #1
 80122e2:	4a94      	ldr	r2, [pc, #592]	@ (8012534 <tcp_slowtmr+0x264>)
 80122e4:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80122e6:	4b94      	ldr	r3, [pc, #592]	@ (8012538 <tcp_slowtmr+0x268>)
 80122e8:	781b      	ldrb	r3, [r3, #0]
 80122ea:	3301      	adds	r3, #1
 80122ec:	b2da      	uxtb	r2, r3
 80122ee:	4b92      	ldr	r3, [pc, #584]	@ (8012538 <tcp_slowtmr+0x268>)
 80122f0:	701a      	strb	r2, [r3, #0]
 80122f2:	e000      	b.n	80122f6 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 80122f4:	bf00      	nop
  prev = NULL;
 80122f6:	2300      	movs	r3, #0
 80122f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 80122fa:	4b90      	ldr	r3, [pc, #576]	@ (801253c <tcp_slowtmr+0x26c>)
 80122fc:	681b      	ldr	r3, [r3, #0]
 80122fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8012300:	e29d      	b.n	801283e <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8012302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012304:	7d1b      	ldrb	r3, [r3, #20]
 8012306:	2b00      	cmp	r3, #0
 8012308:	d106      	bne.n	8012318 <tcp_slowtmr+0x48>
 801230a:	4b8d      	ldr	r3, [pc, #564]	@ (8012540 <tcp_slowtmr+0x270>)
 801230c:	f240 42be 	movw	r2, #1214	@ 0x4be
 8012310:	498c      	ldr	r1, [pc, #560]	@ (8012544 <tcp_slowtmr+0x274>)
 8012312:	488d      	ldr	r0, [pc, #564]	@ (8012548 <tcp_slowtmr+0x278>)
 8012314:	f00a feac 	bl	801d070 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8012318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801231a:	7d1b      	ldrb	r3, [r3, #20]
 801231c:	2b01      	cmp	r3, #1
 801231e:	d106      	bne.n	801232e <tcp_slowtmr+0x5e>
 8012320:	4b87      	ldr	r3, [pc, #540]	@ (8012540 <tcp_slowtmr+0x270>)
 8012322:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 8012326:	4989      	ldr	r1, [pc, #548]	@ (801254c <tcp_slowtmr+0x27c>)
 8012328:	4887      	ldr	r0, [pc, #540]	@ (8012548 <tcp_slowtmr+0x278>)
 801232a:	f00a fea1 	bl	801d070 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801232e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012330:	7d1b      	ldrb	r3, [r3, #20]
 8012332:	2b0a      	cmp	r3, #10
 8012334:	d106      	bne.n	8012344 <tcp_slowtmr+0x74>
 8012336:	4b82      	ldr	r3, [pc, #520]	@ (8012540 <tcp_slowtmr+0x270>)
 8012338:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 801233c:	4984      	ldr	r1, [pc, #528]	@ (8012550 <tcp_slowtmr+0x280>)
 801233e:	4882      	ldr	r0, [pc, #520]	@ (8012548 <tcp_slowtmr+0x278>)
 8012340:	f00a fe96 	bl	801d070 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8012344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012346:	7f9a      	ldrb	r2, [r3, #30]
 8012348:	4b7b      	ldr	r3, [pc, #492]	@ (8012538 <tcp_slowtmr+0x268>)
 801234a:	781b      	ldrb	r3, [r3, #0]
 801234c:	429a      	cmp	r2, r3
 801234e:	d105      	bne.n	801235c <tcp_slowtmr+0x8c>
      prev = pcb;
 8012350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012352:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8012354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012356:	68db      	ldr	r3, [r3, #12]
 8012358:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 801235a:	e270      	b.n	801283e <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 801235c:	4b76      	ldr	r3, [pc, #472]	@ (8012538 <tcp_slowtmr+0x268>)
 801235e:	781a      	ldrb	r2, [r3, #0]
 8012360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012362:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 8012364:	2300      	movs	r3, #0
 8012366:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 801236a:	2300      	movs	r3, #0
 801236c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8012370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012372:	7d1b      	ldrb	r3, [r3, #20]
 8012374:	2b02      	cmp	r3, #2
 8012376:	d10a      	bne.n	801238e <tcp_slowtmr+0xbe>
 8012378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801237a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801237e:	2b05      	cmp	r3, #5
 8012380:	d905      	bls.n	801238e <tcp_slowtmr+0xbe>
      ++pcb_remove;
 8012382:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012386:	3301      	adds	r3, #1
 8012388:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801238c:	e11e      	b.n	80125cc <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801238e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012390:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012394:	2b0b      	cmp	r3, #11
 8012396:	d905      	bls.n	80123a4 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8012398:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801239c:	3301      	adds	r3, #1
 801239e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80123a2:	e113      	b.n	80125cc <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 80123a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123a6:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	d075      	beq.n	801249a <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 80123ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	d006      	beq.n	80123c4 <tcp_slowtmr+0xf4>
 80123b6:	4b62      	ldr	r3, [pc, #392]	@ (8012540 <tcp_slowtmr+0x270>)
 80123b8:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 80123bc:	4965      	ldr	r1, [pc, #404]	@ (8012554 <tcp_slowtmr+0x284>)
 80123be:	4862      	ldr	r0, [pc, #392]	@ (8012548 <tcp_slowtmr+0x278>)
 80123c0:	f00a fe56 	bl	801d070 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80123c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d106      	bne.n	80123da <tcp_slowtmr+0x10a>
 80123cc:	4b5c      	ldr	r3, [pc, #368]	@ (8012540 <tcp_slowtmr+0x270>)
 80123ce:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 80123d2:	4961      	ldr	r1, [pc, #388]	@ (8012558 <tcp_slowtmr+0x288>)
 80123d4:	485c      	ldr	r0, [pc, #368]	@ (8012548 <tcp_slowtmr+0x278>)
 80123d6:	f00a fe4b 	bl	801d070 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80123da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123dc:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80123e0:	2b0b      	cmp	r3, #11
 80123e2:	d905      	bls.n	80123f0 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 80123e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80123e8:	3301      	adds	r3, #1
 80123ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80123ee:	e0ed      	b.n	80125cc <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80123f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123f2:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80123f6:	3b01      	subs	r3, #1
 80123f8:	4a58      	ldr	r2, [pc, #352]	@ (801255c <tcp_slowtmr+0x28c>)
 80123fa:	5cd3      	ldrb	r3, [r2, r3]
 80123fc:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80123fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012400:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8012404:	7c7a      	ldrb	r2, [r7, #17]
 8012406:	429a      	cmp	r2, r3
 8012408:	d907      	bls.n	801241a <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 801240a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801240c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8012410:	3301      	adds	r3, #1
 8012412:	b2da      	uxtb	r2, r3
 8012414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012416:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 801241a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801241c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8012420:	7c7a      	ldrb	r2, [r7, #17]
 8012422:	429a      	cmp	r2, r3
 8012424:	f200 80d2 	bhi.w	80125cc <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 8012428:	2301      	movs	r3, #1
 801242a:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 801242c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801242e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8012432:	2b00      	cmp	r3, #0
 8012434:	d108      	bne.n	8012448 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8012436:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012438:	f005 f94a 	bl	80176d0 <tcp_zero_window_probe>
 801243c:	4603      	mov	r3, r0
 801243e:	2b00      	cmp	r3, #0
 8012440:	d014      	beq.n	801246c <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 8012442:	2300      	movs	r3, #0
 8012444:	623b      	str	r3, [r7, #32]
 8012446:	e011      	b.n	801246c <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8012448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801244a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801244e:	4619      	mov	r1, r3
 8012450:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012452:	f004 f80f 	bl	8016474 <tcp_split_unsent_seg>
 8012456:	4603      	mov	r3, r0
 8012458:	2b00      	cmp	r3, #0
 801245a:	d107      	bne.n	801246c <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 801245c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801245e:	f004 fa8f 	bl	8016980 <tcp_output>
 8012462:	4603      	mov	r3, r0
 8012464:	2b00      	cmp	r3, #0
 8012466:	d101      	bne.n	801246c <tcp_slowtmr+0x19c>
                  next_slot = 0;
 8012468:	2300      	movs	r3, #0
 801246a:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 801246c:	6a3b      	ldr	r3, [r7, #32]
 801246e:	2b00      	cmp	r3, #0
 8012470:	f000 80ac 	beq.w	80125cc <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 8012474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012476:	2200      	movs	r2, #0
 8012478:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801247c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801247e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8012482:	2b06      	cmp	r3, #6
 8012484:	f200 80a2 	bhi.w	80125cc <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8012488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801248a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801248e:	3301      	adds	r3, #1
 8012490:	b2da      	uxtb	r2, r3
 8012492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012494:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8012498:	e098      	b.n	80125cc <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801249a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801249c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	db0f      	blt.n	80124c4 <tcp_slowtmr+0x1f4>
 80124a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124a6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80124aa:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80124ae:	4293      	cmp	r3, r2
 80124b0:	d008      	beq.n	80124c4 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 80124b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124b4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80124b8:	b29b      	uxth	r3, r3
 80124ba:	3301      	adds	r3, #1
 80124bc:	b29b      	uxth	r3, r3
 80124be:	b21a      	sxth	r2, r3
 80124c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124c2:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 80124c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124c6:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 80124ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124cc:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80124d0:	429a      	cmp	r2, r3
 80124d2:	db7b      	blt.n	80125cc <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80124d4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80124d6:	f004 fd47 	bl	8016f68 <tcp_rexmit_rto_prepare>
 80124da:	4603      	mov	r3, r0
 80124dc:	2b00      	cmp	r3, #0
 80124de:	d007      	beq.n	80124f0 <tcp_slowtmr+0x220>
 80124e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80124e4:	2b00      	cmp	r3, #0
 80124e6:	d171      	bne.n	80125cc <tcp_slowtmr+0x2fc>
 80124e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80124ec:	2b00      	cmp	r3, #0
 80124ee:	d06d      	beq.n	80125cc <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 80124f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124f2:	7d1b      	ldrb	r3, [r3, #20]
 80124f4:	2b02      	cmp	r3, #2
 80124f6:	d03a      	beq.n	801256e <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80124f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80124fe:	2b0c      	cmp	r3, #12
 8012500:	bf28      	it	cs
 8012502:	230c      	movcs	r3, #12
 8012504:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8012506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012508:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801250c:	10db      	asrs	r3, r3, #3
 801250e:	b21b      	sxth	r3, r3
 8012510:	461a      	mov	r2, r3
 8012512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012514:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8012518:	4413      	add	r3, r2
 801251a:	7efa      	ldrb	r2, [r7, #27]
 801251c:	4910      	ldr	r1, [pc, #64]	@ (8012560 <tcp_slowtmr+0x290>)
 801251e:	5c8a      	ldrb	r2, [r1, r2]
 8012520:	4093      	lsls	r3, r2
 8012522:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8012524:	697b      	ldr	r3, [r7, #20]
 8012526:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 801252a:	4293      	cmp	r3, r2
 801252c:	dc1a      	bgt.n	8012564 <tcp_slowtmr+0x294>
 801252e:	697b      	ldr	r3, [r7, #20]
 8012530:	b21a      	sxth	r2, r3
 8012532:	e019      	b.n	8012568 <tcp_slowtmr+0x298>
 8012534:	2000e410 	.word	0x2000e410
 8012538:	2000e426 	.word	0x2000e426
 801253c:	2000e41c 	.word	0x2000e41c
 8012540:	0801fecc 	.word	0x0801fecc
 8012544:	08020210 	.word	0x08020210
 8012548:	0801ff10 	.word	0x0801ff10
 801254c:	0802023c 	.word	0x0802023c
 8012550:	08020268 	.word	0x08020268
 8012554:	08020298 	.word	0x08020298
 8012558:	080202cc 	.word	0x080202cc
 801255c:	080222d4 	.word	0x080222d4
 8012560:	080222c4 	.word	0x080222c4
 8012564:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8012568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801256a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 801256e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012570:	2200      	movs	r2, #0
 8012572:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8012574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012576:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801257a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801257c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8012580:	4293      	cmp	r3, r2
 8012582:	bf28      	it	cs
 8012584:	4613      	movcs	r3, r2
 8012586:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8012588:	8a7b      	ldrh	r3, [r7, #18]
 801258a:	085b      	lsrs	r3, r3, #1
 801258c:	b29a      	uxth	r2, r3
 801258e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012590:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8012594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012596:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801259a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801259c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801259e:	005b      	lsls	r3, r3, #1
 80125a0:	b29b      	uxth	r3, r3
 80125a2:	429a      	cmp	r2, r3
 80125a4:	d206      	bcs.n	80125b4 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 80125a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80125aa:	005b      	lsls	r3, r3, #1
 80125ac:	b29a      	uxth	r2, r3
 80125ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125b0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 80125b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125b6:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 80125b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125ba:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 80125be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125c0:	2200      	movs	r2, #0
 80125c2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 80125c6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80125c8:	f004 fd3e 	bl	8017048 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 80125cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125ce:	7d1b      	ldrb	r3, [r3, #20]
 80125d0:	2b06      	cmp	r3, #6
 80125d2:	d111      	bne.n	80125f8 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 80125d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125d6:	8b5b      	ldrh	r3, [r3, #26]
 80125d8:	f003 0310 	and.w	r3, r3, #16
 80125dc:	2b00      	cmp	r3, #0
 80125de:	d00b      	beq.n	80125f8 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80125e0:	4b9c      	ldr	r3, [pc, #624]	@ (8012854 <tcp_slowtmr+0x584>)
 80125e2:	681a      	ldr	r2, [r3, #0]
 80125e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125e6:	6a1b      	ldr	r3, [r3, #32]
 80125e8:	1ad3      	subs	r3, r2, r3
 80125ea:	2b28      	cmp	r3, #40	@ 0x28
 80125ec:	d904      	bls.n	80125f8 <tcp_slowtmr+0x328>
          ++pcb_remove;
 80125ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80125f2:	3301      	adds	r3, #1
 80125f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80125f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125fa:	7a5b      	ldrb	r3, [r3, #9]
 80125fc:	f003 0308 	and.w	r3, r3, #8
 8012600:	2b00      	cmp	r3, #0
 8012602:	d04a      	beq.n	801269a <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8012604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012606:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8012608:	2b04      	cmp	r3, #4
 801260a:	d003      	beq.n	8012614 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 801260c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801260e:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8012610:	2b07      	cmp	r3, #7
 8012612:	d142      	bne.n	801269a <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012614:	4b8f      	ldr	r3, [pc, #572]	@ (8012854 <tcp_slowtmr+0x584>)
 8012616:	681a      	ldr	r2, [r3, #0]
 8012618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801261a:	6a1b      	ldr	r3, [r3, #32]
 801261c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801261e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012620:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8012624:	4b8c      	ldr	r3, [pc, #560]	@ (8012858 <tcp_slowtmr+0x588>)
 8012626:	440b      	add	r3, r1
 8012628:	498c      	ldr	r1, [pc, #560]	@ (801285c <tcp_slowtmr+0x58c>)
 801262a:	fba1 1303 	umull	r1, r3, r1, r3
 801262e:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012630:	429a      	cmp	r2, r3
 8012632:	d90a      	bls.n	801264a <tcp_slowtmr+0x37a>
        ++pcb_remove;
 8012634:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012638:	3301      	adds	r3, #1
 801263a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 801263e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012642:	3301      	adds	r3, #1
 8012644:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8012648:	e027      	b.n	801269a <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801264a:	4b82      	ldr	r3, [pc, #520]	@ (8012854 <tcp_slowtmr+0x584>)
 801264c:	681a      	ldr	r2, [r3, #0]
 801264e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012650:	6a1b      	ldr	r3, [r3, #32]
 8012652:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8012654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012656:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 801265a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801265c:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8012660:	4618      	mov	r0, r3
 8012662:	4b7f      	ldr	r3, [pc, #508]	@ (8012860 <tcp_slowtmr+0x590>)
 8012664:	fb00 f303 	mul.w	r3, r0, r3
 8012668:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 801266a:	497c      	ldr	r1, [pc, #496]	@ (801285c <tcp_slowtmr+0x58c>)
 801266c:	fba1 1303 	umull	r1, r3, r1, r3
 8012670:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012672:	429a      	cmp	r2, r3
 8012674:	d911      	bls.n	801269a <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8012676:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012678:	f004 ffea 	bl	8017650 <tcp_keepalive>
 801267c:	4603      	mov	r3, r0
 801267e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 8012682:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8012686:	2b00      	cmp	r3, #0
 8012688:	d107      	bne.n	801269a <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 801268a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801268c:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8012690:	3301      	adds	r3, #1
 8012692:	b2da      	uxtb	r2, r3
 8012694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012696:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 801269a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801269c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801269e:	2b00      	cmp	r3, #0
 80126a0:	d011      	beq.n	80126c6 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 80126a2:	4b6c      	ldr	r3, [pc, #432]	@ (8012854 <tcp_slowtmr+0x584>)
 80126a4:	681a      	ldr	r2, [r3, #0]
 80126a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126a8:	6a1b      	ldr	r3, [r3, #32]
 80126aa:	1ad2      	subs	r2, r2, r3
 80126ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126ae:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80126b2:	4619      	mov	r1, r3
 80126b4:	460b      	mov	r3, r1
 80126b6:	005b      	lsls	r3, r3, #1
 80126b8:	440b      	add	r3, r1
 80126ba:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 80126bc:	429a      	cmp	r2, r3
 80126be:	d302      	bcc.n	80126c6 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 80126c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80126c2:	f000 feab 	bl	801341c <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 80126c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126c8:	7d1b      	ldrb	r3, [r3, #20]
 80126ca:	2b03      	cmp	r3, #3
 80126cc:	d10b      	bne.n	80126e6 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80126ce:	4b61      	ldr	r3, [pc, #388]	@ (8012854 <tcp_slowtmr+0x584>)
 80126d0:	681a      	ldr	r2, [r3, #0]
 80126d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126d4:	6a1b      	ldr	r3, [r3, #32]
 80126d6:	1ad3      	subs	r3, r2, r3
 80126d8:	2b28      	cmp	r3, #40	@ 0x28
 80126da:	d904      	bls.n	80126e6 <tcp_slowtmr+0x416>
        ++pcb_remove;
 80126dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80126e0:	3301      	adds	r3, #1
 80126e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 80126e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126e8:	7d1b      	ldrb	r3, [r3, #20]
 80126ea:	2b09      	cmp	r3, #9
 80126ec:	d10b      	bne.n	8012706 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80126ee:	4b59      	ldr	r3, [pc, #356]	@ (8012854 <tcp_slowtmr+0x584>)
 80126f0:	681a      	ldr	r2, [r3, #0]
 80126f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126f4:	6a1b      	ldr	r3, [r3, #32]
 80126f6:	1ad3      	subs	r3, r2, r3
 80126f8:	2bf0      	cmp	r3, #240	@ 0xf0
 80126fa:	d904      	bls.n	8012706 <tcp_slowtmr+0x436>
        ++pcb_remove;
 80126fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012700:	3301      	adds	r3, #1
 8012702:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 8012706:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801270a:	2b00      	cmp	r3, #0
 801270c:	d060      	beq.n	80127d0 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 801270e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012710:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012714:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 8012716:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012718:	f000 fccc 	bl	80130b4 <tcp_pcb_purge>
      if (prev != NULL) {
 801271c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801271e:	2b00      	cmp	r3, #0
 8012720:	d010      	beq.n	8012744 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8012722:	4b50      	ldr	r3, [pc, #320]	@ (8012864 <tcp_slowtmr+0x594>)
 8012724:	681b      	ldr	r3, [r3, #0]
 8012726:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012728:	429a      	cmp	r2, r3
 801272a:	d106      	bne.n	801273a <tcp_slowtmr+0x46a>
 801272c:	4b4e      	ldr	r3, [pc, #312]	@ (8012868 <tcp_slowtmr+0x598>)
 801272e:	f240 526d 	movw	r2, #1389	@ 0x56d
 8012732:	494e      	ldr	r1, [pc, #312]	@ (801286c <tcp_slowtmr+0x59c>)
 8012734:	484e      	ldr	r0, [pc, #312]	@ (8012870 <tcp_slowtmr+0x5a0>)
 8012736:	f00a fc9b 	bl	801d070 <iprintf>
        prev->next = pcb->next;
 801273a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801273c:	68da      	ldr	r2, [r3, #12]
 801273e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012740:	60da      	str	r2, [r3, #12]
 8012742:	e00f      	b.n	8012764 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8012744:	4b47      	ldr	r3, [pc, #284]	@ (8012864 <tcp_slowtmr+0x594>)
 8012746:	681b      	ldr	r3, [r3, #0]
 8012748:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801274a:	429a      	cmp	r2, r3
 801274c:	d006      	beq.n	801275c <tcp_slowtmr+0x48c>
 801274e:	4b46      	ldr	r3, [pc, #280]	@ (8012868 <tcp_slowtmr+0x598>)
 8012750:	f240 5271 	movw	r2, #1393	@ 0x571
 8012754:	4947      	ldr	r1, [pc, #284]	@ (8012874 <tcp_slowtmr+0x5a4>)
 8012756:	4846      	ldr	r0, [pc, #280]	@ (8012870 <tcp_slowtmr+0x5a0>)
 8012758:	f00a fc8a 	bl	801d070 <iprintf>
        tcp_active_pcbs = pcb->next;
 801275c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801275e:	68db      	ldr	r3, [r3, #12]
 8012760:	4a40      	ldr	r2, [pc, #256]	@ (8012864 <tcp_slowtmr+0x594>)
 8012762:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8012764:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012768:	2b00      	cmp	r3, #0
 801276a:	d013      	beq.n	8012794 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801276c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801276e:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8012770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012772:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8012774:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8012776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012778:	3304      	adds	r3, #4
 801277a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801277c:	8ad2      	ldrh	r2, [r2, #22]
 801277e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012780:	8b09      	ldrh	r1, [r1, #24]
 8012782:	9102      	str	r1, [sp, #8]
 8012784:	9201      	str	r2, [sp, #4]
 8012786:	9300      	str	r3, [sp, #0]
 8012788:	462b      	mov	r3, r5
 801278a:	4622      	mov	r2, r4
 801278c:	4601      	mov	r1, r0
 801278e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012790:	f004 feaa 	bl	80174e8 <tcp_rst>
      err_arg = pcb->callback_arg;
 8012794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012796:	691b      	ldr	r3, [r3, #16]
 8012798:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 801279a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801279c:	7d1b      	ldrb	r3, [r3, #20]
 801279e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 80127a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127a2:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 80127a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127a6:	68db      	ldr	r3, [r3, #12]
 80127a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 80127aa:	6838      	ldr	r0, [r7, #0]
 80127ac:	f7fe ffd4 	bl	8011758 <tcp_free>
      tcp_active_pcbs_changed = 0;
 80127b0:	4b31      	ldr	r3, [pc, #196]	@ (8012878 <tcp_slowtmr+0x5a8>)
 80127b2:	2200      	movs	r2, #0
 80127b4:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 80127b6:	68fb      	ldr	r3, [r7, #12]
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d004      	beq.n	80127c6 <tcp_slowtmr+0x4f6>
 80127bc:	68fb      	ldr	r3, [r7, #12]
 80127be:	f06f 010c 	mvn.w	r1, #12
 80127c2:	68b8      	ldr	r0, [r7, #8]
 80127c4:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80127c6:	4b2c      	ldr	r3, [pc, #176]	@ (8012878 <tcp_slowtmr+0x5a8>)
 80127c8:	781b      	ldrb	r3, [r3, #0]
 80127ca:	2b00      	cmp	r3, #0
 80127cc:	d037      	beq.n	801283e <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 80127ce:	e592      	b.n	80122f6 <tcp_slowtmr+0x26>
      prev = pcb;
 80127d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80127d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127d6:	68db      	ldr	r3, [r3, #12]
 80127d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 80127da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127dc:	7f1b      	ldrb	r3, [r3, #28]
 80127de:	3301      	adds	r3, #1
 80127e0:	b2da      	uxtb	r2, r3
 80127e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127e4:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80127e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127e8:	7f1a      	ldrb	r2, [r3, #28]
 80127ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127ec:	7f5b      	ldrb	r3, [r3, #29]
 80127ee:	429a      	cmp	r2, r3
 80127f0:	d325      	bcc.n	801283e <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 80127f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127f4:	2200      	movs	r2, #0
 80127f6:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 80127f8:	4b1f      	ldr	r3, [pc, #124]	@ (8012878 <tcp_slowtmr+0x5a8>)
 80127fa:	2200      	movs	r2, #0
 80127fc:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80127fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012800:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012804:	2b00      	cmp	r3, #0
 8012806:	d00b      	beq.n	8012820 <tcp_slowtmr+0x550>
 8012808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801280a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801280e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012810:	6912      	ldr	r2, [r2, #16]
 8012812:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012814:	4610      	mov	r0, r2
 8012816:	4798      	blx	r3
 8012818:	4603      	mov	r3, r0
 801281a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 801281e:	e002      	b.n	8012826 <tcp_slowtmr+0x556>
 8012820:	2300      	movs	r3, #0
 8012822:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8012826:	4b14      	ldr	r3, [pc, #80]	@ (8012878 <tcp_slowtmr+0x5a8>)
 8012828:	781b      	ldrb	r3, [r3, #0]
 801282a:	2b00      	cmp	r3, #0
 801282c:	f47f ad62 	bne.w	80122f4 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8012830:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8012834:	2b00      	cmp	r3, #0
 8012836:	d102      	bne.n	801283e <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8012838:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801283a:	f004 f8a1 	bl	8016980 <tcp_output>
  while (pcb != NULL) {
 801283e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012840:	2b00      	cmp	r3, #0
 8012842:	f47f ad5e 	bne.w	8012302 <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8012846:	2300      	movs	r3, #0
 8012848:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 801284a:	4b0c      	ldr	r3, [pc, #48]	@ (801287c <tcp_slowtmr+0x5ac>)
 801284c:	681b      	ldr	r3, [r3, #0]
 801284e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8012850:	e069      	b.n	8012926 <tcp_slowtmr+0x656>
 8012852:	bf00      	nop
 8012854:	2000e410 	.word	0x2000e410
 8012858:	000a4cb8 	.word	0x000a4cb8
 801285c:	10624dd3 	.word	0x10624dd3
 8012860:	000124f8 	.word	0x000124f8
 8012864:	2000e41c 	.word	0x2000e41c
 8012868:	0801fecc 	.word	0x0801fecc
 801286c:	08020304 	.word	0x08020304
 8012870:	0801ff10 	.word	0x0801ff10
 8012874:	08020330 	.word	0x08020330
 8012878:	2000e424 	.word	0x2000e424
 801287c:	2000e420 	.word	0x2000e420
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012882:	7d1b      	ldrb	r3, [r3, #20]
 8012884:	2b0a      	cmp	r3, #10
 8012886:	d006      	beq.n	8012896 <tcp_slowtmr+0x5c6>
 8012888:	4b2b      	ldr	r3, [pc, #172]	@ (8012938 <tcp_slowtmr+0x668>)
 801288a:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 801288e:	492b      	ldr	r1, [pc, #172]	@ (801293c <tcp_slowtmr+0x66c>)
 8012890:	482b      	ldr	r0, [pc, #172]	@ (8012940 <tcp_slowtmr+0x670>)
 8012892:	f00a fbed 	bl	801d070 <iprintf>
    pcb_remove = 0;
 8012896:	2300      	movs	r3, #0
 8012898:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801289c:	4b29      	ldr	r3, [pc, #164]	@ (8012944 <tcp_slowtmr+0x674>)
 801289e:	681a      	ldr	r2, [r3, #0]
 80128a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80128a2:	6a1b      	ldr	r3, [r3, #32]
 80128a4:	1ad3      	subs	r3, r2, r3
 80128a6:	2bf0      	cmp	r3, #240	@ 0xf0
 80128a8:	d904      	bls.n	80128b4 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 80128aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80128ae:	3301      	adds	r3, #1
 80128b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80128b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80128b8:	2b00      	cmp	r3, #0
 80128ba:	d02f      	beq.n	801291c <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 80128bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80128be:	f000 fbf9 	bl	80130b4 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 80128c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d010      	beq.n	80128ea <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 80128c8:	4b1f      	ldr	r3, [pc, #124]	@ (8012948 <tcp_slowtmr+0x678>)
 80128ca:	681b      	ldr	r3, [r3, #0]
 80128cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80128ce:	429a      	cmp	r2, r3
 80128d0:	d106      	bne.n	80128e0 <tcp_slowtmr+0x610>
 80128d2:	4b19      	ldr	r3, [pc, #100]	@ (8012938 <tcp_slowtmr+0x668>)
 80128d4:	f240 52af 	movw	r2, #1455	@ 0x5af
 80128d8:	491c      	ldr	r1, [pc, #112]	@ (801294c <tcp_slowtmr+0x67c>)
 80128da:	4819      	ldr	r0, [pc, #100]	@ (8012940 <tcp_slowtmr+0x670>)
 80128dc:	f00a fbc8 	bl	801d070 <iprintf>
        prev->next = pcb->next;
 80128e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80128e2:	68da      	ldr	r2, [r3, #12]
 80128e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80128e6:	60da      	str	r2, [r3, #12]
 80128e8:	e00f      	b.n	801290a <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80128ea:	4b17      	ldr	r3, [pc, #92]	@ (8012948 <tcp_slowtmr+0x678>)
 80128ec:	681b      	ldr	r3, [r3, #0]
 80128ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80128f0:	429a      	cmp	r2, r3
 80128f2:	d006      	beq.n	8012902 <tcp_slowtmr+0x632>
 80128f4:	4b10      	ldr	r3, [pc, #64]	@ (8012938 <tcp_slowtmr+0x668>)
 80128f6:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 80128fa:	4915      	ldr	r1, [pc, #84]	@ (8012950 <tcp_slowtmr+0x680>)
 80128fc:	4810      	ldr	r0, [pc, #64]	@ (8012940 <tcp_slowtmr+0x670>)
 80128fe:	f00a fbb7 	bl	801d070 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8012902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012904:	68db      	ldr	r3, [r3, #12]
 8012906:	4a10      	ldr	r2, [pc, #64]	@ (8012948 <tcp_slowtmr+0x678>)
 8012908:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 801290a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801290c:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 801290e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012910:	68db      	ldr	r3, [r3, #12]
 8012912:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8012914:	69f8      	ldr	r0, [r7, #28]
 8012916:	f7fe ff1f 	bl	8011758 <tcp_free>
 801291a:	e004      	b.n	8012926 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 801291c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801291e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8012920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012922:	68db      	ldr	r3, [r3, #12]
 8012924:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8012926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012928:	2b00      	cmp	r3, #0
 801292a:	d1a9      	bne.n	8012880 <tcp_slowtmr+0x5b0>
    }
  }
}
 801292c:	bf00      	nop
 801292e:	bf00      	nop
 8012930:	3730      	adds	r7, #48	@ 0x30
 8012932:	46bd      	mov	sp, r7
 8012934:	bdb0      	pop	{r4, r5, r7, pc}
 8012936:	bf00      	nop
 8012938:	0801fecc 	.word	0x0801fecc
 801293c:	0802035c 	.word	0x0802035c
 8012940:	0801ff10 	.word	0x0801ff10
 8012944:	2000e410 	.word	0x2000e410
 8012948:	2000e420 	.word	0x2000e420
 801294c:	0802038c 	.word	0x0802038c
 8012950:	080203b4 	.word	0x080203b4

08012954 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8012954:	b580      	push	{r7, lr}
 8012956:	b082      	sub	sp, #8
 8012958:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 801295a:	4b2d      	ldr	r3, [pc, #180]	@ (8012a10 <tcp_fasttmr+0xbc>)
 801295c:	781b      	ldrb	r3, [r3, #0]
 801295e:	3301      	adds	r3, #1
 8012960:	b2da      	uxtb	r2, r3
 8012962:	4b2b      	ldr	r3, [pc, #172]	@ (8012a10 <tcp_fasttmr+0xbc>)
 8012964:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8012966:	4b2b      	ldr	r3, [pc, #172]	@ (8012a14 <tcp_fasttmr+0xc0>)
 8012968:	681b      	ldr	r3, [r3, #0]
 801296a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 801296c:	e048      	b.n	8012a00 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 801296e:	687b      	ldr	r3, [r7, #4]
 8012970:	7f9a      	ldrb	r2, [r3, #30]
 8012972:	4b27      	ldr	r3, [pc, #156]	@ (8012a10 <tcp_fasttmr+0xbc>)
 8012974:	781b      	ldrb	r3, [r3, #0]
 8012976:	429a      	cmp	r2, r3
 8012978:	d03f      	beq.n	80129fa <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 801297a:	4b25      	ldr	r3, [pc, #148]	@ (8012a10 <tcp_fasttmr+0xbc>)
 801297c:	781a      	ldrb	r2, [r3, #0]
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	8b5b      	ldrh	r3, [r3, #26]
 8012986:	f003 0301 	and.w	r3, r3, #1
 801298a:	2b00      	cmp	r3, #0
 801298c:	d010      	beq.n	80129b0 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	8b5b      	ldrh	r3, [r3, #26]
 8012992:	f043 0302 	orr.w	r3, r3, #2
 8012996:	b29a      	uxth	r2, r3
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 801299c:	6878      	ldr	r0, [r7, #4]
 801299e:	f003 ffef 	bl	8016980 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	8b5b      	ldrh	r3, [r3, #26]
 80129a6:	f023 0303 	bic.w	r3, r3, #3
 80129aa:	b29a      	uxth	r2, r3
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	8b5b      	ldrh	r3, [r3, #26]
 80129b4:	f003 0308 	and.w	r3, r3, #8
 80129b8:	2b00      	cmp	r3, #0
 80129ba:	d009      	beq.n	80129d0 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	8b5b      	ldrh	r3, [r3, #26]
 80129c0:	f023 0308 	bic.w	r3, r3, #8
 80129c4:	b29a      	uxth	r2, r3
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 80129ca:	6878      	ldr	r0, [r7, #4]
 80129cc:	f7ff f858 	bl	8011a80 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	68db      	ldr	r3, [r3, #12]
 80129d4:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d00a      	beq.n	80129f4 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 80129de:	4b0e      	ldr	r3, [pc, #56]	@ (8012a18 <tcp_fasttmr+0xc4>)
 80129e0:	2200      	movs	r2, #0
 80129e2:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80129e4:	6878      	ldr	r0, [r7, #4]
 80129e6:	f000 f819 	bl	8012a1c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80129ea:	4b0b      	ldr	r3, [pc, #44]	@ (8012a18 <tcp_fasttmr+0xc4>)
 80129ec:	781b      	ldrb	r3, [r3, #0]
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	d000      	beq.n	80129f4 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80129f2:	e7b8      	b.n	8012966 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80129f4:	683b      	ldr	r3, [r7, #0]
 80129f6:	607b      	str	r3, [r7, #4]
 80129f8:	e002      	b.n	8012a00 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	68db      	ldr	r3, [r3, #12]
 80129fe:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	d1b3      	bne.n	801296e <tcp_fasttmr+0x1a>
    }
  }
}
 8012a06:	bf00      	nop
 8012a08:	bf00      	nop
 8012a0a:	3708      	adds	r7, #8
 8012a0c:	46bd      	mov	sp, r7
 8012a0e:	bd80      	pop	{r7, pc}
 8012a10:	2000e426 	.word	0x2000e426
 8012a14:	2000e41c 	.word	0x2000e41c
 8012a18:	2000e424 	.word	0x2000e424

08012a1c <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8012a1c:	b590      	push	{r4, r7, lr}
 8012a1e:	b085      	sub	sp, #20
 8012a20:	af00      	add	r7, sp, #0
 8012a22:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	2b00      	cmp	r3, #0
 8012a28:	d109      	bne.n	8012a3e <tcp_process_refused_data+0x22>
 8012a2a:	4b37      	ldr	r3, [pc, #220]	@ (8012b08 <tcp_process_refused_data+0xec>)
 8012a2c:	f240 6209 	movw	r2, #1545	@ 0x609
 8012a30:	4936      	ldr	r1, [pc, #216]	@ (8012b0c <tcp_process_refused_data+0xf0>)
 8012a32:	4837      	ldr	r0, [pc, #220]	@ (8012b10 <tcp_process_refused_data+0xf4>)
 8012a34:	f00a fb1c 	bl	801d070 <iprintf>
 8012a38:	f06f 030f 	mvn.w	r3, #15
 8012a3c:	e060      	b.n	8012b00 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012a42:	7b5b      	ldrb	r3, [r3, #13]
 8012a44:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012a4a:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	2200      	movs	r2, #0
 8012a50:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012a58:	2b00      	cmp	r3, #0
 8012a5a:	d00b      	beq.n	8012a74 <tcp_process_refused_data+0x58>
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	6918      	ldr	r0, [r3, #16]
 8012a66:	2300      	movs	r3, #0
 8012a68:	68ba      	ldr	r2, [r7, #8]
 8012a6a:	6879      	ldr	r1, [r7, #4]
 8012a6c:	47a0      	blx	r4
 8012a6e:	4603      	mov	r3, r0
 8012a70:	73fb      	strb	r3, [r7, #15]
 8012a72:	e007      	b.n	8012a84 <tcp_process_refused_data+0x68>
 8012a74:	2300      	movs	r3, #0
 8012a76:	68ba      	ldr	r2, [r7, #8]
 8012a78:	6879      	ldr	r1, [r7, #4]
 8012a7a:	2000      	movs	r0, #0
 8012a7c:	f000 f8a4 	bl	8012bc8 <tcp_recv_null>
 8012a80:	4603      	mov	r3, r0
 8012a82:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8012a84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d12a      	bne.n	8012ae2 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8012a8c:	7bbb      	ldrb	r3, [r7, #14]
 8012a8e:	f003 0320 	and.w	r3, r3, #32
 8012a92:	2b00      	cmp	r3, #0
 8012a94:	d033      	beq.n	8012afe <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8012a9a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8012a9e:	d005      	beq.n	8012aac <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8012aa4:	3301      	adds	r3, #1
 8012aa6:	b29a      	uxth	r2, r3
 8012aa8:	687b      	ldr	r3, [r7, #4]
 8012aaa:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	d00b      	beq.n	8012ace <tcp_process_refused_data+0xb2>
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	6918      	ldr	r0, [r3, #16]
 8012ac0:	2300      	movs	r3, #0
 8012ac2:	2200      	movs	r2, #0
 8012ac4:	6879      	ldr	r1, [r7, #4]
 8012ac6:	47a0      	blx	r4
 8012ac8:	4603      	mov	r3, r0
 8012aca:	73fb      	strb	r3, [r7, #15]
 8012acc:	e001      	b.n	8012ad2 <tcp_process_refused_data+0xb6>
 8012ace:	2300      	movs	r3, #0
 8012ad0:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8012ad2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012ad6:	f113 0f0d 	cmn.w	r3, #13
 8012ada:	d110      	bne.n	8012afe <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8012adc:	f06f 030c 	mvn.w	r3, #12
 8012ae0:	e00e      	b.n	8012b00 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8012ae2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012ae6:	f113 0f0d 	cmn.w	r3, #13
 8012aea:	d102      	bne.n	8012af2 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8012aec:	f06f 030c 	mvn.w	r3, #12
 8012af0:	e006      	b.n	8012b00 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8012af2:	687b      	ldr	r3, [r7, #4]
 8012af4:	68ba      	ldr	r2, [r7, #8]
 8012af6:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 8012af8:	f06f 0304 	mvn.w	r3, #4
 8012afc:	e000      	b.n	8012b00 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8012afe:	2300      	movs	r3, #0
}
 8012b00:	4618      	mov	r0, r3
 8012b02:	3714      	adds	r7, #20
 8012b04:	46bd      	mov	sp, r7
 8012b06:	bd90      	pop	{r4, r7, pc}
 8012b08:	0801fecc 	.word	0x0801fecc
 8012b0c:	080203dc 	.word	0x080203dc
 8012b10:	0801ff10 	.word	0x0801ff10

08012b14 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8012b14:	b580      	push	{r7, lr}
 8012b16:	b084      	sub	sp, #16
 8012b18:	af00      	add	r7, sp, #0
 8012b1a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8012b1c:	e007      	b.n	8012b2e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	681b      	ldr	r3, [r3, #0]
 8012b22:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8012b24:	6878      	ldr	r0, [r7, #4]
 8012b26:	f000 f80a 	bl	8012b3e <tcp_seg_free>
    seg = next;
 8012b2a:	68fb      	ldr	r3, [r7, #12]
 8012b2c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	2b00      	cmp	r3, #0
 8012b32:	d1f4      	bne.n	8012b1e <tcp_segs_free+0xa>
  }
}
 8012b34:	bf00      	nop
 8012b36:	bf00      	nop
 8012b38:	3710      	adds	r7, #16
 8012b3a:	46bd      	mov	sp, r7
 8012b3c:	bd80      	pop	{r7, pc}

08012b3e <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8012b3e:	b580      	push	{r7, lr}
 8012b40:	b082      	sub	sp, #8
 8012b42:	af00      	add	r7, sp, #0
 8012b44:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d00c      	beq.n	8012b66 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	685b      	ldr	r3, [r3, #4]
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	d004      	beq.n	8012b5e <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	685b      	ldr	r3, [r3, #4]
 8012b58:	4618      	mov	r0, r3
 8012b5a:	f7fe fb41 	bl	80111e0 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8012b5e:	6879      	ldr	r1, [r7, #4]
 8012b60:	2003      	movs	r0, #3
 8012b62:	f7fd fc23 	bl	80103ac <memp_free>
  }
}
 8012b66:	bf00      	nop
 8012b68:	3708      	adds	r7, #8
 8012b6a:	46bd      	mov	sp, r7
 8012b6c:	bd80      	pop	{r7, pc}
	...

08012b70 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8012b70:	b580      	push	{r7, lr}
 8012b72:	b084      	sub	sp, #16
 8012b74:	af00      	add	r7, sp, #0
 8012b76:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	2b00      	cmp	r3, #0
 8012b7c:	d106      	bne.n	8012b8c <tcp_seg_copy+0x1c>
 8012b7e:	4b0f      	ldr	r3, [pc, #60]	@ (8012bbc <tcp_seg_copy+0x4c>)
 8012b80:	f240 6282 	movw	r2, #1666	@ 0x682
 8012b84:	490e      	ldr	r1, [pc, #56]	@ (8012bc0 <tcp_seg_copy+0x50>)
 8012b86:	480f      	ldr	r0, [pc, #60]	@ (8012bc4 <tcp_seg_copy+0x54>)
 8012b88:	f00a fa72 	bl	801d070 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8012b8c:	2003      	movs	r0, #3
 8012b8e:	f7fd fb97 	bl	80102c0 <memp_malloc>
 8012b92:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8012b94:	68fb      	ldr	r3, [r7, #12]
 8012b96:	2b00      	cmp	r3, #0
 8012b98:	d101      	bne.n	8012b9e <tcp_seg_copy+0x2e>
    return NULL;
 8012b9a:	2300      	movs	r3, #0
 8012b9c:	e00a      	b.n	8012bb4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8012b9e:	2210      	movs	r2, #16
 8012ba0:	6879      	ldr	r1, [r7, #4]
 8012ba2:	68f8      	ldr	r0, [r7, #12]
 8012ba4:	f00a fb4a 	bl	801d23c <memcpy>
  pbuf_ref(cseg->p);
 8012ba8:	68fb      	ldr	r3, [r7, #12]
 8012baa:	685b      	ldr	r3, [r3, #4]
 8012bac:	4618      	mov	r0, r3
 8012bae:	f7fe fbbd 	bl	801132c <pbuf_ref>
  return cseg;
 8012bb2:	68fb      	ldr	r3, [r7, #12]
}
 8012bb4:	4618      	mov	r0, r3
 8012bb6:	3710      	adds	r7, #16
 8012bb8:	46bd      	mov	sp, r7
 8012bba:	bd80      	pop	{r7, pc}
 8012bbc:	0801fecc 	.word	0x0801fecc
 8012bc0:	08020420 	.word	0x08020420
 8012bc4:	0801ff10 	.word	0x0801ff10

08012bc8 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8012bc8:	b580      	push	{r7, lr}
 8012bca:	b084      	sub	sp, #16
 8012bcc:	af00      	add	r7, sp, #0
 8012bce:	60f8      	str	r0, [r7, #12]
 8012bd0:	60b9      	str	r1, [r7, #8]
 8012bd2:	607a      	str	r2, [r7, #4]
 8012bd4:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8012bd6:	68bb      	ldr	r3, [r7, #8]
 8012bd8:	2b00      	cmp	r3, #0
 8012bda:	d109      	bne.n	8012bf0 <tcp_recv_null+0x28>
 8012bdc:	4b12      	ldr	r3, [pc, #72]	@ (8012c28 <tcp_recv_null+0x60>)
 8012bde:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8012be2:	4912      	ldr	r1, [pc, #72]	@ (8012c2c <tcp_recv_null+0x64>)
 8012be4:	4812      	ldr	r0, [pc, #72]	@ (8012c30 <tcp_recv_null+0x68>)
 8012be6:	f00a fa43 	bl	801d070 <iprintf>
 8012bea:	f06f 030f 	mvn.w	r3, #15
 8012bee:	e016      	b.n	8012c1e <tcp_recv_null+0x56>

  if (p != NULL) {
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	2b00      	cmp	r3, #0
 8012bf4:	d009      	beq.n	8012c0a <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	891b      	ldrh	r3, [r3, #8]
 8012bfa:	4619      	mov	r1, r3
 8012bfc:	68b8      	ldr	r0, [r7, #8]
 8012bfe:	f7ff fad1 	bl	80121a4 <tcp_recved>
    pbuf_free(p);
 8012c02:	6878      	ldr	r0, [r7, #4]
 8012c04:	f7fe faec 	bl	80111e0 <pbuf_free>
 8012c08:	e008      	b.n	8012c1c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8012c0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	d104      	bne.n	8012c1c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8012c12:	68b8      	ldr	r0, [r7, #8]
 8012c14:	f7fe ff9e 	bl	8011b54 <tcp_close>
 8012c18:	4603      	mov	r3, r0
 8012c1a:	e000      	b.n	8012c1e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8012c1c:	2300      	movs	r3, #0
}
 8012c1e:	4618      	mov	r0, r3
 8012c20:	3710      	adds	r7, #16
 8012c22:	46bd      	mov	sp, r7
 8012c24:	bd80      	pop	{r7, pc}
 8012c26:	bf00      	nop
 8012c28:	0801fecc 	.word	0x0801fecc
 8012c2c:	0802043c 	.word	0x0802043c
 8012c30:	0801ff10 	.word	0x0801ff10

08012c34 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8012c34:	b580      	push	{r7, lr}
 8012c36:	b086      	sub	sp, #24
 8012c38:	af00      	add	r7, sp, #0
 8012c3a:	4603      	mov	r3, r0
 8012c3c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8012c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012c42:	2b00      	cmp	r3, #0
 8012c44:	db01      	blt.n	8012c4a <tcp_kill_prio+0x16>
 8012c46:	79fb      	ldrb	r3, [r7, #7]
 8012c48:	e000      	b.n	8012c4c <tcp_kill_prio+0x18>
 8012c4a:	237f      	movs	r3, #127	@ 0x7f
 8012c4c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8012c4e:	7afb      	ldrb	r3, [r7, #11]
 8012c50:	2b00      	cmp	r3, #0
 8012c52:	d034      	beq.n	8012cbe <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8012c54:	7afb      	ldrb	r3, [r7, #11]
 8012c56:	3b01      	subs	r3, #1
 8012c58:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8012c5a:	2300      	movs	r3, #0
 8012c5c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8012c5e:	2300      	movs	r3, #0
 8012c60:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012c62:	4b19      	ldr	r3, [pc, #100]	@ (8012cc8 <tcp_kill_prio+0x94>)
 8012c64:	681b      	ldr	r3, [r3, #0]
 8012c66:	617b      	str	r3, [r7, #20]
 8012c68:	e01f      	b.n	8012caa <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8012c6a:	697b      	ldr	r3, [r7, #20]
 8012c6c:	7d5b      	ldrb	r3, [r3, #21]
 8012c6e:	7afa      	ldrb	r2, [r7, #11]
 8012c70:	429a      	cmp	r2, r3
 8012c72:	d80c      	bhi.n	8012c8e <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8012c74:	697b      	ldr	r3, [r7, #20]
 8012c76:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8012c78:	7afa      	ldrb	r2, [r7, #11]
 8012c7a:	429a      	cmp	r2, r3
 8012c7c:	d112      	bne.n	8012ca4 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8012c7e:	4b13      	ldr	r3, [pc, #76]	@ (8012ccc <tcp_kill_prio+0x98>)
 8012c80:	681a      	ldr	r2, [r3, #0]
 8012c82:	697b      	ldr	r3, [r7, #20]
 8012c84:	6a1b      	ldr	r3, [r3, #32]
 8012c86:	1ad3      	subs	r3, r2, r3
 8012c88:	68fa      	ldr	r2, [r7, #12]
 8012c8a:	429a      	cmp	r2, r3
 8012c8c:	d80a      	bhi.n	8012ca4 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8012c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8012ccc <tcp_kill_prio+0x98>)
 8012c90:	681a      	ldr	r2, [r3, #0]
 8012c92:	697b      	ldr	r3, [r7, #20]
 8012c94:	6a1b      	ldr	r3, [r3, #32]
 8012c96:	1ad3      	subs	r3, r2, r3
 8012c98:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8012c9a:	697b      	ldr	r3, [r7, #20]
 8012c9c:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8012c9e:	697b      	ldr	r3, [r7, #20]
 8012ca0:	7d5b      	ldrb	r3, [r3, #21]
 8012ca2:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012ca4:	697b      	ldr	r3, [r7, #20]
 8012ca6:	68db      	ldr	r3, [r3, #12]
 8012ca8:	617b      	str	r3, [r7, #20]
 8012caa:	697b      	ldr	r3, [r7, #20]
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d1dc      	bne.n	8012c6a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8012cb0:	693b      	ldr	r3, [r7, #16]
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d004      	beq.n	8012cc0 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8012cb6:	6938      	ldr	r0, [r7, #16]
 8012cb8:	f7ff f892 	bl	8011de0 <tcp_abort>
 8012cbc:	e000      	b.n	8012cc0 <tcp_kill_prio+0x8c>
    return;
 8012cbe:	bf00      	nop
  }
}
 8012cc0:	3718      	adds	r7, #24
 8012cc2:	46bd      	mov	sp, r7
 8012cc4:	bd80      	pop	{r7, pc}
 8012cc6:	bf00      	nop
 8012cc8:	2000e41c 	.word	0x2000e41c
 8012ccc:	2000e410 	.word	0x2000e410

08012cd0 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8012cd0:	b580      	push	{r7, lr}
 8012cd2:	b086      	sub	sp, #24
 8012cd4:	af00      	add	r7, sp, #0
 8012cd6:	4603      	mov	r3, r0
 8012cd8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8012cda:	79fb      	ldrb	r3, [r7, #7]
 8012cdc:	2b08      	cmp	r3, #8
 8012cde:	d009      	beq.n	8012cf4 <tcp_kill_state+0x24>
 8012ce0:	79fb      	ldrb	r3, [r7, #7]
 8012ce2:	2b09      	cmp	r3, #9
 8012ce4:	d006      	beq.n	8012cf4 <tcp_kill_state+0x24>
 8012ce6:	4b1a      	ldr	r3, [pc, #104]	@ (8012d50 <tcp_kill_state+0x80>)
 8012ce8:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 8012cec:	4919      	ldr	r1, [pc, #100]	@ (8012d54 <tcp_kill_state+0x84>)
 8012cee:	481a      	ldr	r0, [pc, #104]	@ (8012d58 <tcp_kill_state+0x88>)
 8012cf0:	f00a f9be 	bl	801d070 <iprintf>

  inactivity = 0;
 8012cf4:	2300      	movs	r3, #0
 8012cf6:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8012cf8:	2300      	movs	r3, #0
 8012cfa:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012cfc:	4b17      	ldr	r3, [pc, #92]	@ (8012d5c <tcp_kill_state+0x8c>)
 8012cfe:	681b      	ldr	r3, [r3, #0]
 8012d00:	617b      	str	r3, [r7, #20]
 8012d02:	e017      	b.n	8012d34 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8012d04:	697b      	ldr	r3, [r7, #20]
 8012d06:	7d1b      	ldrb	r3, [r3, #20]
 8012d08:	79fa      	ldrb	r2, [r7, #7]
 8012d0a:	429a      	cmp	r2, r3
 8012d0c:	d10f      	bne.n	8012d2e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8012d0e:	4b14      	ldr	r3, [pc, #80]	@ (8012d60 <tcp_kill_state+0x90>)
 8012d10:	681a      	ldr	r2, [r3, #0]
 8012d12:	697b      	ldr	r3, [r7, #20]
 8012d14:	6a1b      	ldr	r3, [r3, #32]
 8012d16:	1ad3      	subs	r3, r2, r3
 8012d18:	68fa      	ldr	r2, [r7, #12]
 8012d1a:	429a      	cmp	r2, r3
 8012d1c:	d807      	bhi.n	8012d2e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8012d1e:	4b10      	ldr	r3, [pc, #64]	@ (8012d60 <tcp_kill_state+0x90>)
 8012d20:	681a      	ldr	r2, [r3, #0]
 8012d22:	697b      	ldr	r3, [r7, #20]
 8012d24:	6a1b      	ldr	r3, [r3, #32]
 8012d26:	1ad3      	subs	r3, r2, r3
 8012d28:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8012d2a:	697b      	ldr	r3, [r7, #20]
 8012d2c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012d2e:	697b      	ldr	r3, [r7, #20]
 8012d30:	68db      	ldr	r3, [r3, #12]
 8012d32:	617b      	str	r3, [r7, #20]
 8012d34:	697b      	ldr	r3, [r7, #20]
 8012d36:	2b00      	cmp	r3, #0
 8012d38:	d1e4      	bne.n	8012d04 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8012d3a:	693b      	ldr	r3, [r7, #16]
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	d003      	beq.n	8012d48 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8012d40:	2100      	movs	r1, #0
 8012d42:	6938      	ldr	r0, [r7, #16]
 8012d44:	f7fe ff8e 	bl	8011c64 <tcp_abandon>
  }
}
 8012d48:	bf00      	nop
 8012d4a:	3718      	adds	r7, #24
 8012d4c:	46bd      	mov	sp, r7
 8012d4e:	bd80      	pop	{r7, pc}
 8012d50:	0801fecc 	.word	0x0801fecc
 8012d54:	08020458 	.word	0x08020458
 8012d58:	0801ff10 	.word	0x0801ff10
 8012d5c:	2000e41c 	.word	0x2000e41c
 8012d60:	2000e410 	.word	0x2000e410

08012d64 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8012d64:	b580      	push	{r7, lr}
 8012d66:	b084      	sub	sp, #16
 8012d68:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8012d6a:	2300      	movs	r3, #0
 8012d6c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8012d6e:	2300      	movs	r3, #0
 8012d70:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012d72:	4b12      	ldr	r3, [pc, #72]	@ (8012dbc <tcp_kill_timewait+0x58>)
 8012d74:	681b      	ldr	r3, [r3, #0]
 8012d76:	60fb      	str	r3, [r7, #12]
 8012d78:	e012      	b.n	8012da0 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8012d7a:	4b11      	ldr	r3, [pc, #68]	@ (8012dc0 <tcp_kill_timewait+0x5c>)
 8012d7c:	681a      	ldr	r2, [r3, #0]
 8012d7e:	68fb      	ldr	r3, [r7, #12]
 8012d80:	6a1b      	ldr	r3, [r3, #32]
 8012d82:	1ad3      	subs	r3, r2, r3
 8012d84:	687a      	ldr	r2, [r7, #4]
 8012d86:	429a      	cmp	r2, r3
 8012d88:	d807      	bhi.n	8012d9a <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8012d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8012dc0 <tcp_kill_timewait+0x5c>)
 8012d8c:	681a      	ldr	r2, [r3, #0]
 8012d8e:	68fb      	ldr	r3, [r7, #12]
 8012d90:	6a1b      	ldr	r3, [r3, #32]
 8012d92:	1ad3      	subs	r3, r2, r3
 8012d94:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8012d96:	68fb      	ldr	r3, [r7, #12]
 8012d98:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012d9a:	68fb      	ldr	r3, [r7, #12]
 8012d9c:	68db      	ldr	r3, [r3, #12]
 8012d9e:	60fb      	str	r3, [r7, #12]
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	2b00      	cmp	r3, #0
 8012da4:	d1e9      	bne.n	8012d7a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8012da6:	68bb      	ldr	r3, [r7, #8]
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	d002      	beq.n	8012db2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8012dac:	68b8      	ldr	r0, [r7, #8]
 8012dae:	f7ff f817 	bl	8011de0 <tcp_abort>
  }
}
 8012db2:	bf00      	nop
 8012db4:	3710      	adds	r7, #16
 8012db6:	46bd      	mov	sp, r7
 8012db8:	bd80      	pop	{r7, pc}
 8012dba:	bf00      	nop
 8012dbc:	2000e420 	.word	0x2000e420
 8012dc0:	2000e410 	.word	0x2000e410

08012dc4 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8012dc4:	b580      	push	{r7, lr}
 8012dc6:	b082      	sub	sp, #8
 8012dc8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8012dca:	4b10      	ldr	r3, [pc, #64]	@ (8012e0c <tcp_handle_closepend+0x48>)
 8012dcc:	681b      	ldr	r3, [r3, #0]
 8012dce:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8012dd0:	e014      	b.n	8012dfc <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	68db      	ldr	r3, [r3, #12]
 8012dd6:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	8b5b      	ldrh	r3, [r3, #26]
 8012ddc:	f003 0308 	and.w	r3, r3, #8
 8012de0:	2b00      	cmp	r3, #0
 8012de2:	d009      	beq.n	8012df8 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	8b5b      	ldrh	r3, [r3, #26]
 8012de8:	f023 0308 	bic.w	r3, r3, #8
 8012dec:	b29a      	uxth	r2, r3
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8012df2:	6878      	ldr	r0, [r7, #4]
 8012df4:	f7fe fe44 	bl	8011a80 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8012df8:	683b      	ldr	r3, [r7, #0]
 8012dfa:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	2b00      	cmp	r3, #0
 8012e00:	d1e7      	bne.n	8012dd2 <tcp_handle_closepend+0xe>
  }
}
 8012e02:	bf00      	nop
 8012e04:	bf00      	nop
 8012e06:	3708      	adds	r7, #8
 8012e08:	46bd      	mov	sp, r7
 8012e0a:	bd80      	pop	{r7, pc}
 8012e0c:	2000e41c 	.word	0x2000e41c

08012e10 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8012e10:	b580      	push	{r7, lr}
 8012e12:	b084      	sub	sp, #16
 8012e14:	af00      	add	r7, sp, #0
 8012e16:	4603      	mov	r3, r0
 8012e18:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012e1a:	2001      	movs	r0, #1
 8012e1c:	f7fd fa50 	bl	80102c0 <memp_malloc>
 8012e20:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8012e22:	68fb      	ldr	r3, [r7, #12]
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d126      	bne.n	8012e76 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8012e28:	f7ff ffcc 	bl	8012dc4 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8012e2c:	f7ff ff9a 	bl	8012d64 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012e30:	2001      	movs	r0, #1
 8012e32:	f7fd fa45 	bl	80102c0 <memp_malloc>
 8012e36:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8012e38:	68fb      	ldr	r3, [r7, #12]
 8012e3a:	2b00      	cmp	r3, #0
 8012e3c:	d11b      	bne.n	8012e76 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8012e3e:	2009      	movs	r0, #9
 8012e40:	f7ff ff46 	bl	8012cd0 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012e44:	2001      	movs	r0, #1
 8012e46:	f7fd fa3b 	bl	80102c0 <memp_malloc>
 8012e4a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8012e4c:	68fb      	ldr	r3, [r7, #12]
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d111      	bne.n	8012e76 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8012e52:	2008      	movs	r0, #8
 8012e54:	f7ff ff3c 	bl	8012cd0 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012e58:	2001      	movs	r0, #1
 8012e5a:	f7fd fa31 	bl	80102c0 <memp_malloc>
 8012e5e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8012e60:	68fb      	ldr	r3, [r7, #12]
 8012e62:	2b00      	cmp	r3, #0
 8012e64:	d107      	bne.n	8012e76 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8012e66:	79fb      	ldrb	r3, [r7, #7]
 8012e68:	4618      	mov	r0, r3
 8012e6a:	f7ff fee3 	bl	8012c34 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012e6e:	2001      	movs	r0, #1
 8012e70:	f7fd fa26 	bl	80102c0 <memp_malloc>
 8012e74:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8012e76:	68fb      	ldr	r3, [r7, #12]
 8012e78:	2b00      	cmp	r3, #0
 8012e7a:	d03f      	beq.n	8012efc <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8012e7c:	229c      	movs	r2, #156	@ 0x9c
 8012e7e:	2100      	movs	r1, #0
 8012e80:	68f8      	ldr	r0, [r7, #12]
 8012e82:	f00a f931 	bl	801d0e8 <memset>
    pcb->prio = prio;
 8012e86:	68fb      	ldr	r3, [r7, #12]
 8012e88:	79fa      	ldrb	r2, [r7, #7]
 8012e8a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8012e8c:	68fb      	ldr	r3, [r7, #12]
 8012e8e:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8012e92:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8012e96:	68fb      	ldr	r3, [r7, #12]
 8012e98:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8012e9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8012e9e:	68fb      	ldr	r3, [r7, #12]
 8012ea0:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8012ea2:	68fb      	ldr	r3, [r7, #12]
 8012ea4:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8012ea6:	68fb      	ldr	r3, [r7, #12]
 8012ea8:	22ff      	movs	r2, #255	@ 0xff
 8012eaa:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8012eac:	68fb      	ldr	r3, [r7, #12]
 8012eae:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8012eb2:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8012eb4:	68fb      	ldr	r3, [r7, #12]
 8012eb6:	2206      	movs	r2, #6
 8012eb8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8012ebc:	68fb      	ldr	r3, [r7, #12]
 8012ebe:	2206      	movs	r2, #6
 8012ec0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8012ec2:	68fb      	ldr	r3, [r7, #12]
 8012ec4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012ec8:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 8012eca:	68fb      	ldr	r3, [r7, #12]
 8012ecc:	2201      	movs	r2, #1
 8012ece:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 8012ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8012f08 <tcp_alloc+0xf8>)
 8012ed4:	681a      	ldr	r2, [r3, #0]
 8012ed6:	68fb      	ldr	r3, [r7, #12]
 8012ed8:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8012eda:	4b0c      	ldr	r3, [pc, #48]	@ (8012f0c <tcp_alloc+0xfc>)
 8012edc:	781a      	ldrb	r2, [r3, #0]
 8012ede:	68fb      	ldr	r3, [r7, #12]
 8012ee0:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8012ee2:	68fb      	ldr	r3, [r7, #12]
 8012ee4:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8012ee8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8012eec:	68fb      	ldr	r3, [r7, #12]
 8012eee:	4a08      	ldr	r2, [pc, #32]	@ (8012f10 <tcp_alloc+0x100>)
 8012ef0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8012ef4:	68fb      	ldr	r3, [r7, #12]
 8012ef6:	4a07      	ldr	r2, [pc, #28]	@ (8012f14 <tcp_alloc+0x104>)
 8012ef8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8012efc:	68fb      	ldr	r3, [r7, #12]
}
 8012efe:	4618      	mov	r0, r3
 8012f00:	3710      	adds	r7, #16
 8012f02:	46bd      	mov	sp, r7
 8012f04:	bd80      	pop	{r7, pc}
 8012f06:	bf00      	nop
 8012f08:	2000e410 	.word	0x2000e410
 8012f0c:	2000e426 	.word	0x2000e426
 8012f10:	08012bc9 	.word	0x08012bc9
 8012f14:	006ddd00 	.word	0x006ddd00

08012f18 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8012f18:	b580      	push	{r7, lr}
 8012f1a:	b084      	sub	sp, #16
 8012f1c:	af00      	add	r7, sp, #0
 8012f1e:	4603      	mov	r3, r0
 8012f20:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8012f22:	2040      	movs	r0, #64	@ 0x40
 8012f24:	f7ff ff74 	bl	8012e10 <tcp_alloc>
 8012f28:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8012f2a:	68fb      	ldr	r3, [r7, #12]
}
 8012f2c:	4618      	mov	r0, r3
 8012f2e:	3710      	adds	r7, #16
 8012f30:	46bd      	mov	sp, r7
 8012f32:	bd80      	pop	{r7, pc}

08012f34 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8012f34:	b480      	push	{r7}
 8012f36:	b083      	sub	sp, #12
 8012f38:	af00      	add	r7, sp, #0
 8012f3a:	6078      	str	r0, [r7, #4]
 8012f3c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	2b00      	cmp	r3, #0
 8012f42:	d002      	beq.n	8012f4a <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	683a      	ldr	r2, [r7, #0]
 8012f48:	611a      	str	r2, [r3, #16]
  }
}
 8012f4a:	bf00      	nop
 8012f4c:	370c      	adds	r7, #12
 8012f4e:	46bd      	mov	sp, r7
 8012f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f54:	4770      	bx	lr
	...

08012f58 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8012f58:	b580      	push	{r7, lr}
 8012f5a:	b082      	sub	sp, #8
 8012f5c:	af00      	add	r7, sp, #0
 8012f5e:	6078      	str	r0, [r7, #4]
 8012f60:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8012f62:	687b      	ldr	r3, [r7, #4]
 8012f64:	2b00      	cmp	r3, #0
 8012f66:	d00e      	beq.n	8012f86 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	7d1b      	ldrb	r3, [r3, #20]
 8012f6c:	2b01      	cmp	r3, #1
 8012f6e:	d106      	bne.n	8012f7e <tcp_recv+0x26>
 8012f70:	4b07      	ldr	r3, [pc, #28]	@ (8012f90 <tcp_recv+0x38>)
 8012f72:	f240 72df 	movw	r2, #2015	@ 0x7df
 8012f76:	4907      	ldr	r1, [pc, #28]	@ (8012f94 <tcp_recv+0x3c>)
 8012f78:	4807      	ldr	r0, [pc, #28]	@ (8012f98 <tcp_recv+0x40>)
 8012f7a:	f00a f879 	bl	801d070 <iprintf>
    pcb->recv = recv;
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	683a      	ldr	r2, [r7, #0]
 8012f82:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }
}
 8012f86:	bf00      	nop
 8012f88:	3708      	adds	r7, #8
 8012f8a:	46bd      	mov	sp, r7
 8012f8c:	bd80      	pop	{r7, pc}
 8012f8e:	bf00      	nop
 8012f90:	0801fecc 	.word	0x0801fecc
 8012f94:	08020468 	.word	0x08020468
 8012f98:	0801ff10 	.word	0x0801ff10

08012f9c <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8012f9c:	b580      	push	{r7, lr}
 8012f9e:	b082      	sub	sp, #8
 8012fa0:	af00      	add	r7, sp, #0
 8012fa2:	6078      	str	r0, [r7, #4]
 8012fa4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	d00e      	beq.n	8012fca <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8012fac:	687b      	ldr	r3, [r7, #4]
 8012fae:	7d1b      	ldrb	r3, [r3, #20]
 8012fb0:	2b01      	cmp	r3, #1
 8012fb2:	d106      	bne.n	8012fc2 <tcp_sent+0x26>
 8012fb4:	4b07      	ldr	r3, [pc, #28]	@ (8012fd4 <tcp_sent+0x38>)
 8012fb6:	f240 72f3 	movw	r2, #2035	@ 0x7f3
 8012fba:	4907      	ldr	r1, [pc, #28]	@ (8012fd8 <tcp_sent+0x3c>)
 8012fbc:	4807      	ldr	r0, [pc, #28]	@ (8012fdc <tcp_sent+0x40>)
 8012fbe:	f00a f857 	bl	801d070 <iprintf>
    pcb->sent = sent;
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	683a      	ldr	r2, [r7, #0]
 8012fc6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }
}
 8012fca:	bf00      	nop
 8012fcc:	3708      	adds	r7, #8
 8012fce:	46bd      	mov	sp, r7
 8012fd0:	bd80      	pop	{r7, pc}
 8012fd2:	bf00      	nop
 8012fd4:	0801fecc 	.word	0x0801fecc
 8012fd8:	08020490 	.word	0x08020490
 8012fdc:	0801ff10 	.word	0x0801ff10

08012fe0 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8012fe0:	b580      	push	{r7, lr}
 8012fe2:	b082      	sub	sp, #8
 8012fe4:	af00      	add	r7, sp, #0
 8012fe6:	6078      	str	r0, [r7, #4]
 8012fe8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8012fea:	687b      	ldr	r3, [r7, #4]
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d00e      	beq.n	801300e <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8012ff0:	687b      	ldr	r3, [r7, #4]
 8012ff2:	7d1b      	ldrb	r3, [r3, #20]
 8012ff4:	2b01      	cmp	r3, #1
 8012ff6:	d106      	bne.n	8013006 <tcp_err+0x26>
 8012ff8:	4b07      	ldr	r3, [pc, #28]	@ (8013018 <tcp_err+0x38>)
 8012ffa:	f640 020d 	movw	r2, #2061	@ 0x80d
 8012ffe:	4907      	ldr	r1, [pc, #28]	@ (801301c <tcp_err+0x3c>)
 8013000:	4807      	ldr	r0, [pc, #28]	@ (8013020 <tcp_err+0x40>)
 8013002:	f00a f835 	bl	801d070 <iprintf>
    pcb->errf = err;
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	683a      	ldr	r2, [r7, #0]
 801300a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }
}
 801300e:	bf00      	nop
 8013010:	3708      	adds	r7, #8
 8013012:	46bd      	mov	sp, r7
 8013014:	bd80      	pop	{r7, pc}
 8013016:	bf00      	nop
 8013018:	0801fecc 	.word	0x0801fecc
 801301c:	080204b8 	.word	0x080204b8
 8013020:	0801ff10 	.word	0x0801ff10

08013024 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 8013024:	b480      	push	{r7}
 8013026:	b085      	sub	sp, #20
 8013028:	af00      	add	r7, sp, #0
 801302a:	6078      	str	r0, [r7, #4]
 801302c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 801302e:	687b      	ldr	r3, [r7, #4]
 8013030:	2b00      	cmp	r3, #0
 8013032:	d008      	beq.n	8013046 <tcp_accept+0x22>
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	7d1b      	ldrb	r3, [r3, #20]
 8013038:	2b01      	cmp	r3, #1
 801303a:	d104      	bne.n	8013046 <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8013040:	68fb      	ldr	r3, [r7, #12]
 8013042:	683a      	ldr	r2, [r7, #0]
 8013044:	619a      	str	r2, [r3, #24]
  }
}
 8013046:	bf00      	nop
 8013048:	3714      	adds	r7, #20
 801304a:	46bd      	mov	sp, r7
 801304c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013050:	4770      	bx	lr
	...

08013054 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8013054:	b580      	push	{r7, lr}
 8013056:	b084      	sub	sp, #16
 8013058:	af00      	add	r7, sp, #0
 801305a:	60f8      	str	r0, [r7, #12]
 801305c:	60b9      	str	r1, [r7, #8]
 801305e:	4613      	mov	r3, r2
 8013060:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8013062:	68fb      	ldr	r3, [r7, #12]
 8013064:	2b00      	cmp	r3, #0
 8013066:	d107      	bne.n	8013078 <tcp_poll+0x24>
 8013068:	4b0e      	ldr	r3, [pc, #56]	@ (80130a4 <tcp_poll+0x50>)
 801306a:	f640 023d 	movw	r2, #2109	@ 0x83d
 801306e:	490e      	ldr	r1, [pc, #56]	@ (80130a8 <tcp_poll+0x54>)
 8013070:	480e      	ldr	r0, [pc, #56]	@ (80130ac <tcp_poll+0x58>)
 8013072:	f009 fffd 	bl	801d070 <iprintf>
 8013076:	e011      	b.n	801309c <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8013078:	68fb      	ldr	r3, [r7, #12]
 801307a:	7d1b      	ldrb	r3, [r3, #20]
 801307c:	2b01      	cmp	r3, #1
 801307e:	d106      	bne.n	801308e <tcp_poll+0x3a>
 8013080:	4b08      	ldr	r3, [pc, #32]	@ (80130a4 <tcp_poll+0x50>)
 8013082:	f640 023e 	movw	r2, #2110	@ 0x83e
 8013086:	490a      	ldr	r1, [pc, #40]	@ (80130b0 <tcp_poll+0x5c>)
 8013088:	4808      	ldr	r0, [pc, #32]	@ (80130ac <tcp_poll+0x58>)
 801308a:	f009 fff1 	bl	801d070 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 801308e:	68fb      	ldr	r3, [r7, #12]
 8013090:	68ba      	ldr	r2, [r7, #8]
 8013092:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8013096:	68fb      	ldr	r3, [r7, #12]
 8013098:	79fa      	ldrb	r2, [r7, #7]
 801309a:	775a      	strb	r2, [r3, #29]
}
 801309c:	3710      	adds	r7, #16
 801309e:	46bd      	mov	sp, r7
 80130a0:	bd80      	pop	{r7, pc}
 80130a2:	bf00      	nop
 80130a4:	0801fecc 	.word	0x0801fecc
 80130a8:	080204e0 	.word	0x080204e0
 80130ac:	0801ff10 	.word	0x0801ff10
 80130b0:	080204f8 	.word	0x080204f8

080130b4 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80130b4:	b580      	push	{r7, lr}
 80130b6:	b082      	sub	sp, #8
 80130b8:	af00      	add	r7, sp, #0
 80130ba:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	2b00      	cmp	r3, #0
 80130c0:	d107      	bne.n	80130d2 <tcp_pcb_purge+0x1e>
 80130c2:	4b21      	ldr	r3, [pc, #132]	@ (8013148 <tcp_pcb_purge+0x94>)
 80130c4:	f640 0251 	movw	r2, #2129	@ 0x851
 80130c8:	4920      	ldr	r1, [pc, #128]	@ (801314c <tcp_pcb_purge+0x98>)
 80130ca:	4821      	ldr	r0, [pc, #132]	@ (8013150 <tcp_pcb_purge+0x9c>)
 80130cc:	f009 ffd0 	bl	801d070 <iprintf>
 80130d0:	e037      	b.n	8013142 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	7d1b      	ldrb	r3, [r3, #20]
 80130d6:	2b00      	cmp	r3, #0
 80130d8:	d033      	beq.n	8013142 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 80130da:	687b      	ldr	r3, [r7, #4]
 80130dc:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 80130de:	2b0a      	cmp	r3, #10
 80130e0:	d02f      	beq.n	8013142 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 80130e2:	687b      	ldr	r3, [r7, #4]
 80130e4:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 80130e6:	2b01      	cmp	r3, #1
 80130e8:	d02b      	beq.n	8013142 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	d007      	beq.n	8013102 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80130f2:	687b      	ldr	r3, [r7, #4]
 80130f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80130f6:	4618      	mov	r0, r3
 80130f8:	f7fe f872 	bl	80111e0 <pbuf_free>
      pcb->refused_data = NULL;
 80130fc:	687b      	ldr	r3, [r7, #4]
 80130fe:	2200      	movs	r2, #0
 8013100:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013106:	2b00      	cmp	r3, #0
 8013108:	d002      	beq.n	8013110 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 801310a:	6878      	ldr	r0, [r7, #4]
 801310c:	f000 f986 	bl	801341c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013116:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801311c:	4618      	mov	r0, r3
 801311e:	f7ff fcf9 	bl	8012b14 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013126:	4618      	mov	r0, r3
 8013128:	f7ff fcf4 	bl	8012b14 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	2200      	movs	r2, #0
 8013130:	66da      	str	r2, [r3, #108]	@ 0x6c
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8013136:	687b      	ldr	r3, [r7, #4]
 8013138:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	2200      	movs	r2, #0
 801313e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8013142:	3708      	adds	r7, #8
 8013144:	46bd      	mov	sp, r7
 8013146:	bd80      	pop	{r7, pc}
 8013148:	0801fecc 	.word	0x0801fecc
 801314c:	08020518 	.word	0x08020518
 8013150:	0801ff10 	.word	0x0801ff10

08013154 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8013154:	b580      	push	{r7, lr}
 8013156:	b084      	sub	sp, #16
 8013158:	af00      	add	r7, sp, #0
 801315a:	6078      	str	r0, [r7, #4]
 801315c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801315e:	683b      	ldr	r3, [r7, #0]
 8013160:	2b00      	cmp	r3, #0
 8013162:	d106      	bne.n	8013172 <tcp_pcb_remove+0x1e>
 8013164:	4b3e      	ldr	r3, [pc, #248]	@ (8013260 <tcp_pcb_remove+0x10c>)
 8013166:	f640 0283 	movw	r2, #2179	@ 0x883
 801316a:	493e      	ldr	r1, [pc, #248]	@ (8013264 <tcp_pcb_remove+0x110>)
 801316c:	483e      	ldr	r0, [pc, #248]	@ (8013268 <tcp_pcb_remove+0x114>)
 801316e:	f009 ff7f 	bl	801d070 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	2b00      	cmp	r3, #0
 8013176:	d106      	bne.n	8013186 <tcp_pcb_remove+0x32>
 8013178:	4b39      	ldr	r3, [pc, #228]	@ (8013260 <tcp_pcb_remove+0x10c>)
 801317a:	f640 0284 	movw	r2, #2180	@ 0x884
 801317e:	493b      	ldr	r1, [pc, #236]	@ (801326c <tcp_pcb_remove+0x118>)
 8013180:	4839      	ldr	r0, [pc, #228]	@ (8013268 <tcp_pcb_remove+0x114>)
 8013182:	f009 ff75 	bl	801d070 <iprintf>

  TCP_RMV(pcblist, pcb);
 8013186:	687b      	ldr	r3, [r7, #4]
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	683a      	ldr	r2, [r7, #0]
 801318c:	429a      	cmp	r2, r3
 801318e:	d105      	bne.n	801319c <tcp_pcb_remove+0x48>
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	681b      	ldr	r3, [r3, #0]
 8013194:	68da      	ldr	r2, [r3, #12]
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	601a      	str	r2, [r3, #0]
 801319a:	e013      	b.n	80131c4 <tcp_pcb_remove+0x70>
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	681b      	ldr	r3, [r3, #0]
 80131a0:	60fb      	str	r3, [r7, #12]
 80131a2:	e00c      	b.n	80131be <tcp_pcb_remove+0x6a>
 80131a4:	68fb      	ldr	r3, [r7, #12]
 80131a6:	68db      	ldr	r3, [r3, #12]
 80131a8:	683a      	ldr	r2, [r7, #0]
 80131aa:	429a      	cmp	r2, r3
 80131ac:	d104      	bne.n	80131b8 <tcp_pcb_remove+0x64>
 80131ae:	683b      	ldr	r3, [r7, #0]
 80131b0:	68da      	ldr	r2, [r3, #12]
 80131b2:	68fb      	ldr	r3, [r7, #12]
 80131b4:	60da      	str	r2, [r3, #12]
 80131b6:	e005      	b.n	80131c4 <tcp_pcb_remove+0x70>
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	68db      	ldr	r3, [r3, #12]
 80131bc:	60fb      	str	r3, [r7, #12]
 80131be:	68fb      	ldr	r3, [r7, #12]
 80131c0:	2b00      	cmp	r3, #0
 80131c2:	d1ef      	bne.n	80131a4 <tcp_pcb_remove+0x50>
 80131c4:	683b      	ldr	r3, [r7, #0]
 80131c6:	2200      	movs	r2, #0
 80131c8:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 80131ca:	6838      	ldr	r0, [r7, #0]
 80131cc:	f7ff ff72 	bl	80130b4 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 80131d0:	683b      	ldr	r3, [r7, #0]
 80131d2:	7d1b      	ldrb	r3, [r3, #20]
 80131d4:	2b0a      	cmp	r3, #10
 80131d6:	d013      	beq.n	8013200 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 80131d8:	683b      	ldr	r3, [r7, #0]
 80131da:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 80131dc:	2b01      	cmp	r3, #1
 80131de:	d00f      	beq.n	8013200 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 80131e0:	683b      	ldr	r3, [r7, #0]
 80131e2:	8b5b      	ldrh	r3, [r3, #26]
 80131e4:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 80131e8:	2b00      	cmp	r3, #0
 80131ea:	d009      	beq.n	8013200 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 80131ec:	683b      	ldr	r3, [r7, #0]
 80131ee:	8b5b      	ldrh	r3, [r3, #26]
 80131f0:	f043 0302 	orr.w	r3, r3, #2
 80131f4:	b29a      	uxth	r2, r3
 80131f6:	683b      	ldr	r3, [r7, #0]
 80131f8:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80131fa:	6838      	ldr	r0, [r7, #0]
 80131fc:	f003 fbc0 	bl	8016980 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8013200:	683b      	ldr	r3, [r7, #0]
 8013202:	7d1b      	ldrb	r3, [r3, #20]
 8013204:	2b01      	cmp	r3, #1
 8013206:	d020      	beq.n	801324a <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8013208:	683b      	ldr	r3, [r7, #0]
 801320a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801320c:	2b00      	cmp	r3, #0
 801320e:	d006      	beq.n	801321e <tcp_pcb_remove+0xca>
 8013210:	4b13      	ldr	r3, [pc, #76]	@ (8013260 <tcp_pcb_remove+0x10c>)
 8013212:	f640 0293 	movw	r2, #2195	@ 0x893
 8013216:	4916      	ldr	r1, [pc, #88]	@ (8013270 <tcp_pcb_remove+0x11c>)
 8013218:	4813      	ldr	r0, [pc, #76]	@ (8013268 <tcp_pcb_remove+0x114>)
 801321a:	f009 ff29 	bl	801d070 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 801321e:	683b      	ldr	r3, [r7, #0]
 8013220:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013222:	2b00      	cmp	r3, #0
 8013224:	d006      	beq.n	8013234 <tcp_pcb_remove+0xe0>
 8013226:	4b0e      	ldr	r3, [pc, #56]	@ (8013260 <tcp_pcb_remove+0x10c>)
 8013228:	f640 0294 	movw	r2, #2196	@ 0x894
 801322c:	4911      	ldr	r1, [pc, #68]	@ (8013274 <tcp_pcb_remove+0x120>)
 801322e:	480e      	ldr	r0, [pc, #56]	@ (8013268 <tcp_pcb_remove+0x114>)
 8013230:	f009 ff1e 	bl	801d070 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8013234:	683b      	ldr	r3, [r7, #0]
 8013236:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013238:	2b00      	cmp	r3, #0
 801323a:	d006      	beq.n	801324a <tcp_pcb_remove+0xf6>
 801323c:	4b08      	ldr	r3, [pc, #32]	@ (8013260 <tcp_pcb_remove+0x10c>)
 801323e:	f640 0296 	movw	r2, #2198	@ 0x896
 8013242:	490d      	ldr	r1, [pc, #52]	@ (8013278 <tcp_pcb_remove+0x124>)
 8013244:	4808      	ldr	r0, [pc, #32]	@ (8013268 <tcp_pcb_remove+0x114>)
 8013246:	f009 ff13 	bl	801d070 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 801324a:	683b      	ldr	r3, [r7, #0]
 801324c:	2200      	movs	r2, #0
 801324e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8013250:	683b      	ldr	r3, [r7, #0]
 8013252:	2200      	movs	r2, #0
 8013254:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8013256:	bf00      	nop
 8013258:	3710      	adds	r7, #16
 801325a:	46bd      	mov	sp, r7
 801325c:	bd80      	pop	{r7, pc}
 801325e:	bf00      	nop
 8013260:	0801fecc 	.word	0x0801fecc
 8013264:	08020534 	.word	0x08020534
 8013268:	0801ff10 	.word	0x0801ff10
 801326c:	08020550 	.word	0x08020550
 8013270:	08020570 	.word	0x08020570
 8013274:	08020588 	.word	0x08020588
 8013278:	080205a4 	.word	0x080205a4

0801327c <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 801327c:	b580      	push	{r7, lr}
 801327e:	b082      	sub	sp, #8
 8013280:	af00      	add	r7, sp, #0
 8013282:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	2b00      	cmp	r3, #0
 8013288:	d106      	bne.n	8013298 <tcp_next_iss+0x1c>
 801328a:	4b0a      	ldr	r3, [pc, #40]	@ (80132b4 <tcp_next_iss+0x38>)
 801328c:	f640 02af 	movw	r2, #2223	@ 0x8af
 8013290:	4909      	ldr	r1, [pc, #36]	@ (80132b8 <tcp_next_iss+0x3c>)
 8013292:	480a      	ldr	r0, [pc, #40]	@ (80132bc <tcp_next_iss+0x40>)
 8013294:	f009 feec 	bl	801d070 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8013298:	4b09      	ldr	r3, [pc, #36]	@ (80132c0 <tcp_next_iss+0x44>)
 801329a:	681a      	ldr	r2, [r3, #0]
 801329c:	4b09      	ldr	r3, [pc, #36]	@ (80132c4 <tcp_next_iss+0x48>)
 801329e:	681b      	ldr	r3, [r3, #0]
 80132a0:	4413      	add	r3, r2
 80132a2:	4a07      	ldr	r2, [pc, #28]	@ (80132c0 <tcp_next_iss+0x44>)
 80132a4:	6013      	str	r3, [r2, #0]
  return iss;
 80132a6:	4b06      	ldr	r3, [pc, #24]	@ (80132c0 <tcp_next_iss+0x44>)
 80132a8:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80132aa:	4618      	mov	r0, r3
 80132ac:	3708      	adds	r7, #8
 80132ae:	46bd      	mov	sp, r7
 80132b0:	bd80      	pop	{r7, pc}
 80132b2:	bf00      	nop
 80132b4:	0801fecc 	.word	0x0801fecc
 80132b8:	080205bc 	.word	0x080205bc
 80132bc:	0801ff10 	.word	0x0801ff10
 80132c0:	20000030 	.word	0x20000030
 80132c4:	2000e410 	.word	0x2000e410

080132c8 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 80132c8:	b580      	push	{r7, lr}
 80132ca:	b086      	sub	sp, #24
 80132cc:	af00      	add	r7, sp, #0
 80132ce:	4603      	mov	r3, r0
 80132d0:	60b9      	str	r1, [r7, #8]
 80132d2:	607a      	str	r2, [r7, #4]
 80132d4:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 80132d6:	687b      	ldr	r3, [r7, #4]
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d106      	bne.n	80132ea <tcp_eff_send_mss_netif+0x22>
 80132dc:	4b14      	ldr	r3, [pc, #80]	@ (8013330 <tcp_eff_send_mss_netif+0x68>)
 80132de:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 80132e2:	4914      	ldr	r1, [pc, #80]	@ (8013334 <tcp_eff_send_mss_netif+0x6c>)
 80132e4:	4814      	ldr	r0, [pc, #80]	@ (8013338 <tcp_eff_send_mss_netif+0x70>)
 80132e6:	f009 fec3 	bl	801d070 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 80132ea:	68bb      	ldr	r3, [r7, #8]
 80132ec:	2b00      	cmp	r3, #0
 80132ee:	d101      	bne.n	80132f4 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 80132f0:	89fb      	ldrh	r3, [r7, #14]
 80132f2:	e019      	b.n	8013328 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 80132f4:	68bb      	ldr	r3, [r7, #8]
 80132f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80132f8:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 80132fa:	8afb      	ldrh	r3, [r7, #22]
 80132fc:	2b00      	cmp	r3, #0
 80132fe:	d012      	beq.n	8013326 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8013300:	2328      	movs	r3, #40	@ 0x28
 8013302:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8013304:	8afa      	ldrh	r2, [r7, #22]
 8013306:	8abb      	ldrh	r3, [r7, #20]
 8013308:	429a      	cmp	r2, r3
 801330a:	d904      	bls.n	8013316 <tcp_eff_send_mss_netif+0x4e>
 801330c:	8afa      	ldrh	r2, [r7, #22]
 801330e:	8abb      	ldrh	r3, [r7, #20]
 8013310:	1ad3      	subs	r3, r2, r3
 8013312:	b29b      	uxth	r3, r3
 8013314:	e000      	b.n	8013318 <tcp_eff_send_mss_netif+0x50>
 8013316:	2300      	movs	r3, #0
 8013318:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801331a:	8a7a      	ldrh	r2, [r7, #18]
 801331c:	89fb      	ldrh	r3, [r7, #14]
 801331e:	4293      	cmp	r3, r2
 8013320:	bf28      	it	cs
 8013322:	4613      	movcs	r3, r2
 8013324:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8013326:	89fb      	ldrh	r3, [r7, #14]
}
 8013328:	4618      	mov	r0, r3
 801332a:	3718      	adds	r7, #24
 801332c:	46bd      	mov	sp, r7
 801332e:	bd80      	pop	{r7, pc}
 8013330:	0801fecc 	.word	0x0801fecc
 8013334:	080205d8 	.word	0x080205d8
 8013338:	0801ff10 	.word	0x0801ff10

0801333c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 801333c:	b580      	push	{r7, lr}
 801333e:	b084      	sub	sp, #16
 8013340:	af00      	add	r7, sp, #0
 8013342:	6078      	str	r0, [r7, #4]
 8013344:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8013346:	683b      	ldr	r3, [r7, #0]
 8013348:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	2b00      	cmp	r3, #0
 801334e:	d119      	bne.n	8013384 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8013350:	4b10      	ldr	r3, [pc, #64]	@ (8013394 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8013352:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8013356:	4910      	ldr	r1, [pc, #64]	@ (8013398 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8013358:	4810      	ldr	r0, [pc, #64]	@ (801339c <tcp_netif_ip_addr_changed_pcblist+0x60>)
 801335a:	f009 fe89 	bl	801d070 <iprintf>

  while (pcb != NULL) {
 801335e:	e011      	b.n	8013384 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8013360:	68fb      	ldr	r3, [r7, #12]
 8013362:	681a      	ldr	r2, [r3, #0]
 8013364:	687b      	ldr	r3, [r7, #4]
 8013366:	681b      	ldr	r3, [r3, #0]
 8013368:	429a      	cmp	r2, r3
 801336a:	d108      	bne.n	801337e <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 801336c:	68fb      	ldr	r3, [r7, #12]
 801336e:	68db      	ldr	r3, [r3, #12]
 8013370:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8013372:	68f8      	ldr	r0, [r7, #12]
 8013374:	f7fe fd34 	bl	8011de0 <tcp_abort>
      pcb = next;
 8013378:	68bb      	ldr	r3, [r7, #8]
 801337a:	60fb      	str	r3, [r7, #12]
 801337c:	e002      	b.n	8013384 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 801337e:	68fb      	ldr	r3, [r7, #12]
 8013380:	68db      	ldr	r3, [r3, #12]
 8013382:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8013384:	68fb      	ldr	r3, [r7, #12]
 8013386:	2b00      	cmp	r3, #0
 8013388:	d1ea      	bne.n	8013360 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 801338a:	bf00      	nop
 801338c:	bf00      	nop
 801338e:	3710      	adds	r7, #16
 8013390:	46bd      	mov	sp, r7
 8013392:	bd80      	pop	{r7, pc}
 8013394:	0801fecc 	.word	0x0801fecc
 8013398:	08020600 	.word	0x08020600
 801339c:	0801ff10 	.word	0x0801ff10

080133a0 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80133a0:	b580      	push	{r7, lr}
 80133a2:	b084      	sub	sp, #16
 80133a4:	af00      	add	r7, sp, #0
 80133a6:	6078      	str	r0, [r7, #4]
 80133a8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	2b00      	cmp	r3, #0
 80133ae:	d02a      	beq.n	8013406 <tcp_netif_ip_addr_changed+0x66>
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	681b      	ldr	r3, [r3, #0]
 80133b4:	2b00      	cmp	r3, #0
 80133b6:	d026      	beq.n	8013406 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80133b8:	4b15      	ldr	r3, [pc, #84]	@ (8013410 <tcp_netif_ip_addr_changed+0x70>)
 80133ba:	681b      	ldr	r3, [r3, #0]
 80133bc:	4619      	mov	r1, r3
 80133be:	6878      	ldr	r0, [r7, #4]
 80133c0:	f7ff ffbc 	bl	801333c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80133c4:	4b13      	ldr	r3, [pc, #76]	@ (8013414 <tcp_netif_ip_addr_changed+0x74>)
 80133c6:	681b      	ldr	r3, [r3, #0]
 80133c8:	4619      	mov	r1, r3
 80133ca:	6878      	ldr	r0, [r7, #4]
 80133cc:	f7ff ffb6 	bl	801333c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80133d0:	683b      	ldr	r3, [r7, #0]
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d017      	beq.n	8013406 <tcp_netif_ip_addr_changed+0x66>
 80133d6:	683b      	ldr	r3, [r7, #0]
 80133d8:	681b      	ldr	r3, [r3, #0]
 80133da:	2b00      	cmp	r3, #0
 80133dc:	d013      	beq.n	8013406 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80133de:	4b0e      	ldr	r3, [pc, #56]	@ (8013418 <tcp_netif_ip_addr_changed+0x78>)
 80133e0:	681b      	ldr	r3, [r3, #0]
 80133e2:	60fb      	str	r3, [r7, #12]
 80133e4:	e00c      	b.n	8013400 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80133e6:	68fb      	ldr	r3, [r7, #12]
 80133e8:	681a      	ldr	r2, [r3, #0]
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	681b      	ldr	r3, [r3, #0]
 80133ee:	429a      	cmp	r2, r3
 80133f0:	d103      	bne.n	80133fa <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80133f2:	683b      	ldr	r3, [r7, #0]
 80133f4:	681a      	ldr	r2, [r3, #0]
 80133f6:	68fb      	ldr	r3, [r7, #12]
 80133f8:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80133fa:	68fb      	ldr	r3, [r7, #12]
 80133fc:	68db      	ldr	r3, [r3, #12]
 80133fe:	60fb      	str	r3, [r7, #12]
 8013400:	68fb      	ldr	r3, [r7, #12]
 8013402:	2b00      	cmp	r3, #0
 8013404:	d1ef      	bne.n	80133e6 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8013406:	bf00      	nop
 8013408:	3710      	adds	r7, #16
 801340a:	46bd      	mov	sp, r7
 801340c:	bd80      	pop	{r7, pc}
 801340e:	bf00      	nop
 8013410:	2000e41c 	.word	0x2000e41c
 8013414:	2000e414 	.word	0x2000e414
 8013418:	2000e418 	.word	0x2000e418

0801341c <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 801341c:	b580      	push	{r7, lr}
 801341e:	b082      	sub	sp, #8
 8013420:	af00      	add	r7, sp, #0
 8013422:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8013424:	687b      	ldr	r3, [r7, #4]
 8013426:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013428:	2b00      	cmp	r3, #0
 801342a:	d007      	beq.n	801343c <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013430:	4618      	mov	r0, r3
 8013432:	f7ff fb6f 	bl	8012b14 <tcp_segs_free>
    pcb->ooseq = NULL;
 8013436:	687b      	ldr	r3, [r7, #4]
 8013438:	2200      	movs	r2, #0
 801343a:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 801343c:	bf00      	nop
 801343e:	3708      	adds	r7, #8
 8013440:	46bd      	mov	sp, r7
 8013442:	bd80      	pop	{r7, pc}

08013444 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8013444:	b590      	push	{r4, r7, lr}
 8013446:	b08d      	sub	sp, #52	@ 0x34
 8013448:	af04      	add	r7, sp, #16
 801344a:	6078      	str	r0, [r7, #4]
 801344c:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	2b00      	cmp	r3, #0
 8013452:	d105      	bne.n	8013460 <tcp_input+0x1c>
 8013454:	4b9b      	ldr	r3, [pc, #620]	@ (80136c4 <tcp_input+0x280>)
 8013456:	2283      	movs	r2, #131	@ 0x83
 8013458:	499b      	ldr	r1, [pc, #620]	@ (80136c8 <tcp_input+0x284>)
 801345a:	489c      	ldr	r0, [pc, #624]	@ (80136cc <tcp_input+0x288>)
 801345c:	f009 fe08 	bl	801d070 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	685b      	ldr	r3, [r3, #4]
 8013464:	4a9a      	ldr	r2, [pc, #616]	@ (80136d0 <tcp_input+0x28c>)
 8013466:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8013468:	687b      	ldr	r3, [r7, #4]
 801346a:	895b      	ldrh	r3, [r3, #10]
 801346c:	2b13      	cmp	r3, #19
 801346e:	f240 83d1 	bls.w	8013c14 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8013472:	4b98      	ldr	r3, [pc, #608]	@ (80136d4 <tcp_input+0x290>)
 8013474:	695b      	ldr	r3, [r3, #20]
 8013476:	4a97      	ldr	r2, [pc, #604]	@ (80136d4 <tcp_input+0x290>)
 8013478:	6812      	ldr	r2, [r2, #0]
 801347a:	4611      	mov	r1, r2
 801347c:	4618      	mov	r0, r3
 801347e:	f008 fb01 	bl	801ba84 <ip4_addr_isbroadcast_u32>
 8013482:	4603      	mov	r3, r0
 8013484:	2b00      	cmp	r3, #0
 8013486:	f040 83c7 	bne.w	8013c18 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 801348a:	4b92      	ldr	r3, [pc, #584]	@ (80136d4 <tcp_input+0x290>)
 801348c:	695b      	ldr	r3, [r3, #20]
 801348e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8013492:	2be0      	cmp	r3, #224	@ 0xe0
 8013494:	f000 83c0 	beq.w	8013c18 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8013498:	4b8d      	ldr	r3, [pc, #564]	@ (80136d0 <tcp_input+0x28c>)
 801349a:	681b      	ldr	r3, [r3, #0]
 801349c:	899b      	ldrh	r3, [r3, #12]
 801349e:	b29b      	uxth	r3, r3
 80134a0:	4618      	mov	r0, r3
 80134a2:	f7fc fa39 	bl	800f918 <lwip_htons>
 80134a6:	4603      	mov	r3, r0
 80134a8:	0b1b      	lsrs	r3, r3, #12
 80134aa:	b29b      	uxth	r3, r3
 80134ac:	b2db      	uxtb	r3, r3
 80134ae:	009b      	lsls	r3, r3, #2
 80134b0:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80134b2:	7cbb      	ldrb	r3, [r7, #18]
 80134b4:	2b13      	cmp	r3, #19
 80134b6:	f240 83b1 	bls.w	8013c1c <tcp_input+0x7d8>
 80134ba:	7cbb      	ldrb	r3, [r7, #18]
 80134bc:	b29a      	uxth	r2, r3
 80134be:	687b      	ldr	r3, [r7, #4]
 80134c0:	891b      	ldrh	r3, [r3, #8]
 80134c2:	429a      	cmp	r2, r3
 80134c4:	f200 83aa 	bhi.w	8013c1c <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 80134c8:	7cbb      	ldrb	r3, [r7, #18]
 80134ca:	b29b      	uxth	r3, r3
 80134cc:	3b14      	subs	r3, #20
 80134ce:	b29a      	uxth	r2, r3
 80134d0:	4b81      	ldr	r3, [pc, #516]	@ (80136d8 <tcp_input+0x294>)
 80134d2:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80134d4:	4b81      	ldr	r3, [pc, #516]	@ (80136dc <tcp_input+0x298>)
 80134d6:	2200      	movs	r2, #0
 80134d8:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	895a      	ldrh	r2, [r3, #10]
 80134de:	7cbb      	ldrb	r3, [r7, #18]
 80134e0:	b29b      	uxth	r3, r3
 80134e2:	429a      	cmp	r2, r3
 80134e4:	d309      	bcc.n	80134fa <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 80134e6:	4b7c      	ldr	r3, [pc, #496]	@ (80136d8 <tcp_input+0x294>)
 80134e8:	881a      	ldrh	r2, [r3, #0]
 80134ea:	4b7d      	ldr	r3, [pc, #500]	@ (80136e0 <tcp_input+0x29c>)
 80134ec:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80134ee:	7cbb      	ldrb	r3, [r7, #18]
 80134f0:	4619      	mov	r1, r3
 80134f2:	6878      	ldr	r0, [r7, #4]
 80134f4:	f7fd fdbc 	bl	8011070 <pbuf_remove_header>
 80134f8:	e04e      	b.n	8013598 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	681b      	ldr	r3, [r3, #0]
 80134fe:	2b00      	cmp	r3, #0
 8013500:	d105      	bne.n	801350e <tcp_input+0xca>
 8013502:	4b70      	ldr	r3, [pc, #448]	@ (80136c4 <tcp_input+0x280>)
 8013504:	22c2      	movs	r2, #194	@ 0xc2
 8013506:	4977      	ldr	r1, [pc, #476]	@ (80136e4 <tcp_input+0x2a0>)
 8013508:	4870      	ldr	r0, [pc, #448]	@ (80136cc <tcp_input+0x288>)
 801350a:	f009 fdb1 	bl	801d070 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 801350e:	2114      	movs	r1, #20
 8013510:	6878      	ldr	r0, [r7, #4]
 8013512:	f7fd fdad 	bl	8011070 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	895a      	ldrh	r2, [r3, #10]
 801351a:	4b71      	ldr	r3, [pc, #452]	@ (80136e0 <tcp_input+0x29c>)
 801351c:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801351e:	4b6e      	ldr	r3, [pc, #440]	@ (80136d8 <tcp_input+0x294>)
 8013520:	881a      	ldrh	r2, [r3, #0]
 8013522:	4b6f      	ldr	r3, [pc, #444]	@ (80136e0 <tcp_input+0x29c>)
 8013524:	881b      	ldrh	r3, [r3, #0]
 8013526:	1ad3      	subs	r3, r2, r3
 8013528:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 801352a:	4b6d      	ldr	r3, [pc, #436]	@ (80136e0 <tcp_input+0x29c>)
 801352c:	881b      	ldrh	r3, [r3, #0]
 801352e:	4619      	mov	r1, r3
 8013530:	6878      	ldr	r0, [r7, #4]
 8013532:	f7fd fd9d 	bl	8011070 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	681b      	ldr	r3, [r3, #0]
 801353a:	895b      	ldrh	r3, [r3, #10]
 801353c:	8a3a      	ldrh	r2, [r7, #16]
 801353e:	429a      	cmp	r2, r3
 8013540:	f200 836e 	bhi.w	8013c20 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8013544:	687b      	ldr	r3, [r7, #4]
 8013546:	681b      	ldr	r3, [r3, #0]
 8013548:	685b      	ldr	r3, [r3, #4]
 801354a:	4a64      	ldr	r2, [pc, #400]	@ (80136dc <tcp_input+0x298>)
 801354c:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	681b      	ldr	r3, [r3, #0]
 8013552:	8a3a      	ldrh	r2, [r7, #16]
 8013554:	4611      	mov	r1, r2
 8013556:	4618      	mov	r0, r3
 8013558:	f7fd fd8a 	bl	8011070 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	891a      	ldrh	r2, [r3, #8]
 8013560:	8a3b      	ldrh	r3, [r7, #16]
 8013562:	1ad3      	subs	r3, r2, r3
 8013564:	b29a      	uxth	r2, r3
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	895b      	ldrh	r3, [r3, #10]
 801356e:	2b00      	cmp	r3, #0
 8013570:	d005      	beq.n	801357e <tcp_input+0x13a>
 8013572:	4b54      	ldr	r3, [pc, #336]	@ (80136c4 <tcp_input+0x280>)
 8013574:	22df      	movs	r2, #223	@ 0xdf
 8013576:	495c      	ldr	r1, [pc, #368]	@ (80136e8 <tcp_input+0x2a4>)
 8013578:	4854      	ldr	r0, [pc, #336]	@ (80136cc <tcp_input+0x288>)
 801357a:	f009 fd79 	bl	801d070 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	891a      	ldrh	r2, [r3, #8]
 8013582:	687b      	ldr	r3, [r7, #4]
 8013584:	681b      	ldr	r3, [r3, #0]
 8013586:	891b      	ldrh	r3, [r3, #8]
 8013588:	429a      	cmp	r2, r3
 801358a:	d005      	beq.n	8013598 <tcp_input+0x154>
 801358c:	4b4d      	ldr	r3, [pc, #308]	@ (80136c4 <tcp_input+0x280>)
 801358e:	22e0      	movs	r2, #224	@ 0xe0
 8013590:	4956      	ldr	r1, [pc, #344]	@ (80136ec <tcp_input+0x2a8>)
 8013592:	484e      	ldr	r0, [pc, #312]	@ (80136cc <tcp_input+0x288>)
 8013594:	f009 fd6c 	bl	801d070 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8013598:	4b4d      	ldr	r3, [pc, #308]	@ (80136d0 <tcp_input+0x28c>)
 801359a:	681b      	ldr	r3, [r3, #0]
 801359c:	881b      	ldrh	r3, [r3, #0]
 801359e:	b29b      	uxth	r3, r3
 80135a0:	4a4b      	ldr	r2, [pc, #300]	@ (80136d0 <tcp_input+0x28c>)
 80135a2:	6814      	ldr	r4, [r2, #0]
 80135a4:	4618      	mov	r0, r3
 80135a6:	f7fc f9b7 	bl	800f918 <lwip_htons>
 80135aa:	4603      	mov	r3, r0
 80135ac:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80135ae:	4b48      	ldr	r3, [pc, #288]	@ (80136d0 <tcp_input+0x28c>)
 80135b0:	681b      	ldr	r3, [r3, #0]
 80135b2:	885b      	ldrh	r3, [r3, #2]
 80135b4:	b29b      	uxth	r3, r3
 80135b6:	4a46      	ldr	r2, [pc, #280]	@ (80136d0 <tcp_input+0x28c>)
 80135b8:	6814      	ldr	r4, [r2, #0]
 80135ba:	4618      	mov	r0, r3
 80135bc:	f7fc f9ac 	bl	800f918 <lwip_htons>
 80135c0:	4603      	mov	r3, r0
 80135c2:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80135c4:	4b42      	ldr	r3, [pc, #264]	@ (80136d0 <tcp_input+0x28c>)
 80135c6:	681b      	ldr	r3, [r3, #0]
 80135c8:	685b      	ldr	r3, [r3, #4]
 80135ca:	4a41      	ldr	r2, [pc, #260]	@ (80136d0 <tcp_input+0x28c>)
 80135cc:	6814      	ldr	r4, [r2, #0]
 80135ce:	4618      	mov	r0, r3
 80135d0:	f7fc f9b8 	bl	800f944 <lwip_htonl>
 80135d4:	4603      	mov	r3, r0
 80135d6:	6063      	str	r3, [r4, #4]
 80135d8:	6863      	ldr	r3, [r4, #4]
 80135da:	4a45      	ldr	r2, [pc, #276]	@ (80136f0 <tcp_input+0x2ac>)
 80135dc:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 80135de:	4b3c      	ldr	r3, [pc, #240]	@ (80136d0 <tcp_input+0x28c>)
 80135e0:	681b      	ldr	r3, [r3, #0]
 80135e2:	689b      	ldr	r3, [r3, #8]
 80135e4:	4a3a      	ldr	r2, [pc, #232]	@ (80136d0 <tcp_input+0x28c>)
 80135e6:	6814      	ldr	r4, [r2, #0]
 80135e8:	4618      	mov	r0, r3
 80135ea:	f7fc f9ab 	bl	800f944 <lwip_htonl>
 80135ee:	4603      	mov	r3, r0
 80135f0:	60a3      	str	r3, [r4, #8]
 80135f2:	68a3      	ldr	r3, [r4, #8]
 80135f4:	4a3f      	ldr	r2, [pc, #252]	@ (80136f4 <tcp_input+0x2b0>)
 80135f6:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 80135f8:	4b35      	ldr	r3, [pc, #212]	@ (80136d0 <tcp_input+0x28c>)
 80135fa:	681b      	ldr	r3, [r3, #0]
 80135fc:	89db      	ldrh	r3, [r3, #14]
 80135fe:	b29b      	uxth	r3, r3
 8013600:	4a33      	ldr	r2, [pc, #204]	@ (80136d0 <tcp_input+0x28c>)
 8013602:	6814      	ldr	r4, [r2, #0]
 8013604:	4618      	mov	r0, r3
 8013606:	f7fc f987 	bl	800f918 <lwip_htons>
 801360a:	4603      	mov	r3, r0
 801360c:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 801360e:	4b30      	ldr	r3, [pc, #192]	@ (80136d0 <tcp_input+0x28c>)
 8013610:	681b      	ldr	r3, [r3, #0]
 8013612:	899b      	ldrh	r3, [r3, #12]
 8013614:	b29b      	uxth	r3, r3
 8013616:	4618      	mov	r0, r3
 8013618:	f7fc f97e 	bl	800f918 <lwip_htons>
 801361c:	4603      	mov	r3, r0
 801361e:	b2db      	uxtb	r3, r3
 8013620:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8013624:	b2da      	uxtb	r2, r3
 8013626:	4b34      	ldr	r3, [pc, #208]	@ (80136f8 <tcp_input+0x2b4>)
 8013628:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	891a      	ldrh	r2, [r3, #8]
 801362e:	4b33      	ldr	r3, [pc, #204]	@ (80136fc <tcp_input+0x2b8>)
 8013630:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8013632:	4b31      	ldr	r3, [pc, #196]	@ (80136f8 <tcp_input+0x2b4>)
 8013634:	781b      	ldrb	r3, [r3, #0]
 8013636:	f003 0303 	and.w	r3, r3, #3
 801363a:	2b00      	cmp	r3, #0
 801363c:	d00c      	beq.n	8013658 <tcp_input+0x214>
    tcplen++;
 801363e:	4b2f      	ldr	r3, [pc, #188]	@ (80136fc <tcp_input+0x2b8>)
 8013640:	881b      	ldrh	r3, [r3, #0]
 8013642:	3301      	adds	r3, #1
 8013644:	b29a      	uxth	r2, r3
 8013646:	4b2d      	ldr	r3, [pc, #180]	@ (80136fc <tcp_input+0x2b8>)
 8013648:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	891a      	ldrh	r2, [r3, #8]
 801364e:	4b2b      	ldr	r3, [pc, #172]	@ (80136fc <tcp_input+0x2b8>)
 8013650:	881b      	ldrh	r3, [r3, #0]
 8013652:	429a      	cmp	r2, r3
 8013654:	f200 82e6 	bhi.w	8013c24 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8013658:	2300      	movs	r3, #0
 801365a:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801365c:	4b28      	ldr	r3, [pc, #160]	@ (8013700 <tcp_input+0x2bc>)
 801365e:	681b      	ldr	r3, [r3, #0]
 8013660:	61fb      	str	r3, [r7, #28]
 8013662:	e09d      	b.n	80137a0 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8013664:	69fb      	ldr	r3, [r7, #28]
 8013666:	7d1b      	ldrb	r3, [r3, #20]
 8013668:	2b00      	cmp	r3, #0
 801366a:	d105      	bne.n	8013678 <tcp_input+0x234>
 801366c:	4b15      	ldr	r3, [pc, #84]	@ (80136c4 <tcp_input+0x280>)
 801366e:	22fb      	movs	r2, #251	@ 0xfb
 8013670:	4924      	ldr	r1, [pc, #144]	@ (8013704 <tcp_input+0x2c0>)
 8013672:	4816      	ldr	r0, [pc, #88]	@ (80136cc <tcp_input+0x288>)
 8013674:	f009 fcfc 	bl	801d070 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8013678:	69fb      	ldr	r3, [r7, #28]
 801367a:	7d1b      	ldrb	r3, [r3, #20]
 801367c:	2b0a      	cmp	r3, #10
 801367e:	d105      	bne.n	801368c <tcp_input+0x248>
 8013680:	4b10      	ldr	r3, [pc, #64]	@ (80136c4 <tcp_input+0x280>)
 8013682:	22fc      	movs	r2, #252	@ 0xfc
 8013684:	4920      	ldr	r1, [pc, #128]	@ (8013708 <tcp_input+0x2c4>)
 8013686:	4811      	ldr	r0, [pc, #68]	@ (80136cc <tcp_input+0x288>)
 8013688:	f009 fcf2 	bl	801d070 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801368c:	69fb      	ldr	r3, [r7, #28]
 801368e:	7d1b      	ldrb	r3, [r3, #20]
 8013690:	2b01      	cmp	r3, #1
 8013692:	d105      	bne.n	80136a0 <tcp_input+0x25c>
 8013694:	4b0b      	ldr	r3, [pc, #44]	@ (80136c4 <tcp_input+0x280>)
 8013696:	22fd      	movs	r2, #253	@ 0xfd
 8013698:	491c      	ldr	r1, [pc, #112]	@ (801370c <tcp_input+0x2c8>)
 801369a:	480c      	ldr	r0, [pc, #48]	@ (80136cc <tcp_input+0x288>)
 801369c:	f009 fce8 	bl	801d070 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80136a0:	69fb      	ldr	r3, [r7, #28]
 80136a2:	7a1b      	ldrb	r3, [r3, #8]
 80136a4:	2b00      	cmp	r3, #0
 80136a6:	d033      	beq.n	8013710 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80136a8:	69fb      	ldr	r3, [r7, #28]
 80136aa:	7a1a      	ldrb	r2, [r3, #8]
 80136ac:	4b09      	ldr	r3, [pc, #36]	@ (80136d4 <tcp_input+0x290>)
 80136ae:	685b      	ldr	r3, [r3, #4]
 80136b0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80136b4:	3301      	adds	r3, #1
 80136b6:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80136b8:	429a      	cmp	r2, r3
 80136ba:	d029      	beq.n	8013710 <tcp_input+0x2cc>
      prev = pcb;
 80136bc:	69fb      	ldr	r3, [r7, #28]
 80136be:	61bb      	str	r3, [r7, #24]
      continue;
 80136c0:	e06b      	b.n	801379a <tcp_input+0x356>
 80136c2:	bf00      	nop
 80136c4:	08020634 	.word	0x08020634
 80136c8:	08020668 	.word	0x08020668
 80136cc:	08020680 	.word	0x08020680
 80136d0:	2000e438 	.word	0x2000e438
 80136d4:	2000b2f0 	.word	0x2000b2f0
 80136d8:	2000e43c 	.word	0x2000e43c
 80136dc:	2000e440 	.word	0x2000e440
 80136e0:	2000e43e 	.word	0x2000e43e
 80136e4:	080206a8 	.word	0x080206a8
 80136e8:	080206b8 	.word	0x080206b8
 80136ec:	080206c4 	.word	0x080206c4
 80136f0:	2000e448 	.word	0x2000e448
 80136f4:	2000e44c 	.word	0x2000e44c
 80136f8:	2000e454 	.word	0x2000e454
 80136fc:	2000e452 	.word	0x2000e452
 8013700:	2000e41c 	.word	0x2000e41c
 8013704:	080206e4 	.word	0x080206e4
 8013708:	0802070c 	.word	0x0802070c
 801370c:	08020738 	.word	0x08020738
    }

    if (pcb->remote_port == tcphdr->src &&
 8013710:	69fb      	ldr	r3, [r7, #28]
 8013712:	8b1a      	ldrh	r2, [r3, #24]
 8013714:	4b72      	ldr	r3, [pc, #456]	@ (80138e0 <tcp_input+0x49c>)
 8013716:	681b      	ldr	r3, [r3, #0]
 8013718:	881b      	ldrh	r3, [r3, #0]
 801371a:	b29b      	uxth	r3, r3
 801371c:	429a      	cmp	r2, r3
 801371e:	d13a      	bne.n	8013796 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8013720:	69fb      	ldr	r3, [r7, #28]
 8013722:	8ada      	ldrh	r2, [r3, #22]
 8013724:	4b6e      	ldr	r3, [pc, #440]	@ (80138e0 <tcp_input+0x49c>)
 8013726:	681b      	ldr	r3, [r3, #0]
 8013728:	885b      	ldrh	r3, [r3, #2]
 801372a:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 801372c:	429a      	cmp	r2, r3
 801372e:	d132      	bne.n	8013796 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013730:	69fb      	ldr	r3, [r7, #28]
 8013732:	685a      	ldr	r2, [r3, #4]
 8013734:	4b6b      	ldr	r3, [pc, #428]	@ (80138e4 <tcp_input+0x4a0>)
 8013736:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8013738:	429a      	cmp	r2, r3
 801373a:	d12c      	bne.n	8013796 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801373c:	69fb      	ldr	r3, [r7, #28]
 801373e:	681a      	ldr	r2, [r3, #0]
 8013740:	4b68      	ldr	r3, [pc, #416]	@ (80138e4 <tcp_input+0x4a0>)
 8013742:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013744:	429a      	cmp	r2, r3
 8013746:	d126      	bne.n	8013796 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8013748:	69fb      	ldr	r3, [r7, #28]
 801374a:	68db      	ldr	r3, [r3, #12]
 801374c:	69fa      	ldr	r2, [r7, #28]
 801374e:	429a      	cmp	r2, r3
 8013750:	d106      	bne.n	8013760 <tcp_input+0x31c>
 8013752:	4b65      	ldr	r3, [pc, #404]	@ (80138e8 <tcp_input+0x4a4>)
 8013754:	f240 120d 	movw	r2, #269	@ 0x10d
 8013758:	4964      	ldr	r1, [pc, #400]	@ (80138ec <tcp_input+0x4a8>)
 801375a:	4865      	ldr	r0, [pc, #404]	@ (80138f0 <tcp_input+0x4ac>)
 801375c:	f009 fc88 	bl	801d070 <iprintf>
      if (prev != NULL) {
 8013760:	69bb      	ldr	r3, [r7, #24]
 8013762:	2b00      	cmp	r3, #0
 8013764:	d00a      	beq.n	801377c <tcp_input+0x338>
        prev->next = pcb->next;
 8013766:	69fb      	ldr	r3, [r7, #28]
 8013768:	68da      	ldr	r2, [r3, #12]
 801376a:	69bb      	ldr	r3, [r7, #24]
 801376c:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 801376e:	4b61      	ldr	r3, [pc, #388]	@ (80138f4 <tcp_input+0x4b0>)
 8013770:	681a      	ldr	r2, [r3, #0]
 8013772:	69fb      	ldr	r3, [r7, #28]
 8013774:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8013776:	4a5f      	ldr	r2, [pc, #380]	@ (80138f4 <tcp_input+0x4b0>)
 8013778:	69fb      	ldr	r3, [r7, #28]
 801377a:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801377c:	69fb      	ldr	r3, [r7, #28]
 801377e:	68db      	ldr	r3, [r3, #12]
 8013780:	69fa      	ldr	r2, [r7, #28]
 8013782:	429a      	cmp	r2, r3
 8013784:	d111      	bne.n	80137aa <tcp_input+0x366>
 8013786:	4b58      	ldr	r3, [pc, #352]	@ (80138e8 <tcp_input+0x4a4>)
 8013788:	f240 1215 	movw	r2, #277	@ 0x115
 801378c:	495a      	ldr	r1, [pc, #360]	@ (80138f8 <tcp_input+0x4b4>)
 801378e:	4858      	ldr	r0, [pc, #352]	@ (80138f0 <tcp_input+0x4ac>)
 8013790:	f009 fc6e 	bl	801d070 <iprintf>
      break;
 8013794:	e009      	b.n	80137aa <tcp_input+0x366>
    }
    prev = pcb;
 8013796:	69fb      	ldr	r3, [r7, #28]
 8013798:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801379a:	69fb      	ldr	r3, [r7, #28]
 801379c:	68db      	ldr	r3, [r3, #12]
 801379e:	61fb      	str	r3, [r7, #28]
 80137a0:	69fb      	ldr	r3, [r7, #28]
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	f47f af5e 	bne.w	8013664 <tcp_input+0x220>
 80137a8:	e000      	b.n	80137ac <tcp_input+0x368>
      break;
 80137aa:	bf00      	nop
  }

  if (pcb == NULL) {
 80137ac:	69fb      	ldr	r3, [r7, #28]
 80137ae:	2b00      	cmp	r3, #0
 80137b0:	f040 80aa 	bne.w	8013908 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80137b4:	4b51      	ldr	r3, [pc, #324]	@ (80138fc <tcp_input+0x4b8>)
 80137b6:	681b      	ldr	r3, [r3, #0]
 80137b8:	61fb      	str	r3, [r7, #28]
 80137ba:	e03f      	b.n	801383c <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80137bc:	69fb      	ldr	r3, [r7, #28]
 80137be:	7d1b      	ldrb	r3, [r3, #20]
 80137c0:	2b0a      	cmp	r3, #10
 80137c2:	d006      	beq.n	80137d2 <tcp_input+0x38e>
 80137c4:	4b48      	ldr	r3, [pc, #288]	@ (80138e8 <tcp_input+0x4a4>)
 80137c6:	f240 121f 	movw	r2, #287	@ 0x11f
 80137ca:	494d      	ldr	r1, [pc, #308]	@ (8013900 <tcp_input+0x4bc>)
 80137cc:	4848      	ldr	r0, [pc, #288]	@ (80138f0 <tcp_input+0x4ac>)
 80137ce:	f009 fc4f 	bl	801d070 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80137d2:	69fb      	ldr	r3, [r7, #28]
 80137d4:	7a1b      	ldrb	r3, [r3, #8]
 80137d6:	2b00      	cmp	r3, #0
 80137d8:	d009      	beq.n	80137ee <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80137da:	69fb      	ldr	r3, [r7, #28]
 80137dc:	7a1a      	ldrb	r2, [r3, #8]
 80137de:	4b41      	ldr	r3, [pc, #260]	@ (80138e4 <tcp_input+0x4a0>)
 80137e0:	685b      	ldr	r3, [r3, #4]
 80137e2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80137e6:	3301      	adds	r3, #1
 80137e8:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80137ea:	429a      	cmp	r2, r3
 80137ec:	d122      	bne.n	8013834 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 80137ee:	69fb      	ldr	r3, [r7, #28]
 80137f0:	8b1a      	ldrh	r2, [r3, #24]
 80137f2:	4b3b      	ldr	r3, [pc, #236]	@ (80138e0 <tcp_input+0x49c>)
 80137f4:	681b      	ldr	r3, [r3, #0]
 80137f6:	881b      	ldrh	r3, [r3, #0]
 80137f8:	b29b      	uxth	r3, r3
 80137fa:	429a      	cmp	r2, r3
 80137fc:	d11b      	bne.n	8013836 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 80137fe:	69fb      	ldr	r3, [r7, #28]
 8013800:	8ada      	ldrh	r2, [r3, #22]
 8013802:	4b37      	ldr	r3, [pc, #220]	@ (80138e0 <tcp_input+0x49c>)
 8013804:	681b      	ldr	r3, [r3, #0]
 8013806:	885b      	ldrh	r3, [r3, #2]
 8013808:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801380a:	429a      	cmp	r2, r3
 801380c:	d113      	bne.n	8013836 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801380e:	69fb      	ldr	r3, [r7, #28]
 8013810:	685a      	ldr	r2, [r3, #4]
 8013812:	4b34      	ldr	r3, [pc, #208]	@ (80138e4 <tcp_input+0x4a0>)
 8013814:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8013816:	429a      	cmp	r2, r3
 8013818:	d10d      	bne.n	8013836 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801381a:	69fb      	ldr	r3, [r7, #28]
 801381c:	681a      	ldr	r2, [r3, #0]
 801381e:	4b31      	ldr	r3, [pc, #196]	@ (80138e4 <tcp_input+0x4a0>)
 8013820:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013822:	429a      	cmp	r2, r3
 8013824:	d107      	bne.n	8013836 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8013826:	69f8      	ldr	r0, [r7, #28]
 8013828:	f000 fb56 	bl	8013ed8 <tcp_timewait_input>
        }
        pbuf_free(p);
 801382c:	6878      	ldr	r0, [r7, #4]
 801382e:	f7fd fcd7 	bl	80111e0 <pbuf_free>
        return;
 8013832:	e1fd      	b.n	8013c30 <tcp_input+0x7ec>
        continue;
 8013834:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013836:	69fb      	ldr	r3, [r7, #28]
 8013838:	68db      	ldr	r3, [r3, #12]
 801383a:	61fb      	str	r3, [r7, #28]
 801383c:	69fb      	ldr	r3, [r7, #28]
 801383e:	2b00      	cmp	r3, #0
 8013840:	d1bc      	bne.n	80137bc <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8013842:	2300      	movs	r3, #0
 8013844:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013846:	4b2f      	ldr	r3, [pc, #188]	@ (8013904 <tcp_input+0x4c0>)
 8013848:	681b      	ldr	r3, [r3, #0]
 801384a:	617b      	str	r3, [r7, #20]
 801384c:	e02a      	b.n	80138a4 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801384e:	697b      	ldr	r3, [r7, #20]
 8013850:	7a1b      	ldrb	r3, [r3, #8]
 8013852:	2b00      	cmp	r3, #0
 8013854:	d00c      	beq.n	8013870 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013856:	697b      	ldr	r3, [r7, #20]
 8013858:	7a1a      	ldrb	r2, [r3, #8]
 801385a:	4b22      	ldr	r3, [pc, #136]	@ (80138e4 <tcp_input+0x4a0>)
 801385c:	685b      	ldr	r3, [r3, #4]
 801385e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8013862:	3301      	adds	r3, #1
 8013864:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8013866:	429a      	cmp	r2, r3
 8013868:	d002      	beq.n	8013870 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 801386a:	697b      	ldr	r3, [r7, #20]
 801386c:	61bb      	str	r3, [r7, #24]
        continue;
 801386e:	e016      	b.n	801389e <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8013870:	697b      	ldr	r3, [r7, #20]
 8013872:	8ada      	ldrh	r2, [r3, #22]
 8013874:	4b1a      	ldr	r3, [pc, #104]	@ (80138e0 <tcp_input+0x49c>)
 8013876:	681b      	ldr	r3, [r3, #0]
 8013878:	885b      	ldrh	r3, [r3, #2]
 801387a:	b29b      	uxth	r3, r3
 801387c:	429a      	cmp	r2, r3
 801387e:	d10c      	bne.n	801389a <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8013880:	697b      	ldr	r3, [r7, #20]
 8013882:	681a      	ldr	r2, [r3, #0]
 8013884:	4b17      	ldr	r3, [pc, #92]	@ (80138e4 <tcp_input+0x4a0>)
 8013886:	695b      	ldr	r3, [r3, #20]
 8013888:	429a      	cmp	r2, r3
 801388a:	d00f      	beq.n	80138ac <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 801388c:	697b      	ldr	r3, [r7, #20]
 801388e:	2b00      	cmp	r3, #0
 8013890:	d00d      	beq.n	80138ae <tcp_input+0x46a>
 8013892:	697b      	ldr	r3, [r7, #20]
 8013894:	681b      	ldr	r3, [r3, #0]
 8013896:	2b00      	cmp	r3, #0
 8013898:	d009      	beq.n	80138ae <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 801389a:	697b      	ldr	r3, [r7, #20]
 801389c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801389e:	697b      	ldr	r3, [r7, #20]
 80138a0:	68db      	ldr	r3, [r3, #12]
 80138a2:	617b      	str	r3, [r7, #20]
 80138a4:	697b      	ldr	r3, [r7, #20]
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	d1d1      	bne.n	801384e <tcp_input+0x40a>
 80138aa:	e000      	b.n	80138ae <tcp_input+0x46a>
            break;
 80138ac:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80138ae:	697b      	ldr	r3, [r7, #20]
 80138b0:	2b00      	cmp	r3, #0
 80138b2:	d029      	beq.n	8013908 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80138b4:	69bb      	ldr	r3, [r7, #24]
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	d00a      	beq.n	80138d0 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80138ba:	697b      	ldr	r3, [r7, #20]
 80138bc:	68da      	ldr	r2, [r3, #12]
 80138be:	69bb      	ldr	r3, [r7, #24]
 80138c0:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 80138c2:	4b10      	ldr	r3, [pc, #64]	@ (8013904 <tcp_input+0x4c0>)
 80138c4:	681a      	ldr	r2, [r3, #0]
 80138c6:	697b      	ldr	r3, [r7, #20]
 80138c8:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 80138ca:	4a0e      	ldr	r2, [pc, #56]	@ (8013904 <tcp_input+0x4c0>)
 80138cc:	697b      	ldr	r3, [r7, #20]
 80138ce:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 80138d0:	6978      	ldr	r0, [r7, #20]
 80138d2:	f000 fa03 	bl	8013cdc <tcp_listen_input>
      }
      pbuf_free(p);
 80138d6:	6878      	ldr	r0, [r7, #4]
 80138d8:	f7fd fc82 	bl	80111e0 <pbuf_free>
      return;
 80138dc:	e1a8      	b.n	8013c30 <tcp_input+0x7ec>
 80138de:	bf00      	nop
 80138e0:	2000e438 	.word	0x2000e438
 80138e4:	2000b2f0 	.word	0x2000b2f0
 80138e8:	08020634 	.word	0x08020634
 80138ec:	08020760 	.word	0x08020760
 80138f0:	08020680 	.word	0x08020680
 80138f4:	2000e41c 	.word	0x2000e41c
 80138f8:	0802078c 	.word	0x0802078c
 80138fc:	2000e420 	.word	0x2000e420
 8013900:	080207b8 	.word	0x080207b8
 8013904:	2000e418 	.word	0x2000e418
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8013908:	69fb      	ldr	r3, [r7, #28]
 801390a:	2b00      	cmp	r3, #0
 801390c:	f000 8158 	beq.w	8013bc0 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8013910:	4b95      	ldr	r3, [pc, #596]	@ (8013b68 <tcp_input+0x724>)
 8013912:	2200      	movs	r2, #0
 8013914:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	891a      	ldrh	r2, [r3, #8]
 801391a:	4b93      	ldr	r3, [pc, #588]	@ (8013b68 <tcp_input+0x724>)
 801391c:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 801391e:	4a92      	ldr	r2, [pc, #584]	@ (8013b68 <tcp_input+0x724>)
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8013924:	4b91      	ldr	r3, [pc, #580]	@ (8013b6c <tcp_input+0x728>)
 8013926:	681b      	ldr	r3, [r3, #0]
 8013928:	4a8f      	ldr	r2, [pc, #572]	@ (8013b68 <tcp_input+0x724>)
 801392a:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 801392c:	4b90      	ldr	r3, [pc, #576]	@ (8013b70 <tcp_input+0x72c>)
 801392e:	2200      	movs	r2, #0
 8013930:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8013932:	4b90      	ldr	r3, [pc, #576]	@ (8013b74 <tcp_input+0x730>)
 8013934:	2200      	movs	r2, #0
 8013936:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8013938:	4b8f      	ldr	r3, [pc, #572]	@ (8013b78 <tcp_input+0x734>)
 801393a:	2200      	movs	r2, #0
 801393c:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 801393e:	4b8f      	ldr	r3, [pc, #572]	@ (8013b7c <tcp_input+0x738>)
 8013940:	781b      	ldrb	r3, [r3, #0]
 8013942:	f003 0308 	and.w	r3, r3, #8
 8013946:	2b00      	cmp	r3, #0
 8013948:	d006      	beq.n	8013958 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	7b5b      	ldrb	r3, [r3, #13]
 801394e:	f043 0301 	orr.w	r3, r3, #1
 8013952:	b2da      	uxtb	r2, r3
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8013958:	69fb      	ldr	r3, [r7, #28]
 801395a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801395c:	2b00      	cmp	r3, #0
 801395e:	d017      	beq.n	8013990 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8013960:	69f8      	ldr	r0, [r7, #28]
 8013962:	f7ff f85b 	bl	8012a1c <tcp_process_refused_data>
 8013966:	4603      	mov	r3, r0
 8013968:	f113 0f0d 	cmn.w	r3, #13
 801396c:	d007      	beq.n	801397e <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801396e:	69fb      	ldr	r3, [r7, #28]
 8013970:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8013972:	2b00      	cmp	r3, #0
 8013974:	d00c      	beq.n	8013990 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8013976:	4b82      	ldr	r3, [pc, #520]	@ (8013b80 <tcp_input+0x73c>)
 8013978:	881b      	ldrh	r3, [r3, #0]
 801397a:	2b00      	cmp	r3, #0
 801397c:	d008      	beq.n	8013990 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 801397e:	69fb      	ldr	r3, [r7, #28]
 8013980:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8013982:	2b00      	cmp	r3, #0
 8013984:	f040 80e3 	bne.w	8013b4e <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8013988:	69f8      	ldr	r0, [r7, #28]
 801398a:	f003 fdff 	bl	801758c <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 801398e:	e0de      	b.n	8013b4e <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 8013990:	4a7c      	ldr	r2, [pc, #496]	@ (8013b84 <tcp_input+0x740>)
 8013992:	69fb      	ldr	r3, [r7, #28]
 8013994:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8013996:	69f8      	ldr	r0, [r7, #28]
 8013998:	f000 fb18 	bl	8013fcc <tcp_process>
 801399c:	4603      	mov	r3, r0
 801399e:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80139a0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80139a4:	f113 0f0d 	cmn.w	r3, #13
 80139a8:	f000 80d3 	beq.w	8013b52 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 80139ac:	4b71      	ldr	r3, [pc, #452]	@ (8013b74 <tcp_input+0x730>)
 80139ae:	781b      	ldrb	r3, [r3, #0]
 80139b0:	f003 0308 	and.w	r3, r3, #8
 80139b4:	2b00      	cmp	r3, #0
 80139b6:	d015      	beq.n	80139e4 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80139b8:	69fb      	ldr	r3, [r7, #28]
 80139ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80139be:	2b00      	cmp	r3, #0
 80139c0:	d008      	beq.n	80139d4 <tcp_input+0x590>
 80139c2:	69fb      	ldr	r3, [r7, #28]
 80139c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80139c8:	69fa      	ldr	r2, [r7, #28]
 80139ca:	6912      	ldr	r2, [r2, #16]
 80139cc:	f06f 010d 	mvn.w	r1, #13
 80139d0:	4610      	mov	r0, r2
 80139d2:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80139d4:	69f9      	ldr	r1, [r7, #28]
 80139d6:	486c      	ldr	r0, [pc, #432]	@ (8013b88 <tcp_input+0x744>)
 80139d8:	f7ff fbbc 	bl	8013154 <tcp_pcb_remove>
        tcp_free(pcb);
 80139dc:	69f8      	ldr	r0, [r7, #28]
 80139de:	f7fd febb 	bl	8011758 <tcp_free>
 80139e2:	e0da      	b.n	8013b9a <tcp_input+0x756>
      } else {
        err = ERR_OK;
 80139e4:	2300      	movs	r3, #0
 80139e6:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80139e8:	4b63      	ldr	r3, [pc, #396]	@ (8013b78 <tcp_input+0x734>)
 80139ea:	881b      	ldrh	r3, [r3, #0]
 80139ec:	2b00      	cmp	r3, #0
 80139ee:	d01d      	beq.n	8013a2c <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80139f0:	4b61      	ldr	r3, [pc, #388]	@ (8013b78 <tcp_input+0x734>)
 80139f2:	881b      	ldrh	r3, [r3, #0]
 80139f4:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80139f6:	69fb      	ldr	r3, [r7, #28]
 80139f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	d00a      	beq.n	8013a16 <tcp_input+0x5d2>
 8013a00:	69fb      	ldr	r3, [r7, #28]
 8013a02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a06:	69fa      	ldr	r2, [r7, #28]
 8013a08:	6910      	ldr	r0, [r2, #16]
 8013a0a:	89fa      	ldrh	r2, [r7, #14]
 8013a0c:	69f9      	ldr	r1, [r7, #28]
 8013a0e:	4798      	blx	r3
 8013a10:	4603      	mov	r3, r0
 8013a12:	74fb      	strb	r3, [r7, #19]
 8013a14:	e001      	b.n	8013a1a <tcp_input+0x5d6>
 8013a16:	2300      	movs	r3, #0
 8013a18:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8013a1a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013a1e:	f113 0f0d 	cmn.w	r3, #13
 8013a22:	f000 8098 	beq.w	8013b56 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8013a26:	4b54      	ldr	r3, [pc, #336]	@ (8013b78 <tcp_input+0x734>)
 8013a28:	2200      	movs	r2, #0
 8013a2a:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8013a2c:	69f8      	ldr	r0, [r7, #28]
 8013a2e:	f000 f915 	bl	8013c5c <tcp_input_delayed_close>
 8013a32:	4603      	mov	r3, r0
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	f040 8090 	bne.w	8013b5a <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8013a3a:	4b4d      	ldr	r3, [pc, #308]	@ (8013b70 <tcp_input+0x72c>)
 8013a3c:	681b      	ldr	r3, [r3, #0]
 8013a3e:	2b00      	cmp	r3, #0
 8013a40:	d041      	beq.n	8013ac6 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8013a42:	69fb      	ldr	r3, [r7, #28]
 8013a44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	d006      	beq.n	8013a58 <tcp_input+0x614>
 8013a4a:	4b50      	ldr	r3, [pc, #320]	@ (8013b8c <tcp_input+0x748>)
 8013a4c:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8013a50:	494f      	ldr	r1, [pc, #316]	@ (8013b90 <tcp_input+0x74c>)
 8013a52:	4850      	ldr	r0, [pc, #320]	@ (8013b94 <tcp_input+0x750>)
 8013a54:	f009 fb0c 	bl	801d070 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8013a58:	69fb      	ldr	r3, [r7, #28]
 8013a5a:	8b5b      	ldrh	r3, [r3, #26]
 8013a5c:	f003 0310 	and.w	r3, r3, #16
 8013a60:	2b00      	cmp	r3, #0
 8013a62:	d008      	beq.n	8013a76 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8013a64:	4b42      	ldr	r3, [pc, #264]	@ (8013b70 <tcp_input+0x72c>)
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	4618      	mov	r0, r3
 8013a6a:	f7fd fbb9 	bl	80111e0 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8013a6e:	69f8      	ldr	r0, [r7, #28]
 8013a70:	f7fe f9b6 	bl	8011de0 <tcp_abort>
            goto aborted;
 8013a74:	e091      	b.n	8013b9a <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8013a76:	69fb      	ldr	r3, [r7, #28]
 8013a78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013a7c:	2b00      	cmp	r3, #0
 8013a7e:	d00c      	beq.n	8013a9a <tcp_input+0x656>
 8013a80:	69fb      	ldr	r3, [r7, #28]
 8013a82:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8013a86:	69fb      	ldr	r3, [r7, #28]
 8013a88:	6918      	ldr	r0, [r3, #16]
 8013a8a:	4b39      	ldr	r3, [pc, #228]	@ (8013b70 <tcp_input+0x72c>)
 8013a8c:	681a      	ldr	r2, [r3, #0]
 8013a8e:	2300      	movs	r3, #0
 8013a90:	69f9      	ldr	r1, [r7, #28]
 8013a92:	47a0      	blx	r4
 8013a94:	4603      	mov	r3, r0
 8013a96:	74fb      	strb	r3, [r7, #19]
 8013a98:	e008      	b.n	8013aac <tcp_input+0x668>
 8013a9a:	4b35      	ldr	r3, [pc, #212]	@ (8013b70 <tcp_input+0x72c>)
 8013a9c:	681a      	ldr	r2, [r3, #0]
 8013a9e:	2300      	movs	r3, #0
 8013aa0:	69f9      	ldr	r1, [r7, #28]
 8013aa2:	2000      	movs	r0, #0
 8013aa4:	f7ff f890 	bl	8012bc8 <tcp_recv_null>
 8013aa8:	4603      	mov	r3, r0
 8013aaa:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8013aac:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013ab0:	f113 0f0d 	cmn.w	r3, #13
 8013ab4:	d053      	beq.n	8013b5e <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8013ab6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013aba:	2b00      	cmp	r3, #0
 8013abc:	d003      	beq.n	8013ac6 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8013abe:	4b2c      	ldr	r3, [pc, #176]	@ (8013b70 <tcp_input+0x72c>)
 8013ac0:	681a      	ldr	r2, [r3, #0]
 8013ac2:	69fb      	ldr	r3, [r7, #28]
 8013ac4:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8013ac6:	4b2b      	ldr	r3, [pc, #172]	@ (8013b74 <tcp_input+0x730>)
 8013ac8:	781b      	ldrb	r3, [r3, #0]
 8013aca:	f003 0320 	and.w	r3, r3, #32
 8013ace:	2b00      	cmp	r3, #0
 8013ad0:	d030      	beq.n	8013b34 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8013ad2:	69fb      	ldr	r3, [r7, #28]
 8013ad4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	d009      	beq.n	8013aee <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8013ada:	69fb      	ldr	r3, [r7, #28]
 8013adc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013ade:	7b5a      	ldrb	r2, [r3, #13]
 8013ae0:	69fb      	ldr	r3, [r7, #28]
 8013ae2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013ae4:	f042 0220 	orr.w	r2, r2, #32
 8013ae8:	b2d2      	uxtb	r2, r2
 8013aea:	735a      	strb	r2, [r3, #13]
 8013aec:	e022      	b.n	8013b34 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8013aee:	69fb      	ldr	r3, [r7, #28]
 8013af0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013af2:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8013af6:	d005      	beq.n	8013b04 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8013af8:	69fb      	ldr	r3, [r7, #28]
 8013afa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013afc:	3301      	adds	r3, #1
 8013afe:	b29a      	uxth	r2, r3
 8013b00:	69fb      	ldr	r3, [r7, #28]
 8013b02:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8013b04:	69fb      	ldr	r3, [r7, #28]
 8013b06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d00b      	beq.n	8013b26 <tcp_input+0x6e2>
 8013b0e:	69fb      	ldr	r3, [r7, #28]
 8013b10:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8013b14:	69fb      	ldr	r3, [r7, #28]
 8013b16:	6918      	ldr	r0, [r3, #16]
 8013b18:	2300      	movs	r3, #0
 8013b1a:	2200      	movs	r2, #0
 8013b1c:	69f9      	ldr	r1, [r7, #28]
 8013b1e:	47a0      	blx	r4
 8013b20:	4603      	mov	r3, r0
 8013b22:	74fb      	strb	r3, [r7, #19]
 8013b24:	e001      	b.n	8013b2a <tcp_input+0x6e6>
 8013b26:	2300      	movs	r3, #0
 8013b28:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8013b2a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013b2e:	f113 0f0d 	cmn.w	r3, #13
 8013b32:	d016      	beq.n	8013b62 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8013b34:	4b13      	ldr	r3, [pc, #76]	@ (8013b84 <tcp_input+0x740>)
 8013b36:	2200      	movs	r2, #0
 8013b38:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8013b3a:	69f8      	ldr	r0, [r7, #28]
 8013b3c:	f000 f88e 	bl	8013c5c <tcp_input_delayed_close>
 8013b40:	4603      	mov	r3, r0
 8013b42:	2b00      	cmp	r3, #0
 8013b44:	d128      	bne.n	8013b98 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8013b46:	69f8      	ldr	r0, [r7, #28]
 8013b48:	f002 ff1a 	bl	8016980 <tcp_output>
 8013b4c:	e025      	b.n	8013b9a <tcp_input+0x756>
        goto aborted;
 8013b4e:	bf00      	nop
 8013b50:	e023      	b.n	8013b9a <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8013b52:	bf00      	nop
 8013b54:	e021      	b.n	8013b9a <tcp_input+0x756>
              goto aborted;
 8013b56:	bf00      	nop
 8013b58:	e01f      	b.n	8013b9a <tcp_input+0x756>
          goto aborted;
 8013b5a:	bf00      	nop
 8013b5c:	e01d      	b.n	8013b9a <tcp_input+0x756>
            goto aborted;
 8013b5e:	bf00      	nop
 8013b60:	e01b      	b.n	8013b9a <tcp_input+0x756>
              goto aborted;
 8013b62:	bf00      	nop
 8013b64:	e019      	b.n	8013b9a <tcp_input+0x756>
 8013b66:	bf00      	nop
 8013b68:	2000e428 	.word	0x2000e428
 8013b6c:	2000e438 	.word	0x2000e438
 8013b70:	2000e458 	.word	0x2000e458
 8013b74:	2000e455 	.word	0x2000e455
 8013b78:	2000e450 	.word	0x2000e450
 8013b7c:	2000e454 	.word	0x2000e454
 8013b80:	2000e452 	.word	0x2000e452
 8013b84:	2000e45c 	.word	0x2000e45c
 8013b88:	2000e41c 	.word	0x2000e41c
 8013b8c:	08020634 	.word	0x08020634
 8013b90:	080207e8 	.word	0x080207e8
 8013b94:	08020680 	.word	0x08020680
          goto aborted;
 8013b98:	bf00      	nop
    tcp_input_pcb = NULL;
 8013b9a:	4b27      	ldr	r3, [pc, #156]	@ (8013c38 <tcp_input+0x7f4>)
 8013b9c:	2200      	movs	r2, #0
 8013b9e:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8013ba0:	4b26      	ldr	r3, [pc, #152]	@ (8013c3c <tcp_input+0x7f8>)
 8013ba2:	2200      	movs	r2, #0
 8013ba4:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8013ba6:	4b26      	ldr	r3, [pc, #152]	@ (8013c40 <tcp_input+0x7fc>)
 8013ba8:	685b      	ldr	r3, [r3, #4]
 8013baa:	2b00      	cmp	r3, #0
 8013bac:	d03f      	beq.n	8013c2e <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8013bae:	4b24      	ldr	r3, [pc, #144]	@ (8013c40 <tcp_input+0x7fc>)
 8013bb0:	685b      	ldr	r3, [r3, #4]
 8013bb2:	4618      	mov	r0, r3
 8013bb4:	f7fd fb14 	bl	80111e0 <pbuf_free>
      inseg.p = NULL;
 8013bb8:	4b21      	ldr	r3, [pc, #132]	@ (8013c40 <tcp_input+0x7fc>)
 8013bba:	2200      	movs	r2, #0
 8013bbc:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8013bbe:	e036      	b.n	8013c2e <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8013bc0:	4b20      	ldr	r3, [pc, #128]	@ (8013c44 <tcp_input+0x800>)
 8013bc2:	681b      	ldr	r3, [r3, #0]
 8013bc4:	899b      	ldrh	r3, [r3, #12]
 8013bc6:	b29b      	uxth	r3, r3
 8013bc8:	4618      	mov	r0, r3
 8013bca:	f7fb fea5 	bl	800f918 <lwip_htons>
 8013bce:	4603      	mov	r3, r0
 8013bd0:	b2db      	uxtb	r3, r3
 8013bd2:	f003 0304 	and.w	r3, r3, #4
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	d118      	bne.n	8013c0c <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013bda:	4b1b      	ldr	r3, [pc, #108]	@ (8013c48 <tcp_input+0x804>)
 8013bdc:	6819      	ldr	r1, [r3, #0]
 8013bde:	4b1b      	ldr	r3, [pc, #108]	@ (8013c4c <tcp_input+0x808>)
 8013be0:	881b      	ldrh	r3, [r3, #0]
 8013be2:	461a      	mov	r2, r3
 8013be4:	4b1a      	ldr	r3, [pc, #104]	@ (8013c50 <tcp_input+0x80c>)
 8013be6:	681b      	ldr	r3, [r3, #0]
 8013be8:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013bea:	4b16      	ldr	r3, [pc, #88]	@ (8013c44 <tcp_input+0x800>)
 8013bec:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013bee:	885b      	ldrh	r3, [r3, #2]
 8013bf0:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013bf2:	4a14      	ldr	r2, [pc, #80]	@ (8013c44 <tcp_input+0x800>)
 8013bf4:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013bf6:	8812      	ldrh	r2, [r2, #0]
 8013bf8:	b292      	uxth	r2, r2
 8013bfa:	9202      	str	r2, [sp, #8]
 8013bfc:	9301      	str	r3, [sp, #4]
 8013bfe:	4b15      	ldr	r3, [pc, #84]	@ (8013c54 <tcp_input+0x810>)
 8013c00:	9300      	str	r3, [sp, #0]
 8013c02:	4b15      	ldr	r3, [pc, #84]	@ (8013c58 <tcp_input+0x814>)
 8013c04:	4602      	mov	r2, r0
 8013c06:	2000      	movs	r0, #0
 8013c08:	f003 fc6e 	bl	80174e8 <tcp_rst>
    pbuf_free(p);
 8013c0c:	6878      	ldr	r0, [r7, #4]
 8013c0e:	f7fd fae7 	bl	80111e0 <pbuf_free>
  return;
 8013c12:	e00c      	b.n	8013c2e <tcp_input+0x7ea>
    goto dropped;
 8013c14:	bf00      	nop
 8013c16:	e006      	b.n	8013c26 <tcp_input+0x7e2>
    goto dropped;
 8013c18:	bf00      	nop
 8013c1a:	e004      	b.n	8013c26 <tcp_input+0x7e2>
    goto dropped;
 8013c1c:	bf00      	nop
 8013c1e:	e002      	b.n	8013c26 <tcp_input+0x7e2>
      goto dropped;
 8013c20:	bf00      	nop
 8013c22:	e000      	b.n	8013c26 <tcp_input+0x7e2>
      goto dropped;
 8013c24:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8013c26:	6878      	ldr	r0, [r7, #4]
 8013c28:	f7fd fada 	bl	80111e0 <pbuf_free>
 8013c2c:	e000      	b.n	8013c30 <tcp_input+0x7ec>
  return;
 8013c2e:	bf00      	nop
}
 8013c30:	3724      	adds	r7, #36	@ 0x24
 8013c32:	46bd      	mov	sp, r7
 8013c34:	bd90      	pop	{r4, r7, pc}
 8013c36:	bf00      	nop
 8013c38:	2000e45c 	.word	0x2000e45c
 8013c3c:	2000e458 	.word	0x2000e458
 8013c40:	2000e428 	.word	0x2000e428
 8013c44:	2000e438 	.word	0x2000e438
 8013c48:	2000e44c 	.word	0x2000e44c
 8013c4c:	2000e452 	.word	0x2000e452
 8013c50:	2000e448 	.word	0x2000e448
 8013c54:	2000b300 	.word	0x2000b300
 8013c58:	2000b304 	.word	0x2000b304

08013c5c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8013c5c:	b580      	push	{r7, lr}
 8013c5e:	b082      	sub	sp, #8
 8013c60:	af00      	add	r7, sp, #0
 8013c62:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8013c64:	687b      	ldr	r3, [r7, #4]
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	d106      	bne.n	8013c78 <tcp_input_delayed_close+0x1c>
 8013c6a:	4b17      	ldr	r3, [pc, #92]	@ (8013cc8 <tcp_input_delayed_close+0x6c>)
 8013c6c:	f240 225a 	movw	r2, #602	@ 0x25a
 8013c70:	4916      	ldr	r1, [pc, #88]	@ (8013ccc <tcp_input_delayed_close+0x70>)
 8013c72:	4817      	ldr	r0, [pc, #92]	@ (8013cd0 <tcp_input_delayed_close+0x74>)
 8013c74:	f009 f9fc 	bl	801d070 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8013c78:	4b16      	ldr	r3, [pc, #88]	@ (8013cd4 <tcp_input_delayed_close+0x78>)
 8013c7a:	781b      	ldrb	r3, [r3, #0]
 8013c7c:	f003 0310 	and.w	r3, r3, #16
 8013c80:	2b00      	cmp	r3, #0
 8013c82:	d01c      	beq.n	8013cbe <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8013c84:	687b      	ldr	r3, [r7, #4]
 8013c86:	8b5b      	ldrh	r3, [r3, #26]
 8013c88:	f003 0310 	and.w	r3, r3, #16
 8013c8c:	2b00      	cmp	r3, #0
 8013c8e:	d10d      	bne.n	8013cac <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8013c90:	687b      	ldr	r3, [r7, #4]
 8013c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013c96:	2b00      	cmp	r3, #0
 8013c98:	d008      	beq.n	8013cac <tcp_input_delayed_close+0x50>
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013ca0:	687a      	ldr	r2, [r7, #4]
 8013ca2:	6912      	ldr	r2, [r2, #16]
 8013ca4:	f06f 010e 	mvn.w	r1, #14
 8013ca8:	4610      	mov	r0, r2
 8013caa:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8013cac:	6879      	ldr	r1, [r7, #4]
 8013cae:	480a      	ldr	r0, [pc, #40]	@ (8013cd8 <tcp_input_delayed_close+0x7c>)
 8013cb0:	f7ff fa50 	bl	8013154 <tcp_pcb_remove>
    tcp_free(pcb);
 8013cb4:	6878      	ldr	r0, [r7, #4]
 8013cb6:	f7fd fd4f 	bl	8011758 <tcp_free>
    return 1;
 8013cba:	2301      	movs	r3, #1
 8013cbc:	e000      	b.n	8013cc0 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8013cbe:	2300      	movs	r3, #0
}
 8013cc0:	4618      	mov	r0, r3
 8013cc2:	3708      	adds	r7, #8
 8013cc4:	46bd      	mov	sp, r7
 8013cc6:	bd80      	pop	{r7, pc}
 8013cc8:	08020634 	.word	0x08020634
 8013ccc:	08020804 	.word	0x08020804
 8013cd0:	08020680 	.word	0x08020680
 8013cd4:	2000e455 	.word	0x2000e455
 8013cd8:	2000e41c 	.word	0x2000e41c

08013cdc <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8013cdc:	b590      	push	{r4, r7, lr}
 8013cde:	b08b      	sub	sp, #44	@ 0x2c
 8013ce0:	af04      	add	r7, sp, #16
 8013ce2:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8013ce4:	4b6f      	ldr	r3, [pc, #444]	@ (8013ea4 <tcp_listen_input+0x1c8>)
 8013ce6:	781b      	ldrb	r3, [r3, #0]
 8013ce8:	f003 0304 	and.w	r3, r3, #4
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	f040 80d2 	bne.w	8013e96 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8013cf2:	687b      	ldr	r3, [r7, #4]
 8013cf4:	2b00      	cmp	r3, #0
 8013cf6:	d106      	bne.n	8013d06 <tcp_listen_input+0x2a>
 8013cf8:	4b6b      	ldr	r3, [pc, #428]	@ (8013ea8 <tcp_listen_input+0x1cc>)
 8013cfa:	f240 2281 	movw	r2, #641	@ 0x281
 8013cfe:	496b      	ldr	r1, [pc, #428]	@ (8013eac <tcp_listen_input+0x1d0>)
 8013d00:	486b      	ldr	r0, [pc, #428]	@ (8013eb0 <tcp_listen_input+0x1d4>)
 8013d02:	f009 f9b5 	bl	801d070 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8013d06:	4b67      	ldr	r3, [pc, #412]	@ (8013ea4 <tcp_listen_input+0x1c8>)
 8013d08:	781b      	ldrb	r3, [r3, #0]
 8013d0a:	f003 0310 	and.w	r3, r3, #16
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	d019      	beq.n	8013d46 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013d12:	4b68      	ldr	r3, [pc, #416]	@ (8013eb4 <tcp_listen_input+0x1d8>)
 8013d14:	6819      	ldr	r1, [r3, #0]
 8013d16:	4b68      	ldr	r3, [pc, #416]	@ (8013eb8 <tcp_listen_input+0x1dc>)
 8013d18:	881b      	ldrh	r3, [r3, #0]
 8013d1a:	461a      	mov	r2, r3
 8013d1c:	4b67      	ldr	r3, [pc, #412]	@ (8013ebc <tcp_listen_input+0x1e0>)
 8013d1e:	681b      	ldr	r3, [r3, #0]
 8013d20:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013d22:	4b67      	ldr	r3, [pc, #412]	@ (8013ec0 <tcp_listen_input+0x1e4>)
 8013d24:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013d26:	885b      	ldrh	r3, [r3, #2]
 8013d28:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013d2a:	4a65      	ldr	r2, [pc, #404]	@ (8013ec0 <tcp_listen_input+0x1e4>)
 8013d2c:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013d2e:	8812      	ldrh	r2, [r2, #0]
 8013d30:	b292      	uxth	r2, r2
 8013d32:	9202      	str	r2, [sp, #8]
 8013d34:	9301      	str	r3, [sp, #4]
 8013d36:	4b63      	ldr	r3, [pc, #396]	@ (8013ec4 <tcp_listen_input+0x1e8>)
 8013d38:	9300      	str	r3, [sp, #0]
 8013d3a:	4b63      	ldr	r3, [pc, #396]	@ (8013ec8 <tcp_listen_input+0x1ec>)
 8013d3c:	4602      	mov	r2, r0
 8013d3e:	6878      	ldr	r0, [r7, #4]
 8013d40:	f003 fbd2 	bl	80174e8 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8013d44:	e0a9      	b.n	8013e9a <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8013d46:	4b57      	ldr	r3, [pc, #348]	@ (8013ea4 <tcp_listen_input+0x1c8>)
 8013d48:	781b      	ldrb	r3, [r3, #0]
 8013d4a:	f003 0302 	and.w	r3, r3, #2
 8013d4e:	2b00      	cmp	r3, #0
 8013d50:	f000 80a3 	beq.w	8013e9a <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	7d5b      	ldrb	r3, [r3, #21]
 8013d58:	4618      	mov	r0, r3
 8013d5a:	f7ff f859 	bl	8012e10 <tcp_alloc>
 8013d5e:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8013d60:	697b      	ldr	r3, [r7, #20]
 8013d62:	2b00      	cmp	r3, #0
 8013d64:	d111      	bne.n	8013d8a <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	699b      	ldr	r3, [r3, #24]
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	d00a      	beq.n	8013d84 <tcp_listen_input+0xa8>
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	699b      	ldr	r3, [r3, #24]
 8013d72:	687a      	ldr	r2, [r7, #4]
 8013d74:	6910      	ldr	r0, [r2, #16]
 8013d76:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013d7a:	2100      	movs	r1, #0
 8013d7c:	4798      	blx	r3
 8013d7e:	4603      	mov	r3, r0
 8013d80:	73bb      	strb	r3, [r7, #14]
      return;
 8013d82:	e08b      	b.n	8013e9c <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8013d84:	23f0      	movs	r3, #240	@ 0xf0
 8013d86:	73bb      	strb	r3, [r7, #14]
      return;
 8013d88:	e088      	b.n	8013e9c <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8013d8a:	4b50      	ldr	r3, [pc, #320]	@ (8013ecc <tcp_listen_input+0x1f0>)
 8013d8c:	695a      	ldr	r2, [r3, #20]
 8013d8e:	697b      	ldr	r3, [r7, #20]
 8013d90:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8013d92:	4b4e      	ldr	r3, [pc, #312]	@ (8013ecc <tcp_listen_input+0x1f0>)
 8013d94:	691a      	ldr	r2, [r3, #16]
 8013d96:	697b      	ldr	r3, [r7, #20]
 8013d98:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8013d9a:	687b      	ldr	r3, [r7, #4]
 8013d9c:	8ada      	ldrh	r2, [r3, #22]
 8013d9e:	697b      	ldr	r3, [r7, #20]
 8013da0:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8013da2:	4b47      	ldr	r3, [pc, #284]	@ (8013ec0 <tcp_listen_input+0x1e4>)
 8013da4:	681b      	ldr	r3, [r3, #0]
 8013da6:	881b      	ldrh	r3, [r3, #0]
 8013da8:	b29a      	uxth	r2, r3
 8013daa:	697b      	ldr	r3, [r7, #20]
 8013dac:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8013dae:	697b      	ldr	r3, [r7, #20]
 8013db0:	2203      	movs	r2, #3
 8013db2:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8013db4:	4b41      	ldr	r3, [pc, #260]	@ (8013ebc <tcp_listen_input+0x1e0>)
 8013db6:	681b      	ldr	r3, [r3, #0]
 8013db8:	1c5a      	adds	r2, r3, #1
 8013dba:	697b      	ldr	r3, [r7, #20]
 8013dbc:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8013dbe:	697b      	ldr	r3, [r7, #20]
 8013dc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013dc2:	697b      	ldr	r3, [r7, #20]
 8013dc4:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8013dc6:	6978      	ldr	r0, [r7, #20]
 8013dc8:	f7ff fa58 	bl	801327c <tcp_next_iss>
 8013dcc:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8013dce:	697b      	ldr	r3, [r7, #20]
 8013dd0:	693a      	ldr	r2, [r7, #16]
 8013dd2:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8013dd4:	697b      	ldr	r3, [r7, #20]
 8013dd6:	693a      	ldr	r2, [r7, #16]
 8013dd8:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8013dda:	697b      	ldr	r3, [r7, #20]
 8013ddc:	693a      	ldr	r2, [r7, #16]
 8013dde:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8013de0:	697b      	ldr	r3, [r7, #20]
 8013de2:	693a      	ldr	r2, [r7, #16]
 8013de4:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8013de6:	4b35      	ldr	r3, [pc, #212]	@ (8013ebc <tcp_listen_input+0x1e0>)
 8013de8:	681b      	ldr	r3, [r3, #0]
 8013dea:	1e5a      	subs	r2, r3, #1
 8013dec:	697b      	ldr	r3, [r7, #20]
 8013dee:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	691a      	ldr	r2, [r3, #16]
 8013df4:	697b      	ldr	r3, [r7, #20]
 8013df6:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8013df8:	697b      	ldr	r3, [r7, #20]
 8013dfa:	687a      	ldr	r2, [r7, #4]
 8013dfc:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	7a5b      	ldrb	r3, [r3, #9]
 8013e02:	f003 030c 	and.w	r3, r3, #12
 8013e06:	b2da      	uxtb	r2, r3
 8013e08:	697b      	ldr	r3, [r7, #20]
 8013e0a:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8013e0c:	687b      	ldr	r3, [r7, #4]
 8013e0e:	7a1a      	ldrb	r2, [r3, #8]
 8013e10:	697b      	ldr	r3, [r7, #20]
 8013e12:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8013e14:	4b2e      	ldr	r3, [pc, #184]	@ (8013ed0 <tcp_listen_input+0x1f4>)
 8013e16:	681a      	ldr	r2, [r3, #0]
 8013e18:	697b      	ldr	r3, [r7, #20]
 8013e1a:	60da      	str	r2, [r3, #12]
 8013e1c:	4a2c      	ldr	r2, [pc, #176]	@ (8013ed0 <tcp_listen_input+0x1f4>)
 8013e1e:	697b      	ldr	r3, [r7, #20]
 8013e20:	6013      	str	r3, [r2, #0]
 8013e22:	f003 fd23 	bl	801786c <tcp_timer_needed>
 8013e26:	4b2b      	ldr	r3, [pc, #172]	@ (8013ed4 <tcp_listen_input+0x1f8>)
 8013e28:	2201      	movs	r2, #1
 8013e2a:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8013e2c:	6978      	ldr	r0, [r7, #20]
 8013e2e:	f001 fd8b 	bl	8015948 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8013e32:	4b23      	ldr	r3, [pc, #140]	@ (8013ec0 <tcp_listen_input+0x1e4>)
 8013e34:	681b      	ldr	r3, [r3, #0]
 8013e36:	89db      	ldrh	r3, [r3, #14]
 8013e38:	b29a      	uxth	r2, r3
 8013e3a:	697b      	ldr	r3, [r7, #20]
 8013e3c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8013e40:	697b      	ldr	r3, [r7, #20]
 8013e42:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8013e46:	697b      	ldr	r3, [r7, #20]
 8013e48:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8013e4c:	697b      	ldr	r3, [r7, #20]
 8013e4e:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8013e50:	697b      	ldr	r3, [r7, #20]
 8013e52:	3304      	adds	r3, #4
 8013e54:	4618      	mov	r0, r3
 8013e56:	f007 fb61 	bl	801b51c <ip4_route>
 8013e5a:	4601      	mov	r1, r0
 8013e5c:	697b      	ldr	r3, [r7, #20]
 8013e5e:	3304      	adds	r3, #4
 8013e60:	461a      	mov	r2, r3
 8013e62:	4620      	mov	r0, r4
 8013e64:	f7ff fa30 	bl	80132c8 <tcp_eff_send_mss_netif>
 8013e68:	4603      	mov	r3, r0
 8013e6a:	461a      	mov	r2, r3
 8013e6c:	697b      	ldr	r3, [r7, #20]
 8013e6e:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8013e70:	2112      	movs	r1, #18
 8013e72:	6978      	ldr	r0, [r7, #20]
 8013e74:	f002 fc96 	bl	80167a4 <tcp_enqueue_flags>
 8013e78:	4603      	mov	r3, r0
 8013e7a:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8013e7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013e80:	2b00      	cmp	r3, #0
 8013e82:	d004      	beq.n	8013e8e <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8013e84:	2100      	movs	r1, #0
 8013e86:	6978      	ldr	r0, [r7, #20]
 8013e88:	f7fd feec 	bl	8011c64 <tcp_abandon>
      return;
 8013e8c:	e006      	b.n	8013e9c <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8013e8e:	6978      	ldr	r0, [r7, #20]
 8013e90:	f002 fd76 	bl	8016980 <tcp_output>
  return;
 8013e94:	e001      	b.n	8013e9a <tcp_listen_input+0x1be>
    return;
 8013e96:	bf00      	nop
 8013e98:	e000      	b.n	8013e9c <tcp_listen_input+0x1c0>
  return;
 8013e9a:	bf00      	nop
}
 8013e9c:	371c      	adds	r7, #28
 8013e9e:	46bd      	mov	sp, r7
 8013ea0:	bd90      	pop	{r4, r7, pc}
 8013ea2:	bf00      	nop
 8013ea4:	2000e454 	.word	0x2000e454
 8013ea8:	08020634 	.word	0x08020634
 8013eac:	0802082c 	.word	0x0802082c
 8013eb0:	08020680 	.word	0x08020680
 8013eb4:	2000e44c 	.word	0x2000e44c
 8013eb8:	2000e452 	.word	0x2000e452
 8013ebc:	2000e448 	.word	0x2000e448
 8013ec0:	2000e438 	.word	0x2000e438
 8013ec4:	2000b300 	.word	0x2000b300
 8013ec8:	2000b304 	.word	0x2000b304
 8013ecc:	2000b2f0 	.word	0x2000b2f0
 8013ed0:	2000e41c 	.word	0x2000e41c
 8013ed4:	2000e424 	.word	0x2000e424

08013ed8 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8013ed8:	b580      	push	{r7, lr}
 8013eda:	b086      	sub	sp, #24
 8013edc:	af04      	add	r7, sp, #16
 8013ede:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8013ee0:	4b2f      	ldr	r3, [pc, #188]	@ (8013fa0 <tcp_timewait_input+0xc8>)
 8013ee2:	781b      	ldrb	r3, [r3, #0]
 8013ee4:	f003 0304 	and.w	r3, r3, #4
 8013ee8:	2b00      	cmp	r3, #0
 8013eea:	d153      	bne.n	8013f94 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8013eec:	687b      	ldr	r3, [r7, #4]
 8013eee:	2b00      	cmp	r3, #0
 8013ef0:	d106      	bne.n	8013f00 <tcp_timewait_input+0x28>
 8013ef2:	4b2c      	ldr	r3, [pc, #176]	@ (8013fa4 <tcp_timewait_input+0xcc>)
 8013ef4:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8013ef8:	492b      	ldr	r1, [pc, #172]	@ (8013fa8 <tcp_timewait_input+0xd0>)
 8013efa:	482c      	ldr	r0, [pc, #176]	@ (8013fac <tcp_timewait_input+0xd4>)
 8013efc:	f009 f8b8 	bl	801d070 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8013f00:	4b27      	ldr	r3, [pc, #156]	@ (8013fa0 <tcp_timewait_input+0xc8>)
 8013f02:	781b      	ldrb	r3, [r3, #0]
 8013f04:	f003 0302 	and.w	r3, r3, #2
 8013f08:	2b00      	cmp	r3, #0
 8013f0a:	d02a      	beq.n	8013f62 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8013f0c:	4b28      	ldr	r3, [pc, #160]	@ (8013fb0 <tcp_timewait_input+0xd8>)
 8013f0e:	681a      	ldr	r2, [r3, #0]
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f14:	1ad3      	subs	r3, r2, r3
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	db2d      	blt.n	8013f76 <tcp_timewait_input+0x9e>
 8013f1a:	4b25      	ldr	r3, [pc, #148]	@ (8013fb0 <tcp_timewait_input+0xd8>)
 8013f1c:	681a      	ldr	r2, [r3, #0]
 8013f1e:	687b      	ldr	r3, [r7, #4]
 8013f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f22:	6879      	ldr	r1, [r7, #4]
 8013f24:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8013f26:	440b      	add	r3, r1
 8013f28:	1ad3      	subs	r3, r2, r3
 8013f2a:	2b00      	cmp	r3, #0
 8013f2c:	dc23      	bgt.n	8013f76 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013f2e:	4b21      	ldr	r3, [pc, #132]	@ (8013fb4 <tcp_timewait_input+0xdc>)
 8013f30:	6819      	ldr	r1, [r3, #0]
 8013f32:	4b21      	ldr	r3, [pc, #132]	@ (8013fb8 <tcp_timewait_input+0xe0>)
 8013f34:	881b      	ldrh	r3, [r3, #0]
 8013f36:	461a      	mov	r2, r3
 8013f38:	4b1d      	ldr	r3, [pc, #116]	@ (8013fb0 <tcp_timewait_input+0xd8>)
 8013f3a:	681b      	ldr	r3, [r3, #0]
 8013f3c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013f3e:	4b1f      	ldr	r3, [pc, #124]	@ (8013fbc <tcp_timewait_input+0xe4>)
 8013f40:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013f42:	885b      	ldrh	r3, [r3, #2]
 8013f44:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013f46:	4a1d      	ldr	r2, [pc, #116]	@ (8013fbc <tcp_timewait_input+0xe4>)
 8013f48:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013f4a:	8812      	ldrh	r2, [r2, #0]
 8013f4c:	b292      	uxth	r2, r2
 8013f4e:	9202      	str	r2, [sp, #8]
 8013f50:	9301      	str	r3, [sp, #4]
 8013f52:	4b1b      	ldr	r3, [pc, #108]	@ (8013fc0 <tcp_timewait_input+0xe8>)
 8013f54:	9300      	str	r3, [sp, #0]
 8013f56:	4b1b      	ldr	r3, [pc, #108]	@ (8013fc4 <tcp_timewait_input+0xec>)
 8013f58:	4602      	mov	r2, r0
 8013f5a:	6878      	ldr	r0, [r7, #4]
 8013f5c:	f003 fac4 	bl	80174e8 <tcp_rst>
      return;
 8013f60:	e01b      	b.n	8013f9a <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8013f62:	4b0f      	ldr	r3, [pc, #60]	@ (8013fa0 <tcp_timewait_input+0xc8>)
 8013f64:	781b      	ldrb	r3, [r3, #0]
 8013f66:	f003 0301 	and.w	r3, r3, #1
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	d003      	beq.n	8013f76 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8013f6e:	4b16      	ldr	r3, [pc, #88]	@ (8013fc8 <tcp_timewait_input+0xf0>)
 8013f70:	681a      	ldr	r2, [r3, #0]
 8013f72:	687b      	ldr	r3, [r7, #4]
 8013f74:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8013f76:	4b10      	ldr	r3, [pc, #64]	@ (8013fb8 <tcp_timewait_input+0xe0>)
 8013f78:	881b      	ldrh	r3, [r3, #0]
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	d00c      	beq.n	8013f98 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	8b5b      	ldrh	r3, [r3, #26]
 8013f82:	f043 0302 	orr.w	r3, r3, #2
 8013f86:	b29a      	uxth	r2, r3
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8013f8c:	6878      	ldr	r0, [r7, #4]
 8013f8e:	f002 fcf7 	bl	8016980 <tcp_output>
  }
  return;
 8013f92:	e001      	b.n	8013f98 <tcp_timewait_input+0xc0>
    return;
 8013f94:	bf00      	nop
 8013f96:	e000      	b.n	8013f9a <tcp_timewait_input+0xc2>
  return;
 8013f98:	bf00      	nop
}
 8013f9a:	3708      	adds	r7, #8
 8013f9c:	46bd      	mov	sp, r7
 8013f9e:	bd80      	pop	{r7, pc}
 8013fa0:	2000e454 	.word	0x2000e454
 8013fa4:	08020634 	.word	0x08020634
 8013fa8:	0802084c 	.word	0x0802084c
 8013fac:	08020680 	.word	0x08020680
 8013fb0:	2000e448 	.word	0x2000e448
 8013fb4:	2000e44c 	.word	0x2000e44c
 8013fb8:	2000e452 	.word	0x2000e452
 8013fbc:	2000e438 	.word	0x2000e438
 8013fc0:	2000b300 	.word	0x2000b300
 8013fc4:	2000b304 	.word	0x2000b304
 8013fc8:	2000e410 	.word	0x2000e410

08013fcc <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8013fcc:	b590      	push	{r4, r7, lr}
 8013fce:	b08d      	sub	sp, #52	@ 0x34
 8013fd0:	af04      	add	r7, sp, #16
 8013fd2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8013fd4:	2300      	movs	r3, #0
 8013fd6:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8013fd8:	2300      	movs	r3, #0
 8013fda:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8013fdc:	687b      	ldr	r3, [r7, #4]
 8013fde:	2b00      	cmp	r3, #0
 8013fe0:	d106      	bne.n	8013ff0 <tcp_process+0x24>
 8013fe2:	4b9d      	ldr	r3, [pc, #628]	@ (8014258 <tcp_process+0x28c>)
 8013fe4:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 8013fe8:	499c      	ldr	r1, [pc, #624]	@ (801425c <tcp_process+0x290>)
 8013fea:	489d      	ldr	r0, [pc, #628]	@ (8014260 <tcp_process+0x294>)
 8013fec:	f009 f840 	bl	801d070 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8013ff0:	4b9c      	ldr	r3, [pc, #624]	@ (8014264 <tcp_process+0x298>)
 8013ff2:	781b      	ldrb	r3, [r3, #0]
 8013ff4:	f003 0304 	and.w	r3, r3, #4
 8013ff8:	2b00      	cmp	r3, #0
 8013ffa:	d04e      	beq.n	801409a <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8013ffc:	687b      	ldr	r3, [r7, #4]
 8013ffe:	7d1b      	ldrb	r3, [r3, #20]
 8014000:	2b02      	cmp	r3, #2
 8014002:	d108      	bne.n	8014016 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8014008:	4b97      	ldr	r3, [pc, #604]	@ (8014268 <tcp_process+0x29c>)
 801400a:	681b      	ldr	r3, [r3, #0]
 801400c:	429a      	cmp	r2, r3
 801400e:	d123      	bne.n	8014058 <tcp_process+0x8c>
        acceptable = 1;
 8014010:	2301      	movs	r3, #1
 8014012:	76fb      	strb	r3, [r7, #27]
 8014014:	e020      	b.n	8014058 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8014016:	687b      	ldr	r3, [r7, #4]
 8014018:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801401a:	4b94      	ldr	r3, [pc, #592]	@ (801426c <tcp_process+0x2a0>)
 801401c:	681b      	ldr	r3, [r3, #0]
 801401e:	429a      	cmp	r2, r3
 8014020:	d102      	bne.n	8014028 <tcp_process+0x5c>
        acceptable = 1;
 8014022:	2301      	movs	r3, #1
 8014024:	76fb      	strb	r3, [r7, #27]
 8014026:	e017      	b.n	8014058 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014028:	4b90      	ldr	r3, [pc, #576]	@ (801426c <tcp_process+0x2a0>)
 801402a:	681a      	ldr	r2, [r3, #0]
 801402c:	687b      	ldr	r3, [r7, #4]
 801402e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014030:	1ad3      	subs	r3, r2, r3
 8014032:	2b00      	cmp	r3, #0
 8014034:	db10      	blt.n	8014058 <tcp_process+0x8c>
 8014036:	4b8d      	ldr	r3, [pc, #564]	@ (801426c <tcp_process+0x2a0>)
 8014038:	681a      	ldr	r2, [r3, #0]
 801403a:	687b      	ldr	r3, [r7, #4]
 801403c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801403e:	6879      	ldr	r1, [r7, #4]
 8014040:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8014042:	440b      	add	r3, r1
 8014044:	1ad3      	subs	r3, r2, r3
 8014046:	2b00      	cmp	r3, #0
 8014048:	dc06      	bgt.n	8014058 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	8b5b      	ldrh	r3, [r3, #26]
 801404e:	f043 0302 	orr.w	r3, r3, #2
 8014052:	b29a      	uxth	r2, r3
 8014054:	687b      	ldr	r3, [r7, #4]
 8014056:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8014058:	7efb      	ldrb	r3, [r7, #27]
 801405a:	2b00      	cmp	r3, #0
 801405c:	d01b      	beq.n	8014096 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	7d1b      	ldrb	r3, [r3, #20]
 8014062:	2b00      	cmp	r3, #0
 8014064:	d106      	bne.n	8014074 <tcp_process+0xa8>
 8014066:	4b7c      	ldr	r3, [pc, #496]	@ (8014258 <tcp_process+0x28c>)
 8014068:	f44f 724e 	mov.w	r2, #824	@ 0x338
 801406c:	4980      	ldr	r1, [pc, #512]	@ (8014270 <tcp_process+0x2a4>)
 801406e:	487c      	ldr	r0, [pc, #496]	@ (8014260 <tcp_process+0x294>)
 8014070:	f008 fffe 	bl	801d070 <iprintf>
      recv_flags |= TF_RESET;
 8014074:	4b7f      	ldr	r3, [pc, #508]	@ (8014274 <tcp_process+0x2a8>)
 8014076:	781b      	ldrb	r3, [r3, #0]
 8014078:	f043 0308 	orr.w	r3, r3, #8
 801407c:	b2da      	uxtb	r2, r3
 801407e:	4b7d      	ldr	r3, [pc, #500]	@ (8014274 <tcp_process+0x2a8>)
 8014080:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	8b5b      	ldrh	r3, [r3, #26]
 8014086:	f023 0301 	bic.w	r3, r3, #1
 801408a:	b29a      	uxth	r2, r3
 801408c:	687b      	ldr	r3, [r7, #4]
 801408e:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8014090:	f06f 030d 	mvn.w	r3, #13
 8014094:	e37a      	b.n	801478c <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8014096:	2300      	movs	r3, #0
 8014098:	e378      	b.n	801478c <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801409a:	4b72      	ldr	r3, [pc, #456]	@ (8014264 <tcp_process+0x298>)
 801409c:	781b      	ldrb	r3, [r3, #0]
 801409e:	f003 0302 	and.w	r3, r3, #2
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	d010      	beq.n	80140c8 <tcp_process+0xfc>
 80140a6:	687b      	ldr	r3, [r7, #4]
 80140a8:	7d1b      	ldrb	r3, [r3, #20]
 80140aa:	2b02      	cmp	r3, #2
 80140ac:	d00c      	beq.n	80140c8 <tcp_process+0xfc>
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	7d1b      	ldrb	r3, [r3, #20]
 80140b2:	2b03      	cmp	r3, #3
 80140b4:	d008      	beq.n	80140c8 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80140b6:	687b      	ldr	r3, [r7, #4]
 80140b8:	8b5b      	ldrh	r3, [r3, #26]
 80140ba:	f043 0302 	orr.w	r3, r3, #2
 80140be:	b29a      	uxth	r2, r3
 80140c0:	687b      	ldr	r3, [r7, #4]
 80140c2:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80140c4:	2300      	movs	r3, #0
 80140c6:	e361      	b.n	801478c <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	8b5b      	ldrh	r3, [r3, #26]
 80140cc:	f003 0310 	and.w	r3, r3, #16
 80140d0:	2b00      	cmp	r3, #0
 80140d2:	d103      	bne.n	80140dc <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 80140d4:	4b68      	ldr	r3, [pc, #416]	@ (8014278 <tcp_process+0x2ac>)
 80140d6:	681a      	ldr	r2, [r3, #0]
 80140d8:	687b      	ldr	r3, [r7, #4]
 80140da:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 80140dc:	687b      	ldr	r3, [r7, #4]
 80140de:	2200      	movs	r2, #0
 80140e0:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	2200      	movs	r2, #0
 80140e8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 80140ec:	6878      	ldr	r0, [r7, #4]
 80140ee:	f001 fc2b 	bl	8015948 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 80140f2:	687b      	ldr	r3, [r7, #4]
 80140f4:	7d1b      	ldrb	r3, [r3, #20]
 80140f6:	3b02      	subs	r3, #2
 80140f8:	2b07      	cmp	r3, #7
 80140fa:	f200 8337 	bhi.w	801476c <tcp_process+0x7a0>
 80140fe:	a201      	add	r2, pc, #4	@ (adr r2, 8014104 <tcp_process+0x138>)
 8014100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014104:	08014125 	.word	0x08014125
 8014108:	08014355 	.word	0x08014355
 801410c:	080144cd 	.word	0x080144cd
 8014110:	080144f7 	.word	0x080144f7
 8014114:	0801461b 	.word	0x0801461b
 8014118:	080144cd 	.word	0x080144cd
 801411c:	080146a7 	.word	0x080146a7
 8014120:	08014737 	.word	0x08014737
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8014124:	4b4f      	ldr	r3, [pc, #316]	@ (8014264 <tcp_process+0x298>)
 8014126:	781b      	ldrb	r3, [r3, #0]
 8014128:	f003 0310 	and.w	r3, r3, #16
 801412c:	2b00      	cmp	r3, #0
 801412e:	f000 80e4 	beq.w	80142fa <tcp_process+0x32e>
 8014132:	4b4c      	ldr	r3, [pc, #304]	@ (8014264 <tcp_process+0x298>)
 8014134:	781b      	ldrb	r3, [r3, #0]
 8014136:	f003 0302 	and.w	r3, r3, #2
 801413a:	2b00      	cmp	r3, #0
 801413c:	f000 80dd 	beq.w	80142fa <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8014140:	687b      	ldr	r3, [r7, #4]
 8014142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014144:	1c5a      	adds	r2, r3, #1
 8014146:	4b48      	ldr	r3, [pc, #288]	@ (8014268 <tcp_process+0x29c>)
 8014148:	681b      	ldr	r3, [r3, #0]
 801414a:	429a      	cmp	r2, r3
 801414c:	f040 80d5 	bne.w	80142fa <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8014150:	4b46      	ldr	r3, [pc, #280]	@ (801426c <tcp_process+0x2a0>)
 8014152:	681b      	ldr	r3, [r3, #0]
 8014154:	1c5a      	adds	r2, r3, #1
 8014156:	687b      	ldr	r3, [r7, #4]
 8014158:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801415a:	687b      	ldr	r3, [r7, #4]
 801415c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8014162:	4b41      	ldr	r3, [pc, #260]	@ (8014268 <tcp_process+0x29c>)
 8014164:	681a      	ldr	r2, [r3, #0]
 8014166:	687b      	ldr	r3, [r7, #4]
 8014168:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 801416a:	4b44      	ldr	r3, [pc, #272]	@ (801427c <tcp_process+0x2b0>)
 801416c:	681b      	ldr	r3, [r3, #0]
 801416e:	89db      	ldrh	r3, [r3, #14]
 8014170:	b29a      	uxth	r2, r3
 8014172:	687b      	ldr	r3, [r7, #4]
 8014174:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8014178:	687b      	ldr	r3, [r7, #4]
 801417a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801417e:	687b      	ldr	r3, [r7, #4]
 8014180:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8014184:	4b39      	ldr	r3, [pc, #228]	@ (801426c <tcp_process+0x2a0>)
 8014186:	681b      	ldr	r3, [r3, #0]
 8014188:	1e5a      	subs	r2, r3, #1
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 801418e:	687b      	ldr	r3, [r7, #4]
 8014190:	2204      	movs	r2, #4
 8014192:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8014194:	687b      	ldr	r3, [r7, #4]
 8014196:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	3304      	adds	r3, #4
 801419c:	4618      	mov	r0, r3
 801419e:	f007 f9bd 	bl	801b51c <ip4_route>
 80141a2:	4601      	mov	r1, r0
 80141a4:	687b      	ldr	r3, [r7, #4]
 80141a6:	3304      	adds	r3, #4
 80141a8:	461a      	mov	r2, r3
 80141aa:	4620      	mov	r0, r4
 80141ac:	f7ff f88c 	bl	80132c8 <tcp_eff_send_mss_netif>
 80141b0:	4603      	mov	r3, r0
 80141b2:	461a      	mov	r2, r3
 80141b4:	687b      	ldr	r3, [r7, #4]
 80141b6:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80141bc:	009a      	lsls	r2, r3, #2
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80141c2:	005b      	lsls	r3, r3, #1
 80141c4:	f241 111c 	movw	r1, #4380	@ 0x111c
 80141c8:	428b      	cmp	r3, r1
 80141ca:	bf38      	it	cc
 80141cc:	460b      	movcc	r3, r1
 80141ce:	429a      	cmp	r2, r3
 80141d0:	d204      	bcs.n	80141dc <tcp_process+0x210>
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80141d6:	009b      	lsls	r3, r3, #2
 80141d8:	b29b      	uxth	r3, r3
 80141da:	e00d      	b.n	80141f8 <tcp_process+0x22c>
 80141dc:	687b      	ldr	r3, [r7, #4]
 80141de:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80141e0:	005b      	lsls	r3, r3, #1
 80141e2:	f241 121c 	movw	r2, #4380	@ 0x111c
 80141e6:	4293      	cmp	r3, r2
 80141e8:	d904      	bls.n	80141f4 <tcp_process+0x228>
 80141ea:	687b      	ldr	r3, [r7, #4]
 80141ec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80141ee:	005b      	lsls	r3, r3, #1
 80141f0:	b29b      	uxth	r3, r3
 80141f2:	e001      	b.n	80141f8 <tcp_process+0x22c>
 80141f4:	f241 131c 	movw	r3, #4380	@ 0x111c
 80141f8:	687a      	ldr	r2, [r7, #4]
 80141fa:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8014204:	2b00      	cmp	r3, #0
 8014206:	d106      	bne.n	8014216 <tcp_process+0x24a>
 8014208:	4b13      	ldr	r3, [pc, #76]	@ (8014258 <tcp_process+0x28c>)
 801420a:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 801420e:	491c      	ldr	r1, [pc, #112]	@ (8014280 <tcp_process+0x2b4>)
 8014210:	4813      	ldr	r0, [pc, #76]	@ (8014260 <tcp_process+0x294>)
 8014212:	f008 ff2d 	bl	801d070 <iprintf>
        --pcb->snd_queuelen;
 8014216:	687b      	ldr	r3, [r7, #4]
 8014218:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801421c:	3b01      	subs	r3, #1
 801421e:	b29a      	uxth	r2, r3
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8014226:	687b      	ldr	r3, [r7, #4]
 8014228:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801422a:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 801422c:	69fb      	ldr	r3, [r7, #28]
 801422e:	2b00      	cmp	r3, #0
 8014230:	d12a      	bne.n	8014288 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8014232:	687b      	ldr	r3, [r7, #4]
 8014234:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014236:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8014238:	69fb      	ldr	r3, [r7, #28]
 801423a:	2b00      	cmp	r3, #0
 801423c:	d106      	bne.n	801424c <tcp_process+0x280>
 801423e:	4b06      	ldr	r3, [pc, #24]	@ (8014258 <tcp_process+0x28c>)
 8014240:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8014244:	490f      	ldr	r1, [pc, #60]	@ (8014284 <tcp_process+0x2b8>)
 8014246:	4806      	ldr	r0, [pc, #24]	@ (8014260 <tcp_process+0x294>)
 8014248:	f008 ff12 	bl	801d070 <iprintf>
          pcb->unsent = rseg->next;
 801424c:	69fb      	ldr	r3, [r7, #28]
 801424e:	681a      	ldr	r2, [r3, #0]
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	66da      	str	r2, [r3, #108]	@ 0x6c
 8014254:	e01c      	b.n	8014290 <tcp_process+0x2c4>
 8014256:	bf00      	nop
 8014258:	08020634 	.word	0x08020634
 801425c:	0802086c 	.word	0x0802086c
 8014260:	08020680 	.word	0x08020680
 8014264:	2000e454 	.word	0x2000e454
 8014268:	2000e44c 	.word	0x2000e44c
 801426c:	2000e448 	.word	0x2000e448
 8014270:	08020888 	.word	0x08020888
 8014274:	2000e455 	.word	0x2000e455
 8014278:	2000e410 	.word	0x2000e410
 801427c:	2000e438 	.word	0x2000e438
 8014280:	080208a8 	.word	0x080208a8
 8014284:	080208c0 	.word	0x080208c0
        } else {
          pcb->unacked = rseg->next;
 8014288:	69fb      	ldr	r3, [r7, #28]
 801428a:	681a      	ldr	r2, [r3, #0]
 801428c:	687b      	ldr	r3, [r7, #4]
 801428e:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8014290:	69f8      	ldr	r0, [r7, #28]
 8014292:	f7fe fc54 	bl	8012b3e <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8014296:	687b      	ldr	r3, [r7, #4]
 8014298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801429a:	2b00      	cmp	r3, #0
 801429c:	d104      	bne.n	80142a8 <tcp_process+0x2dc>
          pcb->rtime = -1;
 801429e:	687b      	ldr	r3, [r7, #4]
 80142a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80142a4:	861a      	strh	r2, [r3, #48]	@ 0x30
 80142a6:	e006      	b.n	80142b6 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	2200      	movs	r2, #0
 80142ac:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	2200      	movs	r2, #0
 80142b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80142bc:	2b00      	cmp	r3, #0
 80142be:	d00a      	beq.n	80142d6 <tcp_process+0x30a>
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80142c6:	687a      	ldr	r2, [r7, #4]
 80142c8:	6910      	ldr	r0, [r2, #16]
 80142ca:	2200      	movs	r2, #0
 80142cc:	6879      	ldr	r1, [r7, #4]
 80142ce:	4798      	blx	r3
 80142d0:	4603      	mov	r3, r0
 80142d2:	76bb      	strb	r3, [r7, #26]
 80142d4:	e001      	b.n	80142da <tcp_process+0x30e>
 80142d6:	2300      	movs	r3, #0
 80142d8:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 80142da:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80142de:	f113 0f0d 	cmn.w	r3, #13
 80142e2:	d102      	bne.n	80142ea <tcp_process+0x31e>
          return ERR_ABRT;
 80142e4:	f06f 030c 	mvn.w	r3, #12
 80142e8:	e250      	b.n	801478c <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	8b5b      	ldrh	r3, [r3, #26]
 80142ee:	f043 0302 	orr.w	r3, r3, #2
 80142f2:	b29a      	uxth	r2, r3
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 80142f8:	e23a      	b.n	8014770 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 80142fa:	4b98      	ldr	r3, [pc, #608]	@ (801455c <tcp_process+0x590>)
 80142fc:	781b      	ldrb	r3, [r3, #0]
 80142fe:	f003 0310 	and.w	r3, r3, #16
 8014302:	2b00      	cmp	r3, #0
 8014304:	f000 8234 	beq.w	8014770 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014308:	4b95      	ldr	r3, [pc, #596]	@ (8014560 <tcp_process+0x594>)
 801430a:	6819      	ldr	r1, [r3, #0]
 801430c:	4b95      	ldr	r3, [pc, #596]	@ (8014564 <tcp_process+0x598>)
 801430e:	881b      	ldrh	r3, [r3, #0]
 8014310:	461a      	mov	r2, r3
 8014312:	4b95      	ldr	r3, [pc, #596]	@ (8014568 <tcp_process+0x59c>)
 8014314:	681b      	ldr	r3, [r3, #0]
 8014316:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014318:	4b94      	ldr	r3, [pc, #592]	@ (801456c <tcp_process+0x5a0>)
 801431a:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801431c:	885b      	ldrh	r3, [r3, #2]
 801431e:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014320:	4a92      	ldr	r2, [pc, #584]	@ (801456c <tcp_process+0x5a0>)
 8014322:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014324:	8812      	ldrh	r2, [r2, #0]
 8014326:	b292      	uxth	r2, r2
 8014328:	9202      	str	r2, [sp, #8]
 801432a:	9301      	str	r3, [sp, #4]
 801432c:	4b90      	ldr	r3, [pc, #576]	@ (8014570 <tcp_process+0x5a4>)
 801432e:	9300      	str	r3, [sp, #0]
 8014330:	4b90      	ldr	r3, [pc, #576]	@ (8014574 <tcp_process+0x5a8>)
 8014332:	4602      	mov	r2, r0
 8014334:	6878      	ldr	r0, [r7, #4]
 8014336:	f003 f8d7 	bl	80174e8 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801433a:	687b      	ldr	r3, [r7, #4]
 801433c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014340:	2b05      	cmp	r3, #5
 8014342:	f200 8215 	bhi.w	8014770 <tcp_process+0x7a4>
          pcb->rtime = 0;
 8014346:	687b      	ldr	r3, [r7, #4]
 8014348:	2200      	movs	r2, #0
 801434a:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 801434c:	6878      	ldr	r0, [r7, #4]
 801434e:	f002 fea3 	bl	8017098 <tcp_rexmit_rto>
      break;
 8014352:	e20d      	b.n	8014770 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8014354:	4b81      	ldr	r3, [pc, #516]	@ (801455c <tcp_process+0x590>)
 8014356:	781b      	ldrb	r3, [r3, #0]
 8014358:	f003 0310 	and.w	r3, r3, #16
 801435c:	2b00      	cmp	r3, #0
 801435e:	f000 80a1 	beq.w	80144a4 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014362:	4b7f      	ldr	r3, [pc, #508]	@ (8014560 <tcp_process+0x594>)
 8014364:	681a      	ldr	r2, [r3, #0]
 8014366:	687b      	ldr	r3, [r7, #4]
 8014368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801436a:	1ad3      	subs	r3, r2, r3
 801436c:	3b01      	subs	r3, #1
 801436e:	2b00      	cmp	r3, #0
 8014370:	db7e      	blt.n	8014470 <tcp_process+0x4a4>
 8014372:	4b7b      	ldr	r3, [pc, #492]	@ (8014560 <tcp_process+0x594>)
 8014374:	681a      	ldr	r2, [r3, #0]
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801437a:	1ad3      	subs	r3, r2, r3
 801437c:	2b00      	cmp	r3, #0
 801437e:	dc77      	bgt.n	8014470 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	2204      	movs	r2, #4
 8014384:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801438a:	2b00      	cmp	r3, #0
 801438c:	d102      	bne.n	8014394 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 801438e:	23fa      	movs	r3, #250	@ 0xfa
 8014390:	76bb      	strb	r3, [r7, #26]
 8014392:	e01d      	b.n	80143d0 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014398:	699b      	ldr	r3, [r3, #24]
 801439a:	2b00      	cmp	r3, #0
 801439c:	d106      	bne.n	80143ac <tcp_process+0x3e0>
 801439e:	4b76      	ldr	r3, [pc, #472]	@ (8014578 <tcp_process+0x5ac>)
 80143a0:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 80143a4:	4975      	ldr	r1, [pc, #468]	@ (801457c <tcp_process+0x5b0>)
 80143a6:	4876      	ldr	r0, [pc, #472]	@ (8014580 <tcp_process+0x5b4>)
 80143a8:	f008 fe62 	bl	801d070 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80143b0:	699b      	ldr	r3, [r3, #24]
 80143b2:	2b00      	cmp	r3, #0
 80143b4:	d00a      	beq.n	80143cc <tcp_process+0x400>
 80143b6:	687b      	ldr	r3, [r7, #4]
 80143b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80143ba:	699b      	ldr	r3, [r3, #24]
 80143bc:	687a      	ldr	r2, [r7, #4]
 80143be:	6910      	ldr	r0, [r2, #16]
 80143c0:	2200      	movs	r2, #0
 80143c2:	6879      	ldr	r1, [r7, #4]
 80143c4:	4798      	blx	r3
 80143c6:	4603      	mov	r3, r0
 80143c8:	76bb      	strb	r3, [r7, #26]
 80143ca:	e001      	b.n	80143d0 <tcp_process+0x404>
 80143cc:	23f0      	movs	r3, #240	@ 0xf0
 80143ce:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80143d0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80143d4:	2b00      	cmp	r3, #0
 80143d6:	d00a      	beq.n	80143ee <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80143d8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80143dc:	f113 0f0d 	cmn.w	r3, #13
 80143e0:	d002      	beq.n	80143e8 <tcp_process+0x41c>
              tcp_abort(pcb);
 80143e2:	6878      	ldr	r0, [r7, #4]
 80143e4:	f7fd fcfc 	bl	8011de0 <tcp_abort>
            }
            return ERR_ABRT;
 80143e8:	f06f 030c 	mvn.w	r3, #12
 80143ec:	e1ce      	b.n	801478c <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 80143ee:	6878      	ldr	r0, [r7, #4]
 80143f0:	f000 fae0 	bl	80149b4 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80143f4:	4b63      	ldr	r3, [pc, #396]	@ (8014584 <tcp_process+0x5b8>)
 80143f6:	881b      	ldrh	r3, [r3, #0]
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	d005      	beq.n	8014408 <tcp_process+0x43c>
            recv_acked--;
 80143fc:	4b61      	ldr	r3, [pc, #388]	@ (8014584 <tcp_process+0x5b8>)
 80143fe:	881b      	ldrh	r3, [r3, #0]
 8014400:	3b01      	subs	r3, #1
 8014402:	b29a      	uxth	r2, r3
 8014404:	4b5f      	ldr	r3, [pc, #380]	@ (8014584 <tcp_process+0x5b8>)
 8014406:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801440c:	009a      	lsls	r2, r3, #2
 801440e:	687b      	ldr	r3, [r7, #4]
 8014410:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014412:	005b      	lsls	r3, r3, #1
 8014414:	f241 111c 	movw	r1, #4380	@ 0x111c
 8014418:	428b      	cmp	r3, r1
 801441a:	bf38      	it	cc
 801441c:	460b      	movcc	r3, r1
 801441e:	429a      	cmp	r2, r3
 8014420:	d204      	bcs.n	801442c <tcp_process+0x460>
 8014422:	687b      	ldr	r3, [r7, #4]
 8014424:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014426:	009b      	lsls	r3, r3, #2
 8014428:	b29b      	uxth	r3, r3
 801442a:	e00d      	b.n	8014448 <tcp_process+0x47c>
 801442c:	687b      	ldr	r3, [r7, #4]
 801442e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014430:	005b      	lsls	r3, r3, #1
 8014432:	f241 121c 	movw	r2, #4380	@ 0x111c
 8014436:	4293      	cmp	r3, r2
 8014438:	d904      	bls.n	8014444 <tcp_process+0x478>
 801443a:	687b      	ldr	r3, [r7, #4]
 801443c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801443e:	005b      	lsls	r3, r3, #1
 8014440:	b29b      	uxth	r3, r3
 8014442:	e001      	b.n	8014448 <tcp_process+0x47c>
 8014444:	f241 131c 	movw	r3, #4380	@ 0x111c
 8014448:	687a      	ldr	r2, [r7, #4]
 801444a:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 801444e:	4b4e      	ldr	r3, [pc, #312]	@ (8014588 <tcp_process+0x5bc>)
 8014450:	781b      	ldrb	r3, [r3, #0]
 8014452:	f003 0320 	and.w	r3, r3, #32
 8014456:	2b00      	cmp	r3, #0
 8014458:	d037      	beq.n	80144ca <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801445a:	687b      	ldr	r3, [r7, #4]
 801445c:	8b5b      	ldrh	r3, [r3, #26]
 801445e:	f043 0302 	orr.w	r3, r3, #2
 8014462:	b29a      	uxth	r2, r3
 8014464:	687b      	ldr	r3, [r7, #4]
 8014466:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8014468:	687b      	ldr	r3, [r7, #4]
 801446a:	2207      	movs	r2, #7
 801446c:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 801446e:	e02c      	b.n	80144ca <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014470:	4b3b      	ldr	r3, [pc, #236]	@ (8014560 <tcp_process+0x594>)
 8014472:	6819      	ldr	r1, [r3, #0]
 8014474:	4b3b      	ldr	r3, [pc, #236]	@ (8014564 <tcp_process+0x598>)
 8014476:	881b      	ldrh	r3, [r3, #0]
 8014478:	461a      	mov	r2, r3
 801447a:	4b3b      	ldr	r3, [pc, #236]	@ (8014568 <tcp_process+0x59c>)
 801447c:	681b      	ldr	r3, [r3, #0]
 801447e:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014480:	4b3a      	ldr	r3, [pc, #232]	@ (801456c <tcp_process+0x5a0>)
 8014482:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014484:	885b      	ldrh	r3, [r3, #2]
 8014486:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014488:	4a38      	ldr	r2, [pc, #224]	@ (801456c <tcp_process+0x5a0>)
 801448a:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801448c:	8812      	ldrh	r2, [r2, #0]
 801448e:	b292      	uxth	r2, r2
 8014490:	9202      	str	r2, [sp, #8]
 8014492:	9301      	str	r3, [sp, #4]
 8014494:	4b36      	ldr	r3, [pc, #216]	@ (8014570 <tcp_process+0x5a4>)
 8014496:	9300      	str	r3, [sp, #0]
 8014498:	4b36      	ldr	r3, [pc, #216]	@ (8014574 <tcp_process+0x5a8>)
 801449a:	4602      	mov	r2, r0
 801449c:	6878      	ldr	r0, [r7, #4]
 801449e:	f003 f823 	bl	80174e8 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80144a2:	e167      	b.n	8014774 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80144a4:	4b2d      	ldr	r3, [pc, #180]	@ (801455c <tcp_process+0x590>)
 80144a6:	781b      	ldrb	r3, [r3, #0]
 80144a8:	f003 0302 	and.w	r3, r3, #2
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	f000 8161 	beq.w	8014774 <tcp_process+0x7a8>
 80144b2:	687b      	ldr	r3, [r7, #4]
 80144b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80144b6:	1e5a      	subs	r2, r3, #1
 80144b8:	4b2b      	ldr	r3, [pc, #172]	@ (8014568 <tcp_process+0x59c>)
 80144ba:	681b      	ldr	r3, [r3, #0]
 80144bc:	429a      	cmp	r2, r3
 80144be:	f040 8159 	bne.w	8014774 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80144c2:	6878      	ldr	r0, [r7, #4]
 80144c4:	f002 fe0a 	bl	80170dc <tcp_rexmit>
      break;
 80144c8:	e154      	b.n	8014774 <tcp_process+0x7a8>
 80144ca:	e153      	b.n	8014774 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80144cc:	6878      	ldr	r0, [r7, #4]
 80144ce:	f000 fa71 	bl	80149b4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80144d2:	4b2d      	ldr	r3, [pc, #180]	@ (8014588 <tcp_process+0x5bc>)
 80144d4:	781b      	ldrb	r3, [r3, #0]
 80144d6:	f003 0320 	and.w	r3, r3, #32
 80144da:	2b00      	cmp	r3, #0
 80144dc:	f000 814c 	beq.w	8014778 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 80144e0:	687b      	ldr	r3, [r7, #4]
 80144e2:	8b5b      	ldrh	r3, [r3, #26]
 80144e4:	f043 0302 	orr.w	r3, r3, #2
 80144e8:	b29a      	uxth	r2, r3
 80144ea:	687b      	ldr	r3, [r7, #4]
 80144ec:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 80144ee:	687b      	ldr	r3, [r7, #4]
 80144f0:	2207      	movs	r2, #7
 80144f2:	751a      	strb	r2, [r3, #20]
      }
      break;
 80144f4:	e140      	b.n	8014778 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80144f6:	6878      	ldr	r0, [r7, #4]
 80144f8:	f000 fa5c 	bl	80149b4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80144fc:	4b22      	ldr	r3, [pc, #136]	@ (8014588 <tcp_process+0x5bc>)
 80144fe:	781b      	ldrb	r3, [r3, #0]
 8014500:	f003 0320 	and.w	r3, r3, #32
 8014504:	2b00      	cmp	r3, #0
 8014506:	d071      	beq.n	80145ec <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014508:	4b14      	ldr	r3, [pc, #80]	@ (801455c <tcp_process+0x590>)
 801450a:	781b      	ldrb	r3, [r3, #0]
 801450c:	f003 0310 	and.w	r3, r3, #16
 8014510:	2b00      	cmp	r3, #0
 8014512:	d060      	beq.n	80145d6 <tcp_process+0x60a>
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8014518:	4b11      	ldr	r3, [pc, #68]	@ (8014560 <tcp_process+0x594>)
 801451a:	681b      	ldr	r3, [r3, #0]
 801451c:	429a      	cmp	r2, r3
 801451e:	d15a      	bne.n	80145d6 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8014520:	687b      	ldr	r3, [r7, #4]
 8014522:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014524:	2b00      	cmp	r3, #0
 8014526:	d156      	bne.n	80145d6 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8014528:	687b      	ldr	r3, [r7, #4]
 801452a:	8b5b      	ldrh	r3, [r3, #26]
 801452c:	f043 0302 	orr.w	r3, r3, #2
 8014530:	b29a      	uxth	r2, r3
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8014536:	6878      	ldr	r0, [r7, #4]
 8014538:	f7fe fdbc 	bl	80130b4 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 801453c:	4b13      	ldr	r3, [pc, #76]	@ (801458c <tcp_process+0x5c0>)
 801453e:	681b      	ldr	r3, [r3, #0]
 8014540:	687a      	ldr	r2, [r7, #4]
 8014542:	429a      	cmp	r2, r3
 8014544:	d105      	bne.n	8014552 <tcp_process+0x586>
 8014546:	4b11      	ldr	r3, [pc, #68]	@ (801458c <tcp_process+0x5c0>)
 8014548:	681b      	ldr	r3, [r3, #0]
 801454a:	68db      	ldr	r3, [r3, #12]
 801454c:	4a0f      	ldr	r2, [pc, #60]	@ (801458c <tcp_process+0x5c0>)
 801454e:	6013      	str	r3, [r2, #0]
 8014550:	e02e      	b.n	80145b0 <tcp_process+0x5e4>
 8014552:	4b0e      	ldr	r3, [pc, #56]	@ (801458c <tcp_process+0x5c0>)
 8014554:	681b      	ldr	r3, [r3, #0]
 8014556:	617b      	str	r3, [r7, #20]
 8014558:	e027      	b.n	80145aa <tcp_process+0x5de>
 801455a:	bf00      	nop
 801455c:	2000e454 	.word	0x2000e454
 8014560:	2000e44c 	.word	0x2000e44c
 8014564:	2000e452 	.word	0x2000e452
 8014568:	2000e448 	.word	0x2000e448
 801456c:	2000e438 	.word	0x2000e438
 8014570:	2000b300 	.word	0x2000b300
 8014574:	2000b304 	.word	0x2000b304
 8014578:	08020634 	.word	0x08020634
 801457c:	080208d4 	.word	0x080208d4
 8014580:	08020680 	.word	0x08020680
 8014584:	2000e450 	.word	0x2000e450
 8014588:	2000e455 	.word	0x2000e455
 801458c:	2000e41c 	.word	0x2000e41c
 8014590:	697b      	ldr	r3, [r7, #20]
 8014592:	68db      	ldr	r3, [r3, #12]
 8014594:	687a      	ldr	r2, [r7, #4]
 8014596:	429a      	cmp	r2, r3
 8014598:	d104      	bne.n	80145a4 <tcp_process+0x5d8>
 801459a:	687b      	ldr	r3, [r7, #4]
 801459c:	68da      	ldr	r2, [r3, #12]
 801459e:	697b      	ldr	r3, [r7, #20]
 80145a0:	60da      	str	r2, [r3, #12]
 80145a2:	e005      	b.n	80145b0 <tcp_process+0x5e4>
 80145a4:	697b      	ldr	r3, [r7, #20]
 80145a6:	68db      	ldr	r3, [r3, #12]
 80145a8:	617b      	str	r3, [r7, #20]
 80145aa:	697b      	ldr	r3, [r7, #20]
 80145ac:	2b00      	cmp	r3, #0
 80145ae:	d1ef      	bne.n	8014590 <tcp_process+0x5c4>
 80145b0:	687b      	ldr	r3, [r7, #4]
 80145b2:	2200      	movs	r2, #0
 80145b4:	60da      	str	r2, [r3, #12]
 80145b6:	4b77      	ldr	r3, [pc, #476]	@ (8014794 <tcp_process+0x7c8>)
 80145b8:	2201      	movs	r2, #1
 80145ba:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	220a      	movs	r2, #10
 80145c0:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80145c2:	4b75      	ldr	r3, [pc, #468]	@ (8014798 <tcp_process+0x7cc>)
 80145c4:	681a      	ldr	r2, [r3, #0]
 80145c6:	687b      	ldr	r3, [r7, #4]
 80145c8:	60da      	str	r2, [r3, #12]
 80145ca:	4a73      	ldr	r2, [pc, #460]	@ (8014798 <tcp_process+0x7cc>)
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	6013      	str	r3, [r2, #0]
 80145d0:	f003 f94c 	bl	801786c <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 80145d4:	e0d2      	b.n	801477c <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 80145d6:	687b      	ldr	r3, [r7, #4]
 80145d8:	8b5b      	ldrh	r3, [r3, #26]
 80145da:	f043 0302 	orr.w	r3, r3, #2
 80145de:	b29a      	uxth	r2, r3
 80145e0:	687b      	ldr	r3, [r7, #4]
 80145e2:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 80145e4:	687b      	ldr	r3, [r7, #4]
 80145e6:	2208      	movs	r2, #8
 80145e8:	751a      	strb	r2, [r3, #20]
      break;
 80145ea:	e0c7      	b.n	801477c <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80145ec:	4b6b      	ldr	r3, [pc, #428]	@ (801479c <tcp_process+0x7d0>)
 80145ee:	781b      	ldrb	r3, [r3, #0]
 80145f0:	f003 0310 	and.w	r3, r3, #16
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	f000 80c1 	beq.w	801477c <tcp_process+0x7b0>
 80145fa:	687b      	ldr	r3, [r7, #4]
 80145fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80145fe:	4b68      	ldr	r3, [pc, #416]	@ (80147a0 <tcp_process+0x7d4>)
 8014600:	681b      	ldr	r3, [r3, #0]
 8014602:	429a      	cmp	r2, r3
 8014604:	f040 80ba 	bne.w	801477c <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8014608:	687b      	ldr	r3, [r7, #4]
 801460a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801460c:	2b00      	cmp	r3, #0
 801460e:	f040 80b5 	bne.w	801477c <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8014612:	687b      	ldr	r3, [r7, #4]
 8014614:	2206      	movs	r2, #6
 8014616:	751a      	strb	r2, [r3, #20]
      break;
 8014618:	e0b0      	b.n	801477c <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801461a:	6878      	ldr	r0, [r7, #4]
 801461c:	f000 f9ca 	bl	80149b4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8014620:	4b60      	ldr	r3, [pc, #384]	@ (80147a4 <tcp_process+0x7d8>)
 8014622:	781b      	ldrb	r3, [r3, #0]
 8014624:	f003 0320 	and.w	r3, r3, #32
 8014628:	2b00      	cmp	r3, #0
 801462a:	f000 80a9 	beq.w	8014780 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	8b5b      	ldrh	r3, [r3, #26]
 8014632:	f043 0302 	orr.w	r3, r3, #2
 8014636:	b29a      	uxth	r2, r3
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 801463c:	6878      	ldr	r0, [r7, #4]
 801463e:	f7fe fd39 	bl	80130b4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8014642:	4b59      	ldr	r3, [pc, #356]	@ (80147a8 <tcp_process+0x7dc>)
 8014644:	681b      	ldr	r3, [r3, #0]
 8014646:	687a      	ldr	r2, [r7, #4]
 8014648:	429a      	cmp	r2, r3
 801464a:	d105      	bne.n	8014658 <tcp_process+0x68c>
 801464c:	4b56      	ldr	r3, [pc, #344]	@ (80147a8 <tcp_process+0x7dc>)
 801464e:	681b      	ldr	r3, [r3, #0]
 8014650:	68db      	ldr	r3, [r3, #12]
 8014652:	4a55      	ldr	r2, [pc, #340]	@ (80147a8 <tcp_process+0x7dc>)
 8014654:	6013      	str	r3, [r2, #0]
 8014656:	e013      	b.n	8014680 <tcp_process+0x6b4>
 8014658:	4b53      	ldr	r3, [pc, #332]	@ (80147a8 <tcp_process+0x7dc>)
 801465a:	681b      	ldr	r3, [r3, #0]
 801465c:	613b      	str	r3, [r7, #16]
 801465e:	e00c      	b.n	801467a <tcp_process+0x6ae>
 8014660:	693b      	ldr	r3, [r7, #16]
 8014662:	68db      	ldr	r3, [r3, #12]
 8014664:	687a      	ldr	r2, [r7, #4]
 8014666:	429a      	cmp	r2, r3
 8014668:	d104      	bne.n	8014674 <tcp_process+0x6a8>
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	68da      	ldr	r2, [r3, #12]
 801466e:	693b      	ldr	r3, [r7, #16]
 8014670:	60da      	str	r2, [r3, #12]
 8014672:	e005      	b.n	8014680 <tcp_process+0x6b4>
 8014674:	693b      	ldr	r3, [r7, #16]
 8014676:	68db      	ldr	r3, [r3, #12]
 8014678:	613b      	str	r3, [r7, #16]
 801467a:	693b      	ldr	r3, [r7, #16]
 801467c:	2b00      	cmp	r3, #0
 801467e:	d1ef      	bne.n	8014660 <tcp_process+0x694>
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	2200      	movs	r2, #0
 8014684:	60da      	str	r2, [r3, #12]
 8014686:	4b43      	ldr	r3, [pc, #268]	@ (8014794 <tcp_process+0x7c8>)
 8014688:	2201      	movs	r2, #1
 801468a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	220a      	movs	r2, #10
 8014690:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8014692:	4b41      	ldr	r3, [pc, #260]	@ (8014798 <tcp_process+0x7cc>)
 8014694:	681a      	ldr	r2, [r3, #0]
 8014696:	687b      	ldr	r3, [r7, #4]
 8014698:	60da      	str	r2, [r3, #12]
 801469a:	4a3f      	ldr	r2, [pc, #252]	@ (8014798 <tcp_process+0x7cc>)
 801469c:	687b      	ldr	r3, [r7, #4]
 801469e:	6013      	str	r3, [r2, #0]
 80146a0:	f003 f8e4 	bl	801786c <tcp_timer_needed>
      }
      break;
 80146a4:	e06c      	b.n	8014780 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80146a6:	6878      	ldr	r0, [r7, #4]
 80146a8:	f000 f984 	bl	80149b4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80146ac:	4b3b      	ldr	r3, [pc, #236]	@ (801479c <tcp_process+0x7d0>)
 80146ae:	781b      	ldrb	r3, [r3, #0]
 80146b0:	f003 0310 	and.w	r3, r3, #16
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	d065      	beq.n	8014784 <tcp_process+0x7b8>
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80146bc:	4b38      	ldr	r3, [pc, #224]	@ (80147a0 <tcp_process+0x7d4>)
 80146be:	681b      	ldr	r3, [r3, #0]
 80146c0:	429a      	cmp	r2, r3
 80146c2:	d15f      	bne.n	8014784 <tcp_process+0x7b8>
 80146c4:	687b      	ldr	r3, [r7, #4]
 80146c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80146c8:	2b00      	cmp	r3, #0
 80146ca:	d15b      	bne.n	8014784 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 80146cc:	6878      	ldr	r0, [r7, #4]
 80146ce:	f7fe fcf1 	bl	80130b4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80146d2:	4b35      	ldr	r3, [pc, #212]	@ (80147a8 <tcp_process+0x7dc>)
 80146d4:	681b      	ldr	r3, [r3, #0]
 80146d6:	687a      	ldr	r2, [r7, #4]
 80146d8:	429a      	cmp	r2, r3
 80146da:	d105      	bne.n	80146e8 <tcp_process+0x71c>
 80146dc:	4b32      	ldr	r3, [pc, #200]	@ (80147a8 <tcp_process+0x7dc>)
 80146de:	681b      	ldr	r3, [r3, #0]
 80146e0:	68db      	ldr	r3, [r3, #12]
 80146e2:	4a31      	ldr	r2, [pc, #196]	@ (80147a8 <tcp_process+0x7dc>)
 80146e4:	6013      	str	r3, [r2, #0]
 80146e6:	e013      	b.n	8014710 <tcp_process+0x744>
 80146e8:	4b2f      	ldr	r3, [pc, #188]	@ (80147a8 <tcp_process+0x7dc>)
 80146ea:	681b      	ldr	r3, [r3, #0]
 80146ec:	60fb      	str	r3, [r7, #12]
 80146ee:	e00c      	b.n	801470a <tcp_process+0x73e>
 80146f0:	68fb      	ldr	r3, [r7, #12]
 80146f2:	68db      	ldr	r3, [r3, #12]
 80146f4:	687a      	ldr	r2, [r7, #4]
 80146f6:	429a      	cmp	r2, r3
 80146f8:	d104      	bne.n	8014704 <tcp_process+0x738>
 80146fa:	687b      	ldr	r3, [r7, #4]
 80146fc:	68da      	ldr	r2, [r3, #12]
 80146fe:	68fb      	ldr	r3, [r7, #12]
 8014700:	60da      	str	r2, [r3, #12]
 8014702:	e005      	b.n	8014710 <tcp_process+0x744>
 8014704:	68fb      	ldr	r3, [r7, #12]
 8014706:	68db      	ldr	r3, [r3, #12]
 8014708:	60fb      	str	r3, [r7, #12]
 801470a:	68fb      	ldr	r3, [r7, #12]
 801470c:	2b00      	cmp	r3, #0
 801470e:	d1ef      	bne.n	80146f0 <tcp_process+0x724>
 8014710:	687b      	ldr	r3, [r7, #4]
 8014712:	2200      	movs	r2, #0
 8014714:	60da      	str	r2, [r3, #12]
 8014716:	4b1f      	ldr	r3, [pc, #124]	@ (8014794 <tcp_process+0x7c8>)
 8014718:	2201      	movs	r2, #1
 801471a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801471c:	687b      	ldr	r3, [r7, #4]
 801471e:	220a      	movs	r2, #10
 8014720:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8014722:	4b1d      	ldr	r3, [pc, #116]	@ (8014798 <tcp_process+0x7cc>)
 8014724:	681a      	ldr	r2, [r3, #0]
 8014726:	687b      	ldr	r3, [r7, #4]
 8014728:	60da      	str	r2, [r3, #12]
 801472a:	4a1b      	ldr	r2, [pc, #108]	@ (8014798 <tcp_process+0x7cc>)
 801472c:	687b      	ldr	r3, [r7, #4]
 801472e:	6013      	str	r3, [r2, #0]
 8014730:	f003 f89c 	bl	801786c <tcp_timer_needed>
      }
      break;
 8014734:	e026      	b.n	8014784 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8014736:	6878      	ldr	r0, [r7, #4]
 8014738:	f000 f93c 	bl	80149b4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801473c:	4b17      	ldr	r3, [pc, #92]	@ (801479c <tcp_process+0x7d0>)
 801473e:	781b      	ldrb	r3, [r3, #0]
 8014740:	f003 0310 	and.w	r3, r3, #16
 8014744:	2b00      	cmp	r3, #0
 8014746:	d01f      	beq.n	8014788 <tcp_process+0x7bc>
 8014748:	687b      	ldr	r3, [r7, #4]
 801474a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801474c:	4b14      	ldr	r3, [pc, #80]	@ (80147a0 <tcp_process+0x7d4>)
 801474e:	681b      	ldr	r3, [r3, #0]
 8014750:	429a      	cmp	r2, r3
 8014752:	d119      	bne.n	8014788 <tcp_process+0x7bc>
 8014754:	687b      	ldr	r3, [r7, #4]
 8014756:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014758:	2b00      	cmp	r3, #0
 801475a:	d115      	bne.n	8014788 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 801475c:	4b11      	ldr	r3, [pc, #68]	@ (80147a4 <tcp_process+0x7d8>)
 801475e:	781b      	ldrb	r3, [r3, #0]
 8014760:	f043 0310 	orr.w	r3, r3, #16
 8014764:	b2da      	uxtb	r2, r3
 8014766:	4b0f      	ldr	r3, [pc, #60]	@ (80147a4 <tcp_process+0x7d8>)
 8014768:	701a      	strb	r2, [r3, #0]
      }
      break;
 801476a:	e00d      	b.n	8014788 <tcp_process+0x7bc>
    default:
      break;
 801476c:	bf00      	nop
 801476e:	e00c      	b.n	801478a <tcp_process+0x7be>
      break;
 8014770:	bf00      	nop
 8014772:	e00a      	b.n	801478a <tcp_process+0x7be>
      break;
 8014774:	bf00      	nop
 8014776:	e008      	b.n	801478a <tcp_process+0x7be>
      break;
 8014778:	bf00      	nop
 801477a:	e006      	b.n	801478a <tcp_process+0x7be>
      break;
 801477c:	bf00      	nop
 801477e:	e004      	b.n	801478a <tcp_process+0x7be>
      break;
 8014780:	bf00      	nop
 8014782:	e002      	b.n	801478a <tcp_process+0x7be>
      break;
 8014784:	bf00      	nop
 8014786:	e000      	b.n	801478a <tcp_process+0x7be>
      break;
 8014788:	bf00      	nop
  }
  return ERR_OK;
 801478a:	2300      	movs	r3, #0
}
 801478c:	4618      	mov	r0, r3
 801478e:	3724      	adds	r7, #36	@ 0x24
 8014790:	46bd      	mov	sp, r7
 8014792:	bd90      	pop	{r4, r7, pc}
 8014794:	2000e424 	.word	0x2000e424
 8014798:	2000e420 	.word	0x2000e420
 801479c:	2000e454 	.word	0x2000e454
 80147a0:	2000e44c 	.word	0x2000e44c
 80147a4:	2000e455 	.word	0x2000e455
 80147a8:	2000e41c 	.word	0x2000e41c

080147ac <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80147ac:	b590      	push	{r4, r7, lr}
 80147ae:	b085      	sub	sp, #20
 80147b0:	af00      	add	r7, sp, #0
 80147b2:	6078      	str	r0, [r7, #4]
 80147b4:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80147b6:	687b      	ldr	r3, [r7, #4]
 80147b8:	2b00      	cmp	r3, #0
 80147ba:	d106      	bne.n	80147ca <tcp_oos_insert_segment+0x1e>
 80147bc:	4b3b      	ldr	r3, [pc, #236]	@ (80148ac <tcp_oos_insert_segment+0x100>)
 80147be:	f240 421f 	movw	r2, #1055	@ 0x41f
 80147c2:	493b      	ldr	r1, [pc, #236]	@ (80148b0 <tcp_oos_insert_segment+0x104>)
 80147c4:	483b      	ldr	r0, [pc, #236]	@ (80148b4 <tcp_oos_insert_segment+0x108>)
 80147c6:	f008 fc53 	bl	801d070 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80147ca:	687b      	ldr	r3, [r7, #4]
 80147cc:	68db      	ldr	r3, [r3, #12]
 80147ce:	899b      	ldrh	r3, [r3, #12]
 80147d0:	b29b      	uxth	r3, r3
 80147d2:	4618      	mov	r0, r3
 80147d4:	f7fb f8a0 	bl	800f918 <lwip_htons>
 80147d8:	4603      	mov	r3, r0
 80147da:	b2db      	uxtb	r3, r3
 80147dc:	f003 0301 	and.w	r3, r3, #1
 80147e0:	2b00      	cmp	r3, #0
 80147e2:	d028      	beq.n	8014836 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80147e4:	6838      	ldr	r0, [r7, #0]
 80147e6:	f7fe f995 	bl	8012b14 <tcp_segs_free>
    next = NULL;
 80147ea:	2300      	movs	r3, #0
 80147ec:	603b      	str	r3, [r7, #0]
 80147ee:	e056      	b.n	801489e <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80147f0:	683b      	ldr	r3, [r7, #0]
 80147f2:	68db      	ldr	r3, [r3, #12]
 80147f4:	899b      	ldrh	r3, [r3, #12]
 80147f6:	b29b      	uxth	r3, r3
 80147f8:	4618      	mov	r0, r3
 80147fa:	f7fb f88d 	bl	800f918 <lwip_htons>
 80147fe:	4603      	mov	r3, r0
 8014800:	b2db      	uxtb	r3, r3
 8014802:	f003 0301 	and.w	r3, r3, #1
 8014806:	2b00      	cmp	r3, #0
 8014808:	d00d      	beq.n	8014826 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	68db      	ldr	r3, [r3, #12]
 801480e:	899b      	ldrh	r3, [r3, #12]
 8014810:	b29c      	uxth	r4, r3
 8014812:	2001      	movs	r0, #1
 8014814:	f7fb f880 	bl	800f918 <lwip_htons>
 8014818:	4603      	mov	r3, r0
 801481a:	461a      	mov	r2, r3
 801481c:	687b      	ldr	r3, [r7, #4]
 801481e:	68db      	ldr	r3, [r3, #12]
 8014820:	4322      	orrs	r2, r4
 8014822:	b292      	uxth	r2, r2
 8014824:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8014826:	683b      	ldr	r3, [r7, #0]
 8014828:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801482a:	683b      	ldr	r3, [r7, #0]
 801482c:	681b      	ldr	r3, [r3, #0]
 801482e:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8014830:	68f8      	ldr	r0, [r7, #12]
 8014832:	f7fe f984 	bl	8012b3e <tcp_seg_free>
    while (next &&
 8014836:	683b      	ldr	r3, [r7, #0]
 8014838:	2b00      	cmp	r3, #0
 801483a:	d00e      	beq.n	801485a <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 801483c:	687b      	ldr	r3, [r7, #4]
 801483e:	891b      	ldrh	r3, [r3, #8]
 8014840:	461a      	mov	r2, r3
 8014842:	4b1d      	ldr	r3, [pc, #116]	@ (80148b8 <tcp_oos_insert_segment+0x10c>)
 8014844:	681b      	ldr	r3, [r3, #0]
 8014846:	441a      	add	r2, r3
 8014848:	683b      	ldr	r3, [r7, #0]
 801484a:	68db      	ldr	r3, [r3, #12]
 801484c:	685b      	ldr	r3, [r3, #4]
 801484e:	6839      	ldr	r1, [r7, #0]
 8014850:	8909      	ldrh	r1, [r1, #8]
 8014852:	440b      	add	r3, r1
 8014854:	1ad3      	subs	r3, r2, r3
    while (next &&
 8014856:	2b00      	cmp	r3, #0
 8014858:	daca      	bge.n	80147f0 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801485a:	683b      	ldr	r3, [r7, #0]
 801485c:	2b00      	cmp	r3, #0
 801485e:	d01e      	beq.n	801489e <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8014860:	687b      	ldr	r3, [r7, #4]
 8014862:	891b      	ldrh	r3, [r3, #8]
 8014864:	461a      	mov	r2, r3
 8014866:	4b14      	ldr	r3, [pc, #80]	@ (80148b8 <tcp_oos_insert_segment+0x10c>)
 8014868:	681b      	ldr	r3, [r3, #0]
 801486a:	441a      	add	r2, r3
 801486c:	683b      	ldr	r3, [r7, #0]
 801486e:	68db      	ldr	r3, [r3, #12]
 8014870:	685b      	ldr	r3, [r3, #4]
 8014872:	1ad3      	subs	r3, r2, r3
    if (next &&
 8014874:	2b00      	cmp	r3, #0
 8014876:	dd12      	ble.n	801489e <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8014878:	683b      	ldr	r3, [r7, #0]
 801487a:	68db      	ldr	r3, [r3, #12]
 801487c:	685b      	ldr	r3, [r3, #4]
 801487e:	b29a      	uxth	r2, r3
 8014880:	4b0d      	ldr	r3, [pc, #52]	@ (80148b8 <tcp_oos_insert_segment+0x10c>)
 8014882:	681b      	ldr	r3, [r3, #0]
 8014884:	b29b      	uxth	r3, r3
 8014886:	1ad3      	subs	r3, r2, r3
 8014888:	b29a      	uxth	r2, r3
 801488a:	687b      	ldr	r3, [r7, #4]
 801488c:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801488e:	687b      	ldr	r3, [r7, #4]
 8014890:	685a      	ldr	r2, [r3, #4]
 8014892:	687b      	ldr	r3, [r7, #4]
 8014894:	891b      	ldrh	r3, [r3, #8]
 8014896:	4619      	mov	r1, r3
 8014898:	4610      	mov	r0, r2
 801489a:	f7fc fae9 	bl	8010e70 <pbuf_realloc>
    }
  }
  cseg->next = next;
 801489e:	687b      	ldr	r3, [r7, #4]
 80148a0:	683a      	ldr	r2, [r7, #0]
 80148a2:	601a      	str	r2, [r3, #0]
}
 80148a4:	bf00      	nop
 80148a6:	3714      	adds	r7, #20
 80148a8:	46bd      	mov	sp, r7
 80148aa:	bd90      	pop	{r4, r7, pc}
 80148ac:	08020634 	.word	0x08020634
 80148b0:	080208f4 	.word	0x080208f4
 80148b4:	08020680 	.word	0x08020680
 80148b8:	2000e448 	.word	0x2000e448

080148bc <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80148bc:	b5b0      	push	{r4, r5, r7, lr}
 80148be:	b086      	sub	sp, #24
 80148c0:	af00      	add	r7, sp, #0
 80148c2:	60f8      	str	r0, [r7, #12]
 80148c4:	60b9      	str	r1, [r7, #8]
 80148c6:	607a      	str	r2, [r7, #4]
 80148c8:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 80148ca:	e03e      	b.n	801494a <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 80148cc:	68bb      	ldr	r3, [r7, #8]
 80148ce:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 80148d0:	68bb      	ldr	r3, [r7, #8]
 80148d2:	681b      	ldr	r3, [r3, #0]
 80148d4:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 80148d6:	697b      	ldr	r3, [r7, #20]
 80148d8:	685b      	ldr	r3, [r3, #4]
 80148da:	4618      	mov	r0, r3
 80148dc:	f7fc fd0e 	bl	80112fc <pbuf_clen>
 80148e0:	4603      	mov	r3, r0
 80148e2:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80148e4:	68fb      	ldr	r3, [r7, #12]
 80148e6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80148ea:	8a7a      	ldrh	r2, [r7, #18]
 80148ec:	429a      	cmp	r2, r3
 80148ee:	d906      	bls.n	80148fe <tcp_free_acked_segments+0x42>
 80148f0:	4b2a      	ldr	r3, [pc, #168]	@ (801499c <tcp_free_acked_segments+0xe0>)
 80148f2:	f240 4257 	movw	r2, #1111	@ 0x457
 80148f6:	492a      	ldr	r1, [pc, #168]	@ (80149a0 <tcp_free_acked_segments+0xe4>)
 80148f8:	482a      	ldr	r0, [pc, #168]	@ (80149a4 <tcp_free_acked_segments+0xe8>)
 80148fa:	f008 fbb9 	bl	801d070 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80148fe:	68fb      	ldr	r3, [r7, #12]
 8014900:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8014904:	8a7b      	ldrh	r3, [r7, #18]
 8014906:	1ad3      	subs	r3, r2, r3
 8014908:	b29a      	uxth	r2, r3
 801490a:	68fb      	ldr	r3, [r7, #12]
 801490c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8014910:	697b      	ldr	r3, [r7, #20]
 8014912:	891a      	ldrh	r2, [r3, #8]
 8014914:	4b24      	ldr	r3, [pc, #144]	@ (80149a8 <tcp_free_acked_segments+0xec>)
 8014916:	881b      	ldrh	r3, [r3, #0]
 8014918:	4413      	add	r3, r2
 801491a:	b29a      	uxth	r2, r3
 801491c:	4b22      	ldr	r3, [pc, #136]	@ (80149a8 <tcp_free_acked_segments+0xec>)
 801491e:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8014920:	6978      	ldr	r0, [r7, #20]
 8014922:	f7fe f90c 	bl	8012b3e <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8014926:	68fb      	ldr	r3, [r7, #12]
 8014928:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801492c:	2b00      	cmp	r3, #0
 801492e:	d00c      	beq.n	801494a <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8014930:	68bb      	ldr	r3, [r7, #8]
 8014932:	2b00      	cmp	r3, #0
 8014934:	d109      	bne.n	801494a <tcp_free_acked_segments+0x8e>
 8014936:	683b      	ldr	r3, [r7, #0]
 8014938:	2b00      	cmp	r3, #0
 801493a:	d106      	bne.n	801494a <tcp_free_acked_segments+0x8e>
 801493c:	4b17      	ldr	r3, [pc, #92]	@ (801499c <tcp_free_acked_segments+0xe0>)
 801493e:	f240 4261 	movw	r2, #1121	@ 0x461
 8014942:	491a      	ldr	r1, [pc, #104]	@ (80149ac <tcp_free_acked_segments+0xf0>)
 8014944:	4817      	ldr	r0, [pc, #92]	@ (80149a4 <tcp_free_acked_segments+0xe8>)
 8014946:	f008 fb93 	bl	801d070 <iprintf>
  while (seg_list != NULL &&
 801494a:	68bb      	ldr	r3, [r7, #8]
 801494c:	2b00      	cmp	r3, #0
 801494e:	d020      	beq.n	8014992 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8014950:	68bb      	ldr	r3, [r7, #8]
 8014952:	68db      	ldr	r3, [r3, #12]
 8014954:	685b      	ldr	r3, [r3, #4]
 8014956:	4618      	mov	r0, r3
 8014958:	f7fa fff4 	bl	800f944 <lwip_htonl>
 801495c:	4604      	mov	r4, r0
 801495e:	68bb      	ldr	r3, [r7, #8]
 8014960:	891b      	ldrh	r3, [r3, #8]
 8014962:	461d      	mov	r5, r3
 8014964:	68bb      	ldr	r3, [r7, #8]
 8014966:	68db      	ldr	r3, [r3, #12]
 8014968:	899b      	ldrh	r3, [r3, #12]
 801496a:	b29b      	uxth	r3, r3
 801496c:	4618      	mov	r0, r3
 801496e:	f7fa ffd3 	bl	800f918 <lwip_htons>
 8014972:	4603      	mov	r3, r0
 8014974:	b2db      	uxtb	r3, r3
 8014976:	f003 0303 	and.w	r3, r3, #3
 801497a:	2b00      	cmp	r3, #0
 801497c:	d001      	beq.n	8014982 <tcp_free_acked_segments+0xc6>
 801497e:	2301      	movs	r3, #1
 8014980:	e000      	b.n	8014984 <tcp_free_acked_segments+0xc8>
 8014982:	2300      	movs	r3, #0
 8014984:	442b      	add	r3, r5
 8014986:	18e2      	adds	r2, r4, r3
 8014988:	4b09      	ldr	r3, [pc, #36]	@ (80149b0 <tcp_free_acked_segments+0xf4>)
 801498a:	681b      	ldr	r3, [r3, #0]
 801498c:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 801498e:	2b00      	cmp	r3, #0
 8014990:	dd9c      	ble.n	80148cc <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8014992:	68bb      	ldr	r3, [r7, #8]
}
 8014994:	4618      	mov	r0, r3
 8014996:	3718      	adds	r7, #24
 8014998:	46bd      	mov	sp, r7
 801499a:	bdb0      	pop	{r4, r5, r7, pc}
 801499c:	08020634 	.word	0x08020634
 80149a0:	0802091c 	.word	0x0802091c
 80149a4:	08020680 	.word	0x08020680
 80149a8:	2000e450 	.word	0x2000e450
 80149ac:	08020944 	.word	0x08020944
 80149b0:	2000e44c 	.word	0x2000e44c

080149b4 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80149b4:	b5b0      	push	{r4, r5, r7, lr}
 80149b6:	b094      	sub	sp, #80	@ 0x50
 80149b8:	af00      	add	r7, sp, #0
 80149ba:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80149bc:	2300      	movs	r3, #0
 80149be:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	2b00      	cmp	r3, #0
 80149c4:	d106      	bne.n	80149d4 <tcp_receive+0x20>
 80149c6:	4b91      	ldr	r3, [pc, #580]	@ (8014c0c <tcp_receive+0x258>)
 80149c8:	f240 427b 	movw	r2, #1147	@ 0x47b
 80149cc:	4990      	ldr	r1, [pc, #576]	@ (8014c10 <tcp_receive+0x25c>)
 80149ce:	4891      	ldr	r0, [pc, #580]	@ (8014c14 <tcp_receive+0x260>)
 80149d0:	f008 fb4e 	bl	801d070 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 80149d4:	687b      	ldr	r3, [r7, #4]
 80149d6:	7d1b      	ldrb	r3, [r3, #20]
 80149d8:	2b03      	cmp	r3, #3
 80149da:	d806      	bhi.n	80149ea <tcp_receive+0x36>
 80149dc:	4b8b      	ldr	r3, [pc, #556]	@ (8014c0c <tcp_receive+0x258>)
 80149de:	f240 427c 	movw	r2, #1148	@ 0x47c
 80149e2:	498d      	ldr	r1, [pc, #564]	@ (8014c18 <tcp_receive+0x264>)
 80149e4:	488b      	ldr	r0, [pc, #556]	@ (8014c14 <tcp_receive+0x260>)
 80149e6:	f008 fb43 	bl	801d070 <iprintf>

  if (flags & TCP_ACK) {
 80149ea:	4b8c      	ldr	r3, [pc, #560]	@ (8014c1c <tcp_receive+0x268>)
 80149ec:	781b      	ldrb	r3, [r3, #0]
 80149ee:	f003 0310 	and.w	r3, r3, #16
 80149f2:	2b00      	cmp	r3, #0
 80149f4:	f000 8264 	beq.w	8014ec0 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80149fe:	461a      	mov	r2, r3
 8014a00:	687b      	ldr	r3, [r7, #4]
 8014a02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014a04:	4413      	add	r3, r2
 8014a06:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8014a08:	687b      	ldr	r3, [r7, #4]
 8014a0a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8014a0c:	4b84      	ldr	r3, [pc, #528]	@ (8014c20 <tcp_receive+0x26c>)
 8014a0e:	681b      	ldr	r3, [r3, #0]
 8014a10:	1ad3      	subs	r3, r2, r3
 8014a12:	2b00      	cmp	r3, #0
 8014a14:	db1b      	blt.n	8014a4e <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014a16:	687b      	ldr	r3, [r7, #4]
 8014a18:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8014a1a:	4b81      	ldr	r3, [pc, #516]	@ (8014c20 <tcp_receive+0x26c>)
 8014a1c:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8014a1e:	429a      	cmp	r2, r3
 8014a20:	d106      	bne.n	8014a30 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8014a26:	4b7f      	ldr	r3, [pc, #508]	@ (8014c24 <tcp_receive+0x270>)
 8014a28:	681b      	ldr	r3, [r3, #0]
 8014a2a:	1ad3      	subs	r3, r2, r3
 8014a2c:	2b00      	cmp	r3, #0
 8014a2e:	db0e      	blt.n	8014a4e <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8014a34:	4b7b      	ldr	r3, [pc, #492]	@ (8014c24 <tcp_receive+0x270>)
 8014a36:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014a38:	429a      	cmp	r2, r3
 8014a3a:	d125      	bne.n	8014a88 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8014a3c:	4b7a      	ldr	r3, [pc, #488]	@ (8014c28 <tcp_receive+0x274>)
 8014a3e:	681b      	ldr	r3, [r3, #0]
 8014a40:	89db      	ldrh	r3, [r3, #14]
 8014a42:	b29a      	uxth	r2, r3
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014a4a:	429a      	cmp	r2, r3
 8014a4c:	d91c      	bls.n	8014a88 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8014a4e:	4b76      	ldr	r3, [pc, #472]	@ (8014c28 <tcp_receive+0x274>)
 8014a50:	681b      	ldr	r3, [r3, #0]
 8014a52:	89db      	ldrh	r3, [r3, #14]
 8014a54:	b29a      	uxth	r2, r3
 8014a56:	687b      	ldr	r3, [r7, #4]
 8014a58:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8014a5c:	687b      	ldr	r3, [r7, #4]
 8014a5e:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014a68:	429a      	cmp	r2, r3
 8014a6a:	d205      	bcs.n	8014a78 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8014a6c:	687b      	ldr	r3, [r7, #4]
 8014a6e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8014a72:	687b      	ldr	r3, [r7, #4]
 8014a74:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8014a78:	4b69      	ldr	r3, [pc, #420]	@ (8014c20 <tcp_receive+0x26c>)
 8014a7a:	681a      	ldr	r2, [r3, #0]
 8014a7c:	687b      	ldr	r3, [r7, #4]
 8014a7e:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8014a80:	4b68      	ldr	r3, [pc, #416]	@ (8014c24 <tcp_receive+0x270>)
 8014a82:	681a      	ldr	r2, [r3, #0]
 8014a84:	687b      	ldr	r3, [r7, #4]
 8014a86:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8014a88:	4b66      	ldr	r3, [pc, #408]	@ (8014c24 <tcp_receive+0x270>)
 8014a8a:	681a      	ldr	r2, [r3, #0]
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014a90:	1ad3      	subs	r3, r2, r3
 8014a92:	2b00      	cmp	r3, #0
 8014a94:	dc58      	bgt.n	8014b48 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8014a96:	4b65      	ldr	r3, [pc, #404]	@ (8014c2c <tcp_receive+0x278>)
 8014a98:	881b      	ldrh	r3, [r3, #0]
 8014a9a:	2b00      	cmp	r3, #0
 8014a9c:	d14b      	bne.n	8014b36 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8014a9e:	687b      	ldr	r3, [r7, #4]
 8014aa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014aa2:	687a      	ldr	r2, [r7, #4]
 8014aa4:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8014aa8:	4413      	add	r3, r2
 8014aaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014aac:	429a      	cmp	r2, r3
 8014aae:	d142      	bne.n	8014b36 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8014ab0:	687b      	ldr	r3, [r7, #4]
 8014ab2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8014ab6:	2b00      	cmp	r3, #0
 8014ab8:	db3d      	blt.n	8014b36 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8014aba:	687b      	ldr	r3, [r7, #4]
 8014abc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014abe:	4b59      	ldr	r3, [pc, #356]	@ (8014c24 <tcp_receive+0x270>)
 8014ac0:	681b      	ldr	r3, [r3, #0]
 8014ac2:	429a      	cmp	r2, r3
 8014ac4:	d137      	bne.n	8014b36 <tcp_receive+0x182>
              found_dupack = 1;
 8014ac6:	2301      	movs	r3, #1
 8014ac8:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8014aca:	687b      	ldr	r3, [r7, #4]
 8014acc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8014ad0:	2bff      	cmp	r3, #255	@ 0xff
 8014ad2:	d007      	beq.n	8014ae4 <tcp_receive+0x130>
                ++pcb->dupacks;
 8014ad4:	687b      	ldr	r3, [r7, #4]
 8014ad6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8014ada:	3301      	adds	r3, #1
 8014adc:	b2da      	uxtb	r2, r3
 8014ade:	687b      	ldr	r3, [r7, #4]
 8014ae0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8014aea:	2b03      	cmp	r3, #3
 8014aec:	d91b      	bls.n	8014b26 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8014aee:	687b      	ldr	r3, [r7, #4]
 8014af0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014af4:	687b      	ldr	r3, [r7, #4]
 8014af6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014af8:	4413      	add	r3, r2
 8014afa:	b29a      	uxth	r2, r3
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014b02:	429a      	cmp	r2, r3
 8014b04:	d30a      	bcc.n	8014b1c <tcp_receive+0x168>
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014b0c:	687b      	ldr	r3, [r7, #4]
 8014b0e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014b10:	4413      	add	r3, r2
 8014b12:	b29a      	uxth	r2, r3
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8014b1a:	e004      	b.n	8014b26 <tcp_receive+0x172>
 8014b1c:	687b      	ldr	r3, [r7, #4]
 8014b1e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014b22:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 8014b26:	687b      	ldr	r3, [r7, #4]
 8014b28:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8014b2c:	2b02      	cmp	r3, #2
 8014b2e:	d902      	bls.n	8014b36 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8014b30:	6878      	ldr	r0, [r7, #4]
 8014b32:	f002 fb3f 	bl	80171b4 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8014b36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014b38:	2b00      	cmp	r3, #0
 8014b3a:	f040 8161 	bne.w	8014e00 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8014b3e:	687b      	ldr	r3, [r7, #4]
 8014b40:	2200      	movs	r2, #0
 8014b42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8014b46:	e15b      	b.n	8014e00 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014b48:	4b36      	ldr	r3, [pc, #216]	@ (8014c24 <tcp_receive+0x270>)
 8014b4a:	681a      	ldr	r2, [r3, #0]
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014b50:	1ad3      	subs	r3, r2, r3
 8014b52:	3b01      	subs	r3, #1
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	f2c0 814e 	blt.w	8014df6 <tcp_receive+0x442>
 8014b5a:	4b32      	ldr	r3, [pc, #200]	@ (8014c24 <tcp_receive+0x270>)
 8014b5c:	681a      	ldr	r2, [r3, #0]
 8014b5e:	687b      	ldr	r3, [r7, #4]
 8014b60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014b62:	1ad3      	subs	r3, r2, r3
 8014b64:	2b00      	cmp	r3, #0
 8014b66:	f300 8146 	bgt.w	8014df6 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8014b6a:	687b      	ldr	r3, [r7, #4]
 8014b6c:	8b5b      	ldrh	r3, [r3, #26]
 8014b6e:	f003 0304 	and.w	r3, r3, #4
 8014b72:	2b00      	cmp	r3, #0
 8014b74:	d010      	beq.n	8014b98 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8014b76:	687b      	ldr	r3, [r7, #4]
 8014b78:	8b5b      	ldrh	r3, [r3, #26]
 8014b7a:	f023 0304 	bic.w	r3, r3, #4
 8014b7e:	b29a      	uxth	r2, r3
 8014b80:	687b      	ldr	r3, [r7, #4]
 8014b82:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8014b90:	687b      	ldr	r3, [r7, #4]
 8014b92:	2200      	movs	r2, #0
 8014b94:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8014b98:	687b      	ldr	r3, [r7, #4]
 8014b9a:	2200      	movs	r2, #0
 8014b9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8014ba0:	687b      	ldr	r3, [r7, #4]
 8014ba2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8014ba6:	10db      	asrs	r3, r3, #3
 8014ba8:	b21b      	sxth	r3, r3
 8014baa:	b29a      	uxth	r2, r3
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8014bb2:	b29b      	uxth	r3, r3
 8014bb4:	4413      	add	r3, r2
 8014bb6:	b29b      	uxth	r3, r3
 8014bb8:	b21a      	sxth	r2, r3
 8014bba:	687b      	ldr	r3, [r7, #4]
 8014bbc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8014bc0:	4b18      	ldr	r3, [pc, #96]	@ (8014c24 <tcp_receive+0x270>)
 8014bc2:	681b      	ldr	r3, [r3, #0]
 8014bc4:	b29a      	uxth	r2, r3
 8014bc6:	687b      	ldr	r3, [r7, #4]
 8014bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014bca:	b29b      	uxth	r3, r3
 8014bcc:	1ad3      	subs	r3, r2, r3
 8014bce:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8014bd0:	687b      	ldr	r3, [r7, #4]
 8014bd2:	2200      	movs	r2, #0
 8014bd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8014bd8:	4b12      	ldr	r3, [pc, #72]	@ (8014c24 <tcp_receive+0x270>)
 8014bda:	681a      	ldr	r2, [r3, #0]
 8014bdc:	687b      	ldr	r3, [r7, #4]
 8014bde:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8014be0:	687b      	ldr	r3, [r7, #4]
 8014be2:	7d1b      	ldrb	r3, [r3, #20]
 8014be4:	2b03      	cmp	r3, #3
 8014be6:	f240 8097 	bls.w	8014d18 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8014bea:	687b      	ldr	r3, [r7, #4]
 8014bec:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014bf0:	687b      	ldr	r3, [r7, #4]
 8014bf2:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8014bf6:	429a      	cmp	r2, r3
 8014bf8:	d245      	bcs.n	8014c86 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8014bfa:	687b      	ldr	r3, [r7, #4]
 8014bfc:	8b5b      	ldrh	r3, [r3, #26]
 8014bfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014c02:	2b00      	cmp	r3, #0
 8014c04:	d014      	beq.n	8014c30 <tcp_receive+0x27c>
 8014c06:	2301      	movs	r3, #1
 8014c08:	e013      	b.n	8014c32 <tcp_receive+0x27e>
 8014c0a:	bf00      	nop
 8014c0c:	08020634 	.word	0x08020634
 8014c10:	08020964 	.word	0x08020964
 8014c14:	08020680 	.word	0x08020680
 8014c18:	08020980 	.word	0x08020980
 8014c1c:	2000e454 	.word	0x2000e454
 8014c20:	2000e448 	.word	0x2000e448
 8014c24:	2000e44c 	.word	0x2000e44c
 8014c28:	2000e438 	.word	0x2000e438
 8014c2c:	2000e452 	.word	0x2000e452
 8014c30:	2302      	movs	r3, #2
 8014c32:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8014c36:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8014c3a:	b29a      	uxth	r2, r3
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014c40:	fb12 f303 	smulbb	r3, r2, r3
 8014c44:	b29b      	uxth	r3, r3
 8014c46:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8014c48:	4293      	cmp	r3, r2
 8014c4a:	bf28      	it	cs
 8014c4c:	4613      	movcs	r3, r2
 8014c4e:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014c56:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014c58:	4413      	add	r3, r2
 8014c5a:	b29a      	uxth	r2, r3
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014c62:	429a      	cmp	r2, r3
 8014c64:	d309      	bcc.n	8014c7a <tcp_receive+0x2c6>
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014c6c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014c6e:	4413      	add	r3, r2
 8014c70:	b29a      	uxth	r2, r3
 8014c72:	687b      	ldr	r3, [r7, #4]
 8014c74:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8014c78:	e04e      	b.n	8014d18 <tcp_receive+0x364>
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014c80:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8014c84:	e048      	b.n	8014d18 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8014c86:	687b      	ldr	r3, [r7, #4]
 8014c88:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8014c8c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8014c8e:	4413      	add	r3, r2
 8014c90:	b29a      	uxth	r2, r3
 8014c92:	687b      	ldr	r3, [r7, #4]
 8014c94:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014c98:	429a      	cmp	r2, r3
 8014c9a:	d309      	bcc.n	8014cb0 <tcp_receive+0x2fc>
 8014c9c:	687b      	ldr	r3, [r7, #4]
 8014c9e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8014ca2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8014ca4:	4413      	add	r3, r2
 8014ca6:	b29a      	uxth	r2, r3
 8014ca8:	687b      	ldr	r3, [r7, #4]
 8014caa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8014cae:	e004      	b.n	8014cba <tcp_receive+0x306>
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014cb6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8014cba:	687b      	ldr	r3, [r7, #4]
 8014cbc:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014cc6:	429a      	cmp	r2, r3
 8014cc8:	d326      	bcc.n	8014d18 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8014cd0:	687b      	ldr	r3, [r7, #4]
 8014cd2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014cd6:	1ad3      	subs	r3, r2, r3
 8014cd8:	b29a      	uxth	r2, r3
 8014cda:	687b      	ldr	r3, [r7, #4]
 8014cdc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014ce6:	687b      	ldr	r3, [r7, #4]
 8014ce8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014cea:	4413      	add	r3, r2
 8014cec:	b29a      	uxth	r2, r3
 8014cee:	687b      	ldr	r3, [r7, #4]
 8014cf0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014cf4:	429a      	cmp	r2, r3
 8014cf6:	d30a      	bcc.n	8014d0e <tcp_receive+0x35a>
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014cfe:	687b      	ldr	r3, [r7, #4]
 8014d00:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014d02:	4413      	add	r3, r2
 8014d04:	b29a      	uxth	r2, r3
 8014d06:	687b      	ldr	r3, [r7, #4]
 8014d08:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8014d0c:	e004      	b.n	8014d18 <tcp_receive+0x364>
 8014d0e:	687b      	ldr	r3, [r7, #4]
 8014d10:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014d14:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8014d18:	687b      	ldr	r3, [r7, #4]
 8014d1a:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014d20:	4a98      	ldr	r2, [pc, #608]	@ (8014f84 <tcp_receive+0x5d0>)
 8014d22:	6878      	ldr	r0, [r7, #4]
 8014d24:	f7ff fdca 	bl	80148bc <tcp_free_acked_segments>
 8014d28:	4602      	mov	r2, r0
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8014d2e:	687b      	ldr	r3, [r7, #4]
 8014d30:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8014d32:	687b      	ldr	r3, [r7, #4]
 8014d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014d36:	4a94      	ldr	r2, [pc, #592]	@ (8014f88 <tcp_receive+0x5d4>)
 8014d38:	6878      	ldr	r0, [r7, #4]
 8014d3a:	f7ff fdbf 	bl	80148bc <tcp_free_acked_segments>
 8014d3e:	4602      	mov	r2, r0
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014d48:	2b00      	cmp	r3, #0
 8014d4a:	d104      	bne.n	8014d56 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8014d4c:	687b      	ldr	r3, [r7, #4]
 8014d4e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014d52:	861a      	strh	r2, [r3, #48]	@ 0x30
 8014d54:	e002      	b.n	8014d5c <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8014d56:	687b      	ldr	r3, [r7, #4]
 8014d58:	2200      	movs	r2, #0
 8014d5a:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	2200      	movs	r2, #0
 8014d60:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014d66:	2b00      	cmp	r3, #0
 8014d68:	d103      	bne.n	8014d72 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	2200      	movs	r2, #0
 8014d6e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8014d78:	4b84      	ldr	r3, [pc, #528]	@ (8014f8c <tcp_receive+0x5d8>)
 8014d7a:	881b      	ldrh	r3, [r3, #0]
 8014d7c:	4413      	add	r3, r2
 8014d7e:	b29a      	uxth	r2, r3
 8014d80:	687b      	ldr	r3, [r7, #4]
 8014d82:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8014d86:	687b      	ldr	r3, [r7, #4]
 8014d88:	8b5b      	ldrh	r3, [r3, #26]
 8014d8a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014d8e:	2b00      	cmp	r3, #0
 8014d90:	d035      	beq.n	8014dfe <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8014d92:	687b      	ldr	r3, [r7, #4]
 8014d94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014d96:	2b00      	cmp	r3, #0
 8014d98:	d118      	bne.n	8014dcc <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	d00c      	beq.n	8014dbc <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8014da2:	687b      	ldr	r3, [r7, #4]
 8014da4:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014daa:	68db      	ldr	r3, [r3, #12]
 8014dac:	685b      	ldr	r3, [r3, #4]
 8014dae:	4618      	mov	r0, r3
 8014db0:	f7fa fdc8 	bl	800f944 <lwip_htonl>
 8014db4:	4603      	mov	r3, r0
 8014db6:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	dc20      	bgt.n	8014dfe <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8014dbc:	687b      	ldr	r3, [r7, #4]
 8014dbe:	8b5b      	ldrh	r3, [r3, #26]
 8014dc0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8014dc4:	b29a      	uxth	r2, r3
 8014dc6:	687b      	ldr	r3, [r7, #4]
 8014dc8:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014dca:	e018      	b.n	8014dfe <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014dd4:	68db      	ldr	r3, [r3, #12]
 8014dd6:	685b      	ldr	r3, [r3, #4]
 8014dd8:	4618      	mov	r0, r3
 8014dda:	f7fa fdb3 	bl	800f944 <lwip_htonl>
 8014dde:	4603      	mov	r3, r0
 8014de0:	1ae3      	subs	r3, r4, r3
 8014de2:	2b00      	cmp	r3, #0
 8014de4:	dc0b      	bgt.n	8014dfe <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8014de6:	687b      	ldr	r3, [r7, #4]
 8014de8:	8b5b      	ldrh	r3, [r3, #26]
 8014dea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8014dee:	b29a      	uxth	r2, r3
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014df4:	e003      	b.n	8014dfe <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8014df6:	6878      	ldr	r0, [r7, #4]
 8014df8:	f002 fbc8 	bl	801758c <tcp_send_empty_ack>
 8014dfc:	e000      	b.n	8014e00 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014dfe:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8014e00:	687b      	ldr	r3, [r7, #4]
 8014e02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014e04:	2b00      	cmp	r3, #0
 8014e06:	d05b      	beq.n	8014ec0 <tcp_receive+0x50c>
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014e0c:	4b60      	ldr	r3, [pc, #384]	@ (8014f90 <tcp_receive+0x5dc>)
 8014e0e:	681b      	ldr	r3, [r3, #0]
 8014e10:	1ad3      	subs	r3, r2, r3
 8014e12:	2b00      	cmp	r3, #0
 8014e14:	da54      	bge.n	8014ec0 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8014e16:	4b5f      	ldr	r3, [pc, #380]	@ (8014f94 <tcp_receive+0x5e0>)
 8014e18:	681b      	ldr	r3, [r3, #0]
 8014e1a:	b29a      	uxth	r2, r3
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014e20:	b29b      	uxth	r3, r3
 8014e22:	1ad3      	subs	r3, r2, r3
 8014e24:	b29b      	uxth	r3, r3
 8014e26:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8014e2a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8014e2e:	687b      	ldr	r3, [r7, #4]
 8014e30:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8014e34:	10db      	asrs	r3, r3, #3
 8014e36:	b21b      	sxth	r3, r3
 8014e38:	b29b      	uxth	r3, r3
 8014e3a:	1ad3      	subs	r3, r2, r3
 8014e3c:	b29b      	uxth	r3, r3
 8014e3e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8014e42:	687b      	ldr	r3, [r7, #4]
 8014e44:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8014e48:	b29a      	uxth	r2, r3
 8014e4a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8014e4e:	4413      	add	r3, r2
 8014e50:	b29b      	uxth	r3, r3
 8014e52:	b21a      	sxth	r2, r3
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8014e58:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8014e5c:	2b00      	cmp	r3, #0
 8014e5e:	da05      	bge.n	8014e6c <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8014e60:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8014e64:	425b      	negs	r3, r3
 8014e66:	b29b      	uxth	r3, r3
 8014e68:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8014e6c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8014e70:	687b      	ldr	r3, [r7, #4]
 8014e72:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8014e76:	109b      	asrs	r3, r3, #2
 8014e78:	b21b      	sxth	r3, r3
 8014e7a:	b29b      	uxth	r3, r3
 8014e7c:	1ad3      	subs	r3, r2, r3
 8014e7e:	b29b      	uxth	r3, r3
 8014e80:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8014e84:	687b      	ldr	r3, [r7, #4]
 8014e86:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8014e8a:	b29a      	uxth	r2, r3
 8014e8c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8014e90:	4413      	add	r3, r2
 8014e92:	b29b      	uxth	r3, r3
 8014e94:	b21a      	sxth	r2, r3
 8014e96:	687b      	ldr	r3, [r7, #4]
 8014e98:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8014e9a:	687b      	ldr	r3, [r7, #4]
 8014e9c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8014ea0:	10db      	asrs	r3, r3, #3
 8014ea2:	b21b      	sxth	r3, r3
 8014ea4:	b29a      	uxth	r2, r3
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8014eac:	b29b      	uxth	r3, r3
 8014eae:	4413      	add	r3, r2
 8014eb0:	b29b      	uxth	r3, r3
 8014eb2:	b21a      	sxth	r2, r3
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	2200      	movs	r2, #0
 8014ebe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8014ec0:	4b35      	ldr	r3, [pc, #212]	@ (8014f98 <tcp_receive+0x5e4>)
 8014ec2:	881b      	ldrh	r3, [r3, #0]
 8014ec4:	2b00      	cmp	r3, #0
 8014ec6:	f000 84df 	beq.w	8015888 <tcp_receive+0xed4>
 8014eca:	687b      	ldr	r3, [r7, #4]
 8014ecc:	7d1b      	ldrb	r3, [r3, #20]
 8014ece:	2b06      	cmp	r3, #6
 8014ed0:	f200 84da 	bhi.w	8015888 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014ed8:	4b30      	ldr	r3, [pc, #192]	@ (8014f9c <tcp_receive+0x5e8>)
 8014eda:	681b      	ldr	r3, [r3, #0]
 8014edc:	1ad3      	subs	r3, r2, r3
 8014ede:	3b01      	subs	r3, #1
 8014ee0:	2b00      	cmp	r3, #0
 8014ee2:	f2c0 808f 	blt.w	8015004 <tcp_receive+0x650>
 8014ee6:	687b      	ldr	r3, [r7, #4]
 8014ee8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014eea:	4b2b      	ldr	r3, [pc, #172]	@ (8014f98 <tcp_receive+0x5e4>)
 8014eec:	881b      	ldrh	r3, [r3, #0]
 8014eee:	4619      	mov	r1, r3
 8014ef0:	4b2a      	ldr	r3, [pc, #168]	@ (8014f9c <tcp_receive+0x5e8>)
 8014ef2:	681b      	ldr	r3, [r3, #0]
 8014ef4:	440b      	add	r3, r1
 8014ef6:	1ad3      	subs	r3, r2, r3
 8014ef8:	3301      	adds	r3, #1
 8014efa:	2b00      	cmp	r3, #0
 8014efc:	f300 8082 	bgt.w	8015004 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8014f00:	4b27      	ldr	r3, [pc, #156]	@ (8014fa0 <tcp_receive+0x5ec>)
 8014f02:	685b      	ldr	r3, [r3, #4]
 8014f04:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014f0a:	4b24      	ldr	r3, [pc, #144]	@ (8014f9c <tcp_receive+0x5e8>)
 8014f0c:	681b      	ldr	r3, [r3, #0]
 8014f0e:	1ad3      	subs	r3, r2, r3
 8014f10:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8014f12:	4b23      	ldr	r3, [pc, #140]	@ (8014fa0 <tcp_receive+0x5ec>)
 8014f14:	685b      	ldr	r3, [r3, #4]
 8014f16:	2b00      	cmp	r3, #0
 8014f18:	d106      	bne.n	8014f28 <tcp_receive+0x574>
 8014f1a:	4b22      	ldr	r3, [pc, #136]	@ (8014fa4 <tcp_receive+0x5f0>)
 8014f1c:	f240 5294 	movw	r2, #1428	@ 0x594
 8014f20:	4921      	ldr	r1, [pc, #132]	@ (8014fa8 <tcp_receive+0x5f4>)
 8014f22:	4822      	ldr	r0, [pc, #136]	@ (8014fac <tcp_receive+0x5f8>)
 8014f24:	f008 f8a4 	bl	801d070 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8014f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014f2a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8014f2e:	4293      	cmp	r3, r2
 8014f30:	d906      	bls.n	8014f40 <tcp_receive+0x58c>
 8014f32:	4b1c      	ldr	r3, [pc, #112]	@ (8014fa4 <tcp_receive+0x5f0>)
 8014f34:	f240 5295 	movw	r2, #1429	@ 0x595
 8014f38:	491d      	ldr	r1, [pc, #116]	@ (8014fb0 <tcp_receive+0x5fc>)
 8014f3a:	481c      	ldr	r0, [pc, #112]	@ (8014fac <tcp_receive+0x5f8>)
 8014f3c:	f008 f898 	bl	801d070 <iprintf>
      off = (u16_t)off32;
 8014f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014f42:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8014f46:	4b16      	ldr	r3, [pc, #88]	@ (8014fa0 <tcp_receive+0x5ec>)
 8014f48:	685b      	ldr	r3, [r3, #4]
 8014f4a:	891b      	ldrh	r3, [r3, #8]
 8014f4c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014f50:	429a      	cmp	r2, r3
 8014f52:	d906      	bls.n	8014f62 <tcp_receive+0x5ae>
 8014f54:	4b13      	ldr	r3, [pc, #76]	@ (8014fa4 <tcp_receive+0x5f0>)
 8014f56:	f240 5297 	movw	r2, #1431	@ 0x597
 8014f5a:	4916      	ldr	r1, [pc, #88]	@ (8014fb4 <tcp_receive+0x600>)
 8014f5c:	4813      	ldr	r0, [pc, #76]	@ (8014fac <tcp_receive+0x5f8>)
 8014f5e:	f008 f887 	bl	801d070 <iprintf>
      inseg.len -= off;
 8014f62:	4b0f      	ldr	r3, [pc, #60]	@ (8014fa0 <tcp_receive+0x5ec>)
 8014f64:	891a      	ldrh	r2, [r3, #8]
 8014f66:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014f6a:	1ad3      	subs	r3, r2, r3
 8014f6c:	b29a      	uxth	r2, r3
 8014f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8014fa0 <tcp_receive+0x5ec>)
 8014f70:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8014f72:	4b0b      	ldr	r3, [pc, #44]	@ (8014fa0 <tcp_receive+0x5ec>)
 8014f74:	685b      	ldr	r3, [r3, #4]
 8014f76:	891a      	ldrh	r2, [r3, #8]
 8014f78:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014f7c:	1ad3      	subs	r3, r2, r3
 8014f7e:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8014f80:	e02a      	b.n	8014fd8 <tcp_receive+0x624>
 8014f82:	bf00      	nop
 8014f84:	0802099c 	.word	0x0802099c
 8014f88:	080209a4 	.word	0x080209a4
 8014f8c:	2000e450 	.word	0x2000e450
 8014f90:	2000e44c 	.word	0x2000e44c
 8014f94:	2000e410 	.word	0x2000e410
 8014f98:	2000e452 	.word	0x2000e452
 8014f9c:	2000e448 	.word	0x2000e448
 8014fa0:	2000e428 	.word	0x2000e428
 8014fa4:	08020634 	.word	0x08020634
 8014fa8:	080209ac 	.word	0x080209ac
 8014fac:	08020680 	.word	0x08020680
 8014fb0:	080209bc 	.word	0x080209bc
 8014fb4:	080209cc 	.word	0x080209cc
        off -= p->len;
 8014fb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014fba:	895b      	ldrh	r3, [r3, #10]
 8014fbc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014fc0:	1ad3      	subs	r3, r2, r3
 8014fc2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8014fc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014fc8:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8014fca:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8014fcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014fce:	2200      	movs	r2, #0
 8014fd0:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8014fd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014fd4:	681b      	ldr	r3, [r3, #0]
 8014fd6:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8014fd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014fda:	895b      	ldrh	r3, [r3, #10]
 8014fdc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014fe0:	429a      	cmp	r2, r3
 8014fe2:	d8e9      	bhi.n	8014fb8 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8014fe4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014fe8:	4619      	mov	r1, r3
 8014fea:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8014fec:	f7fc f840 	bl	8011070 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8014ff0:	687b      	ldr	r3, [r7, #4]
 8014ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014ff4:	4a90      	ldr	r2, [pc, #576]	@ (8015238 <tcp_receive+0x884>)
 8014ff6:	6013      	str	r3, [r2, #0]
 8014ff8:	4b90      	ldr	r3, [pc, #576]	@ (801523c <tcp_receive+0x888>)
 8014ffa:	68db      	ldr	r3, [r3, #12]
 8014ffc:	4a8e      	ldr	r2, [pc, #568]	@ (8015238 <tcp_receive+0x884>)
 8014ffe:	6812      	ldr	r2, [r2, #0]
 8015000:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8015002:	e00d      	b.n	8015020 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8015004:	4b8c      	ldr	r3, [pc, #560]	@ (8015238 <tcp_receive+0x884>)
 8015006:	681a      	ldr	r2, [r3, #0]
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801500c:	1ad3      	subs	r3, r2, r3
 801500e:	2b00      	cmp	r3, #0
 8015010:	da06      	bge.n	8015020 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8015012:	687b      	ldr	r3, [r7, #4]
 8015014:	8b5b      	ldrh	r3, [r3, #26]
 8015016:	f043 0302 	orr.w	r3, r3, #2
 801501a:	b29a      	uxth	r2, r3
 801501c:	687b      	ldr	r3, [r7, #4]
 801501e:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8015020:	4b85      	ldr	r3, [pc, #532]	@ (8015238 <tcp_receive+0x884>)
 8015022:	681a      	ldr	r2, [r3, #0]
 8015024:	687b      	ldr	r3, [r7, #4]
 8015026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015028:	1ad3      	subs	r3, r2, r3
 801502a:	2b00      	cmp	r3, #0
 801502c:	f2c0 8427 	blt.w	801587e <tcp_receive+0xeca>
 8015030:	4b81      	ldr	r3, [pc, #516]	@ (8015238 <tcp_receive+0x884>)
 8015032:	681a      	ldr	r2, [r3, #0]
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015038:	6879      	ldr	r1, [r7, #4]
 801503a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801503c:	440b      	add	r3, r1
 801503e:	1ad3      	subs	r3, r2, r3
 8015040:	3301      	adds	r3, #1
 8015042:	2b00      	cmp	r3, #0
 8015044:	f300 841b 	bgt.w	801587e <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8015048:	687b      	ldr	r3, [r7, #4]
 801504a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801504c:	4b7a      	ldr	r3, [pc, #488]	@ (8015238 <tcp_receive+0x884>)
 801504e:	681b      	ldr	r3, [r3, #0]
 8015050:	429a      	cmp	r2, r3
 8015052:	f040 8298 	bne.w	8015586 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8015056:	4b79      	ldr	r3, [pc, #484]	@ (801523c <tcp_receive+0x888>)
 8015058:	891c      	ldrh	r4, [r3, #8]
 801505a:	4b78      	ldr	r3, [pc, #480]	@ (801523c <tcp_receive+0x888>)
 801505c:	68db      	ldr	r3, [r3, #12]
 801505e:	899b      	ldrh	r3, [r3, #12]
 8015060:	b29b      	uxth	r3, r3
 8015062:	4618      	mov	r0, r3
 8015064:	f7fa fc58 	bl	800f918 <lwip_htons>
 8015068:	4603      	mov	r3, r0
 801506a:	b2db      	uxtb	r3, r3
 801506c:	f003 0303 	and.w	r3, r3, #3
 8015070:	2b00      	cmp	r3, #0
 8015072:	d001      	beq.n	8015078 <tcp_receive+0x6c4>
 8015074:	2301      	movs	r3, #1
 8015076:	e000      	b.n	801507a <tcp_receive+0x6c6>
 8015078:	2300      	movs	r3, #0
 801507a:	4423      	add	r3, r4
 801507c:	b29a      	uxth	r2, r3
 801507e:	4b70      	ldr	r3, [pc, #448]	@ (8015240 <tcp_receive+0x88c>)
 8015080:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8015082:	687b      	ldr	r3, [r7, #4]
 8015084:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8015086:	4b6e      	ldr	r3, [pc, #440]	@ (8015240 <tcp_receive+0x88c>)
 8015088:	881b      	ldrh	r3, [r3, #0]
 801508a:	429a      	cmp	r2, r3
 801508c:	d274      	bcs.n	8015178 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801508e:	4b6b      	ldr	r3, [pc, #428]	@ (801523c <tcp_receive+0x888>)
 8015090:	68db      	ldr	r3, [r3, #12]
 8015092:	899b      	ldrh	r3, [r3, #12]
 8015094:	b29b      	uxth	r3, r3
 8015096:	4618      	mov	r0, r3
 8015098:	f7fa fc3e 	bl	800f918 <lwip_htons>
 801509c:	4603      	mov	r3, r0
 801509e:	b2db      	uxtb	r3, r3
 80150a0:	f003 0301 	and.w	r3, r3, #1
 80150a4:	2b00      	cmp	r3, #0
 80150a6:	d01e      	beq.n	80150e6 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80150a8:	4b64      	ldr	r3, [pc, #400]	@ (801523c <tcp_receive+0x888>)
 80150aa:	68db      	ldr	r3, [r3, #12]
 80150ac:	899b      	ldrh	r3, [r3, #12]
 80150ae:	b29b      	uxth	r3, r3
 80150b0:	b21b      	sxth	r3, r3
 80150b2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80150b6:	b21c      	sxth	r4, r3
 80150b8:	4b60      	ldr	r3, [pc, #384]	@ (801523c <tcp_receive+0x888>)
 80150ba:	68db      	ldr	r3, [r3, #12]
 80150bc:	899b      	ldrh	r3, [r3, #12]
 80150be:	b29b      	uxth	r3, r3
 80150c0:	4618      	mov	r0, r3
 80150c2:	f7fa fc29 	bl	800f918 <lwip_htons>
 80150c6:	4603      	mov	r3, r0
 80150c8:	b2db      	uxtb	r3, r3
 80150ca:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80150ce:	b29b      	uxth	r3, r3
 80150d0:	4618      	mov	r0, r3
 80150d2:	f7fa fc21 	bl	800f918 <lwip_htons>
 80150d6:	4603      	mov	r3, r0
 80150d8:	b21b      	sxth	r3, r3
 80150da:	4323      	orrs	r3, r4
 80150dc:	b21a      	sxth	r2, r3
 80150de:	4b57      	ldr	r3, [pc, #348]	@ (801523c <tcp_receive+0x888>)
 80150e0:	68db      	ldr	r3, [r3, #12]
 80150e2:	b292      	uxth	r2, r2
 80150e4:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80150e6:	687b      	ldr	r3, [r7, #4]
 80150e8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80150ea:	4b54      	ldr	r3, [pc, #336]	@ (801523c <tcp_receive+0x888>)
 80150ec:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80150ee:	4b53      	ldr	r3, [pc, #332]	@ (801523c <tcp_receive+0x888>)
 80150f0:	68db      	ldr	r3, [r3, #12]
 80150f2:	899b      	ldrh	r3, [r3, #12]
 80150f4:	b29b      	uxth	r3, r3
 80150f6:	4618      	mov	r0, r3
 80150f8:	f7fa fc0e 	bl	800f918 <lwip_htons>
 80150fc:	4603      	mov	r3, r0
 80150fe:	b2db      	uxtb	r3, r3
 8015100:	f003 0302 	and.w	r3, r3, #2
 8015104:	2b00      	cmp	r3, #0
 8015106:	d005      	beq.n	8015114 <tcp_receive+0x760>
            inseg.len -= 1;
 8015108:	4b4c      	ldr	r3, [pc, #304]	@ (801523c <tcp_receive+0x888>)
 801510a:	891b      	ldrh	r3, [r3, #8]
 801510c:	3b01      	subs	r3, #1
 801510e:	b29a      	uxth	r2, r3
 8015110:	4b4a      	ldr	r3, [pc, #296]	@ (801523c <tcp_receive+0x888>)
 8015112:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8015114:	4b49      	ldr	r3, [pc, #292]	@ (801523c <tcp_receive+0x888>)
 8015116:	685b      	ldr	r3, [r3, #4]
 8015118:	4a48      	ldr	r2, [pc, #288]	@ (801523c <tcp_receive+0x888>)
 801511a:	8912      	ldrh	r2, [r2, #8]
 801511c:	4611      	mov	r1, r2
 801511e:	4618      	mov	r0, r3
 8015120:	f7fb fea6 	bl	8010e70 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8015124:	4b45      	ldr	r3, [pc, #276]	@ (801523c <tcp_receive+0x888>)
 8015126:	891c      	ldrh	r4, [r3, #8]
 8015128:	4b44      	ldr	r3, [pc, #272]	@ (801523c <tcp_receive+0x888>)
 801512a:	68db      	ldr	r3, [r3, #12]
 801512c:	899b      	ldrh	r3, [r3, #12]
 801512e:	b29b      	uxth	r3, r3
 8015130:	4618      	mov	r0, r3
 8015132:	f7fa fbf1 	bl	800f918 <lwip_htons>
 8015136:	4603      	mov	r3, r0
 8015138:	b2db      	uxtb	r3, r3
 801513a:	f003 0303 	and.w	r3, r3, #3
 801513e:	2b00      	cmp	r3, #0
 8015140:	d001      	beq.n	8015146 <tcp_receive+0x792>
 8015142:	2301      	movs	r3, #1
 8015144:	e000      	b.n	8015148 <tcp_receive+0x794>
 8015146:	2300      	movs	r3, #0
 8015148:	4423      	add	r3, r4
 801514a:	b29a      	uxth	r2, r3
 801514c:	4b3c      	ldr	r3, [pc, #240]	@ (8015240 <tcp_receive+0x88c>)
 801514e:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8015150:	4b3b      	ldr	r3, [pc, #236]	@ (8015240 <tcp_receive+0x88c>)
 8015152:	881b      	ldrh	r3, [r3, #0]
 8015154:	461a      	mov	r2, r3
 8015156:	4b38      	ldr	r3, [pc, #224]	@ (8015238 <tcp_receive+0x884>)
 8015158:	681b      	ldr	r3, [r3, #0]
 801515a:	441a      	add	r2, r3
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015160:	6879      	ldr	r1, [r7, #4]
 8015162:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8015164:	440b      	add	r3, r1
 8015166:	429a      	cmp	r2, r3
 8015168:	d006      	beq.n	8015178 <tcp_receive+0x7c4>
 801516a:	4b36      	ldr	r3, [pc, #216]	@ (8015244 <tcp_receive+0x890>)
 801516c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8015170:	4935      	ldr	r1, [pc, #212]	@ (8015248 <tcp_receive+0x894>)
 8015172:	4836      	ldr	r0, [pc, #216]	@ (801524c <tcp_receive+0x898>)
 8015174:	f007 ff7c 	bl	801d070 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8015178:	687b      	ldr	r3, [r7, #4]
 801517a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801517c:	2b00      	cmp	r3, #0
 801517e:	f000 80e6 	beq.w	801534e <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8015182:	4b2e      	ldr	r3, [pc, #184]	@ (801523c <tcp_receive+0x888>)
 8015184:	68db      	ldr	r3, [r3, #12]
 8015186:	899b      	ldrh	r3, [r3, #12]
 8015188:	b29b      	uxth	r3, r3
 801518a:	4618      	mov	r0, r3
 801518c:	f7fa fbc4 	bl	800f918 <lwip_htons>
 8015190:	4603      	mov	r3, r0
 8015192:	b2db      	uxtb	r3, r3
 8015194:	f003 0301 	and.w	r3, r3, #1
 8015198:	2b00      	cmp	r3, #0
 801519a:	d010      	beq.n	80151be <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801519c:	e00a      	b.n	80151b4 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801519e:	687b      	ldr	r3, [r7, #4]
 80151a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80151a2:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80151a4:	687b      	ldr	r3, [r7, #4]
 80151a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80151a8:	681a      	ldr	r2, [r3, #0]
 80151aa:	687b      	ldr	r3, [r7, #4]
 80151ac:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 80151ae:	68f8      	ldr	r0, [r7, #12]
 80151b0:	f7fd fcc5 	bl	8012b3e <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80151b4:	687b      	ldr	r3, [r7, #4]
 80151b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80151b8:	2b00      	cmp	r3, #0
 80151ba:	d1f0      	bne.n	801519e <tcp_receive+0x7ea>
 80151bc:	e0c7      	b.n	801534e <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80151be:	687b      	ldr	r3, [r7, #4]
 80151c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80151c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80151c4:	e051      	b.n	801526a <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80151c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80151c8:	68db      	ldr	r3, [r3, #12]
 80151ca:	899b      	ldrh	r3, [r3, #12]
 80151cc:	b29b      	uxth	r3, r3
 80151ce:	4618      	mov	r0, r3
 80151d0:	f7fa fba2 	bl	800f918 <lwip_htons>
 80151d4:	4603      	mov	r3, r0
 80151d6:	b2db      	uxtb	r3, r3
 80151d8:	f003 0301 	and.w	r3, r3, #1
 80151dc:	2b00      	cmp	r3, #0
 80151de:	d03c      	beq.n	801525a <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 80151e0:	4b16      	ldr	r3, [pc, #88]	@ (801523c <tcp_receive+0x888>)
 80151e2:	68db      	ldr	r3, [r3, #12]
 80151e4:	899b      	ldrh	r3, [r3, #12]
 80151e6:	b29b      	uxth	r3, r3
 80151e8:	4618      	mov	r0, r3
 80151ea:	f7fa fb95 	bl	800f918 <lwip_htons>
 80151ee:	4603      	mov	r3, r0
 80151f0:	b2db      	uxtb	r3, r3
 80151f2:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80151f6:	2b00      	cmp	r3, #0
 80151f8:	d12f      	bne.n	801525a <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 80151fa:	4b10      	ldr	r3, [pc, #64]	@ (801523c <tcp_receive+0x888>)
 80151fc:	68db      	ldr	r3, [r3, #12]
 80151fe:	899b      	ldrh	r3, [r3, #12]
 8015200:	b29c      	uxth	r4, r3
 8015202:	2001      	movs	r0, #1
 8015204:	f7fa fb88 	bl	800f918 <lwip_htons>
 8015208:	4603      	mov	r3, r0
 801520a:	461a      	mov	r2, r3
 801520c:	4b0b      	ldr	r3, [pc, #44]	@ (801523c <tcp_receive+0x888>)
 801520e:	68db      	ldr	r3, [r3, #12]
 8015210:	4322      	orrs	r2, r4
 8015212:	b292      	uxth	r2, r2
 8015214:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8015216:	4b09      	ldr	r3, [pc, #36]	@ (801523c <tcp_receive+0x888>)
 8015218:	891c      	ldrh	r4, [r3, #8]
 801521a:	4b08      	ldr	r3, [pc, #32]	@ (801523c <tcp_receive+0x888>)
 801521c:	68db      	ldr	r3, [r3, #12]
 801521e:	899b      	ldrh	r3, [r3, #12]
 8015220:	b29b      	uxth	r3, r3
 8015222:	4618      	mov	r0, r3
 8015224:	f7fa fb78 	bl	800f918 <lwip_htons>
 8015228:	4603      	mov	r3, r0
 801522a:	b2db      	uxtb	r3, r3
 801522c:	f003 0303 	and.w	r3, r3, #3
 8015230:	2b00      	cmp	r3, #0
 8015232:	d00d      	beq.n	8015250 <tcp_receive+0x89c>
 8015234:	2301      	movs	r3, #1
 8015236:	e00c      	b.n	8015252 <tcp_receive+0x89e>
 8015238:	2000e448 	.word	0x2000e448
 801523c:	2000e428 	.word	0x2000e428
 8015240:	2000e452 	.word	0x2000e452
 8015244:	08020634 	.word	0x08020634
 8015248:	080209dc 	.word	0x080209dc
 801524c:	08020680 	.word	0x08020680
 8015250:	2300      	movs	r3, #0
 8015252:	4423      	add	r3, r4
 8015254:	b29a      	uxth	r2, r3
 8015256:	4b98      	ldr	r3, [pc, #608]	@ (80154b8 <tcp_receive+0xb04>)
 8015258:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801525a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801525c:	613b      	str	r3, [r7, #16]
              next = next->next;
 801525e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015260:	681b      	ldr	r3, [r3, #0]
 8015262:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8015264:	6938      	ldr	r0, [r7, #16]
 8015266:	f7fd fc6a 	bl	8012b3e <tcp_seg_free>
            while (next &&
 801526a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801526c:	2b00      	cmp	r3, #0
 801526e:	d00e      	beq.n	801528e <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8015270:	4b91      	ldr	r3, [pc, #580]	@ (80154b8 <tcp_receive+0xb04>)
 8015272:	881b      	ldrh	r3, [r3, #0]
 8015274:	461a      	mov	r2, r3
 8015276:	4b91      	ldr	r3, [pc, #580]	@ (80154bc <tcp_receive+0xb08>)
 8015278:	681b      	ldr	r3, [r3, #0]
 801527a:	441a      	add	r2, r3
 801527c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801527e:	68db      	ldr	r3, [r3, #12]
 8015280:	685b      	ldr	r3, [r3, #4]
 8015282:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015284:	8909      	ldrh	r1, [r1, #8]
 8015286:	440b      	add	r3, r1
 8015288:	1ad3      	subs	r3, r2, r3
            while (next &&
 801528a:	2b00      	cmp	r3, #0
 801528c:	da9b      	bge.n	80151c6 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801528e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015290:	2b00      	cmp	r3, #0
 8015292:	d059      	beq.n	8015348 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8015294:	4b88      	ldr	r3, [pc, #544]	@ (80154b8 <tcp_receive+0xb04>)
 8015296:	881b      	ldrh	r3, [r3, #0]
 8015298:	461a      	mov	r2, r3
 801529a:	4b88      	ldr	r3, [pc, #544]	@ (80154bc <tcp_receive+0xb08>)
 801529c:	681b      	ldr	r3, [r3, #0]
 801529e:	441a      	add	r2, r3
 80152a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80152a2:	68db      	ldr	r3, [r3, #12]
 80152a4:	685b      	ldr	r3, [r3, #4]
 80152a6:	1ad3      	subs	r3, r2, r3
            if (next &&
 80152a8:	2b00      	cmp	r3, #0
 80152aa:	dd4d      	ble.n	8015348 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80152ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80152ae:	68db      	ldr	r3, [r3, #12]
 80152b0:	685b      	ldr	r3, [r3, #4]
 80152b2:	b29a      	uxth	r2, r3
 80152b4:	4b81      	ldr	r3, [pc, #516]	@ (80154bc <tcp_receive+0xb08>)
 80152b6:	681b      	ldr	r3, [r3, #0]
 80152b8:	b29b      	uxth	r3, r3
 80152ba:	1ad3      	subs	r3, r2, r3
 80152bc:	b29a      	uxth	r2, r3
 80152be:	4b80      	ldr	r3, [pc, #512]	@ (80154c0 <tcp_receive+0xb0c>)
 80152c0:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80152c2:	4b7f      	ldr	r3, [pc, #508]	@ (80154c0 <tcp_receive+0xb0c>)
 80152c4:	68db      	ldr	r3, [r3, #12]
 80152c6:	899b      	ldrh	r3, [r3, #12]
 80152c8:	b29b      	uxth	r3, r3
 80152ca:	4618      	mov	r0, r3
 80152cc:	f7fa fb24 	bl	800f918 <lwip_htons>
 80152d0:	4603      	mov	r3, r0
 80152d2:	b2db      	uxtb	r3, r3
 80152d4:	f003 0302 	and.w	r3, r3, #2
 80152d8:	2b00      	cmp	r3, #0
 80152da:	d005      	beq.n	80152e8 <tcp_receive+0x934>
                inseg.len -= 1;
 80152dc:	4b78      	ldr	r3, [pc, #480]	@ (80154c0 <tcp_receive+0xb0c>)
 80152de:	891b      	ldrh	r3, [r3, #8]
 80152e0:	3b01      	subs	r3, #1
 80152e2:	b29a      	uxth	r2, r3
 80152e4:	4b76      	ldr	r3, [pc, #472]	@ (80154c0 <tcp_receive+0xb0c>)
 80152e6:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 80152e8:	4b75      	ldr	r3, [pc, #468]	@ (80154c0 <tcp_receive+0xb0c>)
 80152ea:	685b      	ldr	r3, [r3, #4]
 80152ec:	4a74      	ldr	r2, [pc, #464]	@ (80154c0 <tcp_receive+0xb0c>)
 80152ee:	8912      	ldrh	r2, [r2, #8]
 80152f0:	4611      	mov	r1, r2
 80152f2:	4618      	mov	r0, r3
 80152f4:	f7fb fdbc 	bl	8010e70 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80152f8:	4b71      	ldr	r3, [pc, #452]	@ (80154c0 <tcp_receive+0xb0c>)
 80152fa:	891c      	ldrh	r4, [r3, #8]
 80152fc:	4b70      	ldr	r3, [pc, #448]	@ (80154c0 <tcp_receive+0xb0c>)
 80152fe:	68db      	ldr	r3, [r3, #12]
 8015300:	899b      	ldrh	r3, [r3, #12]
 8015302:	b29b      	uxth	r3, r3
 8015304:	4618      	mov	r0, r3
 8015306:	f7fa fb07 	bl	800f918 <lwip_htons>
 801530a:	4603      	mov	r3, r0
 801530c:	b2db      	uxtb	r3, r3
 801530e:	f003 0303 	and.w	r3, r3, #3
 8015312:	2b00      	cmp	r3, #0
 8015314:	d001      	beq.n	801531a <tcp_receive+0x966>
 8015316:	2301      	movs	r3, #1
 8015318:	e000      	b.n	801531c <tcp_receive+0x968>
 801531a:	2300      	movs	r3, #0
 801531c:	4423      	add	r3, r4
 801531e:	b29a      	uxth	r2, r3
 8015320:	4b65      	ldr	r3, [pc, #404]	@ (80154b8 <tcp_receive+0xb04>)
 8015322:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8015324:	4b64      	ldr	r3, [pc, #400]	@ (80154b8 <tcp_receive+0xb04>)
 8015326:	881b      	ldrh	r3, [r3, #0]
 8015328:	461a      	mov	r2, r3
 801532a:	4b64      	ldr	r3, [pc, #400]	@ (80154bc <tcp_receive+0xb08>)
 801532c:	681b      	ldr	r3, [r3, #0]
 801532e:	441a      	add	r2, r3
 8015330:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015332:	68db      	ldr	r3, [r3, #12]
 8015334:	685b      	ldr	r3, [r3, #4]
 8015336:	429a      	cmp	r2, r3
 8015338:	d006      	beq.n	8015348 <tcp_receive+0x994>
 801533a:	4b62      	ldr	r3, [pc, #392]	@ (80154c4 <tcp_receive+0xb10>)
 801533c:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8015340:	4961      	ldr	r1, [pc, #388]	@ (80154c8 <tcp_receive+0xb14>)
 8015342:	4862      	ldr	r0, [pc, #392]	@ (80154cc <tcp_receive+0xb18>)
 8015344:	f007 fe94 	bl	801d070 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8015348:	687b      	ldr	r3, [r7, #4]
 801534a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801534c:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801534e:	4b5a      	ldr	r3, [pc, #360]	@ (80154b8 <tcp_receive+0xb04>)
 8015350:	881b      	ldrh	r3, [r3, #0]
 8015352:	461a      	mov	r2, r3
 8015354:	4b59      	ldr	r3, [pc, #356]	@ (80154bc <tcp_receive+0xb08>)
 8015356:	681b      	ldr	r3, [r3, #0]
 8015358:	441a      	add	r2, r3
 801535a:	687b      	ldr	r3, [r7, #4]
 801535c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801535e:	687b      	ldr	r3, [r7, #4]
 8015360:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8015362:	4b55      	ldr	r3, [pc, #340]	@ (80154b8 <tcp_receive+0xb04>)
 8015364:	881b      	ldrh	r3, [r3, #0]
 8015366:	429a      	cmp	r2, r3
 8015368:	d206      	bcs.n	8015378 <tcp_receive+0x9c4>
 801536a:	4b56      	ldr	r3, [pc, #344]	@ (80154c4 <tcp_receive+0xb10>)
 801536c:	f240 6207 	movw	r2, #1543	@ 0x607
 8015370:	4957      	ldr	r1, [pc, #348]	@ (80154d0 <tcp_receive+0xb1c>)
 8015372:	4856      	ldr	r0, [pc, #344]	@ (80154cc <tcp_receive+0xb18>)
 8015374:	f007 fe7c 	bl	801d070 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8015378:	687b      	ldr	r3, [r7, #4]
 801537a:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801537c:	4b4e      	ldr	r3, [pc, #312]	@ (80154b8 <tcp_receive+0xb04>)
 801537e:	881b      	ldrh	r3, [r3, #0]
 8015380:	1ad3      	subs	r3, r2, r3
 8015382:	b29a      	uxth	r2, r3
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8015388:	6878      	ldr	r0, [r7, #4]
 801538a:	f7fc feb1 	bl	80120f0 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801538e:	4b4c      	ldr	r3, [pc, #304]	@ (80154c0 <tcp_receive+0xb0c>)
 8015390:	685b      	ldr	r3, [r3, #4]
 8015392:	891b      	ldrh	r3, [r3, #8]
 8015394:	2b00      	cmp	r3, #0
 8015396:	d006      	beq.n	80153a6 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8015398:	4b49      	ldr	r3, [pc, #292]	@ (80154c0 <tcp_receive+0xb0c>)
 801539a:	685b      	ldr	r3, [r3, #4]
 801539c:	4a4d      	ldr	r2, [pc, #308]	@ (80154d4 <tcp_receive+0xb20>)
 801539e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80153a0:	4b47      	ldr	r3, [pc, #284]	@ (80154c0 <tcp_receive+0xb0c>)
 80153a2:	2200      	movs	r2, #0
 80153a4:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80153a6:	4b46      	ldr	r3, [pc, #280]	@ (80154c0 <tcp_receive+0xb0c>)
 80153a8:	68db      	ldr	r3, [r3, #12]
 80153aa:	899b      	ldrh	r3, [r3, #12]
 80153ac:	b29b      	uxth	r3, r3
 80153ae:	4618      	mov	r0, r3
 80153b0:	f7fa fab2 	bl	800f918 <lwip_htons>
 80153b4:	4603      	mov	r3, r0
 80153b6:	b2db      	uxtb	r3, r3
 80153b8:	f003 0301 	and.w	r3, r3, #1
 80153bc:	2b00      	cmp	r3, #0
 80153be:	f000 80b8 	beq.w	8015532 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80153c2:	4b45      	ldr	r3, [pc, #276]	@ (80154d8 <tcp_receive+0xb24>)
 80153c4:	781b      	ldrb	r3, [r3, #0]
 80153c6:	f043 0320 	orr.w	r3, r3, #32
 80153ca:	b2da      	uxtb	r2, r3
 80153cc:	4b42      	ldr	r3, [pc, #264]	@ (80154d8 <tcp_receive+0xb24>)
 80153ce:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80153d0:	e0af      	b.n	8015532 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80153d2:	687b      	ldr	r3, [r7, #4]
 80153d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80153d6:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80153d8:	687b      	ldr	r3, [r7, #4]
 80153da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80153dc:	68db      	ldr	r3, [r3, #12]
 80153de:	685b      	ldr	r3, [r3, #4]
 80153e0:	4a36      	ldr	r2, [pc, #216]	@ (80154bc <tcp_receive+0xb08>)
 80153e2:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80153e4:	68bb      	ldr	r3, [r7, #8]
 80153e6:	891b      	ldrh	r3, [r3, #8]
 80153e8:	461c      	mov	r4, r3
 80153ea:	68bb      	ldr	r3, [r7, #8]
 80153ec:	68db      	ldr	r3, [r3, #12]
 80153ee:	899b      	ldrh	r3, [r3, #12]
 80153f0:	b29b      	uxth	r3, r3
 80153f2:	4618      	mov	r0, r3
 80153f4:	f7fa fa90 	bl	800f918 <lwip_htons>
 80153f8:	4603      	mov	r3, r0
 80153fa:	b2db      	uxtb	r3, r3
 80153fc:	f003 0303 	and.w	r3, r3, #3
 8015400:	2b00      	cmp	r3, #0
 8015402:	d001      	beq.n	8015408 <tcp_receive+0xa54>
 8015404:	2301      	movs	r3, #1
 8015406:	e000      	b.n	801540a <tcp_receive+0xa56>
 8015408:	2300      	movs	r3, #0
 801540a:	191a      	adds	r2, r3, r4
 801540c:	687b      	ldr	r3, [r7, #4]
 801540e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015410:	441a      	add	r2, r3
 8015412:	687b      	ldr	r3, [r7, #4]
 8015414:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8015416:	687b      	ldr	r3, [r7, #4]
 8015418:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801541a:	461c      	mov	r4, r3
 801541c:	68bb      	ldr	r3, [r7, #8]
 801541e:	891b      	ldrh	r3, [r3, #8]
 8015420:	461d      	mov	r5, r3
 8015422:	68bb      	ldr	r3, [r7, #8]
 8015424:	68db      	ldr	r3, [r3, #12]
 8015426:	899b      	ldrh	r3, [r3, #12]
 8015428:	b29b      	uxth	r3, r3
 801542a:	4618      	mov	r0, r3
 801542c:	f7fa fa74 	bl	800f918 <lwip_htons>
 8015430:	4603      	mov	r3, r0
 8015432:	b2db      	uxtb	r3, r3
 8015434:	f003 0303 	and.w	r3, r3, #3
 8015438:	2b00      	cmp	r3, #0
 801543a:	d001      	beq.n	8015440 <tcp_receive+0xa8c>
 801543c:	2301      	movs	r3, #1
 801543e:	e000      	b.n	8015442 <tcp_receive+0xa8e>
 8015440:	2300      	movs	r3, #0
 8015442:	442b      	add	r3, r5
 8015444:	429c      	cmp	r4, r3
 8015446:	d206      	bcs.n	8015456 <tcp_receive+0xaa2>
 8015448:	4b1e      	ldr	r3, [pc, #120]	@ (80154c4 <tcp_receive+0xb10>)
 801544a:	f240 622b 	movw	r2, #1579	@ 0x62b
 801544e:	4923      	ldr	r1, [pc, #140]	@ (80154dc <tcp_receive+0xb28>)
 8015450:	481e      	ldr	r0, [pc, #120]	@ (80154cc <tcp_receive+0xb18>)
 8015452:	f007 fe0d 	bl	801d070 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8015456:	68bb      	ldr	r3, [r7, #8]
 8015458:	891b      	ldrh	r3, [r3, #8]
 801545a:	461c      	mov	r4, r3
 801545c:	68bb      	ldr	r3, [r7, #8]
 801545e:	68db      	ldr	r3, [r3, #12]
 8015460:	899b      	ldrh	r3, [r3, #12]
 8015462:	b29b      	uxth	r3, r3
 8015464:	4618      	mov	r0, r3
 8015466:	f7fa fa57 	bl	800f918 <lwip_htons>
 801546a:	4603      	mov	r3, r0
 801546c:	b2db      	uxtb	r3, r3
 801546e:	f003 0303 	and.w	r3, r3, #3
 8015472:	2b00      	cmp	r3, #0
 8015474:	d001      	beq.n	801547a <tcp_receive+0xac6>
 8015476:	2301      	movs	r3, #1
 8015478:	e000      	b.n	801547c <tcp_receive+0xac8>
 801547a:	2300      	movs	r3, #0
 801547c:	1919      	adds	r1, r3, r4
 801547e:	687b      	ldr	r3, [r7, #4]
 8015480:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8015482:	b28b      	uxth	r3, r1
 8015484:	1ad3      	subs	r3, r2, r3
 8015486:	b29a      	uxth	r2, r3
 8015488:	687b      	ldr	r3, [r7, #4]
 801548a:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 801548c:	6878      	ldr	r0, [r7, #4]
 801548e:	f7fc fe2f 	bl	80120f0 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8015492:	68bb      	ldr	r3, [r7, #8]
 8015494:	685b      	ldr	r3, [r3, #4]
 8015496:	891b      	ldrh	r3, [r3, #8]
 8015498:	2b00      	cmp	r3, #0
 801549a:	d028      	beq.n	80154ee <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 801549c:	4b0d      	ldr	r3, [pc, #52]	@ (80154d4 <tcp_receive+0xb20>)
 801549e:	681b      	ldr	r3, [r3, #0]
 80154a0:	2b00      	cmp	r3, #0
 80154a2:	d01d      	beq.n	80154e0 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80154a4:	4b0b      	ldr	r3, [pc, #44]	@ (80154d4 <tcp_receive+0xb20>)
 80154a6:	681a      	ldr	r2, [r3, #0]
 80154a8:	68bb      	ldr	r3, [r7, #8]
 80154aa:	685b      	ldr	r3, [r3, #4]
 80154ac:	4619      	mov	r1, r3
 80154ae:	4610      	mov	r0, r2
 80154b0:	f7fb ff64 	bl	801137c <pbuf_cat>
 80154b4:	e018      	b.n	80154e8 <tcp_receive+0xb34>
 80154b6:	bf00      	nop
 80154b8:	2000e452 	.word	0x2000e452
 80154bc:	2000e448 	.word	0x2000e448
 80154c0:	2000e428 	.word	0x2000e428
 80154c4:	08020634 	.word	0x08020634
 80154c8:	08020a14 	.word	0x08020a14
 80154cc:	08020680 	.word	0x08020680
 80154d0:	08020a50 	.word	0x08020a50
 80154d4:	2000e458 	.word	0x2000e458
 80154d8:	2000e455 	.word	0x2000e455
 80154dc:	08020a70 	.word	0x08020a70
            } else {
              recv_data = cseg->p;
 80154e0:	68bb      	ldr	r3, [r7, #8]
 80154e2:	685b      	ldr	r3, [r3, #4]
 80154e4:	4a70      	ldr	r2, [pc, #448]	@ (80156a8 <tcp_receive+0xcf4>)
 80154e6:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80154e8:	68bb      	ldr	r3, [r7, #8]
 80154ea:	2200      	movs	r2, #0
 80154ec:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80154ee:	68bb      	ldr	r3, [r7, #8]
 80154f0:	68db      	ldr	r3, [r3, #12]
 80154f2:	899b      	ldrh	r3, [r3, #12]
 80154f4:	b29b      	uxth	r3, r3
 80154f6:	4618      	mov	r0, r3
 80154f8:	f7fa fa0e 	bl	800f918 <lwip_htons>
 80154fc:	4603      	mov	r3, r0
 80154fe:	b2db      	uxtb	r3, r3
 8015500:	f003 0301 	and.w	r3, r3, #1
 8015504:	2b00      	cmp	r3, #0
 8015506:	d00d      	beq.n	8015524 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8015508:	4b68      	ldr	r3, [pc, #416]	@ (80156ac <tcp_receive+0xcf8>)
 801550a:	781b      	ldrb	r3, [r3, #0]
 801550c:	f043 0320 	orr.w	r3, r3, #32
 8015510:	b2da      	uxtb	r2, r3
 8015512:	4b66      	ldr	r3, [pc, #408]	@ (80156ac <tcp_receive+0xcf8>)
 8015514:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8015516:	687b      	ldr	r3, [r7, #4]
 8015518:	7d1b      	ldrb	r3, [r3, #20]
 801551a:	2b04      	cmp	r3, #4
 801551c:	d102      	bne.n	8015524 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 801551e:	687b      	ldr	r3, [r7, #4]
 8015520:	2207      	movs	r2, #7
 8015522:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8015524:	68bb      	ldr	r3, [r7, #8]
 8015526:	681a      	ldr	r2, [r3, #0]
 8015528:	687b      	ldr	r3, [r7, #4]
 801552a:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 801552c:	68b8      	ldr	r0, [r7, #8]
 801552e:	f7fd fb06 	bl	8012b3e <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8015532:	687b      	ldr	r3, [r7, #4]
 8015534:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015536:	2b00      	cmp	r3, #0
 8015538:	d008      	beq.n	801554c <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801553a:	687b      	ldr	r3, [r7, #4]
 801553c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801553e:	68db      	ldr	r3, [r3, #12]
 8015540:	685a      	ldr	r2, [r3, #4]
 8015542:	687b      	ldr	r3, [r7, #4]
 8015544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 8015546:	429a      	cmp	r2, r3
 8015548:	f43f af43 	beq.w	80153d2 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	8b5b      	ldrh	r3, [r3, #26]
 8015550:	f003 0301 	and.w	r3, r3, #1
 8015554:	2b00      	cmp	r3, #0
 8015556:	d00e      	beq.n	8015576 <tcp_receive+0xbc2>
 8015558:	687b      	ldr	r3, [r7, #4]
 801555a:	8b5b      	ldrh	r3, [r3, #26]
 801555c:	f023 0301 	bic.w	r3, r3, #1
 8015560:	b29a      	uxth	r2, r3
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	835a      	strh	r2, [r3, #26]
 8015566:	687b      	ldr	r3, [r7, #4]
 8015568:	8b5b      	ldrh	r3, [r3, #26]
 801556a:	f043 0302 	orr.w	r3, r3, #2
 801556e:	b29a      	uxth	r2, r3
 8015570:	687b      	ldr	r3, [r7, #4]
 8015572:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8015574:	e187      	b.n	8015886 <tcp_receive+0xed2>
        tcp_ack(pcb);
 8015576:	687b      	ldr	r3, [r7, #4]
 8015578:	8b5b      	ldrh	r3, [r3, #26]
 801557a:	f043 0301 	orr.w	r3, r3, #1
 801557e:	b29a      	uxth	r2, r3
 8015580:	687b      	ldr	r3, [r7, #4]
 8015582:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8015584:	e17f      	b.n	8015886 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801558a:	2b00      	cmp	r3, #0
 801558c:	d106      	bne.n	801559c <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801558e:	4848      	ldr	r0, [pc, #288]	@ (80156b0 <tcp_receive+0xcfc>)
 8015590:	f7fd faee 	bl	8012b70 <tcp_seg_copy>
 8015594:	4602      	mov	r2, r0
 8015596:	687b      	ldr	r3, [r7, #4]
 8015598:	675a      	str	r2, [r3, #116]	@ 0x74
 801559a:	e16c      	b.n	8015876 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 801559c:	2300      	movs	r3, #0
 801559e:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80155a0:	687b      	ldr	r3, [r7, #4]
 80155a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80155a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80155a6:	e156      	b.n	8015856 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 80155a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80155aa:	68db      	ldr	r3, [r3, #12]
 80155ac:	685a      	ldr	r2, [r3, #4]
 80155ae:	4b41      	ldr	r3, [pc, #260]	@ (80156b4 <tcp_receive+0xd00>)
 80155b0:	681b      	ldr	r3, [r3, #0]
 80155b2:	429a      	cmp	r2, r3
 80155b4:	d11d      	bne.n	80155f2 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80155b6:	4b3e      	ldr	r3, [pc, #248]	@ (80156b0 <tcp_receive+0xcfc>)
 80155b8:	891a      	ldrh	r2, [r3, #8]
 80155ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80155bc:	891b      	ldrh	r3, [r3, #8]
 80155be:	429a      	cmp	r2, r3
 80155c0:	f240 814e 	bls.w	8015860 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80155c4:	483a      	ldr	r0, [pc, #232]	@ (80156b0 <tcp_receive+0xcfc>)
 80155c6:	f7fd fad3 	bl	8012b70 <tcp_seg_copy>
 80155ca:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 80155cc:	697b      	ldr	r3, [r7, #20]
 80155ce:	2b00      	cmp	r3, #0
 80155d0:	f000 8148 	beq.w	8015864 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 80155d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	d003      	beq.n	80155e2 <tcp_receive+0xc2e>
                    prev->next = cseg;
 80155da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80155dc:	697a      	ldr	r2, [r7, #20]
 80155de:	601a      	str	r2, [r3, #0]
 80155e0:	e002      	b.n	80155e8 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 80155e2:	687b      	ldr	r3, [r7, #4]
 80155e4:	697a      	ldr	r2, [r7, #20]
 80155e6:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 80155e8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80155ea:	6978      	ldr	r0, [r7, #20]
 80155ec:	f7ff f8de 	bl	80147ac <tcp_oos_insert_segment>
                }
                break;
 80155f0:	e138      	b.n	8015864 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80155f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80155f4:	2b00      	cmp	r3, #0
 80155f6:	d117      	bne.n	8015628 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80155f8:	4b2e      	ldr	r3, [pc, #184]	@ (80156b4 <tcp_receive+0xd00>)
 80155fa:	681a      	ldr	r2, [r3, #0]
 80155fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80155fe:	68db      	ldr	r3, [r3, #12]
 8015600:	685b      	ldr	r3, [r3, #4]
 8015602:	1ad3      	subs	r3, r2, r3
 8015604:	2b00      	cmp	r3, #0
 8015606:	da57      	bge.n	80156b8 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8015608:	4829      	ldr	r0, [pc, #164]	@ (80156b0 <tcp_receive+0xcfc>)
 801560a:	f7fd fab1 	bl	8012b70 <tcp_seg_copy>
 801560e:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8015610:	69bb      	ldr	r3, [r7, #24]
 8015612:	2b00      	cmp	r3, #0
 8015614:	f000 8128 	beq.w	8015868 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8015618:	687b      	ldr	r3, [r7, #4]
 801561a:	69ba      	ldr	r2, [r7, #24]
 801561c:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 801561e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8015620:	69b8      	ldr	r0, [r7, #24]
 8015622:	f7ff f8c3 	bl	80147ac <tcp_oos_insert_segment>
                  }
                  break;
 8015626:	e11f      	b.n	8015868 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8015628:	4b22      	ldr	r3, [pc, #136]	@ (80156b4 <tcp_receive+0xd00>)
 801562a:	681a      	ldr	r2, [r3, #0]
 801562c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801562e:	68db      	ldr	r3, [r3, #12]
 8015630:	685b      	ldr	r3, [r3, #4]
 8015632:	1ad3      	subs	r3, r2, r3
 8015634:	3b01      	subs	r3, #1
 8015636:	2b00      	cmp	r3, #0
 8015638:	db3e      	blt.n	80156b8 <tcp_receive+0xd04>
 801563a:	4b1e      	ldr	r3, [pc, #120]	@ (80156b4 <tcp_receive+0xd00>)
 801563c:	681a      	ldr	r2, [r3, #0]
 801563e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015640:	68db      	ldr	r3, [r3, #12]
 8015642:	685b      	ldr	r3, [r3, #4]
 8015644:	1ad3      	subs	r3, r2, r3
 8015646:	3301      	adds	r3, #1
 8015648:	2b00      	cmp	r3, #0
 801564a:	dc35      	bgt.n	80156b8 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801564c:	4818      	ldr	r0, [pc, #96]	@ (80156b0 <tcp_receive+0xcfc>)
 801564e:	f7fd fa8f 	bl	8012b70 <tcp_seg_copy>
 8015652:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8015654:	69fb      	ldr	r3, [r7, #28]
 8015656:	2b00      	cmp	r3, #0
 8015658:	f000 8108 	beq.w	801586c <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 801565c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801565e:	68db      	ldr	r3, [r3, #12]
 8015660:	685b      	ldr	r3, [r3, #4]
 8015662:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015664:	8912      	ldrh	r2, [r2, #8]
 8015666:	441a      	add	r2, r3
 8015668:	4b12      	ldr	r3, [pc, #72]	@ (80156b4 <tcp_receive+0xd00>)
 801566a:	681b      	ldr	r3, [r3, #0]
 801566c:	1ad3      	subs	r3, r2, r3
 801566e:	2b00      	cmp	r3, #0
 8015670:	dd12      	ble.n	8015698 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8015672:	4b10      	ldr	r3, [pc, #64]	@ (80156b4 <tcp_receive+0xd00>)
 8015674:	681b      	ldr	r3, [r3, #0]
 8015676:	b29a      	uxth	r2, r3
 8015678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801567a:	68db      	ldr	r3, [r3, #12]
 801567c:	685b      	ldr	r3, [r3, #4]
 801567e:	b29b      	uxth	r3, r3
 8015680:	1ad3      	subs	r3, r2, r3
 8015682:	b29a      	uxth	r2, r3
 8015684:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015686:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8015688:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801568a:	685a      	ldr	r2, [r3, #4]
 801568c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801568e:	891b      	ldrh	r3, [r3, #8]
 8015690:	4619      	mov	r1, r3
 8015692:	4610      	mov	r0, r2
 8015694:	f7fb fbec 	bl	8010e70 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8015698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801569a:	69fa      	ldr	r2, [r7, #28]
 801569c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801569e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80156a0:	69f8      	ldr	r0, [r7, #28]
 80156a2:	f7ff f883 	bl	80147ac <tcp_oos_insert_segment>
                  }
                  break;
 80156a6:	e0e1      	b.n	801586c <tcp_receive+0xeb8>
 80156a8:	2000e458 	.word	0x2000e458
 80156ac:	2000e455 	.word	0x2000e455
 80156b0:	2000e428 	.word	0x2000e428
 80156b4:	2000e448 	.word	0x2000e448
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80156b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156ba:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80156bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156be:	681b      	ldr	r3, [r3, #0]
 80156c0:	2b00      	cmp	r3, #0
 80156c2:	f040 80c5 	bne.w	8015850 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80156c6:	4b7f      	ldr	r3, [pc, #508]	@ (80158c4 <tcp_receive+0xf10>)
 80156c8:	681a      	ldr	r2, [r3, #0]
 80156ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156cc:	68db      	ldr	r3, [r3, #12]
 80156ce:	685b      	ldr	r3, [r3, #4]
 80156d0:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80156d2:	2b00      	cmp	r3, #0
 80156d4:	f340 80bc 	ble.w	8015850 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80156d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156da:	68db      	ldr	r3, [r3, #12]
 80156dc:	899b      	ldrh	r3, [r3, #12]
 80156de:	b29b      	uxth	r3, r3
 80156e0:	4618      	mov	r0, r3
 80156e2:	f7fa f919 	bl	800f918 <lwip_htons>
 80156e6:	4603      	mov	r3, r0
 80156e8:	b2db      	uxtb	r3, r3
 80156ea:	f003 0301 	and.w	r3, r3, #1
 80156ee:	2b00      	cmp	r3, #0
 80156f0:	f040 80be 	bne.w	8015870 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80156f4:	4874      	ldr	r0, [pc, #464]	@ (80158c8 <tcp_receive+0xf14>)
 80156f6:	f7fd fa3b 	bl	8012b70 <tcp_seg_copy>
 80156fa:	4602      	mov	r2, r0
 80156fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156fe:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8015700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015702:	681b      	ldr	r3, [r3, #0]
 8015704:	2b00      	cmp	r3, #0
 8015706:	f000 80b5 	beq.w	8015874 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801570a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801570c:	68db      	ldr	r3, [r3, #12]
 801570e:	685b      	ldr	r3, [r3, #4]
 8015710:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015712:	8912      	ldrh	r2, [r2, #8]
 8015714:	441a      	add	r2, r3
 8015716:	4b6b      	ldr	r3, [pc, #428]	@ (80158c4 <tcp_receive+0xf10>)
 8015718:	681b      	ldr	r3, [r3, #0]
 801571a:	1ad3      	subs	r3, r2, r3
 801571c:	2b00      	cmp	r3, #0
 801571e:	dd12      	ble.n	8015746 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8015720:	4b68      	ldr	r3, [pc, #416]	@ (80158c4 <tcp_receive+0xf10>)
 8015722:	681b      	ldr	r3, [r3, #0]
 8015724:	b29a      	uxth	r2, r3
 8015726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015728:	68db      	ldr	r3, [r3, #12]
 801572a:	685b      	ldr	r3, [r3, #4]
 801572c:	b29b      	uxth	r3, r3
 801572e:	1ad3      	subs	r3, r2, r3
 8015730:	b29a      	uxth	r2, r3
 8015732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015734:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8015736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015738:	685a      	ldr	r2, [r3, #4]
 801573a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801573c:	891b      	ldrh	r3, [r3, #8]
 801573e:	4619      	mov	r1, r3
 8015740:	4610      	mov	r0, r2
 8015742:	f7fb fb95 	bl	8010e70 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8015746:	4b61      	ldr	r3, [pc, #388]	@ (80158cc <tcp_receive+0xf18>)
 8015748:	881b      	ldrh	r3, [r3, #0]
 801574a:	461a      	mov	r2, r3
 801574c:	4b5d      	ldr	r3, [pc, #372]	@ (80158c4 <tcp_receive+0xf10>)
 801574e:	681b      	ldr	r3, [r3, #0]
 8015750:	441a      	add	r2, r3
 8015752:	687b      	ldr	r3, [r7, #4]
 8015754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015756:	6879      	ldr	r1, [r7, #4]
 8015758:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801575a:	440b      	add	r3, r1
 801575c:	1ad3      	subs	r3, r2, r3
 801575e:	2b00      	cmp	r3, #0
 8015760:	f340 8088 	ble.w	8015874 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8015764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015766:	681b      	ldr	r3, [r3, #0]
 8015768:	68db      	ldr	r3, [r3, #12]
 801576a:	899b      	ldrh	r3, [r3, #12]
 801576c:	b29b      	uxth	r3, r3
 801576e:	4618      	mov	r0, r3
 8015770:	f7fa f8d2 	bl	800f918 <lwip_htons>
 8015774:	4603      	mov	r3, r0
 8015776:	b2db      	uxtb	r3, r3
 8015778:	f003 0301 	and.w	r3, r3, #1
 801577c:	2b00      	cmp	r3, #0
 801577e:	d021      	beq.n	80157c4 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8015780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015782:	681b      	ldr	r3, [r3, #0]
 8015784:	68db      	ldr	r3, [r3, #12]
 8015786:	899b      	ldrh	r3, [r3, #12]
 8015788:	b29b      	uxth	r3, r3
 801578a:	b21b      	sxth	r3, r3
 801578c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8015790:	b21c      	sxth	r4, r3
 8015792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015794:	681b      	ldr	r3, [r3, #0]
 8015796:	68db      	ldr	r3, [r3, #12]
 8015798:	899b      	ldrh	r3, [r3, #12]
 801579a:	b29b      	uxth	r3, r3
 801579c:	4618      	mov	r0, r3
 801579e:	f7fa f8bb 	bl	800f918 <lwip_htons>
 80157a2:	4603      	mov	r3, r0
 80157a4:	b2db      	uxtb	r3, r3
 80157a6:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80157aa:	b29b      	uxth	r3, r3
 80157ac:	4618      	mov	r0, r3
 80157ae:	f7fa f8b3 	bl	800f918 <lwip_htons>
 80157b2:	4603      	mov	r3, r0
 80157b4:	b21b      	sxth	r3, r3
 80157b6:	4323      	orrs	r3, r4
 80157b8:	b21a      	sxth	r2, r3
 80157ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157bc:	681b      	ldr	r3, [r3, #0]
 80157be:	68db      	ldr	r3, [r3, #12]
 80157c0:	b292      	uxth	r2, r2
 80157c2:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80157c4:	687b      	ldr	r3, [r7, #4]
 80157c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80157c8:	b29a      	uxth	r2, r3
 80157ca:	687b      	ldr	r3, [r7, #4]
 80157cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80157ce:	4413      	add	r3, r2
 80157d0:	b299      	uxth	r1, r3
 80157d2:	4b3c      	ldr	r3, [pc, #240]	@ (80158c4 <tcp_receive+0xf10>)
 80157d4:	681b      	ldr	r3, [r3, #0]
 80157d6:	b29a      	uxth	r2, r3
 80157d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157da:	681b      	ldr	r3, [r3, #0]
 80157dc:	1a8a      	subs	r2, r1, r2
 80157de:	b292      	uxth	r2, r2
 80157e0:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80157e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157e4:	681b      	ldr	r3, [r3, #0]
 80157e6:	685a      	ldr	r2, [r3, #4]
 80157e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157ea:	681b      	ldr	r3, [r3, #0]
 80157ec:	891b      	ldrh	r3, [r3, #8]
 80157ee:	4619      	mov	r1, r3
 80157f0:	4610      	mov	r0, r2
 80157f2:	f7fb fb3d 	bl	8010e70 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80157f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157f8:	681b      	ldr	r3, [r3, #0]
 80157fa:	891c      	ldrh	r4, [r3, #8]
 80157fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157fe:	681b      	ldr	r3, [r3, #0]
 8015800:	68db      	ldr	r3, [r3, #12]
 8015802:	899b      	ldrh	r3, [r3, #12]
 8015804:	b29b      	uxth	r3, r3
 8015806:	4618      	mov	r0, r3
 8015808:	f7fa f886 	bl	800f918 <lwip_htons>
 801580c:	4603      	mov	r3, r0
 801580e:	b2db      	uxtb	r3, r3
 8015810:	f003 0303 	and.w	r3, r3, #3
 8015814:	2b00      	cmp	r3, #0
 8015816:	d001      	beq.n	801581c <tcp_receive+0xe68>
 8015818:	2301      	movs	r3, #1
 801581a:	e000      	b.n	801581e <tcp_receive+0xe6a>
 801581c:	2300      	movs	r3, #0
 801581e:	4423      	add	r3, r4
 8015820:	b29a      	uxth	r2, r3
 8015822:	4b2a      	ldr	r3, [pc, #168]	@ (80158cc <tcp_receive+0xf18>)
 8015824:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8015826:	4b29      	ldr	r3, [pc, #164]	@ (80158cc <tcp_receive+0xf18>)
 8015828:	881b      	ldrh	r3, [r3, #0]
 801582a:	461a      	mov	r2, r3
 801582c:	4b25      	ldr	r3, [pc, #148]	@ (80158c4 <tcp_receive+0xf10>)
 801582e:	681b      	ldr	r3, [r3, #0]
 8015830:	441a      	add	r2, r3
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015836:	6879      	ldr	r1, [r7, #4]
 8015838:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801583a:	440b      	add	r3, r1
 801583c:	429a      	cmp	r2, r3
 801583e:	d019      	beq.n	8015874 <tcp_receive+0xec0>
 8015840:	4b23      	ldr	r3, [pc, #140]	@ (80158d0 <tcp_receive+0xf1c>)
 8015842:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 8015846:	4923      	ldr	r1, [pc, #140]	@ (80158d4 <tcp_receive+0xf20>)
 8015848:	4823      	ldr	r0, [pc, #140]	@ (80158d8 <tcp_receive+0xf24>)
 801584a:	f007 fc11 	bl	801d070 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801584e:	e011      	b.n	8015874 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8015850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015852:	681b      	ldr	r3, [r3, #0]
 8015854:	63bb      	str	r3, [r7, #56]	@ 0x38
 8015856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015858:	2b00      	cmp	r3, #0
 801585a:	f47f aea5 	bne.w	80155a8 <tcp_receive+0xbf4>
 801585e:	e00a      	b.n	8015876 <tcp_receive+0xec2>
                break;
 8015860:	bf00      	nop
 8015862:	e008      	b.n	8015876 <tcp_receive+0xec2>
                break;
 8015864:	bf00      	nop
 8015866:	e006      	b.n	8015876 <tcp_receive+0xec2>
                  break;
 8015868:	bf00      	nop
 801586a:	e004      	b.n	8015876 <tcp_receive+0xec2>
                  break;
 801586c:	bf00      	nop
 801586e:	e002      	b.n	8015876 <tcp_receive+0xec2>
                  break;
 8015870:	bf00      	nop
 8015872:	e000      	b.n	8015876 <tcp_receive+0xec2>
                break;
 8015874:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8015876:	6878      	ldr	r0, [r7, #4]
 8015878:	f001 fe88 	bl	801758c <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801587c:	e003      	b.n	8015886 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801587e:	6878      	ldr	r0, [r7, #4]
 8015880:	f001 fe84 	bl	801758c <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8015884:	e01a      	b.n	80158bc <tcp_receive+0xf08>
 8015886:	e019      	b.n	80158bc <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8015888:	4b0e      	ldr	r3, [pc, #56]	@ (80158c4 <tcp_receive+0xf10>)
 801588a:	681a      	ldr	r2, [r3, #0]
 801588c:	687b      	ldr	r3, [r7, #4]
 801588e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015890:	1ad3      	subs	r3, r2, r3
 8015892:	2b00      	cmp	r3, #0
 8015894:	db0a      	blt.n	80158ac <tcp_receive+0xef8>
 8015896:	4b0b      	ldr	r3, [pc, #44]	@ (80158c4 <tcp_receive+0xf10>)
 8015898:	681a      	ldr	r2, [r3, #0]
 801589a:	687b      	ldr	r3, [r7, #4]
 801589c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801589e:	6879      	ldr	r1, [r7, #4]
 80158a0:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80158a2:	440b      	add	r3, r1
 80158a4:	1ad3      	subs	r3, r2, r3
 80158a6:	3301      	adds	r3, #1
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	dd07      	ble.n	80158bc <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 80158ac:	687b      	ldr	r3, [r7, #4]
 80158ae:	8b5b      	ldrh	r3, [r3, #26]
 80158b0:	f043 0302 	orr.w	r3, r3, #2
 80158b4:	b29a      	uxth	r2, r3
 80158b6:	687b      	ldr	r3, [r7, #4]
 80158b8:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80158ba:	e7ff      	b.n	80158bc <tcp_receive+0xf08>
 80158bc:	bf00      	nop
 80158be:	3750      	adds	r7, #80	@ 0x50
 80158c0:	46bd      	mov	sp, r7
 80158c2:	bdb0      	pop	{r4, r5, r7, pc}
 80158c4:	2000e448 	.word	0x2000e448
 80158c8:	2000e428 	.word	0x2000e428
 80158cc:	2000e452 	.word	0x2000e452
 80158d0:	08020634 	.word	0x08020634
 80158d4:	080209dc 	.word	0x080209dc
 80158d8:	08020680 	.word	0x08020680

080158dc <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80158dc:	b480      	push	{r7}
 80158de:	b083      	sub	sp, #12
 80158e0:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 80158e2:	4b15      	ldr	r3, [pc, #84]	@ (8015938 <tcp_get_next_optbyte+0x5c>)
 80158e4:	881b      	ldrh	r3, [r3, #0]
 80158e6:	1c5a      	adds	r2, r3, #1
 80158e8:	b291      	uxth	r1, r2
 80158ea:	4a13      	ldr	r2, [pc, #76]	@ (8015938 <tcp_get_next_optbyte+0x5c>)
 80158ec:	8011      	strh	r1, [r2, #0]
 80158ee:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80158f0:	4b12      	ldr	r3, [pc, #72]	@ (801593c <tcp_get_next_optbyte+0x60>)
 80158f2:	681b      	ldr	r3, [r3, #0]
 80158f4:	2b00      	cmp	r3, #0
 80158f6:	d004      	beq.n	8015902 <tcp_get_next_optbyte+0x26>
 80158f8:	4b11      	ldr	r3, [pc, #68]	@ (8015940 <tcp_get_next_optbyte+0x64>)
 80158fa:	881b      	ldrh	r3, [r3, #0]
 80158fc:	88fa      	ldrh	r2, [r7, #6]
 80158fe:	429a      	cmp	r2, r3
 8015900:	d208      	bcs.n	8015914 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8015902:	4b10      	ldr	r3, [pc, #64]	@ (8015944 <tcp_get_next_optbyte+0x68>)
 8015904:	681b      	ldr	r3, [r3, #0]
 8015906:	3314      	adds	r3, #20
 8015908:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801590a:	88fb      	ldrh	r3, [r7, #6]
 801590c:	683a      	ldr	r2, [r7, #0]
 801590e:	4413      	add	r3, r2
 8015910:	781b      	ldrb	r3, [r3, #0]
 8015912:	e00b      	b.n	801592c <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8015914:	88fb      	ldrh	r3, [r7, #6]
 8015916:	b2da      	uxtb	r2, r3
 8015918:	4b09      	ldr	r3, [pc, #36]	@ (8015940 <tcp_get_next_optbyte+0x64>)
 801591a:	881b      	ldrh	r3, [r3, #0]
 801591c:	b2db      	uxtb	r3, r3
 801591e:	1ad3      	subs	r3, r2, r3
 8015920:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8015922:	4b06      	ldr	r3, [pc, #24]	@ (801593c <tcp_get_next_optbyte+0x60>)
 8015924:	681a      	ldr	r2, [r3, #0]
 8015926:	797b      	ldrb	r3, [r7, #5]
 8015928:	4413      	add	r3, r2
 801592a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801592c:	4618      	mov	r0, r3
 801592e:	370c      	adds	r7, #12
 8015930:	46bd      	mov	sp, r7
 8015932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015936:	4770      	bx	lr
 8015938:	2000e444 	.word	0x2000e444
 801593c:	2000e440 	.word	0x2000e440
 8015940:	2000e43e 	.word	0x2000e43e
 8015944:	2000e438 	.word	0x2000e438

08015948 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8015948:	b580      	push	{r7, lr}
 801594a:	b084      	sub	sp, #16
 801594c:	af00      	add	r7, sp, #0
 801594e:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	2b00      	cmp	r3, #0
 8015954:	d106      	bne.n	8015964 <tcp_parseopt+0x1c>
 8015956:	4b32      	ldr	r3, [pc, #200]	@ (8015a20 <tcp_parseopt+0xd8>)
 8015958:	f240 727d 	movw	r2, #1917	@ 0x77d
 801595c:	4931      	ldr	r1, [pc, #196]	@ (8015a24 <tcp_parseopt+0xdc>)
 801595e:	4832      	ldr	r0, [pc, #200]	@ (8015a28 <tcp_parseopt+0xe0>)
 8015960:	f007 fb86 	bl	801d070 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8015964:	4b31      	ldr	r3, [pc, #196]	@ (8015a2c <tcp_parseopt+0xe4>)
 8015966:	881b      	ldrh	r3, [r3, #0]
 8015968:	2b00      	cmp	r3, #0
 801596a:	d056      	beq.n	8015a1a <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801596c:	4b30      	ldr	r3, [pc, #192]	@ (8015a30 <tcp_parseopt+0xe8>)
 801596e:	2200      	movs	r2, #0
 8015970:	801a      	strh	r2, [r3, #0]
 8015972:	e046      	b.n	8015a02 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8015974:	f7ff ffb2 	bl	80158dc <tcp_get_next_optbyte>
 8015978:	4603      	mov	r3, r0
 801597a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 801597c:	7bfb      	ldrb	r3, [r7, #15]
 801597e:	2b02      	cmp	r3, #2
 8015980:	d006      	beq.n	8015990 <tcp_parseopt+0x48>
 8015982:	2b02      	cmp	r3, #2
 8015984:	dc2a      	bgt.n	80159dc <tcp_parseopt+0x94>
 8015986:	2b00      	cmp	r3, #0
 8015988:	d042      	beq.n	8015a10 <tcp_parseopt+0xc8>
 801598a:	2b01      	cmp	r3, #1
 801598c:	d038      	beq.n	8015a00 <tcp_parseopt+0xb8>
 801598e:	e025      	b.n	80159dc <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8015990:	f7ff ffa4 	bl	80158dc <tcp_get_next_optbyte>
 8015994:	4603      	mov	r3, r0
 8015996:	2b04      	cmp	r3, #4
 8015998:	d13c      	bne.n	8015a14 <tcp_parseopt+0xcc>
 801599a:	4b25      	ldr	r3, [pc, #148]	@ (8015a30 <tcp_parseopt+0xe8>)
 801599c:	881b      	ldrh	r3, [r3, #0]
 801599e:	3301      	adds	r3, #1
 80159a0:	4a22      	ldr	r2, [pc, #136]	@ (8015a2c <tcp_parseopt+0xe4>)
 80159a2:	8812      	ldrh	r2, [r2, #0]
 80159a4:	4293      	cmp	r3, r2
 80159a6:	da35      	bge.n	8015a14 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80159a8:	f7ff ff98 	bl	80158dc <tcp_get_next_optbyte>
 80159ac:	4603      	mov	r3, r0
 80159ae:	021b      	lsls	r3, r3, #8
 80159b0:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80159b2:	f7ff ff93 	bl	80158dc <tcp_get_next_optbyte>
 80159b6:	4603      	mov	r3, r0
 80159b8:	461a      	mov	r2, r3
 80159ba:	89bb      	ldrh	r3, [r7, #12]
 80159bc:	4313      	orrs	r3, r2
 80159be:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80159c0:	89bb      	ldrh	r3, [r7, #12]
 80159c2:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 80159c6:	d804      	bhi.n	80159d2 <tcp_parseopt+0x8a>
 80159c8:	89bb      	ldrh	r3, [r7, #12]
 80159ca:	2b00      	cmp	r3, #0
 80159cc:	d001      	beq.n	80159d2 <tcp_parseopt+0x8a>
 80159ce:	89ba      	ldrh	r2, [r7, #12]
 80159d0:	e001      	b.n	80159d6 <tcp_parseopt+0x8e>
 80159d2:	f44f 7206 	mov.w	r2, #536	@ 0x218
 80159d6:	687b      	ldr	r3, [r7, #4]
 80159d8:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 80159da:	e012      	b.n	8015a02 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80159dc:	f7ff ff7e 	bl	80158dc <tcp_get_next_optbyte>
 80159e0:	4603      	mov	r3, r0
 80159e2:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 80159e4:	7afb      	ldrb	r3, [r7, #11]
 80159e6:	2b01      	cmp	r3, #1
 80159e8:	d916      	bls.n	8015a18 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 80159ea:	7afb      	ldrb	r3, [r7, #11]
 80159ec:	b29a      	uxth	r2, r3
 80159ee:	4b10      	ldr	r3, [pc, #64]	@ (8015a30 <tcp_parseopt+0xe8>)
 80159f0:	881b      	ldrh	r3, [r3, #0]
 80159f2:	4413      	add	r3, r2
 80159f4:	b29b      	uxth	r3, r3
 80159f6:	3b02      	subs	r3, #2
 80159f8:	b29a      	uxth	r2, r3
 80159fa:	4b0d      	ldr	r3, [pc, #52]	@ (8015a30 <tcp_parseopt+0xe8>)
 80159fc:	801a      	strh	r2, [r3, #0]
 80159fe:	e000      	b.n	8015a02 <tcp_parseopt+0xba>
          break;
 8015a00:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8015a02:	4b0b      	ldr	r3, [pc, #44]	@ (8015a30 <tcp_parseopt+0xe8>)
 8015a04:	881a      	ldrh	r2, [r3, #0]
 8015a06:	4b09      	ldr	r3, [pc, #36]	@ (8015a2c <tcp_parseopt+0xe4>)
 8015a08:	881b      	ldrh	r3, [r3, #0]
 8015a0a:	429a      	cmp	r2, r3
 8015a0c:	d3b2      	bcc.n	8015974 <tcp_parseopt+0x2c>
 8015a0e:	e004      	b.n	8015a1a <tcp_parseopt+0xd2>
          return;
 8015a10:	bf00      	nop
 8015a12:	e002      	b.n	8015a1a <tcp_parseopt+0xd2>
            return;
 8015a14:	bf00      	nop
 8015a16:	e000      	b.n	8015a1a <tcp_parseopt+0xd2>
            return;
 8015a18:	bf00      	nop
      }
    }
  }
}
 8015a1a:	3710      	adds	r7, #16
 8015a1c:	46bd      	mov	sp, r7
 8015a1e:	bd80      	pop	{r7, pc}
 8015a20:	08020634 	.word	0x08020634
 8015a24:	08020a98 	.word	0x08020a98
 8015a28:	08020680 	.word	0x08020680
 8015a2c:	2000e43c 	.word	0x2000e43c
 8015a30:	2000e444 	.word	0x2000e444

08015a34 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8015a34:	b480      	push	{r7}
 8015a36:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8015a38:	4b05      	ldr	r3, [pc, #20]	@ (8015a50 <tcp_trigger_input_pcb_close+0x1c>)
 8015a3a:	781b      	ldrb	r3, [r3, #0]
 8015a3c:	f043 0310 	orr.w	r3, r3, #16
 8015a40:	b2da      	uxtb	r2, r3
 8015a42:	4b03      	ldr	r3, [pc, #12]	@ (8015a50 <tcp_trigger_input_pcb_close+0x1c>)
 8015a44:	701a      	strb	r2, [r3, #0]
}
 8015a46:	bf00      	nop
 8015a48:	46bd      	mov	sp, r7
 8015a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a4e:	4770      	bx	lr
 8015a50:	2000e455 	.word	0x2000e455

08015a54 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8015a54:	b580      	push	{r7, lr}
 8015a56:	b084      	sub	sp, #16
 8015a58:	af00      	add	r7, sp, #0
 8015a5a:	60f8      	str	r0, [r7, #12]
 8015a5c:	60b9      	str	r1, [r7, #8]
 8015a5e:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8015a60:	68fb      	ldr	r3, [r7, #12]
 8015a62:	2b00      	cmp	r3, #0
 8015a64:	d00a      	beq.n	8015a7c <tcp_route+0x28>
 8015a66:	68fb      	ldr	r3, [r7, #12]
 8015a68:	7a1b      	ldrb	r3, [r3, #8]
 8015a6a:	2b00      	cmp	r3, #0
 8015a6c:	d006      	beq.n	8015a7c <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8015a6e:	68fb      	ldr	r3, [r7, #12]
 8015a70:	7a1b      	ldrb	r3, [r3, #8]
 8015a72:	4618      	mov	r0, r3
 8015a74:	f7fa ffbc 	bl	80109f0 <netif_get_by_index>
 8015a78:	4603      	mov	r3, r0
 8015a7a:	e003      	b.n	8015a84 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8015a7c:	6878      	ldr	r0, [r7, #4]
 8015a7e:	f005 fd4d 	bl	801b51c <ip4_route>
 8015a82:	4603      	mov	r3, r0
  }
}
 8015a84:	4618      	mov	r0, r3
 8015a86:	3710      	adds	r7, #16
 8015a88:	46bd      	mov	sp, r7
 8015a8a:	bd80      	pop	{r7, pc}

08015a8c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8015a8c:	b590      	push	{r4, r7, lr}
 8015a8e:	b087      	sub	sp, #28
 8015a90:	af00      	add	r7, sp, #0
 8015a92:	60f8      	str	r0, [r7, #12]
 8015a94:	60b9      	str	r1, [r7, #8]
 8015a96:	603b      	str	r3, [r7, #0]
 8015a98:	4613      	mov	r3, r2
 8015a9a:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8015a9c:	68fb      	ldr	r3, [r7, #12]
 8015a9e:	2b00      	cmp	r3, #0
 8015aa0:	d105      	bne.n	8015aae <tcp_create_segment+0x22>
 8015aa2:	4b43      	ldr	r3, [pc, #268]	@ (8015bb0 <tcp_create_segment+0x124>)
 8015aa4:	22a3      	movs	r2, #163	@ 0xa3
 8015aa6:	4943      	ldr	r1, [pc, #268]	@ (8015bb4 <tcp_create_segment+0x128>)
 8015aa8:	4843      	ldr	r0, [pc, #268]	@ (8015bb8 <tcp_create_segment+0x12c>)
 8015aaa:	f007 fae1 	bl	801d070 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8015aae:	68bb      	ldr	r3, [r7, #8]
 8015ab0:	2b00      	cmp	r3, #0
 8015ab2:	d105      	bne.n	8015ac0 <tcp_create_segment+0x34>
 8015ab4:	4b3e      	ldr	r3, [pc, #248]	@ (8015bb0 <tcp_create_segment+0x124>)
 8015ab6:	22a4      	movs	r2, #164	@ 0xa4
 8015ab8:	4940      	ldr	r1, [pc, #256]	@ (8015bbc <tcp_create_segment+0x130>)
 8015aba:	483f      	ldr	r0, [pc, #252]	@ (8015bb8 <tcp_create_segment+0x12c>)
 8015abc:	f007 fad8 	bl	801d070 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015ac0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8015ac4:	009b      	lsls	r3, r3, #2
 8015ac6:	b2db      	uxtb	r3, r3
 8015ac8:	f003 0304 	and.w	r3, r3, #4
 8015acc:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8015ace:	2003      	movs	r0, #3
 8015ad0:	f7fa fbf6 	bl	80102c0 <memp_malloc>
 8015ad4:	6138      	str	r0, [r7, #16]
 8015ad6:	693b      	ldr	r3, [r7, #16]
 8015ad8:	2b00      	cmp	r3, #0
 8015ada:	d104      	bne.n	8015ae6 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8015adc:	68b8      	ldr	r0, [r7, #8]
 8015ade:	f7fb fb7f 	bl	80111e0 <pbuf_free>
    return NULL;
 8015ae2:	2300      	movs	r3, #0
 8015ae4:	e060      	b.n	8015ba8 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8015ae6:	693b      	ldr	r3, [r7, #16]
 8015ae8:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8015aec:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8015aee:	693b      	ldr	r3, [r7, #16]
 8015af0:	2200      	movs	r2, #0
 8015af2:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8015af4:	693b      	ldr	r3, [r7, #16]
 8015af6:	68ba      	ldr	r2, [r7, #8]
 8015af8:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8015afa:	68bb      	ldr	r3, [r7, #8]
 8015afc:	891a      	ldrh	r2, [r3, #8]
 8015afe:	7dfb      	ldrb	r3, [r7, #23]
 8015b00:	b29b      	uxth	r3, r3
 8015b02:	429a      	cmp	r2, r3
 8015b04:	d205      	bcs.n	8015b12 <tcp_create_segment+0x86>
 8015b06:	4b2a      	ldr	r3, [pc, #168]	@ (8015bb0 <tcp_create_segment+0x124>)
 8015b08:	22b0      	movs	r2, #176	@ 0xb0
 8015b0a:	492d      	ldr	r1, [pc, #180]	@ (8015bc0 <tcp_create_segment+0x134>)
 8015b0c:	482a      	ldr	r0, [pc, #168]	@ (8015bb8 <tcp_create_segment+0x12c>)
 8015b0e:	f007 faaf 	bl	801d070 <iprintf>
  seg->len = p->tot_len - optlen;
 8015b12:	68bb      	ldr	r3, [r7, #8]
 8015b14:	891a      	ldrh	r2, [r3, #8]
 8015b16:	7dfb      	ldrb	r3, [r7, #23]
 8015b18:	b29b      	uxth	r3, r3
 8015b1a:	1ad3      	subs	r3, r2, r3
 8015b1c:	b29a      	uxth	r2, r3
 8015b1e:	693b      	ldr	r3, [r7, #16]
 8015b20:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8015b22:	2114      	movs	r1, #20
 8015b24:	68b8      	ldr	r0, [r7, #8]
 8015b26:	f7fb fa93 	bl	8011050 <pbuf_add_header>
 8015b2a:	4603      	mov	r3, r0
 8015b2c:	2b00      	cmp	r3, #0
 8015b2e:	d004      	beq.n	8015b3a <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8015b30:	6938      	ldr	r0, [r7, #16]
 8015b32:	f7fd f804 	bl	8012b3e <tcp_seg_free>
    return NULL;
 8015b36:	2300      	movs	r3, #0
 8015b38:	e036      	b.n	8015ba8 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8015b3a:	693b      	ldr	r3, [r7, #16]
 8015b3c:	685b      	ldr	r3, [r3, #4]
 8015b3e:	685a      	ldr	r2, [r3, #4]
 8015b40:	693b      	ldr	r3, [r7, #16]
 8015b42:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8015b44:	68fb      	ldr	r3, [r7, #12]
 8015b46:	8ada      	ldrh	r2, [r3, #22]
 8015b48:	693b      	ldr	r3, [r7, #16]
 8015b4a:	68dc      	ldr	r4, [r3, #12]
 8015b4c:	4610      	mov	r0, r2
 8015b4e:	f7f9 fee3 	bl	800f918 <lwip_htons>
 8015b52:	4603      	mov	r3, r0
 8015b54:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8015b56:	68fb      	ldr	r3, [r7, #12]
 8015b58:	8b1a      	ldrh	r2, [r3, #24]
 8015b5a:	693b      	ldr	r3, [r7, #16]
 8015b5c:	68dc      	ldr	r4, [r3, #12]
 8015b5e:	4610      	mov	r0, r2
 8015b60:	f7f9 feda 	bl	800f918 <lwip_htons>
 8015b64:	4603      	mov	r3, r0
 8015b66:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8015b68:	693b      	ldr	r3, [r7, #16]
 8015b6a:	68dc      	ldr	r4, [r3, #12]
 8015b6c:	6838      	ldr	r0, [r7, #0]
 8015b6e:	f7f9 fee9 	bl	800f944 <lwip_htonl>
 8015b72:	4603      	mov	r3, r0
 8015b74:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8015b76:	7dfb      	ldrb	r3, [r7, #23]
 8015b78:	089b      	lsrs	r3, r3, #2
 8015b7a:	b2db      	uxtb	r3, r3
 8015b7c:	3305      	adds	r3, #5
 8015b7e:	b29b      	uxth	r3, r3
 8015b80:	031b      	lsls	r3, r3, #12
 8015b82:	b29a      	uxth	r2, r3
 8015b84:	79fb      	ldrb	r3, [r7, #7]
 8015b86:	b29b      	uxth	r3, r3
 8015b88:	4313      	orrs	r3, r2
 8015b8a:	b29a      	uxth	r2, r3
 8015b8c:	693b      	ldr	r3, [r7, #16]
 8015b8e:	68dc      	ldr	r4, [r3, #12]
 8015b90:	4610      	mov	r0, r2
 8015b92:	f7f9 fec1 	bl	800f918 <lwip_htons>
 8015b96:	4603      	mov	r3, r0
 8015b98:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8015b9a:	693b      	ldr	r3, [r7, #16]
 8015b9c:	68db      	ldr	r3, [r3, #12]
 8015b9e:	2200      	movs	r2, #0
 8015ba0:	749a      	strb	r2, [r3, #18]
 8015ba2:	2200      	movs	r2, #0
 8015ba4:	74da      	strb	r2, [r3, #19]
  return seg;
 8015ba6:	693b      	ldr	r3, [r7, #16]
}
 8015ba8:	4618      	mov	r0, r3
 8015baa:	371c      	adds	r7, #28
 8015bac:	46bd      	mov	sp, r7
 8015bae:	bd90      	pop	{r4, r7, pc}
 8015bb0:	08020ab4 	.word	0x08020ab4
 8015bb4:	08020ae8 	.word	0x08020ae8
 8015bb8:	08020b08 	.word	0x08020b08
 8015bbc:	08020b30 	.word	0x08020b30
 8015bc0:	08020b54 	.word	0x08020b54

08015bc4 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8015bc4:	b580      	push	{r7, lr}
 8015bc6:	b086      	sub	sp, #24
 8015bc8:	af00      	add	r7, sp, #0
 8015bca:	607b      	str	r3, [r7, #4]
 8015bcc:	4603      	mov	r3, r0
 8015bce:	73fb      	strb	r3, [r7, #15]
 8015bd0:	460b      	mov	r3, r1
 8015bd2:	81bb      	strh	r3, [r7, #12]
 8015bd4:	4613      	mov	r3, r2
 8015bd6:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8015bd8:	89bb      	ldrh	r3, [r7, #12]
 8015bda:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8015bdc:	687b      	ldr	r3, [r7, #4]
 8015bde:	2b00      	cmp	r3, #0
 8015be0:	d105      	bne.n	8015bee <tcp_pbuf_prealloc+0x2a>
 8015be2:	4b30      	ldr	r3, [pc, #192]	@ (8015ca4 <tcp_pbuf_prealloc+0xe0>)
 8015be4:	22e8      	movs	r2, #232	@ 0xe8
 8015be6:	4930      	ldr	r1, [pc, #192]	@ (8015ca8 <tcp_pbuf_prealloc+0xe4>)
 8015be8:	4830      	ldr	r0, [pc, #192]	@ (8015cac <tcp_pbuf_prealloc+0xe8>)
 8015bea:	f007 fa41 	bl	801d070 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8015bee:	6a3b      	ldr	r3, [r7, #32]
 8015bf0:	2b00      	cmp	r3, #0
 8015bf2:	d105      	bne.n	8015c00 <tcp_pbuf_prealloc+0x3c>
 8015bf4:	4b2b      	ldr	r3, [pc, #172]	@ (8015ca4 <tcp_pbuf_prealloc+0xe0>)
 8015bf6:	22e9      	movs	r2, #233	@ 0xe9
 8015bf8:	492d      	ldr	r1, [pc, #180]	@ (8015cb0 <tcp_pbuf_prealloc+0xec>)
 8015bfa:	482c      	ldr	r0, [pc, #176]	@ (8015cac <tcp_pbuf_prealloc+0xe8>)
 8015bfc:	f007 fa38 	bl	801d070 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8015c00:	89ba      	ldrh	r2, [r7, #12]
 8015c02:	897b      	ldrh	r3, [r7, #10]
 8015c04:	429a      	cmp	r2, r3
 8015c06:	d221      	bcs.n	8015c4c <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8015c08:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8015c0c:	f003 0302 	and.w	r3, r3, #2
 8015c10:	2b00      	cmp	r3, #0
 8015c12:	d111      	bne.n	8015c38 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8015c14:	6a3b      	ldr	r3, [r7, #32]
 8015c16:	8b5b      	ldrh	r3, [r3, #26]
 8015c18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8015c1c:	2b00      	cmp	r3, #0
 8015c1e:	d115      	bne.n	8015c4c <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8015c20:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8015c24:	2b00      	cmp	r3, #0
 8015c26:	d007      	beq.n	8015c38 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8015c28:	6a3b      	ldr	r3, [r7, #32]
 8015c2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
         (!first_seg ||
 8015c2c:	2b00      	cmp	r3, #0
 8015c2e:	d103      	bne.n	8015c38 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8015c30:	6a3b      	ldr	r3, [r7, #32]
 8015c32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
          pcb->unsent != NULL ||
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	d009      	beq.n	8015c4c <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8015c38:	89bb      	ldrh	r3, [r7, #12]
 8015c3a:	f203 231b 	addw	r3, r3, #539	@ 0x21b
 8015c3e:	f023 0203 	bic.w	r2, r3, #3
 8015c42:	897b      	ldrh	r3, [r7, #10]
 8015c44:	4293      	cmp	r3, r2
 8015c46:	bf28      	it	cs
 8015c48:	4613      	movcs	r3, r2
 8015c4a:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8015c4c:	8af9      	ldrh	r1, [r7, #22]
 8015c4e:	7bfb      	ldrb	r3, [r7, #15]
 8015c50:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8015c54:	4618      	mov	r0, r3
 8015c56:	f7fa ffad 	bl	8010bb4 <pbuf_alloc>
 8015c5a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015c5c:	693b      	ldr	r3, [r7, #16]
 8015c5e:	2b00      	cmp	r3, #0
 8015c60:	d101      	bne.n	8015c66 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8015c62:	2300      	movs	r3, #0
 8015c64:	e019      	b.n	8015c9a <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8015c66:	693b      	ldr	r3, [r7, #16]
 8015c68:	681b      	ldr	r3, [r3, #0]
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	d006      	beq.n	8015c7c <tcp_pbuf_prealloc+0xb8>
 8015c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8015ca4 <tcp_pbuf_prealloc+0xe0>)
 8015c70:	f240 120b 	movw	r2, #267	@ 0x10b
 8015c74:	490f      	ldr	r1, [pc, #60]	@ (8015cb4 <tcp_pbuf_prealloc+0xf0>)
 8015c76:	480d      	ldr	r0, [pc, #52]	@ (8015cac <tcp_pbuf_prealloc+0xe8>)
 8015c78:	f007 f9fa 	bl	801d070 <iprintf>
  *oversize = p->len - length;
 8015c7c:	693b      	ldr	r3, [r7, #16]
 8015c7e:	895a      	ldrh	r2, [r3, #10]
 8015c80:	89bb      	ldrh	r3, [r7, #12]
 8015c82:	1ad3      	subs	r3, r2, r3
 8015c84:	b29a      	uxth	r2, r3
 8015c86:	687b      	ldr	r3, [r7, #4]
 8015c88:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8015c8a:	693b      	ldr	r3, [r7, #16]
 8015c8c:	89ba      	ldrh	r2, [r7, #12]
 8015c8e:	811a      	strh	r2, [r3, #8]
 8015c90:	693b      	ldr	r3, [r7, #16]
 8015c92:	891a      	ldrh	r2, [r3, #8]
 8015c94:	693b      	ldr	r3, [r7, #16]
 8015c96:	815a      	strh	r2, [r3, #10]
  return p;
 8015c98:	693b      	ldr	r3, [r7, #16]
}
 8015c9a:	4618      	mov	r0, r3
 8015c9c:	3718      	adds	r7, #24
 8015c9e:	46bd      	mov	sp, r7
 8015ca0:	bd80      	pop	{r7, pc}
 8015ca2:	bf00      	nop
 8015ca4:	08020ab4 	.word	0x08020ab4
 8015ca8:	08020b6c 	.word	0x08020b6c
 8015cac:	08020b08 	.word	0x08020b08
 8015cb0:	08020b90 	.word	0x08020b90
 8015cb4:	08020bb0 	.word	0x08020bb0

08015cb8 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8015cb8:	b580      	push	{r7, lr}
 8015cba:	b082      	sub	sp, #8
 8015cbc:	af00      	add	r7, sp, #0
 8015cbe:	6078      	str	r0, [r7, #4]
 8015cc0:	460b      	mov	r3, r1
 8015cc2:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8015cc4:	687b      	ldr	r3, [r7, #4]
 8015cc6:	2b00      	cmp	r3, #0
 8015cc8:	d106      	bne.n	8015cd8 <tcp_write_checks+0x20>
 8015cca:	4b33      	ldr	r3, [pc, #204]	@ (8015d98 <tcp_write_checks+0xe0>)
 8015ccc:	f240 1233 	movw	r2, #307	@ 0x133
 8015cd0:	4932      	ldr	r1, [pc, #200]	@ (8015d9c <tcp_write_checks+0xe4>)
 8015cd2:	4833      	ldr	r0, [pc, #204]	@ (8015da0 <tcp_write_checks+0xe8>)
 8015cd4:	f007 f9cc 	bl	801d070 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8015cd8:	687b      	ldr	r3, [r7, #4]
 8015cda:	7d1b      	ldrb	r3, [r3, #20]
 8015cdc:	2b04      	cmp	r3, #4
 8015cde:	d00e      	beq.n	8015cfe <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8015ce4:	2b07      	cmp	r3, #7
 8015ce6:	d00a      	beq.n	8015cfe <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8015ce8:	687b      	ldr	r3, [r7, #4]
 8015cea:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8015cec:	2b02      	cmp	r3, #2
 8015cee:	d006      	beq.n	8015cfe <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8015cf0:	687b      	ldr	r3, [r7, #4]
 8015cf2:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8015cf4:	2b03      	cmp	r3, #3
 8015cf6:	d002      	beq.n	8015cfe <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8015cf8:	f06f 030a 	mvn.w	r3, #10
 8015cfc:	e048      	b.n	8015d90 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8015cfe:	887b      	ldrh	r3, [r7, #2]
 8015d00:	2b00      	cmp	r3, #0
 8015d02:	d101      	bne.n	8015d08 <tcp_write_checks+0x50>
    return ERR_OK;
 8015d04:	2300      	movs	r3, #0
 8015d06:	e043      	b.n	8015d90 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8015d08:	687b      	ldr	r3, [r7, #4]
 8015d0a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8015d0e:	887a      	ldrh	r2, [r7, #2]
 8015d10:	429a      	cmp	r2, r3
 8015d12:	d909      	bls.n	8015d28 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015d14:	687b      	ldr	r3, [r7, #4]
 8015d16:	8b5b      	ldrh	r3, [r3, #26]
 8015d18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015d1c:	b29a      	uxth	r2, r3
 8015d1e:	687b      	ldr	r3, [r7, #4]
 8015d20:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8015d22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015d26:	e033      	b.n	8015d90 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8015d28:	687b      	ldr	r3, [r7, #4]
 8015d2a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015d2e:	2b08      	cmp	r3, #8
 8015d30:	d909      	bls.n	8015d46 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015d32:	687b      	ldr	r3, [r7, #4]
 8015d34:	8b5b      	ldrh	r3, [r3, #26]
 8015d36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015d3a:	b29a      	uxth	r2, r3
 8015d3c:	687b      	ldr	r3, [r7, #4]
 8015d3e:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8015d40:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015d44:	e024      	b.n	8015d90 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8015d46:	687b      	ldr	r3, [r7, #4]
 8015d48:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015d4c:	2b00      	cmp	r3, #0
 8015d4e:	d00f      	beq.n	8015d70 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8015d50:	687b      	ldr	r3, [r7, #4]
 8015d52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015d54:	2b00      	cmp	r3, #0
 8015d56:	d11a      	bne.n	8015d8e <tcp_write_checks+0xd6>
 8015d58:	687b      	ldr	r3, [r7, #4]
 8015d5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015d5c:	2b00      	cmp	r3, #0
 8015d5e:	d116      	bne.n	8015d8e <tcp_write_checks+0xd6>
 8015d60:	4b0d      	ldr	r3, [pc, #52]	@ (8015d98 <tcp_write_checks+0xe0>)
 8015d62:	f240 1255 	movw	r2, #341	@ 0x155
 8015d66:	490f      	ldr	r1, [pc, #60]	@ (8015da4 <tcp_write_checks+0xec>)
 8015d68:	480d      	ldr	r0, [pc, #52]	@ (8015da0 <tcp_write_checks+0xe8>)
 8015d6a:	f007 f981 	bl	801d070 <iprintf>
 8015d6e:	e00e      	b.n	8015d8e <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8015d70:	687b      	ldr	r3, [r7, #4]
 8015d72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015d74:	2b00      	cmp	r3, #0
 8015d76:	d103      	bne.n	8015d80 <tcp_write_checks+0xc8>
 8015d78:	687b      	ldr	r3, [r7, #4]
 8015d7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015d7c:	2b00      	cmp	r3, #0
 8015d7e:	d006      	beq.n	8015d8e <tcp_write_checks+0xd6>
 8015d80:	4b05      	ldr	r3, [pc, #20]	@ (8015d98 <tcp_write_checks+0xe0>)
 8015d82:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 8015d86:	4908      	ldr	r1, [pc, #32]	@ (8015da8 <tcp_write_checks+0xf0>)
 8015d88:	4805      	ldr	r0, [pc, #20]	@ (8015da0 <tcp_write_checks+0xe8>)
 8015d8a:	f007 f971 	bl	801d070 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8015d8e:	2300      	movs	r3, #0
}
 8015d90:	4618      	mov	r0, r3
 8015d92:	3708      	adds	r7, #8
 8015d94:	46bd      	mov	sp, r7
 8015d96:	bd80      	pop	{r7, pc}
 8015d98:	08020ab4 	.word	0x08020ab4
 8015d9c:	08020bc4 	.word	0x08020bc4
 8015da0:	08020b08 	.word	0x08020b08
 8015da4:	08020be4 	.word	0x08020be4
 8015da8:	08020c20 	.word	0x08020c20

08015dac <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8015dac:	b590      	push	{r4, r7, lr}
 8015dae:	b09b      	sub	sp, #108	@ 0x6c
 8015db0:	af04      	add	r7, sp, #16
 8015db2:	60f8      	str	r0, [r7, #12]
 8015db4:	60b9      	str	r1, [r7, #8]
 8015db6:	4611      	mov	r1, r2
 8015db8:	461a      	mov	r2, r3
 8015dba:	460b      	mov	r3, r1
 8015dbc:	80fb      	strh	r3, [r7, #6]
 8015dbe:	4613      	mov	r3, r2
 8015dc0:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8015dc2:	2300      	movs	r3, #0
 8015dc4:	657b      	str	r3, [r7, #84]	@ 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8015dc6:	2300      	movs	r3, #0
 8015dc8:	653b      	str	r3, [r7, #80]	@ 0x50
 8015dca:	2300      	movs	r3, #0
 8015dcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015dce:	2300      	movs	r3, #0
 8015dd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8015dd2:	2300      	movs	r3, #0
 8015dd4:	647b      	str	r3, [r7, #68]	@ 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8015dd6:	2300      	movs	r3, #0
 8015dd8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8015ddc:	2300      	movs	r3, #0
 8015dde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8015de2:	2300      	movs	r3, #0
 8015de4:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8015de6:	2300      	movs	r3, #0
 8015de8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8015dea:	2300      	movs	r3, #0
 8015dec:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8015dee:	68fb      	ldr	r3, [r7, #12]
 8015df0:	2b00      	cmp	r3, #0
 8015df2:	d109      	bne.n	8015e08 <tcp_write+0x5c>
 8015df4:	4ba4      	ldr	r3, [pc, #656]	@ (8016088 <tcp_write+0x2dc>)
 8015df6:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 8015dfa:	49a4      	ldr	r1, [pc, #656]	@ (801608c <tcp_write+0x2e0>)
 8015dfc:	48a4      	ldr	r0, [pc, #656]	@ (8016090 <tcp_write+0x2e4>)
 8015dfe:	f007 f937 	bl	801d070 <iprintf>
 8015e02:	f06f 030f 	mvn.w	r3, #15
 8015e06:	e32a      	b.n	801645e <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8015e08:	68fb      	ldr	r3, [r7, #12]
 8015e0a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8015e0e:	085b      	lsrs	r3, r3, #1
 8015e10:	b29a      	uxth	r2, r3
 8015e12:	68fb      	ldr	r3, [r7, #12]
 8015e14:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015e16:	4293      	cmp	r3, r2
 8015e18:	bf28      	it	cs
 8015e1a:	4613      	movcs	r3, r2
 8015e1c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8015e1e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015e20:	2b00      	cmp	r3, #0
 8015e22:	d102      	bne.n	8015e2a <tcp_write+0x7e>
 8015e24:	68fb      	ldr	r3, [r7, #12]
 8015e26:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015e28:	e000      	b.n	8015e2c <tcp_write+0x80>
 8015e2a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015e2c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8015e2e:	68bb      	ldr	r3, [r7, #8]
 8015e30:	2b00      	cmp	r3, #0
 8015e32:	d109      	bne.n	8015e48 <tcp_write+0x9c>
 8015e34:	4b94      	ldr	r3, [pc, #592]	@ (8016088 <tcp_write+0x2dc>)
 8015e36:	f240 12ad 	movw	r2, #429	@ 0x1ad
 8015e3a:	4996      	ldr	r1, [pc, #600]	@ (8016094 <tcp_write+0x2e8>)
 8015e3c:	4894      	ldr	r0, [pc, #592]	@ (8016090 <tcp_write+0x2e4>)
 8015e3e:	f007 f917 	bl	801d070 <iprintf>
 8015e42:	f06f 030f 	mvn.w	r3, #15
 8015e46:	e30a      	b.n	801645e <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8015e48:	88fb      	ldrh	r3, [r7, #6]
 8015e4a:	4619      	mov	r1, r3
 8015e4c:	68f8      	ldr	r0, [r7, #12]
 8015e4e:	f7ff ff33 	bl	8015cb8 <tcp_write_checks>
 8015e52:	4603      	mov	r3, r0
 8015e54:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (err != ERR_OK) {
 8015e58:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8015e5c:	2b00      	cmp	r3, #0
 8015e5e:	d002      	beq.n	8015e66 <tcp_write+0xba>
    return err;
 8015e60:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8015e64:	e2fb      	b.n	801645e <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 8015e66:	68fb      	ldr	r3, [r7, #12]
 8015e68:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015e6c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015e70:	2300      	movs	r3, #0
 8015e72:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8015e76:	68fb      	ldr	r3, [r7, #12]
 8015e78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015e7a:	2b00      	cmp	r3, #0
 8015e7c:	f000 80f6 	beq.w	801606c <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015e80:	68fb      	ldr	r3, [r7, #12]
 8015e82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015e84:	653b      	str	r3, [r7, #80]	@ 0x50
 8015e86:	e002      	b.n	8015e8e <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8015e88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015e8a:	681b      	ldr	r3, [r3, #0]
 8015e8c:	653b      	str	r3, [r7, #80]	@ 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015e8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015e90:	681b      	ldr	r3, [r3, #0]
 8015e92:	2b00      	cmp	r3, #0
 8015e94:	d1f8      	bne.n	8015e88 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8015e96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015e98:	7a9b      	ldrb	r3, [r3, #10]
 8015e9a:	009b      	lsls	r3, r3, #2
 8015e9c:	b29b      	uxth	r3, r3
 8015e9e:	f003 0304 	and.w	r3, r3, #4
 8015ea2:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8015ea4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015ea6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015ea8:	891b      	ldrh	r3, [r3, #8]
 8015eaa:	4619      	mov	r1, r3
 8015eac:	8c3b      	ldrh	r3, [r7, #32]
 8015eae:	440b      	add	r3, r1
 8015eb0:	429a      	cmp	r2, r3
 8015eb2:	da06      	bge.n	8015ec2 <tcp_write+0x116>
 8015eb4:	4b74      	ldr	r3, [pc, #464]	@ (8016088 <tcp_write+0x2dc>)
 8015eb6:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8015eba:	4977      	ldr	r1, [pc, #476]	@ (8016098 <tcp_write+0x2ec>)
 8015ebc:	4874      	ldr	r0, [pc, #464]	@ (8016090 <tcp_write+0x2e4>)
 8015ebe:	f007 f8d7 	bl	801d070 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8015ec2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015ec4:	891a      	ldrh	r2, [r3, #8]
 8015ec6:	8c3b      	ldrh	r3, [r7, #32]
 8015ec8:	4413      	add	r3, r2
 8015eca:	b29b      	uxth	r3, r3
 8015ecc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015ece:	1ad3      	subs	r3, r2, r3
 8015ed0:	877b      	strh	r3, [r7, #58]	@ 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8015ed2:	68fb      	ldr	r3, [r7, #12]
 8015ed4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8015ed8:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8015eda:	8a7b      	ldrh	r3, [r7, #18]
 8015edc:	2b00      	cmp	r3, #0
 8015ede:	d026      	beq.n	8015f2e <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8015ee0:	8a7b      	ldrh	r3, [r7, #18]
 8015ee2:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8015ee4:	429a      	cmp	r2, r3
 8015ee6:	d206      	bcs.n	8015ef6 <tcp_write+0x14a>
 8015ee8:	4b67      	ldr	r3, [pc, #412]	@ (8016088 <tcp_write+0x2dc>)
 8015eea:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 8015eee:	496b      	ldr	r1, [pc, #428]	@ (801609c <tcp_write+0x2f0>)
 8015ef0:	4867      	ldr	r0, [pc, #412]	@ (8016090 <tcp_write+0x2e4>)
 8015ef2:	f007 f8bd 	bl	801d070 <iprintf>
      seg = last_unsent;
 8015ef6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015ef8:	64fb      	str	r3, [r7, #76]	@ 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8015efa:	8a7b      	ldrh	r3, [r7, #18]
 8015efc:	88fa      	ldrh	r2, [r7, #6]
 8015efe:	4293      	cmp	r3, r2
 8015f00:	bf28      	it	cs
 8015f02:	4613      	movcs	r3, r2
 8015f04:	b29b      	uxth	r3, r3
 8015f06:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8015f08:	4293      	cmp	r3, r2
 8015f0a:	bf28      	it	cs
 8015f0c:	4613      	movcs	r3, r2
 8015f0e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      pos += oversize_used;
 8015f10:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015f14:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015f16:	4413      	add	r3, r2
 8015f18:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      oversize -= oversize_used;
 8015f1c:	8a7a      	ldrh	r2, [r7, #18]
 8015f1e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015f20:	1ad3      	subs	r3, r2, r3
 8015f22:	b29b      	uxth	r3, r3
 8015f24:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8015f26:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8015f28:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015f2a:	1ad3      	subs	r3, r2, r3
 8015f2c:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8015f2e:	8a7b      	ldrh	r3, [r7, #18]
 8015f30:	2b00      	cmp	r3, #0
 8015f32:	d00b      	beq.n	8015f4c <tcp_write+0x1a0>
 8015f34:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015f38:	88fb      	ldrh	r3, [r7, #6]
 8015f3a:	429a      	cmp	r2, r3
 8015f3c:	d006      	beq.n	8015f4c <tcp_write+0x1a0>
 8015f3e:	4b52      	ldr	r3, [pc, #328]	@ (8016088 <tcp_write+0x2dc>)
 8015f40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015f44:	4956      	ldr	r1, [pc, #344]	@ (80160a0 <tcp_write+0x2f4>)
 8015f46:	4852      	ldr	r0, [pc, #328]	@ (8016090 <tcp_write+0x2e4>)
 8015f48:	f007 f892 	bl	801d070 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8015f4c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015f50:	88fb      	ldrh	r3, [r7, #6]
 8015f52:	429a      	cmp	r2, r3
 8015f54:	f080 8167 	bcs.w	8016226 <tcp_write+0x47a>
 8015f58:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015f5a:	2b00      	cmp	r3, #0
 8015f5c:	f000 8163 	beq.w	8016226 <tcp_write+0x47a>
 8015f60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015f62:	891b      	ldrh	r3, [r3, #8]
 8015f64:	2b00      	cmp	r3, #0
 8015f66:	f000 815e 	beq.w	8016226 <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8015f6a:	88fa      	ldrh	r2, [r7, #6]
 8015f6c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015f70:	1ad2      	subs	r2, r2, r3
 8015f72:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015f74:	4293      	cmp	r3, r2
 8015f76:	bfa8      	it	ge
 8015f78:	4613      	movge	r3, r2
 8015f7a:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8015f7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015f7e:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8015f80:	797b      	ldrb	r3, [r7, #5]
 8015f82:	f003 0301 	and.w	r3, r3, #1
 8015f86:	2b00      	cmp	r3, #0
 8015f88:	d027      	beq.n	8015fda <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8015f8a:	f107 0012 	add.w	r0, r7, #18
 8015f8e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8015f90:	8bf9      	ldrh	r1, [r7, #30]
 8015f92:	2301      	movs	r3, #1
 8015f94:	9302      	str	r3, [sp, #8]
 8015f96:	797b      	ldrb	r3, [r7, #5]
 8015f98:	9301      	str	r3, [sp, #4]
 8015f9a:	68fb      	ldr	r3, [r7, #12]
 8015f9c:	9300      	str	r3, [sp, #0]
 8015f9e:	4603      	mov	r3, r0
 8015fa0:	2000      	movs	r0, #0
 8015fa2:	f7ff fe0f 	bl	8015bc4 <tcp_pbuf_prealloc>
 8015fa6:	6578      	str	r0, [r7, #84]	@ 0x54
 8015fa8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015faa:	2b00      	cmp	r3, #0
 8015fac:	f000 8225 	beq.w	80163fa <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8015fb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015fb2:	6858      	ldr	r0, [r3, #4]
 8015fb4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015fb8:	68ba      	ldr	r2, [r7, #8]
 8015fba:	4413      	add	r3, r2
 8015fbc:	8bfa      	ldrh	r2, [r7, #30]
 8015fbe:	4619      	mov	r1, r3
 8015fc0:	f007 f93c 	bl	801d23c <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8015fc4:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8015fc6:	f7fb f999 	bl	80112fc <pbuf_clen>
 8015fca:	4603      	mov	r3, r0
 8015fcc:	461a      	mov	r2, r3
 8015fce:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8015fd2:	4413      	add	r3, r2
 8015fd4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8015fd8:	e041      	b.n	801605e <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8015fda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015fdc:	685b      	ldr	r3, [r3, #4]
 8015fde:	637b      	str	r3, [r7, #52]	@ 0x34
 8015fe0:	e002      	b.n	8015fe8 <tcp_write+0x23c>
 8015fe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015fe4:	681b      	ldr	r3, [r3, #0]
 8015fe6:	637b      	str	r3, [r7, #52]	@ 0x34
 8015fe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015fea:	681b      	ldr	r3, [r3, #0]
 8015fec:	2b00      	cmp	r3, #0
 8015fee:	d1f8      	bne.n	8015fe2 <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8015ff0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015ff2:	7b1b      	ldrb	r3, [r3, #12]
 8015ff4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8015ff8:	2b00      	cmp	r3, #0
 8015ffa:	d115      	bne.n	8016028 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8015ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015ffe:	685b      	ldr	r3, [r3, #4]
 8016000:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016002:	8952      	ldrh	r2, [r2, #10]
 8016004:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8016006:	68ba      	ldr	r2, [r7, #8]
 8016008:	429a      	cmp	r2, r3
 801600a:	d10d      	bne.n	8016028 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801600c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8016010:	2b00      	cmp	r3, #0
 8016012:	d006      	beq.n	8016022 <tcp_write+0x276>
 8016014:	4b1c      	ldr	r3, [pc, #112]	@ (8016088 <tcp_write+0x2dc>)
 8016016:	f240 2231 	movw	r2, #561	@ 0x231
 801601a:	4922      	ldr	r1, [pc, #136]	@ (80160a4 <tcp_write+0x2f8>)
 801601c:	481c      	ldr	r0, [pc, #112]	@ (8016090 <tcp_write+0x2e4>)
 801601e:	f007 f827 	bl	801d070 <iprintf>
          extendlen = seglen;
 8016022:	8bfb      	ldrh	r3, [r7, #30]
 8016024:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8016026:	e01a      	b.n	801605e <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8016028:	8bfb      	ldrh	r3, [r7, #30]
 801602a:	2201      	movs	r2, #1
 801602c:	4619      	mov	r1, r3
 801602e:	2000      	movs	r0, #0
 8016030:	f7fa fdc0 	bl	8010bb4 <pbuf_alloc>
 8016034:	6578      	str	r0, [r7, #84]	@ 0x54
 8016036:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016038:	2b00      	cmp	r3, #0
 801603a:	f000 81e0 	beq.w	80163fe <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801603e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8016042:	68ba      	ldr	r2, [r7, #8]
 8016044:	441a      	add	r2, r3
 8016046:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016048:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 801604a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 801604c:	f7fb f956 	bl	80112fc <pbuf_clen>
 8016050:	4603      	mov	r3, r0
 8016052:	461a      	mov	r2, r3
 8016054:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8016058:	4413      	add	r3, r2
 801605a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 801605e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8016062:	8bfb      	ldrh	r3, [r7, #30]
 8016064:	4413      	add	r3, r2
 8016066:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 801606a:	e0dc      	b.n	8016226 <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801606c:	68fb      	ldr	r3, [r7, #12]
 801606e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8016072:	2b00      	cmp	r3, #0
 8016074:	f000 80d7 	beq.w	8016226 <tcp_write+0x47a>
 8016078:	4b03      	ldr	r3, [pc, #12]	@ (8016088 <tcp_write+0x2dc>)
 801607a:	f240 224a 	movw	r2, #586	@ 0x24a
 801607e:	490a      	ldr	r1, [pc, #40]	@ (80160a8 <tcp_write+0x2fc>)
 8016080:	4803      	ldr	r0, [pc, #12]	@ (8016090 <tcp_write+0x2e4>)
 8016082:	f006 fff5 	bl	801d070 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8016086:	e0ce      	b.n	8016226 <tcp_write+0x47a>
 8016088:	08020ab4 	.word	0x08020ab4
 801608c:	08020c54 	.word	0x08020c54
 8016090:	08020b08 	.word	0x08020b08
 8016094:	08020c6c 	.word	0x08020c6c
 8016098:	08020ca0 	.word	0x08020ca0
 801609c:	08020cb8 	.word	0x08020cb8
 80160a0:	08020cd8 	.word	0x08020cd8
 80160a4:	08020cf8 	.word	0x08020cf8
 80160a8:	08020d24 	.word	0x08020d24
    struct pbuf *p;
    u16_t left = len - pos;
 80160ac:	88fa      	ldrh	r2, [r7, #6]
 80160ae:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80160b2:	1ad3      	subs	r3, r2, r3
 80160b4:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 80160b6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80160ba:	b29b      	uxth	r3, r3
 80160bc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80160be:	1ad3      	subs	r3, r2, r3
 80160c0:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 80160c2:	8b7a      	ldrh	r2, [r7, #26]
 80160c4:	8bbb      	ldrh	r3, [r7, #28]
 80160c6:	4293      	cmp	r3, r2
 80160c8:	bf28      	it	cs
 80160ca:	4613      	movcs	r3, r2
 80160cc:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 80160ce:	797b      	ldrb	r3, [r7, #5]
 80160d0:	f003 0301 	and.w	r3, r3, #1
 80160d4:	2b00      	cmp	r3, #0
 80160d6:	d036      	beq.n	8016146 <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 80160d8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80160dc:	b29a      	uxth	r2, r3
 80160de:	8b3b      	ldrh	r3, [r7, #24]
 80160e0:	4413      	add	r3, r2
 80160e2:	b299      	uxth	r1, r3
 80160e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80160e6:	2b00      	cmp	r3, #0
 80160e8:	bf0c      	ite	eq
 80160ea:	2301      	moveq	r3, #1
 80160ec:	2300      	movne	r3, #0
 80160ee:	b2db      	uxtb	r3, r3
 80160f0:	f107 0012 	add.w	r0, r7, #18
 80160f4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80160f6:	9302      	str	r3, [sp, #8]
 80160f8:	797b      	ldrb	r3, [r7, #5]
 80160fa:	9301      	str	r3, [sp, #4]
 80160fc:	68fb      	ldr	r3, [r7, #12]
 80160fe:	9300      	str	r3, [sp, #0]
 8016100:	4603      	mov	r3, r0
 8016102:	2036      	movs	r0, #54	@ 0x36
 8016104:	f7ff fd5e 	bl	8015bc4 <tcp_pbuf_prealloc>
 8016108:	6338      	str	r0, [r7, #48]	@ 0x30
 801610a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801610c:	2b00      	cmp	r3, #0
 801610e:	f000 8178 	beq.w	8016402 <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8016112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016114:	895b      	ldrh	r3, [r3, #10]
 8016116:	8b3a      	ldrh	r2, [r7, #24]
 8016118:	429a      	cmp	r2, r3
 801611a:	d906      	bls.n	801612a <tcp_write+0x37e>
 801611c:	4b8c      	ldr	r3, [pc, #560]	@ (8016350 <tcp_write+0x5a4>)
 801611e:	f240 2266 	movw	r2, #614	@ 0x266
 8016122:	498c      	ldr	r1, [pc, #560]	@ (8016354 <tcp_write+0x5a8>)
 8016124:	488c      	ldr	r0, [pc, #560]	@ (8016358 <tcp_write+0x5ac>)
 8016126:	f006 ffa3 	bl	801d070 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801612a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801612c:	685a      	ldr	r2, [r3, #4]
 801612e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016132:	18d0      	adds	r0, r2, r3
 8016134:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8016138:	68ba      	ldr	r2, [r7, #8]
 801613a:	4413      	add	r3, r2
 801613c:	8b3a      	ldrh	r2, [r7, #24]
 801613e:	4619      	mov	r1, r3
 8016140:	f007 f87c 	bl	801d23c <memcpy>
 8016144:	e02f      	b.n	80161a6 <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8016146:	8a7b      	ldrh	r3, [r7, #18]
 8016148:	2b00      	cmp	r3, #0
 801614a:	d006      	beq.n	801615a <tcp_write+0x3ae>
 801614c:	4b80      	ldr	r3, [pc, #512]	@ (8016350 <tcp_write+0x5a4>)
 801614e:	f240 2271 	movw	r2, #625	@ 0x271
 8016152:	4982      	ldr	r1, [pc, #520]	@ (801635c <tcp_write+0x5b0>)
 8016154:	4880      	ldr	r0, [pc, #512]	@ (8016358 <tcp_write+0x5ac>)
 8016156:	f006 ff8b 	bl	801d070 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801615a:	8b3b      	ldrh	r3, [r7, #24]
 801615c:	2201      	movs	r2, #1
 801615e:	4619      	mov	r1, r3
 8016160:	2036      	movs	r0, #54	@ 0x36
 8016162:	f7fa fd27 	bl	8010bb4 <pbuf_alloc>
 8016166:	6178      	str	r0, [r7, #20]
 8016168:	697b      	ldr	r3, [r7, #20]
 801616a:	2b00      	cmp	r3, #0
 801616c:	f000 814b 	beq.w	8016406 <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8016170:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8016174:	68ba      	ldr	r2, [r7, #8]
 8016176:	441a      	add	r2, r3
 8016178:	697b      	ldr	r3, [r7, #20]
 801617a:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801617c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016180:	b29b      	uxth	r3, r3
 8016182:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8016186:	4619      	mov	r1, r3
 8016188:	2036      	movs	r0, #54	@ 0x36
 801618a:	f7fa fd13 	bl	8010bb4 <pbuf_alloc>
 801618e:	6338      	str	r0, [r7, #48]	@ 0x30
 8016190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016192:	2b00      	cmp	r3, #0
 8016194:	d103      	bne.n	801619e <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8016196:	6978      	ldr	r0, [r7, #20]
 8016198:	f7fb f822 	bl	80111e0 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 801619c:	e136      	b.n	801640c <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 801619e:	6979      	ldr	r1, [r7, #20]
 80161a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80161a2:	f7fb f8eb 	bl	801137c <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 80161a6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80161a8:	f7fb f8a8 	bl	80112fc <pbuf_clen>
 80161ac:	4603      	mov	r3, r0
 80161ae:	461a      	mov	r2, r3
 80161b0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80161b4:	4413      	add	r3, r2
 80161b6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 80161ba:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80161be:	2b09      	cmp	r3, #9
 80161c0:	d903      	bls.n	80161ca <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 80161c2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80161c4:	f7fb f80c 	bl	80111e0 <pbuf_free>
      goto memerr;
 80161c8:	e120      	b.n	801640c <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 80161ca:	68fb      	ldr	r3, [r7, #12]
 80161cc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80161ce:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80161d2:	441a      	add	r2, r3
 80161d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80161d8:	9300      	str	r3, [sp, #0]
 80161da:	4613      	mov	r3, r2
 80161dc:	2200      	movs	r2, #0
 80161de:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80161e0:	68f8      	ldr	r0, [r7, #12]
 80161e2:	f7ff fc53 	bl	8015a8c <tcp_create_segment>
 80161e6:	64f8      	str	r0, [r7, #76]	@ 0x4c
 80161e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80161ea:	2b00      	cmp	r3, #0
 80161ec:	f000 810d 	beq.w	801640a <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 80161f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80161f2:	2b00      	cmp	r3, #0
 80161f4:	d102      	bne.n	80161fc <tcp_write+0x450>
      queue = seg;
 80161f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80161f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80161fa:	e00c      	b.n	8016216 <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 80161fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80161fe:	2b00      	cmp	r3, #0
 8016200:	d106      	bne.n	8016210 <tcp_write+0x464>
 8016202:	4b53      	ldr	r3, [pc, #332]	@ (8016350 <tcp_write+0x5a4>)
 8016204:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8016208:	4955      	ldr	r1, [pc, #340]	@ (8016360 <tcp_write+0x5b4>)
 801620a:	4853      	ldr	r0, [pc, #332]	@ (8016358 <tcp_write+0x5ac>)
 801620c:	f006 ff30 	bl	801d070 <iprintf>
      prev_seg->next = seg;
 8016210:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8016212:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016214:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8016216:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016218:	64bb      	str	r3, [r7, #72]	@ 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 801621a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801621e:	8b3b      	ldrh	r3, [r7, #24]
 8016220:	4413      	add	r3, r2
 8016222:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  while (pos < len) {
 8016226:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801622a:	88fb      	ldrh	r3, [r7, #6]
 801622c:	429a      	cmp	r2, r3
 801622e:	f4ff af3d 	bcc.w	80160ac <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8016232:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8016234:	2b00      	cmp	r3, #0
 8016236:	d02c      	beq.n	8016292 <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8016238:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801623a:	685b      	ldr	r3, [r3, #4]
 801623c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801623e:	e01e      	b.n	801627e <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8016240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016242:	891a      	ldrh	r2, [r3, #8]
 8016244:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8016246:	4413      	add	r3, r2
 8016248:	b29a      	uxth	r2, r3
 801624a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801624c:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 801624e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016250:	681b      	ldr	r3, [r3, #0]
 8016252:	2b00      	cmp	r3, #0
 8016254:	d110      	bne.n	8016278 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8016256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016258:	685b      	ldr	r3, [r3, #4]
 801625a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801625c:	8952      	ldrh	r2, [r2, #10]
 801625e:	4413      	add	r3, r2
 8016260:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8016262:	68b9      	ldr	r1, [r7, #8]
 8016264:	4618      	mov	r0, r3
 8016266:	f006 ffe9 	bl	801d23c <memcpy>
        p->len += oversize_used;
 801626a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801626c:	895a      	ldrh	r2, [r3, #10]
 801626e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8016270:	4413      	add	r3, r2
 8016272:	b29a      	uxth	r2, r3
 8016274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016276:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8016278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801627a:	681b      	ldr	r3, [r3, #0]
 801627c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801627e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016280:	2b00      	cmp	r3, #0
 8016282:	d1dd      	bne.n	8016240 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8016284:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016286:	891a      	ldrh	r2, [r3, #8]
 8016288:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801628a:	4413      	add	r3, r2
 801628c:	b29a      	uxth	r2, r3
 801628e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016290:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8016292:	8a7a      	ldrh	r2, [r7, #18]
 8016294:	68fb      	ldr	r3, [r7, #12]
 8016296:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 801629a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801629c:	2b00      	cmp	r3, #0
 801629e:	d018      	beq.n	80162d2 <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 80162a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80162a2:	2b00      	cmp	r3, #0
 80162a4:	d106      	bne.n	80162b4 <tcp_write+0x508>
 80162a6:	4b2a      	ldr	r3, [pc, #168]	@ (8016350 <tcp_write+0x5a4>)
 80162a8:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 80162ac:	492d      	ldr	r1, [pc, #180]	@ (8016364 <tcp_write+0x5b8>)
 80162ae:	482a      	ldr	r0, [pc, #168]	@ (8016358 <tcp_write+0x5ac>)
 80162b0:	f006 fede 	bl	801d070 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 80162b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80162b6:	685b      	ldr	r3, [r3, #4]
 80162b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80162ba:	4618      	mov	r0, r3
 80162bc:	f7fb f85e 	bl	801137c <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 80162c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80162c2:	891a      	ldrh	r2, [r3, #8]
 80162c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80162c6:	891b      	ldrh	r3, [r3, #8]
 80162c8:	4413      	add	r3, r2
 80162ca:	b29a      	uxth	r2, r3
 80162cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80162ce:	811a      	strh	r2, [r3, #8]
 80162d0:	e037      	b.n	8016342 <tcp_write+0x596>
  } else if (extendlen > 0) {
 80162d2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80162d4:	2b00      	cmp	r3, #0
 80162d6:	d034      	beq.n	8016342 <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 80162d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80162da:	2b00      	cmp	r3, #0
 80162dc:	d003      	beq.n	80162e6 <tcp_write+0x53a>
 80162de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80162e0:	685b      	ldr	r3, [r3, #4]
 80162e2:	2b00      	cmp	r3, #0
 80162e4:	d106      	bne.n	80162f4 <tcp_write+0x548>
 80162e6:	4b1a      	ldr	r3, [pc, #104]	@ (8016350 <tcp_write+0x5a4>)
 80162e8:	f240 22e6 	movw	r2, #742	@ 0x2e6
 80162ec:	491e      	ldr	r1, [pc, #120]	@ (8016368 <tcp_write+0x5bc>)
 80162ee:	481a      	ldr	r0, [pc, #104]	@ (8016358 <tcp_write+0x5ac>)
 80162f0:	f006 febe 	bl	801d070 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80162f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80162f6:	685b      	ldr	r3, [r3, #4]
 80162f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80162fa:	e009      	b.n	8016310 <tcp_write+0x564>
      p->tot_len += extendlen;
 80162fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80162fe:	891a      	ldrh	r2, [r3, #8]
 8016300:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8016302:	4413      	add	r3, r2
 8016304:	b29a      	uxth	r2, r3
 8016306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016308:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801630a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801630c:	681b      	ldr	r3, [r3, #0]
 801630e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8016310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016312:	681b      	ldr	r3, [r3, #0]
 8016314:	2b00      	cmp	r3, #0
 8016316:	d1f1      	bne.n	80162fc <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8016318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801631a:	891a      	ldrh	r2, [r3, #8]
 801631c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801631e:	4413      	add	r3, r2
 8016320:	b29a      	uxth	r2, r3
 8016322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016324:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8016326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016328:	895a      	ldrh	r2, [r3, #10]
 801632a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801632c:	4413      	add	r3, r2
 801632e:	b29a      	uxth	r2, r3
 8016330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016332:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8016334:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016336:	891a      	ldrh	r2, [r3, #8]
 8016338:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801633a:	4413      	add	r3, r2
 801633c:	b29a      	uxth	r2, r3
 801633e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016340:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8016342:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016344:	2b00      	cmp	r3, #0
 8016346:	d111      	bne.n	801636c <tcp_write+0x5c0>
    pcb->unsent = queue;
 8016348:	68fb      	ldr	r3, [r7, #12]
 801634a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801634c:	66da      	str	r2, [r3, #108]	@ 0x6c
 801634e:	e010      	b.n	8016372 <tcp_write+0x5c6>
 8016350:	08020ab4 	.word	0x08020ab4
 8016354:	08020d54 	.word	0x08020d54
 8016358:	08020b08 	.word	0x08020b08
 801635c:	08020d94 	.word	0x08020d94
 8016360:	08020da4 	.word	0x08020da4
 8016364:	08020db8 	.word	0x08020db8
 8016368:	08020df0 	.word	0x08020df0
  } else {
    last_unsent->next = queue;
 801636c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801636e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8016370:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8016372:	68fb      	ldr	r3, [r7, #12]
 8016374:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8016376:	88fb      	ldrh	r3, [r7, #6]
 8016378:	441a      	add	r2, r3
 801637a:	68fb      	ldr	r3, [r7, #12]
 801637c:	65da      	str	r2, [r3, #92]	@ 0x5c
  pcb->snd_buf -= len;
 801637e:	68fb      	ldr	r3, [r7, #12]
 8016380:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8016384:	88fb      	ldrh	r3, [r7, #6]
 8016386:	1ad3      	subs	r3, r2, r3
 8016388:	b29a      	uxth	r2, r3
 801638a:	68fb      	ldr	r3, [r7, #12]
 801638c:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  pcb->snd_queuelen = queuelen;
 8016390:	68fb      	ldr	r3, [r7, #12]
 8016392:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8016396:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801639a:	68fb      	ldr	r3, [r7, #12]
 801639c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80163a0:	2b00      	cmp	r3, #0
 80163a2:	d00e      	beq.n	80163c2 <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 80163a4:	68fb      	ldr	r3, [r7, #12]
 80163a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80163a8:	2b00      	cmp	r3, #0
 80163aa:	d10a      	bne.n	80163c2 <tcp_write+0x616>
 80163ac:	68fb      	ldr	r3, [r7, #12]
 80163ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80163b0:	2b00      	cmp	r3, #0
 80163b2:	d106      	bne.n	80163c2 <tcp_write+0x616>
 80163b4:	4b2c      	ldr	r3, [pc, #176]	@ (8016468 <tcp_write+0x6bc>)
 80163b6:	f240 3212 	movw	r2, #786	@ 0x312
 80163ba:	492c      	ldr	r1, [pc, #176]	@ (801646c <tcp_write+0x6c0>)
 80163bc:	482c      	ldr	r0, [pc, #176]	@ (8016470 <tcp_write+0x6c4>)
 80163be:	f006 fe57 	bl	801d070 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 80163c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80163c4:	2b00      	cmp	r3, #0
 80163c6:	d016      	beq.n	80163f6 <tcp_write+0x64a>
 80163c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80163ca:	68db      	ldr	r3, [r3, #12]
 80163cc:	2b00      	cmp	r3, #0
 80163ce:	d012      	beq.n	80163f6 <tcp_write+0x64a>
 80163d0:	797b      	ldrb	r3, [r7, #5]
 80163d2:	f003 0302 	and.w	r3, r3, #2
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	d10d      	bne.n	80163f6 <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 80163da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80163dc:	68db      	ldr	r3, [r3, #12]
 80163de:	899b      	ldrh	r3, [r3, #12]
 80163e0:	b29c      	uxth	r4, r3
 80163e2:	2008      	movs	r0, #8
 80163e4:	f7f9 fa98 	bl	800f918 <lwip_htons>
 80163e8:	4603      	mov	r3, r0
 80163ea:	461a      	mov	r2, r3
 80163ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80163ee:	68db      	ldr	r3, [r3, #12]
 80163f0:	4322      	orrs	r2, r4
 80163f2:	b292      	uxth	r2, r2
 80163f4:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 80163f6:	2300      	movs	r3, #0
 80163f8:	e031      	b.n	801645e <tcp_write+0x6b2>
          goto memerr;
 80163fa:	bf00      	nop
 80163fc:	e006      	b.n	801640c <tcp_write+0x660>
            goto memerr;
 80163fe:	bf00      	nop
 8016400:	e004      	b.n	801640c <tcp_write+0x660>
        goto memerr;
 8016402:	bf00      	nop
 8016404:	e002      	b.n	801640c <tcp_write+0x660>
        goto memerr;
 8016406:	bf00      	nop
 8016408:	e000      	b.n	801640c <tcp_write+0x660>
      goto memerr;
 801640a:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801640c:	68fb      	ldr	r3, [r7, #12]
 801640e:	8b5b      	ldrh	r3, [r3, #26]
 8016410:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016414:	b29a      	uxth	r2, r3
 8016416:	68fb      	ldr	r3, [r7, #12]
 8016418:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 801641a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801641c:	2b00      	cmp	r3, #0
 801641e:	d002      	beq.n	8016426 <tcp_write+0x67a>
    pbuf_free(concat_p);
 8016420:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8016422:	f7fa fedd 	bl	80111e0 <pbuf_free>
  }
  if (queue != NULL) {
 8016426:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016428:	2b00      	cmp	r3, #0
 801642a:	d002      	beq.n	8016432 <tcp_write+0x686>
    tcp_segs_free(queue);
 801642c:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 801642e:	f7fc fb71 	bl	8012b14 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8016432:	68fb      	ldr	r3, [r7, #12]
 8016434:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016438:	2b00      	cmp	r3, #0
 801643a:	d00e      	beq.n	801645a <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801643c:	68fb      	ldr	r3, [r7, #12]
 801643e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016440:	2b00      	cmp	r3, #0
 8016442:	d10a      	bne.n	801645a <tcp_write+0x6ae>
 8016444:	68fb      	ldr	r3, [r7, #12]
 8016446:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016448:	2b00      	cmp	r3, #0
 801644a:	d106      	bne.n	801645a <tcp_write+0x6ae>
 801644c:	4b06      	ldr	r3, [pc, #24]	@ (8016468 <tcp_write+0x6bc>)
 801644e:	f240 3227 	movw	r2, #807	@ 0x327
 8016452:	4906      	ldr	r1, [pc, #24]	@ (801646c <tcp_write+0x6c0>)
 8016454:	4806      	ldr	r0, [pc, #24]	@ (8016470 <tcp_write+0x6c4>)
 8016456:	f006 fe0b 	bl	801d070 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 801645a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 801645e:	4618      	mov	r0, r3
 8016460:	375c      	adds	r7, #92	@ 0x5c
 8016462:	46bd      	mov	sp, r7
 8016464:	bd90      	pop	{r4, r7, pc}
 8016466:	bf00      	nop
 8016468:	08020ab4 	.word	0x08020ab4
 801646c:	08020e28 	.word	0x08020e28
 8016470:	08020b08 	.word	0x08020b08

08016474 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8016474:	b590      	push	{r4, r7, lr}
 8016476:	b08b      	sub	sp, #44	@ 0x2c
 8016478:	af02      	add	r7, sp, #8
 801647a:	6078      	str	r0, [r7, #4]
 801647c:	460b      	mov	r3, r1
 801647e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8016480:	2300      	movs	r3, #0
 8016482:	61fb      	str	r3, [r7, #28]
 8016484:	2300      	movs	r3, #0
 8016486:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8016488:	2300      	movs	r3, #0
 801648a:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801648c:	687b      	ldr	r3, [r7, #4]
 801648e:	2b00      	cmp	r3, #0
 8016490:	d106      	bne.n	80164a0 <tcp_split_unsent_seg+0x2c>
 8016492:	4b95      	ldr	r3, [pc, #596]	@ (80166e8 <tcp_split_unsent_seg+0x274>)
 8016494:	f240 324b 	movw	r2, #843	@ 0x34b
 8016498:	4994      	ldr	r1, [pc, #592]	@ (80166ec <tcp_split_unsent_seg+0x278>)
 801649a:	4895      	ldr	r0, [pc, #596]	@ (80166f0 <tcp_split_unsent_seg+0x27c>)
 801649c:	f006 fde8 	bl	801d070 <iprintf>

  useg = pcb->unsent;
 80164a0:	687b      	ldr	r3, [r7, #4]
 80164a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80164a4:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 80164a6:	697b      	ldr	r3, [r7, #20]
 80164a8:	2b00      	cmp	r3, #0
 80164aa:	d102      	bne.n	80164b2 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 80164ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80164b0:	e116      	b.n	80166e0 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 80164b2:	887b      	ldrh	r3, [r7, #2]
 80164b4:	2b00      	cmp	r3, #0
 80164b6:	d109      	bne.n	80164cc <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 80164b8:	4b8b      	ldr	r3, [pc, #556]	@ (80166e8 <tcp_split_unsent_seg+0x274>)
 80164ba:	f240 3253 	movw	r2, #851	@ 0x353
 80164be:	498d      	ldr	r1, [pc, #564]	@ (80166f4 <tcp_split_unsent_seg+0x280>)
 80164c0:	488b      	ldr	r0, [pc, #556]	@ (80166f0 <tcp_split_unsent_seg+0x27c>)
 80164c2:	f006 fdd5 	bl	801d070 <iprintf>
    return ERR_VAL;
 80164c6:	f06f 0305 	mvn.w	r3, #5
 80164ca:	e109      	b.n	80166e0 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 80164cc:	697b      	ldr	r3, [r7, #20]
 80164ce:	891b      	ldrh	r3, [r3, #8]
 80164d0:	887a      	ldrh	r2, [r7, #2]
 80164d2:	429a      	cmp	r2, r3
 80164d4:	d301      	bcc.n	80164da <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 80164d6:	2300      	movs	r3, #0
 80164d8:	e102      	b.n	80166e0 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 80164da:	687b      	ldr	r3, [r7, #4]
 80164dc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80164de:	887a      	ldrh	r2, [r7, #2]
 80164e0:	429a      	cmp	r2, r3
 80164e2:	d906      	bls.n	80164f2 <tcp_split_unsent_seg+0x7e>
 80164e4:	4b80      	ldr	r3, [pc, #512]	@ (80166e8 <tcp_split_unsent_seg+0x274>)
 80164e6:	f240 325b 	movw	r2, #859	@ 0x35b
 80164ea:	4983      	ldr	r1, [pc, #524]	@ (80166f8 <tcp_split_unsent_seg+0x284>)
 80164ec:	4880      	ldr	r0, [pc, #512]	@ (80166f0 <tcp_split_unsent_seg+0x27c>)
 80164ee:	f006 fdbf 	bl	801d070 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 80164f2:	697b      	ldr	r3, [r7, #20]
 80164f4:	891b      	ldrh	r3, [r3, #8]
 80164f6:	2b00      	cmp	r3, #0
 80164f8:	d106      	bne.n	8016508 <tcp_split_unsent_seg+0x94>
 80164fa:	4b7b      	ldr	r3, [pc, #492]	@ (80166e8 <tcp_split_unsent_seg+0x274>)
 80164fc:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8016500:	497e      	ldr	r1, [pc, #504]	@ (80166fc <tcp_split_unsent_seg+0x288>)
 8016502:	487b      	ldr	r0, [pc, #492]	@ (80166f0 <tcp_split_unsent_seg+0x27c>)
 8016504:	f006 fdb4 	bl	801d070 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8016508:	697b      	ldr	r3, [r7, #20]
 801650a:	7a9b      	ldrb	r3, [r3, #10]
 801650c:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801650e:	7bfb      	ldrb	r3, [r7, #15]
 8016510:	009b      	lsls	r3, r3, #2
 8016512:	b2db      	uxtb	r3, r3
 8016514:	f003 0304 	and.w	r3, r3, #4
 8016518:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 801651a:	697b      	ldr	r3, [r7, #20]
 801651c:	891a      	ldrh	r2, [r3, #8]
 801651e:	887b      	ldrh	r3, [r7, #2]
 8016520:	1ad3      	subs	r3, r2, r3
 8016522:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8016524:	7bbb      	ldrb	r3, [r7, #14]
 8016526:	b29a      	uxth	r2, r3
 8016528:	89bb      	ldrh	r3, [r7, #12]
 801652a:	4413      	add	r3, r2
 801652c:	b29b      	uxth	r3, r3
 801652e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8016532:	4619      	mov	r1, r3
 8016534:	2036      	movs	r0, #54	@ 0x36
 8016536:	f7fa fb3d 	bl	8010bb4 <pbuf_alloc>
 801653a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801653c:	693b      	ldr	r3, [r7, #16]
 801653e:	2b00      	cmp	r3, #0
 8016540:	f000 80b7 	beq.w	80166b2 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8016544:	697b      	ldr	r3, [r7, #20]
 8016546:	685b      	ldr	r3, [r3, #4]
 8016548:	891a      	ldrh	r2, [r3, #8]
 801654a:	697b      	ldr	r3, [r7, #20]
 801654c:	891b      	ldrh	r3, [r3, #8]
 801654e:	1ad3      	subs	r3, r2, r3
 8016550:	b29a      	uxth	r2, r3
 8016552:	887b      	ldrh	r3, [r7, #2]
 8016554:	4413      	add	r3, r2
 8016556:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8016558:	697b      	ldr	r3, [r7, #20]
 801655a:	6858      	ldr	r0, [r3, #4]
 801655c:	693b      	ldr	r3, [r7, #16]
 801655e:	685a      	ldr	r2, [r3, #4]
 8016560:	7bbb      	ldrb	r3, [r7, #14]
 8016562:	18d1      	adds	r1, r2, r3
 8016564:	897b      	ldrh	r3, [r7, #10]
 8016566:	89ba      	ldrh	r2, [r7, #12]
 8016568:	f7fb f840 	bl	80115ec <pbuf_copy_partial>
 801656c:	4603      	mov	r3, r0
 801656e:	461a      	mov	r2, r3
 8016570:	89bb      	ldrh	r3, [r7, #12]
 8016572:	4293      	cmp	r3, r2
 8016574:	f040 809f 	bne.w	80166b6 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8016578:	697b      	ldr	r3, [r7, #20]
 801657a:	68db      	ldr	r3, [r3, #12]
 801657c:	899b      	ldrh	r3, [r3, #12]
 801657e:	b29b      	uxth	r3, r3
 8016580:	4618      	mov	r0, r3
 8016582:	f7f9 f9c9 	bl	800f918 <lwip_htons>
 8016586:	4603      	mov	r3, r0
 8016588:	b2db      	uxtb	r3, r3
 801658a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801658e:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8016590:	2300      	movs	r3, #0
 8016592:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8016594:	7efb      	ldrb	r3, [r7, #27]
 8016596:	f003 0308 	and.w	r3, r3, #8
 801659a:	2b00      	cmp	r3, #0
 801659c:	d007      	beq.n	80165ae <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801659e:	7efb      	ldrb	r3, [r7, #27]
 80165a0:	f023 0308 	bic.w	r3, r3, #8
 80165a4:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 80165a6:	7ebb      	ldrb	r3, [r7, #26]
 80165a8:	f043 0308 	orr.w	r3, r3, #8
 80165ac:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 80165ae:	7efb      	ldrb	r3, [r7, #27]
 80165b0:	f003 0301 	and.w	r3, r3, #1
 80165b4:	2b00      	cmp	r3, #0
 80165b6:	d007      	beq.n	80165c8 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 80165b8:	7efb      	ldrb	r3, [r7, #27]
 80165ba:	f023 0301 	bic.w	r3, r3, #1
 80165be:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 80165c0:	7ebb      	ldrb	r3, [r7, #26]
 80165c2:	f043 0301 	orr.w	r3, r3, #1
 80165c6:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 80165c8:	697b      	ldr	r3, [r7, #20]
 80165ca:	68db      	ldr	r3, [r3, #12]
 80165cc:	685b      	ldr	r3, [r3, #4]
 80165ce:	4618      	mov	r0, r3
 80165d0:	f7f9 f9b8 	bl	800f944 <lwip_htonl>
 80165d4:	4602      	mov	r2, r0
 80165d6:	887b      	ldrh	r3, [r7, #2]
 80165d8:	18d1      	adds	r1, r2, r3
 80165da:	7eba      	ldrb	r2, [r7, #26]
 80165dc:	7bfb      	ldrb	r3, [r7, #15]
 80165de:	9300      	str	r3, [sp, #0]
 80165e0:	460b      	mov	r3, r1
 80165e2:	6939      	ldr	r1, [r7, #16]
 80165e4:	6878      	ldr	r0, [r7, #4]
 80165e6:	f7ff fa51 	bl	8015a8c <tcp_create_segment>
 80165ea:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 80165ec:	69fb      	ldr	r3, [r7, #28]
 80165ee:	2b00      	cmp	r3, #0
 80165f0:	d063      	beq.n	80166ba <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 80165f2:	697b      	ldr	r3, [r7, #20]
 80165f4:	685b      	ldr	r3, [r3, #4]
 80165f6:	4618      	mov	r0, r3
 80165f8:	f7fa fe80 	bl	80112fc <pbuf_clen>
 80165fc:	4603      	mov	r3, r0
 80165fe:	461a      	mov	r2, r3
 8016600:	687b      	ldr	r3, [r7, #4]
 8016602:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016606:	1a9b      	subs	r3, r3, r2
 8016608:	b29a      	uxth	r2, r3
 801660a:	687b      	ldr	r3, [r7, #4]
 801660c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8016610:	697b      	ldr	r3, [r7, #20]
 8016612:	6858      	ldr	r0, [r3, #4]
 8016614:	697b      	ldr	r3, [r7, #20]
 8016616:	685b      	ldr	r3, [r3, #4]
 8016618:	891a      	ldrh	r2, [r3, #8]
 801661a:	89bb      	ldrh	r3, [r7, #12]
 801661c:	1ad3      	subs	r3, r2, r3
 801661e:	b29b      	uxth	r3, r3
 8016620:	4619      	mov	r1, r3
 8016622:	f7fa fc25 	bl	8010e70 <pbuf_realloc>
  useg->len -= remainder;
 8016626:	697b      	ldr	r3, [r7, #20]
 8016628:	891a      	ldrh	r2, [r3, #8]
 801662a:	89bb      	ldrh	r3, [r7, #12]
 801662c:	1ad3      	subs	r3, r2, r3
 801662e:	b29a      	uxth	r2, r3
 8016630:	697b      	ldr	r3, [r7, #20]
 8016632:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8016634:	697b      	ldr	r3, [r7, #20]
 8016636:	68db      	ldr	r3, [r3, #12]
 8016638:	899b      	ldrh	r3, [r3, #12]
 801663a:	b29c      	uxth	r4, r3
 801663c:	7efb      	ldrb	r3, [r7, #27]
 801663e:	b29b      	uxth	r3, r3
 8016640:	4618      	mov	r0, r3
 8016642:	f7f9 f969 	bl	800f918 <lwip_htons>
 8016646:	4603      	mov	r3, r0
 8016648:	461a      	mov	r2, r3
 801664a:	697b      	ldr	r3, [r7, #20]
 801664c:	68db      	ldr	r3, [r3, #12]
 801664e:	4322      	orrs	r2, r4
 8016650:	b292      	uxth	r2, r2
 8016652:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8016654:	697b      	ldr	r3, [r7, #20]
 8016656:	685b      	ldr	r3, [r3, #4]
 8016658:	4618      	mov	r0, r3
 801665a:	f7fa fe4f 	bl	80112fc <pbuf_clen>
 801665e:	4603      	mov	r3, r0
 8016660:	461a      	mov	r2, r3
 8016662:	687b      	ldr	r3, [r7, #4]
 8016664:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016668:	4413      	add	r3, r2
 801666a:	b29a      	uxth	r2, r3
 801666c:	687b      	ldr	r3, [r7, #4]
 801666e:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8016672:	69fb      	ldr	r3, [r7, #28]
 8016674:	685b      	ldr	r3, [r3, #4]
 8016676:	4618      	mov	r0, r3
 8016678:	f7fa fe40 	bl	80112fc <pbuf_clen>
 801667c:	4603      	mov	r3, r0
 801667e:	461a      	mov	r2, r3
 8016680:	687b      	ldr	r3, [r7, #4]
 8016682:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016686:	4413      	add	r3, r2
 8016688:	b29a      	uxth	r2, r3
 801668a:	687b      	ldr	r3, [r7, #4]
 801668c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8016690:	697b      	ldr	r3, [r7, #20]
 8016692:	681a      	ldr	r2, [r3, #0]
 8016694:	69fb      	ldr	r3, [r7, #28]
 8016696:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8016698:	697b      	ldr	r3, [r7, #20]
 801669a:	69fa      	ldr	r2, [r7, #28]
 801669c:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801669e:	69fb      	ldr	r3, [r7, #28]
 80166a0:	681b      	ldr	r3, [r3, #0]
 80166a2:	2b00      	cmp	r3, #0
 80166a4:	d103      	bne.n	80166ae <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 80166a6:	687b      	ldr	r3, [r7, #4]
 80166a8:	2200      	movs	r2, #0
 80166aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 80166ae:	2300      	movs	r3, #0
 80166b0:	e016      	b.n	80166e0 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 80166b2:	bf00      	nop
 80166b4:	e002      	b.n	80166bc <tcp_split_unsent_seg+0x248>
    goto memerr;
 80166b6:	bf00      	nop
 80166b8:	e000      	b.n	80166bc <tcp_split_unsent_seg+0x248>
    goto memerr;
 80166ba:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 80166bc:	69fb      	ldr	r3, [r7, #28]
 80166be:	2b00      	cmp	r3, #0
 80166c0:	d006      	beq.n	80166d0 <tcp_split_unsent_seg+0x25c>
 80166c2:	4b09      	ldr	r3, [pc, #36]	@ (80166e8 <tcp_split_unsent_seg+0x274>)
 80166c4:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 80166c8:	490d      	ldr	r1, [pc, #52]	@ (8016700 <tcp_split_unsent_seg+0x28c>)
 80166ca:	4809      	ldr	r0, [pc, #36]	@ (80166f0 <tcp_split_unsent_seg+0x27c>)
 80166cc:	f006 fcd0 	bl	801d070 <iprintf>
  if (p != NULL) {
 80166d0:	693b      	ldr	r3, [r7, #16]
 80166d2:	2b00      	cmp	r3, #0
 80166d4:	d002      	beq.n	80166dc <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 80166d6:	6938      	ldr	r0, [r7, #16]
 80166d8:	f7fa fd82 	bl	80111e0 <pbuf_free>
  }

  return ERR_MEM;
 80166dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80166e0:	4618      	mov	r0, r3
 80166e2:	3724      	adds	r7, #36	@ 0x24
 80166e4:	46bd      	mov	sp, r7
 80166e6:	bd90      	pop	{r4, r7, pc}
 80166e8:	08020ab4 	.word	0x08020ab4
 80166ec:	08020e48 	.word	0x08020e48
 80166f0:	08020b08 	.word	0x08020b08
 80166f4:	08020e6c 	.word	0x08020e6c
 80166f8:	08020e90 	.word	0x08020e90
 80166fc:	08020ea0 	.word	0x08020ea0
 8016700:	08020eb0 	.word	0x08020eb0

08016704 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8016704:	b590      	push	{r4, r7, lr}
 8016706:	b085      	sub	sp, #20
 8016708:	af00      	add	r7, sp, #0
 801670a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801670c:	687b      	ldr	r3, [r7, #4]
 801670e:	2b00      	cmp	r3, #0
 8016710:	d106      	bne.n	8016720 <tcp_send_fin+0x1c>
 8016712:	4b21      	ldr	r3, [pc, #132]	@ (8016798 <tcp_send_fin+0x94>)
 8016714:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8016718:	4920      	ldr	r1, [pc, #128]	@ (801679c <tcp_send_fin+0x98>)
 801671a:	4821      	ldr	r0, [pc, #132]	@ (80167a0 <tcp_send_fin+0x9c>)
 801671c:	f006 fca8 	bl	801d070 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8016720:	687b      	ldr	r3, [r7, #4]
 8016722:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016724:	2b00      	cmp	r3, #0
 8016726:	d02e      	beq.n	8016786 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8016728:	687b      	ldr	r3, [r7, #4]
 801672a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801672c:	60fb      	str	r3, [r7, #12]
 801672e:	e002      	b.n	8016736 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8016730:	68fb      	ldr	r3, [r7, #12]
 8016732:	681b      	ldr	r3, [r3, #0]
 8016734:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8016736:	68fb      	ldr	r3, [r7, #12]
 8016738:	681b      	ldr	r3, [r3, #0]
 801673a:	2b00      	cmp	r3, #0
 801673c:	d1f8      	bne.n	8016730 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801673e:	68fb      	ldr	r3, [r7, #12]
 8016740:	68db      	ldr	r3, [r3, #12]
 8016742:	899b      	ldrh	r3, [r3, #12]
 8016744:	b29b      	uxth	r3, r3
 8016746:	4618      	mov	r0, r3
 8016748:	f7f9 f8e6 	bl	800f918 <lwip_htons>
 801674c:	4603      	mov	r3, r0
 801674e:	b2db      	uxtb	r3, r3
 8016750:	f003 0307 	and.w	r3, r3, #7
 8016754:	2b00      	cmp	r3, #0
 8016756:	d116      	bne.n	8016786 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8016758:	68fb      	ldr	r3, [r7, #12]
 801675a:	68db      	ldr	r3, [r3, #12]
 801675c:	899b      	ldrh	r3, [r3, #12]
 801675e:	b29c      	uxth	r4, r3
 8016760:	2001      	movs	r0, #1
 8016762:	f7f9 f8d9 	bl	800f918 <lwip_htons>
 8016766:	4603      	mov	r3, r0
 8016768:	461a      	mov	r2, r3
 801676a:	68fb      	ldr	r3, [r7, #12]
 801676c:	68db      	ldr	r3, [r3, #12]
 801676e:	4322      	orrs	r2, r4
 8016770:	b292      	uxth	r2, r2
 8016772:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8016774:	687b      	ldr	r3, [r7, #4]
 8016776:	8b5b      	ldrh	r3, [r3, #26]
 8016778:	f043 0320 	orr.w	r3, r3, #32
 801677c:	b29a      	uxth	r2, r3
 801677e:	687b      	ldr	r3, [r7, #4]
 8016780:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8016782:	2300      	movs	r3, #0
 8016784:	e004      	b.n	8016790 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8016786:	2101      	movs	r1, #1
 8016788:	6878      	ldr	r0, [r7, #4]
 801678a:	f000 f80b 	bl	80167a4 <tcp_enqueue_flags>
 801678e:	4603      	mov	r3, r0
}
 8016790:	4618      	mov	r0, r3
 8016792:	3714      	adds	r7, #20
 8016794:	46bd      	mov	sp, r7
 8016796:	bd90      	pop	{r4, r7, pc}
 8016798:	08020ab4 	.word	0x08020ab4
 801679c:	08020ebc 	.word	0x08020ebc
 80167a0:	08020b08 	.word	0x08020b08

080167a4 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 80167a4:	b580      	push	{r7, lr}
 80167a6:	b08a      	sub	sp, #40	@ 0x28
 80167a8:	af02      	add	r7, sp, #8
 80167aa:	6078      	str	r0, [r7, #4]
 80167ac:	460b      	mov	r3, r1
 80167ae:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 80167b0:	2300      	movs	r3, #0
 80167b2:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 80167b4:	2300      	movs	r3, #0
 80167b6:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80167b8:	78fb      	ldrb	r3, [r7, #3]
 80167ba:	f003 0303 	and.w	r3, r3, #3
 80167be:	2b00      	cmp	r3, #0
 80167c0:	d106      	bne.n	80167d0 <tcp_enqueue_flags+0x2c>
 80167c2:	4b67      	ldr	r3, [pc, #412]	@ (8016960 <tcp_enqueue_flags+0x1bc>)
 80167c4:	f240 4211 	movw	r2, #1041	@ 0x411
 80167c8:	4966      	ldr	r1, [pc, #408]	@ (8016964 <tcp_enqueue_flags+0x1c0>)
 80167ca:	4867      	ldr	r0, [pc, #412]	@ (8016968 <tcp_enqueue_flags+0x1c4>)
 80167cc:	f006 fc50 	bl	801d070 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 80167d0:	687b      	ldr	r3, [r7, #4]
 80167d2:	2b00      	cmp	r3, #0
 80167d4:	d106      	bne.n	80167e4 <tcp_enqueue_flags+0x40>
 80167d6:	4b62      	ldr	r3, [pc, #392]	@ (8016960 <tcp_enqueue_flags+0x1bc>)
 80167d8:	f240 4213 	movw	r2, #1043	@ 0x413
 80167dc:	4963      	ldr	r1, [pc, #396]	@ (801696c <tcp_enqueue_flags+0x1c8>)
 80167de:	4862      	ldr	r0, [pc, #392]	@ (8016968 <tcp_enqueue_flags+0x1c4>)
 80167e0:	f006 fc46 	bl	801d070 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 80167e4:	78fb      	ldrb	r3, [r7, #3]
 80167e6:	f003 0302 	and.w	r3, r3, #2
 80167ea:	2b00      	cmp	r3, #0
 80167ec:	d001      	beq.n	80167f2 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 80167ee:	2301      	movs	r3, #1
 80167f0:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80167f2:	7ffb      	ldrb	r3, [r7, #31]
 80167f4:	009b      	lsls	r3, r3, #2
 80167f6:	b2db      	uxtb	r3, r3
 80167f8:	f003 0304 	and.w	r3, r3, #4
 80167fc:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80167fe:	7dfb      	ldrb	r3, [r7, #23]
 8016800:	b29b      	uxth	r3, r3
 8016802:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8016806:	4619      	mov	r1, r3
 8016808:	2036      	movs	r0, #54	@ 0x36
 801680a:	f7fa f9d3 	bl	8010bb4 <pbuf_alloc>
 801680e:	6138      	str	r0, [r7, #16]
 8016810:	693b      	ldr	r3, [r7, #16]
 8016812:	2b00      	cmp	r3, #0
 8016814:	d109      	bne.n	801682a <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016816:	687b      	ldr	r3, [r7, #4]
 8016818:	8b5b      	ldrh	r3, [r3, #26]
 801681a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801681e:	b29a      	uxth	r2, r3
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8016824:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016828:	e095      	b.n	8016956 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801682a:	693b      	ldr	r3, [r7, #16]
 801682c:	895a      	ldrh	r2, [r3, #10]
 801682e:	7dfb      	ldrb	r3, [r7, #23]
 8016830:	b29b      	uxth	r3, r3
 8016832:	429a      	cmp	r2, r3
 8016834:	d206      	bcs.n	8016844 <tcp_enqueue_flags+0xa0>
 8016836:	4b4a      	ldr	r3, [pc, #296]	@ (8016960 <tcp_enqueue_flags+0x1bc>)
 8016838:	f240 4239 	movw	r2, #1081	@ 0x439
 801683c:	494c      	ldr	r1, [pc, #304]	@ (8016970 <tcp_enqueue_flags+0x1cc>)
 801683e:	484a      	ldr	r0, [pc, #296]	@ (8016968 <tcp_enqueue_flags+0x1c4>)
 8016840:	f006 fc16 	bl	801d070 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8016844:	687b      	ldr	r3, [r7, #4]
 8016846:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8016848:	78fa      	ldrb	r2, [r7, #3]
 801684a:	7ffb      	ldrb	r3, [r7, #31]
 801684c:	9300      	str	r3, [sp, #0]
 801684e:	460b      	mov	r3, r1
 8016850:	6939      	ldr	r1, [r7, #16]
 8016852:	6878      	ldr	r0, [r7, #4]
 8016854:	f7ff f91a 	bl	8015a8c <tcp_create_segment>
 8016858:	60f8      	str	r0, [r7, #12]
 801685a:	68fb      	ldr	r3, [r7, #12]
 801685c:	2b00      	cmp	r3, #0
 801685e:	d109      	bne.n	8016874 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016860:	687b      	ldr	r3, [r7, #4]
 8016862:	8b5b      	ldrh	r3, [r3, #26]
 8016864:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016868:	b29a      	uxth	r2, r3
 801686a:	687b      	ldr	r3, [r7, #4]
 801686c:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801686e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016872:	e070      	b.n	8016956 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8016874:	68fb      	ldr	r3, [r7, #12]
 8016876:	68db      	ldr	r3, [r3, #12]
 8016878:	f003 0303 	and.w	r3, r3, #3
 801687c:	2b00      	cmp	r3, #0
 801687e:	d006      	beq.n	801688e <tcp_enqueue_flags+0xea>
 8016880:	4b37      	ldr	r3, [pc, #220]	@ (8016960 <tcp_enqueue_flags+0x1bc>)
 8016882:	f240 4242 	movw	r2, #1090	@ 0x442
 8016886:	493b      	ldr	r1, [pc, #236]	@ (8016974 <tcp_enqueue_flags+0x1d0>)
 8016888:	4837      	ldr	r0, [pc, #220]	@ (8016968 <tcp_enqueue_flags+0x1c4>)
 801688a:	f006 fbf1 	bl	801d070 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801688e:	68fb      	ldr	r3, [r7, #12]
 8016890:	891b      	ldrh	r3, [r3, #8]
 8016892:	2b00      	cmp	r3, #0
 8016894:	d006      	beq.n	80168a4 <tcp_enqueue_flags+0x100>
 8016896:	4b32      	ldr	r3, [pc, #200]	@ (8016960 <tcp_enqueue_flags+0x1bc>)
 8016898:	f240 4243 	movw	r2, #1091	@ 0x443
 801689c:	4936      	ldr	r1, [pc, #216]	@ (8016978 <tcp_enqueue_flags+0x1d4>)
 801689e:	4832      	ldr	r0, [pc, #200]	@ (8016968 <tcp_enqueue_flags+0x1c4>)
 80168a0:	f006 fbe6 	bl	801d070 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 80168a4:	687b      	ldr	r3, [r7, #4]
 80168a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80168a8:	2b00      	cmp	r3, #0
 80168aa:	d103      	bne.n	80168b4 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 80168ac:	687b      	ldr	r3, [r7, #4]
 80168ae:	68fa      	ldr	r2, [r7, #12]
 80168b0:	66da      	str	r2, [r3, #108]	@ 0x6c
 80168b2:	e00d      	b.n	80168d0 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80168b4:	687b      	ldr	r3, [r7, #4]
 80168b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80168b8:	61bb      	str	r3, [r7, #24]
 80168ba:	e002      	b.n	80168c2 <tcp_enqueue_flags+0x11e>
 80168bc:	69bb      	ldr	r3, [r7, #24]
 80168be:	681b      	ldr	r3, [r3, #0]
 80168c0:	61bb      	str	r3, [r7, #24]
 80168c2:	69bb      	ldr	r3, [r7, #24]
 80168c4:	681b      	ldr	r3, [r3, #0]
 80168c6:	2b00      	cmp	r3, #0
 80168c8:	d1f8      	bne.n	80168bc <tcp_enqueue_flags+0x118>
    useg->next = seg;
 80168ca:	69bb      	ldr	r3, [r7, #24]
 80168cc:	68fa      	ldr	r2, [r7, #12]
 80168ce:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 80168d0:	687b      	ldr	r3, [r7, #4]
 80168d2:	2200      	movs	r2, #0
 80168d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80168d8:	78fb      	ldrb	r3, [r7, #3]
 80168da:	f003 0302 	and.w	r3, r3, #2
 80168de:	2b00      	cmp	r3, #0
 80168e0:	d104      	bne.n	80168ec <tcp_enqueue_flags+0x148>
 80168e2:	78fb      	ldrb	r3, [r7, #3]
 80168e4:	f003 0301 	and.w	r3, r3, #1
 80168e8:	2b00      	cmp	r3, #0
 80168ea:	d004      	beq.n	80168f6 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 80168ec:	687b      	ldr	r3, [r7, #4]
 80168ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80168f0:	1c5a      	adds	r2, r3, #1
 80168f2:	687b      	ldr	r3, [r7, #4]
 80168f4:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80168f6:	78fb      	ldrb	r3, [r7, #3]
 80168f8:	f003 0301 	and.w	r3, r3, #1
 80168fc:	2b00      	cmp	r3, #0
 80168fe:	d006      	beq.n	801690e <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8016900:	687b      	ldr	r3, [r7, #4]
 8016902:	8b5b      	ldrh	r3, [r3, #26]
 8016904:	f043 0320 	orr.w	r3, r3, #32
 8016908:	b29a      	uxth	r2, r3
 801690a:	687b      	ldr	r3, [r7, #4]
 801690c:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801690e:	68fb      	ldr	r3, [r7, #12]
 8016910:	685b      	ldr	r3, [r3, #4]
 8016912:	4618      	mov	r0, r3
 8016914:	f7fa fcf2 	bl	80112fc <pbuf_clen>
 8016918:	4603      	mov	r3, r0
 801691a:	461a      	mov	r2, r3
 801691c:	687b      	ldr	r3, [r7, #4]
 801691e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016922:	4413      	add	r3, r2
 8016924:	b29a      	uxth	r2, r3
 8016926:	687b      	ldr	r3, [r7, #4]
 8016928:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801692c:	687b      	ldr	r3, [r7, #4]
 801692e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016932:	2b00      	cmp	r3, #0
 8016934:	d00e      	beq.n	8016954 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8016936:	687b      	ldr	r3, [r7, #4]
 8016938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801693a:	2b00      	cmp	r3, #0
 801693c:	d10a      	bne.n	8016954 <tcp_enqueue_flags+0x1b0>
 801693e:	687b      	ldr	r3, [r7, #4]
 8016940:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016942:	2b00      	cmp	r3, #0
 8016944:	d106      	bne.n	8016954 <tcp_enqueue_flags+0x1b0>
 8016946:	4b06      	ldr	r3, [pc, #24]	@ (8016960 <tcp_enqueue_flags+0x1bc>)
 8016948:	f240 4265 	movw	r2, #1125	@ 0x465
 801694c:	490b      	ldr	r1, [pc, #44]	@ (801697c <tcp_enqueue_flags+0x1d8>)
 801694e:	4806      	ldr	r0, [pc, #24]	@ (8016968 <tcp_enqueue_flags+0x1c4>)
 8016950:	f006 fb8e 	bl	801d070 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8016954:	2300      	movs	r3, #0
}
 8016956:	4618      	mov	r0, r3
 8016958:	3720      	adds	r7, #32
 801695a:	46bd      	mov	sp, r7
 801695c:	bd80      	pop	{r7, pc}
 801695e:	bf00      	nop
 8016960:	08020ab4 	.word	0x08020ab4
 8016964:	08020ed8 	.word	0x08020ed8
 8016968:	08020b08 	.word	0x08020b08
 801696c:	08020f30 	.word	0x08020f30
 8016970:	08020f50 	.word	0x08020f50
 8016974:	08020f8c 	.word	0x08020f8c
 8016978:	08020fa4 	.word	0x08020fa4
 801697c:	08020fd0 	.word	0x08020fd0

08016980 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8016980:	b5b0      	push	{r4, r5, r7, lr}
 8016982:	b08a      	sub	sp, #40	@ 0x28
 8016984:	af00      	add	r7, sp, #0
 8016986:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8016988:	687b      	ldr	r3, [r7, #4]
 801698a:	2b00      	cmp	r3, #0
 801698c:	d106      	bne.n	801699c <tcp_output+0x1c>
 801698e:	4b8a      	ldr	r3, [pc, #552]	@ (8016bb8 <tcp_output+0x238>)
 8016990:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8016994:	4989      	ldr	r1, [pc, #548]	@ (8016bbc <tcp_output+0x23c>)
 8016996:	488a      	ldr	r0, [pc, #552]	@ (8016bc0 <tcp_output+0x240>)
 8016998:	f006 fb6a 	bl	801d070 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801699c:	687b      	ldr	r3, [r7, #4]
 801699e:	7d1b      	ldrb	r3, [r3, #20]
 80169a0:	2b01      	cmp	r3, #1
 80169a2:	d106      	bne.n	80169b2 <tcp_output+0x32>
 80169a4:	4b84      	ldr	r3, [pc, #528]	@ (8016bb8 <tcp_output+0x238>)
 80169a6:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 80169aa:	4986      	ldr	r1, [pc, #536]	@ (8016bc4 <tcp_output+0x244>)
 80169ac:	4884      	ldr	r0, [pc, #528]	@ (8016bc0 <tcp_output+0x240>)
 80169ae:	f006 fb5f 	bl	801d070 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80169b2:	4b85      	ldr	r3, [pc, #532]	@ (8016bc8 <tcp_output+0x248>)
 80169b4:	681b      	ldr	r3, [r3, #0]
 80169b6:	687a      	ldr	r2, [r7, #4]
 80169b8:	429a      	cmp	r2, r3
 80169ba:	d101      	bne.n	80169c0 <tcp_output+0x40>
    return ERR_OK;
 80169bc:	2300      	movs	r3, #0
 80169be:	e1ce      	b.n	8016d5e <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80169c0:	687b      	ldr	r3, [r7, #4]
 80169c2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80169c6:	687b      	ldr	r3, [r7, #4]
 80169c8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80169cc:	4293      	cmp	r3, r2
 80169ce:	bf28      	it	cs
 80169d0:	4613      	movcs	r3, r2
 80169d2:	b29b      	uxth	r3, r3
 80169d4:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80169d6:	687b      	ldr	r3, [r7, #4]
 80169d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80169da:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 80169dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80169de:	2b00      	cmp	r3, #0
 80169e0:	d10b      	bne.n	80169fa <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80169e2:	687b      	ldr	r3, [r7, #4]
 80169e4:	8b5b      	ldrh	r3, [r3, #26]
 80169e6:	f003 0302 	and.w	r3, r3, #2
 80169ea:	2b00      	cmp	r3, #0
 80169ec:	f000 81aa 	beq.w	8016d44 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80169f0:	6878      	ldr	r0, [r7, #4]
 80169f2:	f000 fdcb 	bl	801758c <tcp_send_empty_ack>
 80169f6:	4603      	mov	r3, r0
 80169f8:	e1b1      	b.n	8016d5e <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80169fa:	6879      	ldr	r1, [r7, #4]
 80169fc:	687b      	ldr	r3, [r7, #4]
 80169fe:	3304      	adds	r3, #4
 8016a00:	461a      	mov	r2, r3
 8016a02:	6878      	ldr	r0, [r7, #4]
 8016a04:	f7ff f826 	bl	8015a54 <tcp_route>
 8016a08:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8016a0a:	697b      	ldr	r3, [r7, #20]
 8016a0c:	2b00      	cmp	r3, #0
 8016a0e:	d102      	bne.n	8016a16 <tcp_output+0x96>
    return ERR_RTE;
 8016a10:	f06f 0303 	mvn.w	r3, #3
 8016a14:	e1a3      	b.n	8016d5e <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8016a16:	687b      	ldr	r3, [r7, #4]
 8016a18:	2b00      	cmp	r3, #0
 8016a1a:	d003      	beq.n	8016a24 <tcp_output+0xa4>
 8016a1c:	687b      	ldr	r3, [r7, #4]
 8016a1e:	681b      	ldr	r3, [r3, #0]
 8016a20:	2b00      	cmp	r3, #0
 8016a22:	d111      	bne.n	8016a48 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8016a24:	697b      	ldr	r3, [r7, #20]
 8016a26:	2b00      	cmp	r3, #0
 8016a28:	d002      	beq.n	8016a30 <tcp_output+0xb0>
 8016a2a:	697b      	ldr	r3, [r7, #20]
 8016a2c:	3304      	adds	r3, #4
 8016a2e:	e000      	b.n	8016a32 <tcp_output+0xb2>
 8016a30:	2300      	movs	r3, #0
 8016a32:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8016a34:	693b      	ldr	r3, [r7, #16]
 8016a36:	2b00      	cmp	r3, #0
 8016a38:	d102      	bne.n	8016a40 <tcp_output+0xc0>
      return ERR_RTE;
 8016a3a:	f06f 0303 	mvn.w	r3, #3
 8016a3e:	e18e      	b.n	8016d5e <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8016a40:	693b      	ldr	r3, [r7, #16]
 8016a42:	681a      	ldr	r2, [r3, #0]
 8016a44:	687b      	ldr	r3, [r7, #4]
 8016a46:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8016a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a4a:	68db      	ldr	r3, [r3, #12]
 8016a4c:	685b      	ldr	r3, [r3, #4]
 8016a4e:	4618      	mov	r0, r3
 8016a50:	f7f8 ff78 	bl	800f944 <lwip_htonl>
 8016a54:	4602      	mov	r2, r0
 8016a56:	687b      	ldr	r3, [r7, #4]
 8016a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016a5a:	1ad3      	subs	r3, r2, r3
 8016a5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016a5e:	8912      	ldrh	r2, [r2, #8]
 8016a60:	4413      	add	r3, r2
 8016a62:	69ba      	ldr	r2, [r7, #24]
 8016a64:	429a      	cmp	r2, r3
 8016a66:	d227      	bcs.n	8016ab8 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8016a68:	687b      	ldr	r3, [r7, #4]
 8016a6a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016a6e:	461a      	mov	r2, r3
 8016a70:	69bb      	ldr	r3, [r7, #24]
 8016a72:	4293      	cmp	r3, r2
 8016a74:	d114      	bne.n	8016aa0 <tcp_output+0x120>
 8016a76:	687b      	ldr	r3, [r7, #4]
 8016a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016a7a:	2b00      	cmp	r3, #0
 8016a7c:	d110      	bne.n	8016aa0 <tcp_output+0x120>
 8016a7e:	687b      	ldr	r3, [r7, #4]
 8016a80:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8016a84:	2b00      	cmp	r3, #0
 8016a86:	d10b      	bne.n	8016aa0 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8016a88:	687b      	ldr	r3, [r7, #4]
 8016a8a:	2200      	movs	r2, #0
 8016a8c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8016a90:	687b      	ldr	r3, [r7, #4]
 8016a92:	2201      	movs	r2, #1
 8016a94:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8016a98:	687b      	ldr	r3, [r7, #4]
 8016a9a:	2200      	movs	r2, #0
 8016a9c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8016aa0:	687b      	ldr	r3, [r7, #4]
 8016aa2:	8b5b      	ldrh	r3, [r3, #26]
 8016aa4:	f003 0302 	and.w	r3, r3, #2
 8016aa8:	2b00      	cmp	r3, #0
 8016aaa:	f000 814d 	beq.w	8016d48 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8016aae:	6878      	ldr	r0, [r7, #4]
 8016ab0:	f000 fd6c 	bl	801758c <tcp_send_empty_ack>
 8016ab4:	4603      	mov	r3, r0
 8016ab6:	e152      	b.n	8016d5e <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8016ab8:	687b      	ldr	r3, [r7, #4]
 8016aba:	2200      	movs	r2, #0
 8016abc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8016ac0:	687b      	ldr	r3, [r7, #4]
 8016ac2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016ac4:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8016ac6:	6a3b      	ldr	r3, [r7, #32]
 8016ac8:	2b00      	cmp	r3, #0
 8016aca:	f000 811c 	beq.w	8016d06 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8016ace:	e002      	b.n	8016ad6 <tcp_output+0x156>
 8016ad0:	6a3b      	ldr	r3, [r7, #32]
 8016ad2:	681b      	ldr	r3, [r3, #0]
 8016ad4:	623b      	str	r3, [r7, #32]
 8016ad6:	6a3b      	ldr	r3, [r7, #32]
 8016ad8:	681b      	ldr	r3, [r3, #0]
 8016ada:	2b00      	cmp	r3, #0
 8016adc:	d1f8      	bne.n	8016ad0 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8016ade:	e112      	b.n	8016d06 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8016ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ae2:	68db      	ldr	r3, [r3, #12]
 8016ae4:	899b      	ldrh	r3, [r3, #12]
 8016ae6:	b29b      	uxth	r3, r3
 8016ae8:	4618      	mov	r0, r3
 8016aea:	f7f8 ff15 	bl	800f918 <lwip_htons>
 8016aee:	4603      	mov	r3, r0
 8016af0:	b2db      	uxtb	r3, r3
 8016af2:	f003 0304 	and.w	r3, r3, #4
 8016af6:	2b00      	cmp	r3, #0
 8016af8:	d006      	beq.n	8016b08 <tcp_output+0x188>
 8016afa:	4b2f      	ldr	r3, [pc, #188]	@ (8016bb8 <tcp_output+0x238>)
 8016afc:	f240 5236 	movw	r2, #1334	@ 0x536
 8016b00:	4932      	ldr	r1, [pc, #200]	@ (8016bcc <tcp_output+0x24c>)
 8016b02:	482f      	ldr	r0, [pc, #188]	@ (8016bc0 <tcp_output+0x240>)
 8016b04:	f006 fab4 	bl	801d070 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8016b08:	687b      	ldr	r3, [r7, #4]
 8016b0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016b0c:	2b00      	cmp	r3, #0
 8016b0e:	d01f      	beq.n	8016b50 <tcp_output+0x1d0>
 8016b10:	687b      	ldr	r3, [r7, #4]
 8016b12:	8b5b      	ldrh	r3, [r3, #26]
 8016b14:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8016b18:	2b00      	cmp	r3, #0
 8016b1a:	d119      	bne.n	8016b50 <tcp_output+0x1d0>
 8016b1c:	687b      	ldr	r3, [r7, #4]
 8016b1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016b20:	2b00      	cmp	r3, #0
 8016b22:	d00b      	beq.n	8016b3c <tcp_output+0x1bc>
 8016b24:	687b      	ldr	r3, [r7, #4]
 8016b26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016b28:	681b      	ldr	r3, [r3, #0]
 8016b2a:	2b00      	cmp	r3, #0
 8016b2c:	d110      	bne.n	8016b50 <tcp_output+0x1d0>
 8016b2e:	687b      	ldr	r3, [r7, #4]
 8016b30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016b32:	891a      	ldrh	r2, [r3, #8]
 8016b34:	687b      	ldr	r3, [r7, #4]
 8016b36:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016b38:	429a      	cmp	r2, r3
 8016b3a:	d209      	bcs.n	8016b50 <tcp_output+0x1d0>
 8016b3c:	687b      	ldr	r3, [r7, #4]
 8016b3e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8016b42:	2b00      	cmp	r3, #0
 8016b44:	d004      	beq.n	8016b50 <tcp_output+0x1d0>
 8016b46:	687b      	ldr	r3, [r7, #4]
 8016b48:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016b4c:	2b08      	cmp	r3, #8
 8016b4e:	d901      	bls.n	8016b54 <tcp_output+0x1d4>
 8016b50:	2301      	movs	r3, #1
 8016b52:	e000      	b.n	8016b56 <tcp_output+0x1d6>
 8016b54:	2300      	movs	r3, #0
 8016b56:	2b00      	cmp	r3, #0
 8016b58:	d106      	bne.n	8016b68 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8016b5a:	687b      	ldr	r3, [r7, #4]
 8016b5c:	8b5b      	ldrh	r3, [r3, #26]
 8016b5e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8016b62:	2b00      	cmp	r3, #0
 8016b64:	f000 80e4 	beq.w	8016d30 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8016b68:	687b      	ldr	r3, [r7, #4]
 8016b6a:	7d1b      	ldrb	r3, [r3, #20]
 8016b6c:	2b02      	cmp	r3, #2
 8016b6e:	d00d      	beq.n	8016b8c <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8016b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b72:	68db      	ldr	r3, [r3, #12]
 8016b74:	899b      	ldrh	r3, [r3, #12]
 8016b76:	b29c      	uxth	r4, r3
 8016b78:	2010      	movs	r0, #16
 8016b7a:	f7f8 fecd 	bl	800f918 <lwip_htons>
 8016b7e:	4603      	mov	r3, r0
 8016b80:	461a      	mov	r2, r3
 8016b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b84:	68db      	ldr	r3, [r3, #12]
 8016b86:	4322      	orrs	r2, r4
 8016b88:	b292      	uxth	r2, r2
 8016b8a:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8016b8c:	697a      	ldr	r2, [r7, #20]
 8016b8e:	6879      	ldr	r1, [r7, #4]
 8016b90:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016b92:	f000 f909 	bl	8016da8 <tcp_output_segment>
 8016b96:	4603      	mov	r3, r0
 8016b98:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8016b9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016b9e:	2b00      	cmp	r3, #0
 8016ba0:	d016      	beq.n	8016bd0 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016ba2:	687b      	ldr	r3, [r7, #4]
 8016ba4:	8b5b      	ldrh	r3, [r3, #26]
 8016ba6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016baa:	b29a      	uxth	r2, r3
 8016bac:	687b      	ldr	r3, [r7, #4]
 8016bae:	835a      	strh	r2, [r3, #26]
      return err;
 8016bb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016bb4:	e0d3      	b.n	8016d5e <tcp_output+0x3de>
 8016bb6:	bf00      	nop
 8016bb8:	08020ab4 	.word	0x08020ab4
 8016bbc:	08020ff8 	.word	0x08020ff8
 8016bc0:	08020b08 	.word	0x08020b08
 8016bc4:	08021010 	.word	0x08021010
 8016bc8:	2000e45c 	.word	0x2000e45c
 8016bcc:	08021038 	.word	0x08021038
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8016bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016bd2:	681a      	ldr	r2, [r3, #0]
 8016bd4:	687b      	ldr	r3, [r7, #4]
 8016bd6:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8016bd8:	687b      	ldr	r3, [r7, #4]
 8016bda:	7d1b      	ldrb	r3, [r3, #20]
 8016bdc:	2b02      	cmp	r3, #2
 8016bde:	d006      	beq.n	8016bee <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	8b5b      	ldrh	r3, [r3, #26]
 8016be4:	f023 0303 	bic.w	r3, r3, #3
 8016be8:	b29a      	uxth	r2, r3
 8016bea:	687b      	ldr	r3, [r7, #4]
 8016bec:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8016bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016bf0:	68db      	ldr	r3, [r3, #12]
 8016bf2:	685b      	ldr	r3, [r3, #4]
 8016bf4:	4618      	mov	r0, r3
 8016bf6:	f7f8 fea5 	bl	800f944 <lwip_htonl>
 8016bfa:	4604      	mov	r4, r0
 8016bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016bfe:	891b      	ldrh	r3, [r3, #8]
 8016c00:	461d      	mov	r5, r3
 8016c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c04:	68db      	ldr	r3, [r3, #12]
 8016c06:	899b      	ldrh	r3, [r3, #12]
 8016c08:	b29b      	uxth	r3, r3
 8016c0a:	4618      	mov	r0, r3
 8016c0c:	f7f8 fe84 	bl	800f918 <lwip_htons>
 8016c10:	4603      	mov	r3, r0
 8016c12:	b2db      	uxtb	r3, r3
 8016c14:	f003 0303 	and.w	r3, r3, #3
 8016c18:	2b00      	cmp	r3, #0
 8016c1a:	d001      	beq.n	8016c20 <tcp_output+0x2a0>
 8016c1c:	2301      	movs	r3, #1
 8016c1e:	e000      	b.n	8016c22 <tcp_output+0x2a2>
 8016c20:	2300      	movs	r3, #0
 8016c22:	442b      	add	r3, r5
 8016c24:	4423      	add	r3, r4
 8016c26:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016c28:	687b      	ldr	r3, [r7, #4]
 8016c2a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016c2c:	68bb      	ldr	r3, [r7, #8]
 8016c2e:	1ad3      	subs	r3, r2, r3
 8016c30:	2b00      	cmp	r3, #0
 8016c32:	da02      	bge.n	8016c3a <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	68ba      	ldr	r2, [r7, #8]
 8016c38:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8016c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c3c:	891b      	ldrh	r3, [r3, #8]
 8016c3e:	461c      	mov	r4, r3
 8016c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c42:	68db      	ldr	r3, [r3, #12]
 8016c44:	899b      	ldrh	r3, [r3, #12]
 8016c46:	b29b      	uxth	r3, r3
 8016c48:	4618      	mov	r0, r3
 8016c4a:	f7f8 fe65 	bl	800f918 <lwip_htons>
 8016c4e:	4603      	mov	r3, r0
 8016c50:	b2db      	uxtb	r3, r3
 8016c52:	f003 0303 	and.w	r3, r3, #3
 8016c56:	2b00      	cmp	r3, #0
 8016c58:	d001      	beq.n	8016c5e <tcp_output+0x2de>
 8016c5a:	2301      	movs	r3, #1
 8016c5c:	e000      	b.n	8016c60 <tcp_output+0x2e0>
 8016c5e:	2300      	movs	r3, #0
 8016c60:	4423      	add	r3, r4
 8016c62:	2b00      	cmp	r3, #0
 8016c64:	d049      	beq.n	8016cfa <tcp_output+0x37a>
      seg->next = NULL;
 8016c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c68:	2200      	movs	r2, #0
 8016c6a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8016c6c:	687b      	ldr	r3, [r7, #4]
 8016c6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016c70:	2b00      	cmp	r3, #0
 8016c72:	d105      	bne.n	8016c80 <tcp_output+0x300>
        pcb->unacked = seg;
 8016c74:	687b      	ldr	r3, [r7, #4]
 8016c76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016c78:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 8016c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c7c:	623b      	str	r3, [r7, #32]
 8016c7e:	e03f      	b.n	8016d00 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8016c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c82:	68db      	ldr	r3, [r3, #12]
 8016c84:	685b      	ldr	r3, [r3, #4]
 8016c86:	4618      	mov	r0, r3
 8016c88:	f7f8 fe5c 	bl	800f944 <lwip_htonl>
 8016c8c:	4604      	mov	r4, r0
 8016c8e:	6a3b      	ldr	r3, [r7, #32]
 8016c90:	68db      	ldr	r3, [r3, #12]
 8016c92:	685b      	ldr	r3, [r3, #4]
 8016c94:	4618      	mov	r0, r3
 8016c96:	f7f8 fe55 	bl	800f944 <lwip_htonl>
 8016c9a:	4603      	mov	r3, r0
 8016c9c:	1ae3      	subs	r3, r4, r3
 8016c9e:	2b00      	cmp	r3, #0
 8016ca0:	da24      	bge.n	8016cec <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8016ca2:	687b      	ldr	r3, [r7, #4]
 8016ca4:	3370      	adds	r3, #112	@ 0x70
 8016ca6:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8016ca8:	e002      	b.n	8016cb0 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8016caa:	69fb      	ldr	r3, [r7, #28]
 8016cac:	681b      	ldr	r3, [r3, #0]
 8016cae:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8016cb0:	69fb      	ldr	r3, [r7, #28]
 8016cb2:	681b      	ldr	r3, [r3, #0]
 8016cb4:	2b00      	cmp	r3, #0
 8016cb6:	d011      	beq.n	8016cdc <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8016cb8:	69fb      	ldr	r3, [r7, #28]
 8016cba:	681b      	ldr	r3, [r3, #0]
 8016cbc:	68db      	ldr	r3, [r3, #12]
 8016cbe:	685b      	ldr	r3, [r3, #4]
 8016cc0:	4618      	mov	r0, r3
 8016cc2:	f7f8 fe3f 	bl	800f944 <lwip_htonl>
 8016cc6:	4604      	mov	r4, r0
 8016cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016cca:	68db      	ldr	r3, [r3, #12]
 8016ccc:	685b      	ldr	r3, [r3, #4]
 8016cce:	4618      	mov	r0, r3
 8016cd0:	f7f8 fe38 	bl	800f944 <lwip_htonl>
 8016cd4:	4603      	mov	r3, r0
 8016cd6:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8016cd8:	2b00      	cmp	r3, #0
 8016cda:	dbe6      	blt.n	8016caa <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8016cdc:	69fb      	ldr	r3, [r7, #28]
 8016cde:	681a      	ldr	r2, [r3, #0]
 8016ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ce2:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8016ce4:	69fb      	ldr	r3, [r7, #28]
 8016ce6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016ce8:	601a      	str	r2, [r3, #0]
 8016cea:	e009      	b.n	8016d00 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8016cec:	6a3b      	ldr	r3, [r7, #32]
 8016cee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016cf0:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8016cf2:	6a3b      	ldr	r3, [r7, #32]
 8016cf4:	681b      	ldr	r3, [r3, #0]
 8016cf6:	623b      	str	r3, [r7, #32]
 8016cf8:	e002      	b.n	8016d00 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8016cfa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016cfc:	f7fb ff1f 	bl	8012b3e <tcp_seg_free>
    }
    seg = pcb->unsent;
 8016d00:	687b      	ldr	r3, [r7, #4]
 8016d02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016d04:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 8016d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016d08:	2b00      	cmp	r3, #0
 8016d0a:	d012      	beq.n	8016d32 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8016d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016d0e:	68db      	ldr	r3, [r3, #12]
 8016d10:	685b      	ldr	r3, [r3, #4]
 8016d12:	4618      	mov	r0, r3
 8016d14:	f7f8 fe16 	bl	800f944 <lwip_htonl>
 8016d18:	4602      	mov	r2, r0
 8016d1a:	687b      	ldr	r3, [r7, #4]
 8016d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016d1e:	1ad3      	subs	r3, r2, r3
 8016d20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016d22:	8912      	ldrh	r2, [r2, #8]
 8016d24:	4413      	add	r3, r2
  while (seg != NULL &&
 8016d26:	69ba      	ldr	r2, [r7, #24]
 8016d28:	429a      	cmp	r2, r3
 8016d2a:	f4bf aed9 	bcs.w	8016ae0 <tcp_output+0x160>
 8016d2e:	e000      	b.n	8016d32 <tcp_output+0x3b2>
      break;
 8016d30:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8016d32:	687b      	ldr	r3, [r7, #4]
 8016d34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016d36:	2b00      	cmp	r3, #0
 8016d38:	d108      	bne.n	8016d4c <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8016d3a:	687b      	ldr	r3, [r7, #4]
 8016d3c:	2200      	movs	r2, #0
 8016d3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8016d42:	e004      	b.n	8016d4e <tcp_output+0x3ce>
    goto output_done;
 8016d44:	bf00      	nop
 8016d46:	e002      	b.n	8016d4e <tcp_output+0x3ce>
    goto output_done;
 8016d48:	bf00      	nop
 8016d4a:	e000      	b.n	8016d4e <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8016d4c:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8016d4e:	687b      	ldr	r3, [r7, #4]
 8016d50:	8b5b      	ldrh	r3, [r3, #26]
 8016d52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8016d56:	b29a      	uxth	r2, r3
 8016d58:	687b      	ldr	r3, [r7, #4]
 8016d5a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8016d5c:	2300      	movs	r3, #0
}
 8016d5e:	4618      	mov	r0, r3
 8016d60:	3728      	adds	r7, #40	@ 0x28
 8016d62:	46bd      	mov	sp, r7
 8016d64:	bdb0      	pop	{r4, r5, r7, pc}
 8016d66:	bf00      	nop

08016d68 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8016d68:	b580      	push	{r7, lr}
 8016d6a:	b082      	sub	sp, #8
 8016d6c:	af00      	add	r7, sp, #0
 8016d6e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8016d70:	687b      	ldr	r3, [r7, #4]
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	d106      	bne.n	8016d84 <tcp_output_segment_busy+0x1c>
 8016d76:	4b09      	ldr	r3, [pc, #36]	@ (8016d9c <tcp_output_segment_busy+0x34>)
 8016d78:	f240 529a 	movw	r2, #1434	@ 0x59a
 8016d7c:	4908      	ldr	r1, [pc, #32]	@ (8016da0 <tcp_output_segment_busy+0x38>)
 8016d7e:	4809      	ldr	r0, [pc, #36]	@ (8016da4 <tcp_output_segment_busy+0x3c>)
 8016d80:	f006 f976 	bl	801d070 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8016d84:	687b      	ldr	r3, [r7, #4]
 8016d86:	685b      	ldr	r3, [r3, #4]
 8016d88:	7b9b      	ldrb	r3, [r3, #14]
 8016d8a:	2b01      	cmp	r3, #1
 8016d8c:	d001      	beq.n	8016d92 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8016d8e:	2301      	movs	r3, #1
 8016d90:	e000      	b.n	8016d94 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8016d92:	2300      	movs	r3, #0
}
 8016d94:	4618      	mov	r0, r3
 8016d96:	3708      	adds	r7, #8
 8016d98:	46bd      	mov	sp, r7
 8016d9a:	bd80      	pop	{r7, pc}
 8016d9c:	08020ab4 	.word	0x08020ab4
 8016da0:	08021050 	.word	0x08021050
 8016da4:	08020b08 	.word	0x08020b08

08016da8 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8016da8:	b5b0      	push	{r4, r5, r7, lr}
 8016daa:	b08c      	sub	sp, #48	@ 0x30
 8016dac:	af04      	add	r7, sp, #16
 8016dae:	60f8      	str	r0, [r7, #12]
 8016db0:	60b9      	str	r1, [r7, #8]
 8016db2:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8016db4:	68fb      	ldr	r3, [r7, #12]
 8016db6:	2b00      	cmp	r3, #0
 8016db8:	d106      	bne.n	8016dc8 <tcp_output_segment+0x20>
 8016dba:	4b64      	ldr	r3, [pc, #400]	@ (8016f4c <tcp_output_segment+0x1a4>)
 8016dbc:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 8016dc0:	4963      	ldr	r1, [pc, #396]	@ (8016f50 <tcp_output_segment+0x1a8>)
 8016dc2:	4864      	ldr	r0, [pc, #400]	@ (8016f54 <tcp_output_segment+0x1ac>)
 8016dc4:	f006 f954 	bl	801d070 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8016dc8:	68bb      	ldr	r3, [r7, #8]
 8016dca:	2b00      	cmp	r3, #0
 8016dcc:	d106      	bne.n	8016ddc <tcp_output_segment+0x34>
 8016dce:	4b5f      	ldr	r3, [pc, #380]	@ (8016f4c <tcp_output_segment+0x1a4>)
 8016dd0:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8016dd4:	4960      	ldr	r1, [pc, #384]	@ (8016f58 <tcp_output_segment+0x1b0>)
 8016dd6:	485f      	ldr	r0, [pc, #380]	@ (8016f54 <tcp_output_segment+0x1ac>)
 8016dd8:	f006 f94a 	bl	801d070 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8016ddc:	687b      	ldr	r3, [r7, #4]
 8016dde:	2b00      	cmp	r3, #0
 8016de0:	d106      	bne.n	8016df0 <tcp_output_segment+0x48>
 8016de2:	4b5a      	ldr	r3, [pc, #360]	@ (8016f4c <tcp_output_segment+0x1a4>)
 8016de4:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 8016de8:	495c      	ldr	r1, [pc, #368]	@ (8016f5c <tcp_output_segment+0x1b4>)
 8016dea:	485a      	ldr	r0, [pc, #360]	@ (8016f54 <tcp_output_segment+0x1ac>)
 8016dec:	f006 f940 	bl	801d070 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8016df0:	68f8      	ldr	r0, [r7, #12]
 8016df2:	f7ff ffb9 	bl	8016d68 <tcp_output_segment_busy>
 8016df6:	4603      	mov	r3, r0
 8016df8:	2b00      	cmp	r3, #0
 8016dfa:	d001      	beq.n	8016e00 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8016dfc:	2300      	movs	r3, #0
 8016dfe:	e0a1      	b.n	8016f44 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8016e00:	68bb      	ldr	r3, [r7, #8]
 8016e02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016e04:	68fb      	ldr	r3, [r7, #12]
 8016e06:	68dc      	ldr	r4, [r3, #12]
 8016e08:	4610      	mov	r0, r2
 8016e0a:	f7f8 fd9b 	bl	800f944 <lwip_htonl>
 8016e0e:	4603      	mov	r3, r0
 8016e10:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8016e12:	68bb      	ldr	r3, [r7, #8]
 8016e14:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8016e16:	68fb      	ldr	r3, [r7, #12]
 8016e18:	68dc      	ldr	r4, [r3, #12]
 8016e1a:	4610      	mov	r0, r2
 8016e1c:	f7f8 fd7c 	bl	800f918 <lwip_htons>
 8016e20:	4603      	mov	r3, r0
 8016e22:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8016e24:	68bb      	ldr	r3, [r7, #8]
 8016e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016e28:	68ba      	ldr	r2, [r7, #8]
 8016e2a:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8016e2c:	441a      	add	r2, r3
 8016e2e:	68bb      	ldr	r3, [r7, #8]
 8016e30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8016e32:	68fb      	ldr	r3, [r7, #12]
 8016e34:	68db      	ldr	r3, [r3, #12]
 8016e36:	3314      	adds	r3, #20
 8016e38:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8016e3a:	68fb      	ldr	r3, [r7, #12]
 8016e3c:	7a9b      	ldrb	r3, [r3, #10]
 8016e3e:	f003 0301 	and.w	r3, r3, #1
 8016e42:	2b00      	cmp	r3, #0
 8016e44:	d015      	beq.n	8016e72 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8016e46:	68bb      	ldr	r3, [r7, #8]
 8016e48:	3304      	adds	r3, #4
 8016e4a:	461a      	mov	r2, r3
 8016e4c:	6879      	ldr	r1, [r7, #4]
 8016e4e:	f44f 7006 	mov.w	r0, #536	@ 0x218
 8016e52:	f7fc fa39 	bl	80132c8 <tcp_eff_send_mss_netif>
 8016e56:	4603      	mov	r3, r0
 8016e58:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8016e5a:	8b7b      	ldrh	r3, [r7, #26]
 8016e5c:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8016e60:	4618      	mov	r0, r3
 8016e62:	f7f8 fd6f 	bl	800f944 <lwip_htonl>
 8016e66:	4602      	mov	r2, r0
 8016e68:	69fb      	ldr	r3, [r7, #28]
 8016e6a:	601a      	str	r2, [r3, #0]
    opts += 1;
 8016e6c:	69fb      	ldr	r3, [r7, #28]
 8016e6e:	3304      	adds	r3, #4
 8016e70:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8016e72:	68bb      	ldr	r3, [r7, #8]
 8016e74:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8016e78:	2b00      	cmp	r3, #0
 8016e7a:	da02      	bge.n	8016e82 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8016e7c:	68bb      	ldr	r3, [r7, #8]
 8016e7e:	2200      	movs	r2, #0
 8016e80:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8016e82:	68bb      	ldr	r3, [r7, #8]
 8016e84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016e86:	2b00      	cmp	r3, #0
 8016e88:	d10c      	bne.n	8016ea4 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8016e8a:	4b35      	ldr	r3, [pc, #212]	@ (8016f60 <tcp_output_segment+0x1b8>)
 8016e8c:	681a      	ldr	r2, [r3, #0]
 8016e8e:	68bb      	ldr	r3, [r7, #8]
 8016e90:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8016e92:	68fb      	ldr	r3, [r7, #12]
 8016e94:	68db      	ldr	r3, [r3, #12]
 8016e96:	685b      	ldr	r3, [r3, #4]
 8016e98:	4618      	mov	r0, r3
 8016e9a:	f7f8 fd53 	bl	800f944 <lwip_htonl>
 8016e9e:	4602      	mov	r2, r0
 8016ea0:	68bb      	ldr	r3, [r7, #8]
 8016ea2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8016ea4:	68fb      	ldr	r3, [r7, #12]
 8016ea6:	68da      	ldr	r2, [r3, #12]
 8016ea8:	68fb      	ldr	r3, [r7, #12]
 8016eaa:	685b      	ldr	r3, [r3, #4]
 8016eac:	685b      	ldr	r3, [r3, #4]
 8016eae:	1ad3      	subs	r3, r2, r3
 8016eb0:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8016eb2:	68fb      	ldr	r3, [r7, #12]
 8016eb4:	685b      	ldr	r3, [r3, #4]
 8016eb6:	8959      	ldrh	r1, [r3, #10]
 8016eb8:	68fb      	ldr	r3, [r7, #12]
 8016eba:	685b      	ldr	r3, [r3, #4]
 8016ebc:	8b3a      	ldrh	r2, [r7, #24]
 8016ebe:	1a8a      	subs	r2, r1, r2
 8016ec0:	b292      	uxth	r2, r2
 8016ec2:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8016ec4:	68fb      	ldr	r3, [r7, #12]
 8016ec6:	685b      	ldr	r3, [r3, #4]
 8016ec8:	8919      	ldrh	r1, [r3, #8]
 8016eca:	68fb      	ldr	r3, [r7, #12]
 8016ecc:	685b      	ldr	r3, [r3, #4]
 8016ece:	8b3a      	ldrh	r2, [r7, #24]
 8016ed0:	1a8a      	subs	r2, r1, r2
 8016ed2:	b292      	uxth	r2, r2
 8016ed4:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8016ed6:	68fb      	ldr	r3, [r7, #12]
 8016ed8:	685b      	ldr	r3, [r3, #4]
 8016eda:	68fa      	ldr	r2, [r7, #12]
 8016edc:	68d2      	ldr	r2, [r2, #12]
 8016ede:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8016ee0:	68fb      	ldr	r3, [r7, #12]
 8016ee2:	68db      	ldr	r3, [r3, #12]
 8016ee4:	2200      	movs	r2, #0
 8016ee6:	741a      	strb	r2, [r3, #16]
 8016ee8:	2200      	movs	r2, #0
 8016eea:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8016eec:	68fb      	ldr	r3, [r7, #12]
 8016eee:	68da      	ldr	r2, [r3, #12]
 8016ef0:	68fb      	ldr	r3, [r7, #12]
 8016ef2:	7a9b      	ldrb	r3, [r3, #10]
 8016ef4:	f003 0301 	and.w	r3, r3, #1
 8016ef8:	2b00      	cmp	r3, #0
 8016efa:	d001      	beq.n	8016f00 <tcp_output_segment+0x158>
 8016efc:	2318      	movs	r3, #24
 8016efe:	e000      	b.n	8016f02 <tcp_output_segment+0x15a>
 8016f00:	2314      	movs	r3, #20
 8016f02:	4413      	add	r3, r2
 8016f04:	69fa      	ldr	r2, [r7, #28]
 8016f06:	429a      	cmp	r2, r3
 8016f08:	d006      	beq.n	8016f18 <tcp_output_segment+0x170>
 8016f0a:	4b10      	ldr	r3, [pc, #64]	@ (8016f4c <tcp_output_segment+0x1a4>)
 8016f0c:	f240 621c 	movw	r2, #1564	@ 0x61c
 8016f10:	4914      	ldr	r1, [pc, #80]	@ (8016f64 <tcp_output_segment+0x1bc>)
 8016f12:	4810      	ldr	r0, [pc, #64]	@ (8016f54 <tcp_output_segment+0x1ac>)
 8016f14:	f006 f8ac 	bl	801d070 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8016f18:	68fb      	ldr	r3, [r7, #12]
 8016f1a:	6858      	ldr	r0, [r3, #4]
 8016f1c:	68b9      	ldr	r1, [r7, #8]
 8016f1e:	68bb      	ldr	r3, [r7, #8]
 8016f20:	1d1c      	adds	r4, r3, #4
 8016f22:	68bb      	ldr	r3, [r7, #8]
 8016f24:	7add      	ldrb	r5, [r3, #11]
 8016f26:	68bb      	ldr	r3, [r7, #8]
 8016f28:	7a9b      	ldrb	r3, [r3, #10]
 8016f2a:	687a      	ldr	r2, [r7, #4]
 8016f2c:	9202      	str	r2, [sp, #8]
 8016f2e:	2206      	movs	r2, #6
 8016f30:	9201      	str	r2, [sp, #4]
 8016f32:	9300      	str	r3, [sp, #0]
 8016f34:	462b      	mov	r3, r5
 8016f36:	4622      	mov	r2, r4
 8016f38:	f004 fccc 	bl	801b8d4 <ip4_output_if>
 8016f3c:	4603      	mov	r3, r0
 8016f3e:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8016f40:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016f44:	4618      	mov	r0, r3
 8016f46:	3720      	adds	r7, #32
 8016f48:	46bd      	mov	sp, r7
 8016f4a:	bdb0      	pop	{r4, r5, r7, pc}
 8016f4c:	08020ab4 	.word	0x08020ab4
 8016f50:	08021078 	.word	0x08021078
 8016f54:	08020b08 	.word	0x08020b08
 8016f58:	08021098 	.word	0x08021098
 8016f5c:	080210b8 	.word	0x080210b8
 8016f60:	2000e410 	.word	0x2000e410
 8016f64:	080210dc 	.word	0x080210dc

08016f68 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8016f68:	b5b0      	push	{r4, r5, r7, lr}
 8016f6a:	b084      	sub	sp, #16
 8016f6c:	af00      	add	r7, sp, #0
 8016f6e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8016f70:	687b      	ldr	r3, [r7, #4]
 8016f72:	2b00      	cmp	r3, #0
 8016f74:	d106      	bne.n	8016f84 <tcp_rexmit_rto_prepare+0x1c>
 8016f76:	4b31      	ldr	r3, [pc, #196]	@ (801703c <tcp_rexmit_rto_prepare+0xd4>)
 8016f78:	f240 6263 	movw	r2, #1635	@ 0x663
 8016f7c:	4930      	ldr	r1, [pc, #192]	@ (8017040 <tcp_rexmit_rto_prepare+0xd8>)
 8016f7e:	4831      	ldr	r0, [pc, #196]	@ (8017044 <tcp_rexmit_rto_prepare+0xdc>)
 8016f80:	f006 f876 	bl	801d070 <iprintf>

  if (pcb->unacked == NULL) {
 8016f84:	687b      	ldr	r3, [r7, #4]
 8016f86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016f88:	2b00      	cmp	r3, #0
 8016f8a:	d102      	bne.n	8016f92 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8016f8c:	f06f 0305 	mvn.w	r3, #5
 8016f90:	e050      	b.n	8017034 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8016f92:	687b      	ldr	r3, [r7, #4]
 8016f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016f96:	60fb      	str	r3, [r7, #12]
 8016f98:	e00b      	b.n	8016fb2 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8016f9a:	68f8      	ldr	r0, [r7, #12]
 8016f9c:	f7ff fee4 	bl	8016d68 <tcp_output_segment_busy>
 8016fa0:	4603      	mov	r3, r0
 8016fa2:	2b00      	cmp	r3, #0
 8016fa4:	d002      	beq.n	8016fac <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8016fa6:	f06f 0305 	mvn.w	r3, #5
 8016faa:	e043      	b.n	8017034 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8016fac:	68fb      	ldr	r3, [r7, #12]
 8016fae:	681b      	ldr	r3, [r3, #0]
 8016fb0:	60fb      	str	r3, [r7, #12]
 8016fb2:	68fb      	ldr	r3, [r7, #12]
 8016fb4:	681b      	ldr	r3, [r3, #0]
 8016fb6:	2b00      	cmp	r3, #0
 8016fb8:	d1ef      	bne.n	8016f9a <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8016fba:	68f8      	ldr	r0, [r7, #12]
 8016fbc:	f7ff fed4 	bl	8016d68 <tcp_output_segment_busy>
 8016fc0:	4603      	mov	r3, r0
 8016fc2:	2b00      	cmp	r3, #0
 8016fc4:	d002      	beq.n	8016fcc <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8016fc6:	f06f 0305 	mvn.w	r3, #5
 8016fca:	e033      	b.n	8017034 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8016fcc:	687b      	ldr	r3, [r7, #4]
 8016fce:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8016fd0:	68fb      	ldr	r3, [r7, #12]
 8016fd2:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8016fd4:	687b      	ldr	r3, [r7, #4]
 8016fd6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8016fd8:	687b      	ldr	r3, [r7, #4]
 8016fda:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8016fdc:	687b      	ldr	r3, [r7, #4]
 8016fde:	2200      	movs	r2, #0
 8016fe0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8016fe2:	687b      	ldr	r3, [r7, #4]
 8016fe4:	8b5b      	ldrh	r3, [r3, #26]
 8016fe6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8016fea:	b29a      	uxth	r2, r3
 8016fec:	687b      	ldr	r3, [r7, #4]
 8016fee:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8016ff0:	68fb      	ldr	r3, [r7, #12]
 8016ff2:	68db      	ldr	r3, [r3, #12]
 8016ff4:	685b      	ldr	r3, [r3, #4]
 8016ff6:	4618      	mov	r0, r3
 8016ff8:	f7f8 fca4 	bl	800f944 <lwip_htonl>
 8016ffc:	4604      	mov	r4, r0
 8016ffe:	68fb      	ldr	r3, [r7, #12]
 8017000:	891b      	ldrh	r3, [r3, #8]
 8017002:	461d      	mov	r5, r3
 8017004:	68fb      	ldr	r3, [r7, #12]
 8017006:	68db      	ldr	r3, [r3, #12]
 8017008:	899b      	ldrh	r3, [r3, #12]
 801700a:	b29b      	uxth	r3, r3
 801700c:	4618      	mov	r0, r3
 801700e:	f7f8 fc83 	bl	800f918 <lwip_htons>
 8017012:	4603      	mov	r3, r0
 8017014:	b2db      	uxtb	r3, r3
 8017016:	f003 0303 	and.w	r3, r3, #3
 801701a:	2b00      	cmp	r3, #0
 801701c:	d001      	beq.n	8017022 <tcp_rexmit_rto_prepare+0xba>
 801701e:	2301      	movs	r3, #1
 8017020:	e000      	b.n	8017024 <tcp_rexmit_rto_prepare+0xbc>
 8017022:	2300      	movs	r3, #0
 8017024:	442b      	add	r3, r5
 8017026:	18e2      	adds	r2, r4, r3
 8017028:	687b      	ldr	r3, [r7, #4]
 801702a:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801702c:	687b      	ldr	r3, [r7, #4]
 801702e:	2200      	movs	r2, #0
 8017030:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 8017032:	2300      	movs	r3, #0
}
 8017034:	4618      	mov	r0, r3
 8017036:	3710      	adds	r7, #16
 8017038:	46bd      	mov	sp, r7
 801703a:	bdb0      	pop	{r4, r5, r7, pc}
 801703c:	08020ab4 	.word	0x08020ab4
 8017040:	080210f0 	.word	0x080210f0
 8017044:	08020b08 	.word	0x08020b08

08017048 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8017048:	b580      	push	{r7, lr}
 801704a:	b082      	sub	sp, #8
 801704c:	af00      	add	r7, sp, #0
 801704e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8017050:	687b      	ldr	r3, [r7, #4]
 8017052:	2b00      	cmp	r3, #0
 8017054:	d106      	bne.n	8017064 <tcp_rexmit_rto_commit+0x1c>
 8017056:	4b0d      	ldr	r3, [pc, #52]	@ (801708c <tcp_rexmit_rto_commit+0x44>)
 8017058:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801705c:	490c      	ldr	r1, [pc, #48]	@ (8017090 <tcp_rexmit_rto_commit+0x48>)
 801705e:	480d      	ldr	r0, [pc, #52]	@ (8017094 <tcp_rexmit_rto_commit+0x4c>)
 8017060:	f006 f806 	bl	801d070 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8017064:	687b      	ldr	r3, [r7, #4]
 8017066:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801706a:	2bff      	cmp	r3, #255	@ 0xff
 801706c:	d007      	beq.n	801707e <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801706e:	687b      	ldr	r3, [r7, #4]
 8017070:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8017074:	3301      	adds	r3, #1
 8017076:	b2da      	uxtb	r2, r3
 8017078:	687b      	ldr	r3, [r7, #4]
 801707a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801707e:	6878      	ldr	r0, [r7, #4]
 8017080:	f7ff fc7e 	bl	8016980 <tcp_output>
}
 8017084:	bf00      	nop
 8017086:	3708      	adds	r7, #8
 8017088:	46bd      	mov	sp, r7
 801708a:	bd80      	pop	{r7, pc}
 801708c:	08020ab4 	.word	0x08020ab4
 8017090:	08021114 	.word	0x08021114
 8017094:	08020b08 	.word	0x08020b08

08017098 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8017098:	b580      	push	{r7, lr}
 801709a:	b082      	sub	sp, #8
 801709c:	af00      	add	r7, sp, #0
 801709e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80170a0:	687b      	ldr	r3, [r7, #4]
 80170a2:	2b00      	cmp	r3, #0
 80170a4:	d106      	bne.n	80170b4 <tcp_rexmit_rto+0x1c>
 80170a6:	4b0a      	ldr	r3, [pc, #40]	@ (80170d0 <tcp_rexmit_rto+0x38>)
 80170a8:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 80170ac:	4909      	ldr	r1, [pc, #36]	@ (80170d4 <tcp_rexmit_rto+0x3c>)
 80170ae:	480a      	ldr	r0, [pc, #40]	@ (80170d8 <tcp_rexmit_rto+0x40>)
 80170b0:	f005 ffde 	bl	801d070 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80170b4:	6878      	ldr	r0, [r7, #4]
 80170b6:	f7ff ff57 	bl	8016f68 <tcp_rexmit_rto_prepare>
 80170ba:	4603      	mov	r3, r0
 80170bc:	2b00      	cmp	r3, #0
 80170be:	d102      	bne.n	80170c6 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80170c0:	6878      	ldr	r0, [r7, #4]
 80170c2:	f7ff ffc1 	bl	8017048 <tcp_rexmit_rto_commit>
  }
}
 80170c6:	bf00      	nop
 80170c8:	3708      	adds	r7, #8
 80170ca:	46bd      	mov	sp, r7
 80170cc:	bd80      	pop	{r7, pc}
 80170ce:	bf00      	nop
 80170d0:	08020ab4 	.word	0x08020ab4
 80170d4:	08021138 	.word	0x08021138
 80170d8:	08020b08 	.word	0x08020b08

080170dc <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 80170dc:	b590      	push	{r4, r7, lr}
 80170de:	b085      	sub	sp, #20
 80170e0:	af00      	add	r7, sp, #0
 80170e2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80170e4:	687b      	ldr	r3, [r7, #4]
 80170e6:	2b00      	cmp	r3, #0
 80170e8:	d106      	bne.n	80170f8 <tcp_rexmit+0x1c>
 80170ea:	4b2f      	ldr	r3, [pc, #188]	@ (80171a8 <tcp_rexmit+0xcc>)
 80170ec:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 80170f0:	492e      	ldr	r1, [pc, #184]	@ (80171ac <tcp_rexmit+0xd0>)
 80170f2:	482f      	ldr	r0, [pc, #188]	@ (80171b0 <tcp_rexmit+0xd4>)
 80170f4:	f005 ffbc 	bl	801d070 <iprintf>

  if (pcb->unacked == NULL) {
 80170f8:	687b      	ldr	r3, [r7, #4]
 80170fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80170fc:	2b00      	cmp	r3, #0
 80170fe:	d102      	bne.n	8017106 <tcp_rexmit+0x2a>
    return ERR_VAL;
 8017100:	f06f 0305 	mvn.w	r3, #5
 8017104:	e04c      	b.n	80171a0 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8017106:	687b      	ldr	r3, [r7, #4]
 8017108:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801710a:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801710c:	68b8      	ldr	r0, [r7, #8]
 801710e:	f7ff fe2b 	bl	8016d68 <tcp_output_segment_busy>
 8017112:	4603      	mov	r3, r0
 8017114:	2b00      	cmp	r3, #0
 8017116:	d002      	beq.n	801711e <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8017118:	f06f 0305 	mvn.w	r3, #5
 801711c:	e040      	b.n	80171a0 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801711e:	68bb      	ldr	r3, [r7, #8]
 8017120:	681a      	ldr	r2, [r3, #0]
 8017122:	687b      	ldr	r3, [r7, #4]
 8017124:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 8017126:	687b      	ldr	r3, [r7, #4]
 8017128:	336c      	adds	r3, #108	@ 0x6c
 801712a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801712c:	e002      	b.n	8017134 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801712e:	68fb      	ldr	r3, [r7, #12]
 8017130:	681b      	ldr	r3, [r3, #0]
 8017132:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8017134:	68fb      	ldr	r3, [r7, #12]
 8017136:	681b      	ldr	r3, [r3, #0]
 8017138:	2b00      	cmp	r3, #0
 801713a:	d011      	beq.n	8017160 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801713c:	68fb      	ldr	r3, [r7, #12]
 801713e:	681b      	ldr	r3, [r3, #0]
 8017140:	68db      	ldr	r3, [r3, #12]
 8017142:	685b      	ldr	r3, [r3, #4]
 8017144:	4618      	mov	r0, r3
 8017146:	f7f8 fbfd 	bl	800f944 <lwip_htonl>
 801714a:	4604      	mov	r4, r0
 801714c:	68bb      	ldr	r3, [r7, #8]
 801714e:	68db      	ldr	r3, [r3, #12]
 8017150:	685b      	ldr	r3, [r3, #4]
 8017152:	4618      	mov	r0, r3
 8017154:	f7f8 fbf6 	bl	800f944 <lwip_htonl>
 8017158:	4603      	mov	r3, r0
 801715a:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801715c:	2b00      	cmp	r3, #0
 801715e:	dbe6      	blt.n	801712e <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8017160:	68fb      	ldr	r3, [r7, #12]
 8017162:	681a      	ldr	r2, [r3, #0]
 8017164:	68bb      	ldr	r3, [r7, #8]
 8017166:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8017168:	68fb      	ldr	r3, [r7, #12]
 801716a:	68ba      	ldr	r2, [r7, #8]
 801716c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801716e:	68bb      	ldr	r3, [r7, #8]
 8017170:	681b      	ldr	r3, [r3, #0]
 8017172:	2b00      	cmp	r3, #0
 8017174:	d103      	bne.n	801717e <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8017176:	687b      	ldr	r3, [r7, #4]
 8017178:	2200      	movs	r2, #0
 801717a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801717e:	687b      	ldr	r3, [r7, #4]
 8017180:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8017184:	2bff      	cmp	r3, #255	@ 0xff
 8017186:	d007      	beq.n	8017198 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8017188:	687b      	ldr	r3, [r7, #4]
 801718a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801718e:	3301      	adds	r3, #1
 8017190:	b2da      	uxtb	r2, r3
 8017192:	687b      	ldr	r3, [r7, #4]
 8017194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8017198:	687b      	ldr	r3, [r7, #4]
 801719a:	2200      	movs	r2, #0
 801719c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801719e:	2300      	movs	r3, #0
}
 80171a0:	4618      	mov	r0, r3
 80171a2:	3714      	adds	r7, #20
 80171a4:	46bd      	mov	sp, r7
 80171a6:	bd90      	pop	{r4, r7, pc}
 80171a8:	08020ab4 	.word	0x08020ab4
 80171ac:	08021154 	.word	0x08021154
 80171b0:	08020b08 	.word	0x08020b08

080171b4 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80171b4:	b580      	push	{r7, lr}
 80171b6:	b082      	sub	sp, #8
 80171b8:	af00      	add	r7, sp, #0
 80171ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 80171bc:	687b      	ldr	r3, [r7, #4]
 80171be:	2b00      	cmp	r3, #0
 80171c0:	d106      	bne.n	80171d0 <tcp_rexmit_fast+0x1c>
 80171c2:	4b2a      	ldr	r3, [pc, #168]	@ (801726c <tcp_rexmit_fast+0xb8>)
 80171c4:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 80171c8:	4929      	ldr	r1, [pc, #164]	@ (8017270 <tcp_rexmit_fast+0xbc>)
 80171ca:	482a      	ldr	r0, [pc, #168]	@ (8017274 <tcp_rexmit_fast+0xc0>)
 80171cc:	f005 ff50 	bl	801d070 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 80171d0:	687b      	ldr	r3, [r7, #4]
 80171d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80171d4:	2b00      	cmp	r3, #0
 80171d6:	d045      	beq.n	8017264 <tcp_rexmit_fast+0xb0>
 80171d8:	687b      	ldr	r3, [r7, #4]
 80171da:	8b5b      	ldrh	r3, [r3, #26]
 80171dc:	f003 0304 	and.w	r3, r3, #4
 80171e0:	2b00      	cmp	r3, #0
 80171e2:	d13f      	bne.n	8017264 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 80171e4:	6878      	ldr	r0, [r7, #4]
 80171e6:	f7ff ff79 	bl	80170dc <tcp_rexmit>
 80171ea:	4603      	mov	r3, r0
 80171ec:	2b00      	cmp	r3, #0
 80171ee:	d139      	bne.n	8017264 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80171f0:	687b      	ldr	r3, [r7, #4]
 80171f2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80171f6:	687b      	ldr	r3, [r7, #4]
 80171f8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80171fc:	4293      	cmp	r3, r2
 80171fe:	bf28      	it	cs
 8017200:	4613      	movcs	r3, r2
 8017202:	b29b      	uxth	r3, r3
 8017204:	2b00      	cmp	r3, #0
 8017206:	da00      	bge.n	801720a <tcp_rexmit_fast+0x56>
 8017208:	3301      	adds	r3, #1
 801720a:	105b      	asrs	r3, r3, #1
 801720c:	b29a      	uxth	r2, r3
 801720e:	687b      	ldr	r3, [r7, #4]
 8017210:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8017214:	687b      	ldr	r3, [r7, #4]
 8017216:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 801721a:	461a      	mov	r2, r3
 801721c:	687b      	ldr	r3, [r7, #4]
 801721e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017220:	005b      	lsls	r3, r3, #1
 8017222:	429a      	cmp	r2, r3
 8017224:	d206      	bcs.n	8017234 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8017226:	687b      	ldr	r3, [r7, #4]
 8017228:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801722a:	005b      	lsls	r3, r3, #1
 801722c:	b29a      	uxth	r2, r3
 801722e:	687b      	ldr	r3, [r7, #4]
 8017230:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8017234:	687b      	ldr	r3, [r7, #4]
 8017236:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801723a:	687b      	ldr	r3, [r7, #4]
 801723c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801723e:	4619      	mov	r1, r3
 8017240:	0049      	lsls	r1, r1, #1
 8017242:	440b      	add	r3, r1
 8017244:	b29b      	uxth	r3, r3
 8017246:	4413      	add	r3, r2
 8017248:	b29a      	uxth	r2, r3
 801724a:	687b      	ldr	r3, [r7, #4]
 801724c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8017250:	687b      	ldr	r3, [r7, #4]
 8017252:	8b5b      	ldrh	r3, [r3, #26]
 8017254:	f043 0304 	orr.w	r3, r3, #4
 8017258:	b29a      	uxth	r2, r3
 801725a:	687b      	ldr	r3, [r7, #4]
 801725c:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801725e:	687b      	ldr	r3, [r7, #4]
 8017260:	2200      	movs	r2, #0
 8017262:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8017264:	bf00      	nop
 8017266:	3708      	adds	r7, #8
 8017268:	46bd      	mov	sp, r7
 801726a:	bd80      	pop	{r7, pc}
 801726c:	08020ab4 	.word	0x08020ab4
 8017270:	0802116c 	.word	0x0802116c
 8017274:	08020b08 	.word	0x08020b08

08017278 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8017278:	b580      	push	{r7, lr}
 801727a:	b086      	sub	sp, #24
 801727c:	af00      	add	r7, sp, #0
 801727e:	60f8      	str	r0, [r7, #12]
 8017280:	607b      	str	r3, [r7, #4]
 8017282:	460b      	mov	r3, r1
 8017284:	817b      	strh	r3, [r7, #10]
 8017286:	4613      	mov	r3, r2
 8017288:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801728a:	897a      	ldrh	r2, [r7, #10]
 801728c:	893b      	ldrh	r3, [r7, #8]
 801728e:	4413      	add	r3, r2
 8017290:	b29b      	uxth	r3, r3
 8017292:	3314      	adds	r3, #20
 8017294:	b29b      	uxth	r3, r3
 8017296:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801729a:	4619      	mov	r1, r3
 801729c:	2022      	movs	r0, #34	@ 0x22
 801729e:	f7f9 fc89 	bl	8010bb4 <pbuf_alloc>
 80172a2:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 80172a4:	697b      	ldr	r3, [r7, #20]
 80172a6:	2b00      	cmp	r3, #0
 80172a8:	d04d      	beq.n	8017346 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80172aa:	897b      	ldrh	r3, [r7, #10]
 80172ac:	3313      	adds	r3, #19
 80172ae:	697a      	ldr	r2, [r7, #20]
 80172b0:	8952      	ldrh	r2, [r2, #10]
 80172b2:	4293      	cmp	r3, r2
 80172b4:	db06      	blt.n	80172c4 <tcp_output_alloc_header_common+0x4c>
 80172b6:	4b26      	ldr	r3, [pc, #152]	@ (8017350 <tcp_output_alloc_header_common+0xd8>)
 80172b8:	f240 7223 	movw	r2, #1827	@ 0x723
 80172bc:	4925      	ldr	r1, [pc, #148]	@ (8017354 <tcp_output_alloc_header_common+0xdc>)
 80172be:	4826      	ldr	r0, [pc, #152]	@ (8017358 <tcp_output_alloc_header_common+0xe0>)
 80172c0:	f005 fed6 	bl	801d070 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 80172c4:	697b      	ldr	r3, [r7, #20]
 80172c6:	685b      	ldr	r3, [r3, #4]
 80172c8:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 80172ca:	8c3b      	ldrh	r3, [r7, #32]
 80172cc:	4618      	mov	r0, r3
 80172ce:	f7f8 fb23 	bl	800f918 <lwip_htons>
 80172d2:	4603      	mov	r3, r0
 80172d4:	461a      	mov	r2, r3
 80172d6:	693b      	ldr	r3, [r7, #16]
 80172d8:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 80172da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80172dc:	4618      	mov	r0, r3
 80172de:	f7f8 fb1b 	bl	800f918 <lwip_htons>
 80172e2:	4603      	mov	r3, r0
 80172e4:	461a      	mov	r2, r3
 80172e6:	693b      	ldr	r3, [r7, #16]
 80172e8:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 80172ea:	693b      	ldr	r3, [r7, #16]
 80172ec:	687a      	ldr	r2, [r7, #4]
 80172ee:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 80172f0:	68f8      	ldr	r0, [r7, #12]
 80172f2:	f7f8 fb27 	bl	800f944 <lwip_htonl>
 80172f6:	4602      	mov	r2, r0
 80172f8:	693b      	ldr	r3, [r7, #16]
 80172fa:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80172fc:	897b      	ldrh	r3, [r7, #10]
 80172fe:	089b      	lsrs	r3, r3, #2
 8017300:	b29b      	uxth	r3, r3
 8017302:	3305      	adds	r3, #5
 8017304:	b29b      	uxth	r3, r3
 8017306:	031b      	lsls	r3, r3, #12
 8017308:	b29a      	uxth	r2, r3
 801730a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801730e:	b29b      	uxth	r3, r3
 8017310:	4313      	orrs	r3, r2
 8017312:	b29b      	uxth	r3, r3
 8017314:	4618      	mov	r0, r3
 8017316:	f7f8 faff 	bl	800f918 <lwip_htons>
 801731a:	4603      	mov	r3, r0
 801731c:	461a      	mov	r2, r3
 801731e:	693b      	ldr	r3, [r7, #16]
 8017320:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8017322:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8017324:	4618      	mov	r0, r3
 8017326:	f7f8 faf7 	bl	800f918 <lwip_htons>
 801732a:	4603      	mov	r3, r0
 801732c:	461a      	mov	r2, r3
 801732e:	693b      	ldr	r3, [r7, #16]
 8017330:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8017332:	693b      	ldr	r3, [r7, #16]
 8017334:	2200      	movs	r2, #0
 8017336:	741a      	strb	r2, [r3, #16]
 8017338:	2200      	movs	r2, #0
 801733a:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801733c:	693b      	ldr	r3, [r7, #16]
 801733e:	2200      	movs	r2, #0
 8017340:	749a      	strb	r2, [r3, #18]
 8017342:	2200      	movs	r2, #0
 8017344:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8017346:	697b      	ldr	r3, [r7, #20]
}
 8017348:	4618      	mov	r0, r3
 801734a:	3718      	adds	r7, #24
 801734c:	46bd      	mov	sp, r7
 801734e:	bd80      	pop	{r7, pc}
 8017350:	08020ab4 	.word	0x08020ab4
 8017354:	0802118c 	.word	0x0802118c
 8017358:	08020b08 	.word	0x08020b08

0801735c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801735c:	b5b0      	push	{r4, r5, r7, lr}
 801735e:	b08a      	sub	sp, #40	@ 0x28
 8017360:	af04      	add	r7, sp, #16
 8017362:	60f8      	str	r0, [r7, #12]
 8017364:	607b      	str	r3, [r7, #4]
 8017366:	460b      	mov	r3, r1
 8017368:	817b      	strh	r3, [r7, #10]
 801736a:	4613      	mov	r3, r2
 801736c:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801736e:	68fb      	ldr	r3, [r7, #12]
 8017370:	2b00      	cmp	r3, #0
 8017372:	d106      	bne.n	8017382 <tcp_output_alloc_header+0x26>
 8017374:	4b15      	ldr	r3, [pc, #84]	@ (80173cc <tcp_output_alloc_header+0x70>)
 8017376:	f240 7242 	movw	r2, #1858	@ 0x742
 801737a:	4915      	ldr	r1, [pc, #84]	@ (80173d0 <tcp_output_alloc_header+0x74>)
 801737c:	4815      	ldr	r0, [pc, #84]	@ (80173d4 <tcp_output_alloc_header+0x78>)
 801737e:	f005 fe77 	bl	801d070 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8017382:	68fb      	ldr	r3, [r7, #12]
 8017384:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8017386:	68fb      	ldr	r3, [r7, #12]
 8017388:	8adb      	ldrh	r3, [r3, #22]
 801738a:	68fa      	ldr	r2, [r7, #12]
 801738c:	8b12      	ldrh	r2, [r2, #24]
 801738e:	68f9      	ldr	r1, [r7, #12]
 8017390:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8017392:	893d      	ldrh	r5, [r7, #8]
 8017394:	897c      	ldrh	r4, [r7, #10]
 8017396:	9103      	str	r1, [sp, #12]
 8017398:	2110      	movs	r1, #16
 801739a:	9102      	str	r1, [sp, #8]
 801739c:	9201      	str	r2, [sp, #4]
 801739e:	9300      	str	r3, [sp, #0]
 80173a0:	687b      	ldr	r3, [r7, #4]
 80173a2:	462a      	mov	r2, r5
 80173a4:	4621      	mov	r1, r4
 80173a6:	f7ff ff67 	bl	8017278 <tcp_output_alloc_header_common>
 80173aa:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 80173ac:	697b      	ldr	r3, [r7, #20]
 80173ae:	2b00      	cmp	r3, #0
 80173b0:	d006      	beq.n	80173c0 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80173b2:	68fb      	ldr	r3, [r7, #12]
 80173b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80173b6:	68fa      	ldr	r2, [r7, #12]
 80173b8:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 80173ba:	441a      	add	r2, r3
 80173bc:	68fb      	ldr	r3, [r7, #12]
 80173be:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 80173c0:	697b      	ldr	r3, [r7, #20]
}
 80173c2:	4618      	mov	r0, r3
 80173c4:	3718      	adds	r7, #24
 80173c6:	46bd      	mov	sp, r7
 80173c8:	bdb0      	pop	{r4, r5, r7, pc}
 80173ca:	bf00      	nop
 80173cc:	08020ab4 	.word	0x08020ab4
 80173d0:	080211bc 	.word	0x080211bc
 80173d4:	08020b08 	.word	0x08020b08

080173d8 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 80173d8:	b580      	push	{r7, lr}
 80173da:	b088      	sub	sp, #32
 80173dc:	af00      	add	r7, sp, #0
 80173de:	60f8      	str	r0, [r7, #12]
 80173e0:	60b9      	str	r1, [r7, #8]
 80173e2:	4611      	mov	r1, r2
 80173e4:	461a      	mov	r2, r3
 80173e6:	460b      	mov	r3, r1
 80173e8:	71fb      	strb	r3, [r7, #7]
 80173ea:	4613      	mov	r3, r2
 80173ec:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 80173ee:	2300      	movs	r3, #0
 80173f0:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80173f2:	68bb      	ldr	r3, [r7, #8]
 80173f4:	2b00      	cmp	r3, #0
 80173f6:	d106      	bne.n	8017406 <tcp_output_fill_options+0x2e>
 80173f8:	4b12      	ldr	r3, [pc, #72]	@ (8017444 <tcp_output_fill_options+0x6c>)
 80173fa:	f240 7256 	movw	r2, #1878	@ 0x756
 80173fe:	4912      	ldr	r1, [pc, #72]	@ (8017448 <tcp_output_fill_options+0x70>)
 8017400:	4812      	ldr	r0, [pc, #72]	@ (801744c <tcp_output_fill_options+0x74>)
 8017402:	f005 fe35 	bl	801d070 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8017406:	68bb      	ldr	r3, [r7, #8]
 8017408:	685b      	ldr	r3, [r3, #4]
 801740a:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801740c:	69bb      	ldr	r3, [r7, #24]
 801740e:	3314      	adds	r3, #20
 8017410:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8017412:	8bfb      	ldrh	r3, [r7, #30]
 8017414:	009b      	lsls	r3, r3, #2
 8017416:	461a      	mov	r2, r3
 8017418:	79fb      	ldrb	r3, [r7, #7]
 801741a:	009b      	lsls	r3, r3, #2
 801741c:	f003 0304 	and.w	r3, r3, #4
 8017420:	4413      	add	r3, r2
 8017422:	3314      	adds	r3, #20
 8017424:	69ba      	ldr	r2, [r7, #24]
 8017426:	4413      	add	r3, r2
 8017428:	697a      	ldr	r2, [r7, #20]
 801742a:	429a      	cmp	r2, r3
 801742c:	d006      	beq.n	801743c <tcp_output_fill_options+0x64>
 801742e:	4b05      	ldr	r3, [pc, #20]	@ (8017444 <tcp_output_fill_options+0x6c>)
 8017430:	f240 7275 	movw	r2, #1909	@ 0x775
 8017434:	4906      	ldr	r1, [pc, #24]	@ (8017450 <tcp_output_fill_options+0x78>)
 8017436:	4805      	ldr	r0, [pc, #20]	@ (801744c <tcp_output_fill_options+0x74>)
 8017438:	f005 fe1a 	bl	801d070 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801743c:	bf00      	nop
 801743e:	3720      	adds	r7, #32
 8017440:	46bd      	mov	sp, r7
 8017442:	bd80      	pop	{r7, pc}
 8017444:	08020ab4 	.word	0x08020ab4
 8017448:	080211e4 	.word	0x080211e4
 801744c:	08020b08 	.word	0x08020b08
 8017450:	080210dc 	.word	0x080210dc

08017454 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8017454:	b580      	push	{r7, lr}
 8017456:	b08a      	sub	sp, #40	@ 0x28
 8017458:	af04      	add	r7, sp, #16
 801745a:	60f8      	str	r0, [r7, #12]
 801745c:	60b9      	str	r1, [r7, #8]
 801745e:	607a      	str	r2, [r7, #4]
 8017460:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8017462:	68bb      	ldr	r3, [r7, #8]
 8017464:	2b00      	cmp	r3, #0
 8017466:	d106      	bne.n	8017476 <tcp_output_control_segment+0x22>
 8017468:	4b1c      	ldr	r3, [pc, #112]	@ (80174dc <tcp_output_control_segment+0x88>)
 801746a:	f240 7287 	movw	r2, #1927	@ 0x787
 801746e:	491c      	ldr	r1, [pc, #112]	@ (80174e0 <tcp_output_control_segment+0x8c>)
 8017470:	481c      	ldr	r0, [pc, #112]	@ (80174e4 <tcp_output_control_segment+0x90>)
 8017472:	f005 fdfd 	bl	801d070 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8017476:	683a      	ldr	r2, [r7, #0]
 8017478:	6879      	ldr	r1, [r7, #4]
 801747a:	68f8      	ldr	r0, [r7, #12]
 801747c:	f7fe faea 	bl	8015a54 <tcp_route>
 8017480:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8017482:	693b      	ldr	r3, [r7, #16]
 8017484:	2b00      	cmp	r3, #0
 8017486:	d102      	bne.n	801748e <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8017488:	23fc      	movs	r3, #252	@ 0xfc
 801748a:	75fb      	strb	r3, [r7, #23]
 801748c:	e01c      	b.n	80174c8 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801748e:	68fb      	ldr	r3, [r7, #12]
 8017490:	2b00      	cmp	r3, #0
 8017492:	d006      	beq.n	80174a2 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8017494:	68fb      	ldr	r3, [r7, #12]
 8017496:	7adb      	ldrb	r3, [r3, #11]
 8017498:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801749a:	68fb      	ldr	r3, [r7, #12]
 801749c:	7a9b      	ldrb	r3, [r3, #10]
 801749e:	757b      	strb	r3, [r7, #21]
 80174a0:	e003      	b.n	80174aa <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 80174a2:	23ff      	movs	r3, #255	@ 0xff
 80174a4:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 80174a6:	2300      	movs	r3, #0
 80174a8:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 80174aa:	7dba      	ldrb	r2, [r7, #22]
 80174ac:	693b      	ldr	r3, [r7, #16]
 80174ae:	9302      	str	r3, [sp, #8]
 80174b0:	2306      	movs	r3, #6
 80174b2:	9301      	str	r3, [sp, #4]
 80174b4:	7d7b      	ldrb	r3, [r7, #21]
 80174b6:	9300      	str	r3, [sp, #0]
 80174b8:	4613      	mov	r3, r2
 80174ba:	683a      	ldr	r2, [r7, #0]
 80174bc:	6879      	ldr	r1, [r7, #4]
 80174be:	68b8      	ldr	r0, [r7, #8]
 80174c0:	f004 fa08 	bl	801b8d4 <ip4_output_if>
 80174c4:	4603      	mov	r3, r0
 80174c6:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 80174c8:	68b8      	ldr	r0, [r7, #8]
 80174ca:	f7f9 fe89 	bl	80111e0 <pbuf_free>
  return err;
 80174ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80174d2:	4618      	mov	r0, r3
 80174d4:	3718      	adds	r7, #24
 80174d6:	46bd      	mov	sp, r7
 80174d8:	bd80      	pop	{r7, pc}
 80174da:	bf00      	nop
 80174dc:	08020ab4 	.word	0x08020ab4
 80174e0:	0802120c 	.word	0x0802120c
 80174e4:	08020b08 	.word	0x08020b08

080174e8 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 80174e8:	b590      	push	{r4, r7, lr}
 80174ea:	b08b      	sub	sp, #44	@ 0x2c
 80174ec:	af04      	add	r7, sp, #16
 80174ee:	60f8      	str	r0, [r7, #12]
 80174f0:	60b9      	str	r1, [r7, #8]
 80174f2:	607a      	str	r2, [r7, #4]
 80174f4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80174f6:	683b      	ldr	r3, [r7, #0]
 80174f8:	2b00      	cmp	r3, #0
 80174fa:	d106      	bne.n	801750a <tcp_rst+0x22>
 80174fc:	4b1f      	ldr	r3, [pc, #124]	@ (801757c <tcp_rst+0x94>)
 80174fe:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8017502:	491f      	ldr	r1, [pc, #124]	@ (8017580 <tcp_rst+0x98>)
 8017504:	481f      	ldr	r0, [pc, #124]	@ (8017584 <tcp_rst+0x9c>)
 8017506:	f005 fdb3 	bl	801d070 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801750a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801750c:	2b00      	cmp	r3, #0
 801750e:	d106      	bne.n	801751e <tcp_rst+0x36>
 8017510:	4b1a      	ldr	r3, [pc, #104]	@ (801757c <tcp_rst+0x94>)
 8017512:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8017516:	491c      	ldr	r1, [pc, #112]	@ (8017588 <tcp_rst+0xa0>)
 8017518:	481a      	ldr	r0, [pc, #104]	@ (8017584 <tcp_rst+0x9c>)
 801751a:	f005 fda9 	bl	801d070 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801751e:	2300      	movs	r3, #0
 8017520:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8017522:	f246 0308 	movw	r3, #24584	@ 0x6008
 8017526:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8017528:	7dfb      	ldrb	r3, [r7, #23]
 801752a:	b29c      	uxth	r4, r3
 801752c:	68b8      	ldr	r0, [r7, #8]
 801752e:	f7f8 fa09 	bl	800f944 <lwip_htonl>
 8017532:	4602      	mov	r2, r0
 8017534:	8abb      	ldrh	r3, [r7, #20]
 8017536:	9303      	str	r3, [sp, #12]
 8017538:	2314      	movs	r3, #20
 801753a:	9302      	str	r3, [sp, #8]
 801753c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801753e:	9301      	str	r3, [sp, #4]
 8017540:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8017542:	9300      	str	r3, [sp, #0]
 8017544:	4613      	mov	r3, r2
 8017546:	2200      	movs	r2, #0
 8017548:	4621      	mov	r1, r4
 801754a:	6878      	ldr	r0, [r7, #4]
 801754c:	f7ff fe94 	bl	8017278 <tcp_output_alloc_header_common>
 8017550:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8017552:	693b      	ldr	r3, [r7, #16]
 8017554:	2b00      	cmp	r3, #0
 8017556:	d00c      	beq.n	8017572 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8017558:	7dfb      	ldrb	r3, [r7, #23]
 801755a:	2200      	movs	r2, #0
 801755c:	6939      	ldr	r1, [r7, #16]
 801755e:	68f8      	ldr	r0, [r7, #12]
 8017560:	f7ff ff3a 	bl	80173d8 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8017564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017566:	683a      	ldr	r2, [r7, #0]
 8017568:	6939      	ldr	r1, [r7, #16]
 801756a:	68f8      	ldr	r0, [r7, #12]
 801756c:	f7ff ff72 	bl	8017454 <tcp_output_control_segment>
 8017570:	e000      	b.n	8017574 <tcp_rst+0x8c>
    return;
 8017572:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8017574:	371c      	adds	r7, #28
 8017576:	46bd      	mov	sp, r7
 8017578:	bd90      	pop	{r4, r7, pc}
 801757a:	bf00      	nop
 801757c:	08020ab4 	.word	0x08020ab4
 8017580:	08021238 	.word	0x08021238
 8017584:	08020b08 	.word	0x08020b08
 8017588:	08021254 	.word	0x08021254

0801758c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801758c:	b590      	push	{r4, r7, lr}
 801758e:	b087      	sub	sp, #28
 8017590:	af00      	add	r7, sp, #0
 8017592:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8017594:	2300      	movs	r3, #0
 8017596:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8017598:	2300      	movs	r3, #0
 801759a:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801759c:	687b      	ldr	r3, [r7, #4]
 801759e:	2b00      	cmp	r3, #0
 80175a0:	d106      	bne.n	80175b0 <tcp_send_empty_ack+0x24>
 80175a2:	4b28      	ldr	r3, [pc, #160]	@ (8017644 <tcp_send_empty_ack+0xb8>)
 80175a4:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 80175a8:	4927      	ldr	r1, [pc, #156]	@ (8017648 <tcp_send_empty_ack+0xbc>)
 80175aa:	4828      	ldr	r0, [pc, #160]	@ (801764c <tcp_send_empty_ack+0xc0>)
 80175ac:	f005 fd60 	bl	801d070 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80175b0:	7dfb      	ldrb	r3, [r7, #23]
 80175b2:	009b      	lsls	r3, r3, #2
 80175b4:	b2db      	uxtb	r3, r3
 80175b6:	f003 0304 	and.w	r3, r3, #4
 80175ba:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 80175bc:	7d7b      	ldrb	r3, [r7, #21]
 80175be:	b29c      	uxth	r4, r3
 80175c0:	687b      	ldr	r3, [r7, #4]
 80175c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80175c4:	4618      	mov	r0, r3
 80175c6:	f7f8 f9bd 	bl	800f944 <lwip_htonl>
 80175ca:	4603      	mov	r3, r0
 80175cc:	2200      	movs	r2, #0
 80175ce:	4621      	mov	r1, r4
 80175d0:	6878      	ldr	r0, [r7, #4]
 80175d2:	f7ff fec3 	bl	801735c <tcp_output_alloc_header>
 80175d6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80175d8:	693b      	ldr	r3, [r7, #16]
 80175da:	2b00      	cmp	r3, #0
 80175dc:	d109      	bne.n	80175f2 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80175de:	687b      	ldr	r3, [r7, #4]
 80175e0:	8b5b      	ldrh	r3, [r3, #26]
 80175e2:	f043 0303 	orr.w	r3, r3, #3
 80175e6:	b29a      	uxth	r2, r3
 80175e8:	687b      	ldr	r3, [r7, #4]
 80175ea:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 80175ec:	f06f 0301 	mvn.w	r3, #1
 80175f0:	e023      	b.n	801763a <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 80175f2:	7dbb      	ldrb	r3, [r7, #22]
 80175f4:	7dfa      	ldrb	r2, [r7, #23]
 80175f6:	6939      	ldr	r1, [r7, #16]
 80175f8:	6878      	ldr	r0, [r7, #4]
 80175fa:	f7ff feed 	bl	80173d8 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80175fe:	687a      	ldr	r2, [r7, #4]
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	3304      	adds	r3, #4
 8017604:	6939      	ldr	r1, [r7, #16]
 8017606:	6878      	ldr	r0, [r7, #4]
 8017608:	f7ff ff24 	bl	8017454 <tcp_output_control_segment>
 801760c:	4603      	mov	r3, r0
 801760e:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8017610:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017614:	2b00      	cmp	r3, #0
 8017616:	d007      	beq.n	8017628 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8017618:	687b      	ldr	r3, [r7, #4]
 801761a:	8b5b      	ldrh	r3, [r3, #26]
 801761c:	f043 0303 	orr.w	r3, r3, #3
 8017620:	b29a      	uxth	r2, r3
 8017622:	687b      	ldr	r3, [r7, #4]
 8017624:	835a      	strh	r2, [r3, #26]
 8017626:	e006      	b.n	8017636 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	8b5b      	ldrh	r3, [r3, #26]
 801762c:	f023 0303 	bic.w	r3, r3, #3
 8017630:	b29a      	uxth	r2, r3
 8017632:	687b      	ldr	r3, [r7, #4]
 8017634:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8017636:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801763a:	4618      	mov	r0, r3
 801763c:	371c      	adds	r7, #28
 801763e:	46bd      	mov	sp, r7
 8017640:	bd90      	pop	{r4, r7, pc}
 8017642:	bf00      	nop
 8017644:	08020ab4 	.word	0x08020ab4
 8017648:	08021270 	.word	0x08021270
 801764c:	08020b08 	.word	0x08020b08

08017650 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8017650:	b590      	push	{r4, r7, lr}
 8017652:	b087      	sub	sp, #28
 8017654:	af00      	add	r7, sp, #0
 8017656:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8017658:	2300      	movs	r3, #0
 801765a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801765c:	687b      	ldr	r3, [r7, #4]
 801765e:	2b00      	cmp	r3, #0
 8017660:	d106      	bne.n	8017670 <tcp_keepalive+0x20>
 8017662:	4b18      	ldr	r3, [pc, #96]	@ (80176c4 <tcp_keepalive+0x74>)
 8017664:	f640 0224 	movw	r2, #2084	@ 0x824
 8017668:	4917      	ldr	r1, [pc, #92]	@ (80176c8 <tcp_keepalive+0x78>)
 801766a:	4818      	ldr	r0, [pc, #96]	@ (80176cc <tcp_keepalive+0x7c>)
 801766c:	f005 fd00 	bl	801d070 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8017670:	7dfb      	ldrb	r3, [r7, #23]
 8017672:	b29c      	uxth	r4, r3
 8017674:	687b      	ldr	r3, [r7, #4]
 8017676:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017678:	3b01      	subs	r3, #1
 801767a:	4618      	mov	r0, r3
 801767c:	f7f8 f962 	bl	800f944 <lwip_htonl>
 8017680:	4603      	mov	r3, r0
 8017682:	2200      	movs	r2, #0
 8017684:	4621      	mov	r1, r4
 8017686:	6878      	ldr	r0, [r7, #4]
 8017688:	f7ff fe68 	bl	801735c <tcp_output_alloc_header>
 801768c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801768e:	693b      	ldr	r3, [r7, #16]
 8017690:	2b00      	cmp	r3, #0
 8017692:	d102      	bne.n	801769a <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8017694:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017698:	e010      	b.n	80176bc <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801769a:	7dfb      	ldrb	r3, [r7, #23]
 801769c:	2200      	movs	r2, #0
 801769e:	6939      	ldr	r1, [r7, #16]
 80176a0:	6878      	ldr	r0, [r7, #4]
 80176a2:	f7ff fe99 	bl	80173d8 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80176a6:	687a      	ldr	r2, [r7, #4]
 80176a8:	687b      	ldr	r3, [r7, #4]
 80176aa:	3304      	adds	r3, #4
 80176ac:	6939      	ldr	r1, [r7, #16]
 80176ae:	6878      	ldr	r0, [r7, #4]
 80176b0:	f7ff fed0 	bl	8017454 <tcp_output_control_segment>
 80176b4:	4603      	mov	r3, r0
 80176b6:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80176b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80176bc:	4618      	mov	r0, r3
 80176be:	371c      	adds	r7, #28
 80176c0:	46bd      	mov	sp, r7
 80176c2:	bd90      	pop	{r4, r7, pc}
 80176c4:	08020ab4 	.word	0x08020ab4
 80176c8:	08021290 	.word	0x08021290
 80176cc:	08020b08 	.word	0x08020b08

080176d0 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 80176d0:	b590      	push	{r4, r7, lr}
 80176d2:	b08b      	sub	sp, #44	@ 0x2c
 80176d4:	af00      	add	r7, sp, #0
 80176d6:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80176d8:	2300      	movs	r3, #0
 80176da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 80176de:	687b      	ldr	r3, [r7, #4]
 80176e0:	2b00      	cmp	r3, #0
 80176e2:	d106      	bne.n	80176f2 <tcp_zero_window_probe+0x22>
 80176e4:	4b4c      	ldr	r3, [pc, #304]	@ (8017818 <tcp_zero_window_probe+0x148>)
 80176e6:	f640 024f 	movw	r2, #2127	@ 0x84f
 80176ea:	494c      	ldr	r1, [pc, #304]	@ (801781c <tcp_zero_window_probe+0x14c>)
 80176ec:	484c      	ldr	r0, [pc, #304]	@ (8017820 <tcp_zero_window_probe+0x150>)
 80176ee:	f005 fcbf 	bl	801d070 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 80176f2:	687b      	ldr	r3, [r7, #4]
 80176f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80176f6:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80176f8:	6a3b      	ldr	r3, [r7, #32]
 80176fa:	2b00      	cmp	r3, #0
 80176fc:	d101      	bne.n	8017702 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80176fe:	2300      	movs	r3, #0
 8017700:	e086      	b.n	8017810 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8017702:	687b      	ldr	r3, [r7, #4]
 8017704:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8017708:	2bff      	cmp	r3, #255	@ 0xff
 801770a:	d007      	beq.n	801771c <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801770c:	687b      	ldr	r3, [r7, #4]
 801770e:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8017712:	3301      	adds	r3, #1
 8017714:	b2da      	uxtb	r2, r3
 8017716:	687b      	ldr	r3, [r7, #4]
 8017718:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801771c:	6a3b      	ldr	r3, [r7, #32]
 801771e:	68db      	ldr	r3, [r3, #12]
 8017720:	899b      	ldrh	r3, [r3, #12]
 8017722:	b29b      	uxth	r3, r3
 8017724:	4618      	mov	r0, r3
 8017726:	f7f8 f8f7 	bl	800f918 <lwip_htons>
 801772a:	4603      	mov	r3, r0
 801772c:	b2db      	uxtb	r3, r3
 801772e:	f003 0301 	and.w	r3, r3, #1
 8017732:	2b00      	cmp	r3, #0
 8017734:	d005      	beq.n	8017742 <tcp_zero_window_probe+0x72>
 8017736:	6a3b      	ldr	r3, [r7, #32]
 8017738:	891b      	ldrh	r3, [r3, #8]
 801773a:	2b00      	cmp	r3, #0
 801773c:	d101      	bne.n	8017742 <tcp_zero_window_probe+0x72>
 801773e:	2301      	movs	r3, #1
 8017740:	e000      	b.n	8017744 <tcp_zero_window_probe+0x74>
 8017742:	2300      	movs	r3, #0
 8017744:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8017746:	7ffb      	ldrb	r3, [r7, #31]
 8017748:	2b00      	cmp	r3, #0
 801774a:	bf0c      	ite	eq
 801774c:	2301      	moveq	r3, #1
 801774e:	2300      	movne	r3, #0
 8017750:	b2db      	uxtb	r3, r3
 8017752:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8017754:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017758:	b299      	uxth	r1, r3
 801775a:	6a3b      	ldr	r3, [r7, #32]
 801775c:	68db      	ldr	r3, [r3, #12]
 801775e:	685b      	ldr	r3, [r3, #4]
 8017760:	8bba      	ldrh	r2, [r7, #28]
 8017762:	6878      	ldr	r0, [r7, #4]
 8017764:	f7ff fdfa 	bl	801735c <tcp_output_alloc_header>
 8017768:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801776a:	69bb      	ldr	r3, [r7, #24]
 801776c:	2b00      	cmp	r3, #0
 801776e:	d102      	bne.n	8017776 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8017770:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017774:	e04c      	b.n	8017810 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8017776:	69bb      	ldr	r3, [r7, #24]
 8017778:	685b      	ldr	r3, [r3, #4]
 801777a:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801777c:	7ffb      	ldrb	r3, [r7, #31]
 801777e:	2b00      	cmp	r3, #0
 8017780:	d011      	beq.n	80177a6 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8017782:	697b      	ldr	r3, [r7, #20]
 8017784:	899b      	ldrh	r3, [r3, #12]
 8017786:	b29b      	uxth	r3, r3
 8017788:	b21b      	sxth	r3, r3
 801778a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801778e:	b21c      	sxth	r4, r3
 8017790:	2011      	movs	r0, #17
 8017792:	f7f8 f8c1 	bl	800f918 <lwip_htons>
 8017796:	4603      	mov	r3, r0
 8017798:	b21b      	sxth	r3, r3
 801779a:	4323      	orrs	r3, r4
 801779c:	b21b      	sxth	r3, r3
 801779e:	b29a      	uxth	r2, r3
 80177a0:	697b      	ldr	r3, [r7, #20]
 80177a2:	819a      	strh	r2, [r3, #12]
 80177a4:	e010      	b.n	80177c8 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 80177a6:	69bb      	ldr	r3, [r7, #24]
 80177a8:	685b      	ldr	r3, [r3, #4]
 80177aa:	3314      	adds	r3, #20
 80177ac:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 80177ae:	6a3b      	ldr	r3, [r7, #32]
 80177b0:	6858      	ldr	r0, [r3, #4]
 80177b2:	6a3b      	ldr	r3, [r7, #32]
 80177b4:	685b      	ldr	r3, [r3, #4]
 80177b6:	891a      	ldrh	r2, [r3, #8]
 80177b8:	6a3b      	ldr	r3, [r7, #32]
 80177ba:	891b      	ldrh	r3, [r3, #8]
 80177bc:	1ad3      	subs	r3, r2, r3
 80177be:	b29b      	uxth	r3, r3
 80177c0:	2201      	movs	r2, #1
 80177c2:	6939      	ldr	r1, [r7, #16]
 80177c4:	f7f9 ff12 	bl	80115ec <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 80177c8:	6a3b      	ldr	r3, [r7, #32]
 80177ca:	68db      	ldr	r3, [r3, #12]
 80177cc:	685b      	ldr	r3, [r3, #4]
 80177ce:	4618      	mov	r0, r3
 80177d0:	f7f8 f8b8 	bl	800f944 <lwip_htonl>
 80177d4:	4603      	mov	r3, r0
 80177d6:	3301      	adds	r3, #1
 80177d8:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80177da:	687b      	ldr	r3, [r7, #4]
 80177dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80177de:	68fb      	ldr	r3, [r7, #12]
 80177e0:	1ad3      	subs	r3, r2, r3
 80177e2:	2b00      	cmp	r3, #0
 80177e4:	da02      	bge.n	80177ec <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 80177e6:	687b      	ldr	r3, [r7, #4]
 80177e8:	68fa      	ldr	r2, [r7, #12]
 80177ea:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80177ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80177f0:	2200      	movs	r2, #0
 80177f2:	69b9      	ldr	r1, [r7, #24]
 80177f4:	6878      	ldr	r0, [r7, #4]
 80177f6:	f7ff fdef 	bl	80173d8 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80177fa:	687a      	ldr	r2, [r7, #4]
 80177fc:	687b      	ldr	r3, [r7, #4]
 80177fe:	3304      	adds	r3, #4
 8017800:	69b9      	ldr	r1, [r7, #24]
 8017802:	6878      	ldr	r0, [r7, #4]
 8017804:	f7ff fe26 	bl	8017454 <tcp_output_control_segment>
 8017808:	4603      	mov	r3, r0
 801780a:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801780c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8017810:	4618      	mov	r0, r3
 8017812:	372c      	adds	r7, #44	@ 0x2c
 8017814:	46bd      	mov	sp, r7
 8017816:	bd90      	pop	{r4, r7, pc}
 8017818:	08020ab4 	.word	0x08020ab4
 801781c:	080212ac 	.word	0x080212ac
 8017820:	08020b08 	.word	0x08020b08

08017824 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8017824:	b580      	push	{r7, lr}
 8017826:	b082      	sub	sp, #8
 8017828:	af00      	add	r7, sp, #0
 801782a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801782c:	f7f9 ffcc 	bl	80117c8 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8017830:	4b0a      	ldr	r3, [pc, #40]	@ (801785c <tcpip_tcp_timer+0x38>)
 8017832:	681b      	ldr	r3, [r3, #0]
 8017834:	2b00      	cmp	r3, #0
 8017836:	d103      	bne.n	8017840 <tcpip_tcp_timer+0x1c>
 8017838:	4b09      	ldr	r3, [pc, #36]	@ (8017860 <tcpip_tcp_timer+0x3c>)
 801783a:	681b      	ldr	r3, [r3, #0]
 801783c:	2b00      	cmp	r3, #0
 801783e:	d005      	beq.n	801784c <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8017840:	2200      	movs	r2, #0
 8017842:	4908      	ldr	r1, [pc, #32]	@ (8017864 <tcpip_tcp_timer+0x40>)
 8017844:	20fa      	movs	r0, #250	@ 0xfa
 8017846:	f000 f8f3 	bl	8017a30 <sys_timeout>
 801784a:	e003      	b.n	8017854 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801784c:	4b06      	ldr	r3, [pc, #24]	@ (8017868 <tcpip_tcp_timer+0x44>)
 801784e:	2200      	movs	r2, #0
 8017850:	601a      	str	r2, [r3, #0]
  }
}
 8017852:	bf00      	nop
 8017854:	bf00      	nop
 8017856:	3708      	adds	r7, #8
 8017858:	46bd      	mov	sp, r7
 801785a:	bd80      	pop	{r7, pc}
 801785c:	2000e41c 	.word	0x2000e41c
 8017860:	2000e420 	.word	0x2000e420
 8017864:	08017825 	.word	0x08017825
 8017868:	2000e468 	.word	0x2000e468

0801786c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801786c:	b580      	push	{r7, lr}
 801786e:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8017870:	4b0a      	ldr	r3, [pc, #40]	@ (801789c <tcp_timer_needed+0x30>)
 8017872:	681b      	ldr	r3, [r3, #0]
 8017874:	2b00      	cmp	r3, #0
 8017876:	d10f      	bne.n	8017898 <tcp_timer_needed+0x2c>
 8017878:	4b09      	ldr	r3, [pc, #36]	@ (80178a0 <tcp_timer_needed+0x34>)
 801787a:	681b      	ldr	r3, [r3, #0]
 801787c:	2b00      	cmp	r3, #0
 801787e:	d103      	bne.n	8017888 <tcp_timer_needed+0x1c>
 8017880:	4b08      	ldr	r3, [pc, #32]	@ (80178a4 <tcp_timer_needed+0x38>)
 8017882:	681b      	ldr	r3, [r3, #0]
 8017884:	2b00      	cmp	r3, #0
 8017886:	d007      	beq.n	8017898 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8017888:	4b04      	ldr	r3, [pc, #16]	@ (801789c <tcp_timer_needed+0x30>)
 801788a:	2201      	movs	r2, #1
 801788c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801788e:	2200      	movs	r2, #0
 8017890:	4905      	ldr	r1, [pc, #20]	@ (80178a8 <tcp_timer_needed+0x3c>)
 8017892:	20fa      	movs	r0, #250	@ 0xfa
 8017894:	f000 f8cc 	bl	8017a30 <sys_timeout>
  }
}
 8017898:	bf00      	nop
 801789a:	bd80      	pop	{r7, pc}
 801789c:	2000e468 	.word	0x2000e468
 80178a0:	2000e41c 	.word	0x2000e41c
 80178a4:	2000e420 	.word	0x2000e420
 80178a8:	08017825 	.word	0x08017825

080178ac <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 80178ac:	b580      	push	{r7, lr}
 80178ae:	b086      	sub	sp, #24
 80178b0:	af00      	add	r7, sp, #0
 80178b2:	60f8      	str	r0, [r7, #12]
 80178b4:	60b9      	str	r1, [r7, #8]
 80178b6:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 80178b8:	200a      	movs	r0, #10
 80178ba:	f7f8 fd01 	bl	80102c0 <memp_malloc>
 80178be:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 80178c0:	693b      	ldr	r3, [r7, #16]
 80178c2:	2b00      	cmp	r3, #0
 80178c4:	d109      	bne.n	80178da <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80178c6:	693b      	ldr	r3, [r7, #16]
 80178c8:	2b00      	cmp	r3, #0
 80178ca:	d151      	bne.n	8017970 <sys_timeout_abs+0xc4>
 80178cc:	4b2a      	ldr	r3, [pc, #168]	@ (8017978 <sys_timeout_abs+0xcc>)
 80178ce:	22be      	movs	r2, #190	@ 0xbe
 80178d0:	492a      	ldr	r1, [pc, #168]	@ (801797c <sys_timeout_abs+0xd0>)
 80178d2:	482b      	ldr	r0, [pc, #172]	@ (8017980 <sys_timeout_abs+0xd4>)
 80178d4:	f005 fbcc 	bl	801d070 <iprintf>
    return;
 80178d8:	e04a      	b.n	8017970 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80178da:	693b      	ldr	r3, [r7, #16]
 80178dc:	2200      	movs	r2, #0
 80178de:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80178e0:	693b      	ldr	r3, [r7, #16]
 80178e2:	68ba      	ldr	r2, [r7, #8]
 80178e4:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80178e6:	693b      	ldr	r3, [r7, #16]
 80178e8:	687a      	ldr	r2, [r7, #4]
 80178ea:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80178ec:	693b      	ldr	r3, [r7, #16]
 80178ee:	68fa      	ldr	r2, [r7, #12]
 80178f0:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80178f2:	4b24      	ldr	r3, [pc, #144]	@ (8017984 <sys_timeout_abs+0xd8>)
 80178f4:	681b      	ldr	r3, [r3, #0]
 80178f6:	2b00      	cmp	r3, #0
 80178f8:	d103      	bne.n	8017902 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80178fa:	4a22      	ldr	r2, [pc, #136]	@ (8017984 <sys_timeout_abs+0xd8>)
 80178fc:	693b      	ldr	r3, [r7, #16]
 80178fe:	6013      	str	r3, [r2, #0]
    return;
 8017900:	e037      	b.n	8017972 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8017902:	693b      	ldr	r3, [r7, #16]
 8017904:	685a      	ldr	r2, [r3, #4]
 8017906:	4b1f      	ldr	r3, [pc, #124]	@ (8017984 <sys_timeout_abs+0xd8>)
 8017908:	681b      	ldr	r3, [r3, #0]
 801790a:	685b      	ldr	r3, [r3, #4]
 801790c:	1ad3      	subs	r3, r2, r3
 801790e:	0fdb      	lsrs	r3, r3, #31
 8017910:	f003 0301 	and.w	r3, r3, #1
 8017914:	b2db      	uxtb	r3, r3
 8017916:	2b00      	cmp	r3, #0
 8017918:	d007      	beq.n	801792a <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801791a:	4b1a      	ldr	r3, [pc, #104]	@ (8017984 <sys_timeout_abs+0xd8>)
 801791c:	681a      	ldr	r2, [r3, #0]
 801791e:	693b      	ldr	r3, [r7, #16]
 8017920:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8017922:	4a18      	ldr	r2, [pc, #96]	@ (8017984 <sys_timeout_abs+0xd8>)
 8017924:	693b      	ldr	r3, [r7, #16]
 8017926:	6013      	str	r3, [r2, #0]
 8017928:	e023      	b.n	8017972 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801792a:	4b16      	ldr	r3, [pc, #88]	@ (8017984 <sys_timeout_abs+0xd8>)
 801792c:	681b      	ldr	r3, [r3, #0]
 801792e:	617b      	str	r3, [r7, #20]
 8017930:	e01a      	b.n	8017968 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8017932:	697b      	ldr	r3, [r7, #20]
 8017934:	681b      	ldr	r3, [r3, #0]
 8017936:	2b00      	cmp	r3, #0
 8017938:	d00b      	beq.n	8017952 <sys_timeout_abs+0xa6>
 801793a:	693b      	ldr	r3, [r7, #16]
 801793c:	685a      	ldr	r2, [r3, #4]
 801793e:	697b      	ldr	r3, [r7, #20]
 8017940:	681b      	ldr	r3, [r3, #0]
 8017942:	685b      	ldr	r3, [r3, #4]
 8017944:	1ad3      	subs	r3, r2, r3
 8017946:	0fdb      	lsrs	r3, r3, #31
 8017948:	f003 0301 	and.w	r3, r3, #1
 801794c:	b2db      	uxtb	r3, r3
 801794e:	2b00      	cmp	r3, #0
 8017950:	d007      	beq.n	8017962 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8017952:	697b      	ldr	r3, [r7, #20]
 8017954:	681a      	ldr	r2, [r3, #0]
 8017956:	693b      	ldr	r3, [r7, #16]
 8017958:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801795a:	697b      	ldr	r3, [r7, #20]
 801795c:	693a      	ldr	r2, [r7, #16]
 801795e:	601a      	str	r2, [r3, #0]
        break;
 8017960:	e007      	b.n	8017972 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8017962:	697b      	ldr	r3, [r7, #20]
 8017964:	681b      	ldr	r3, [r3, #0]
 8017966:	617b      	str	r3, [r7, #20]
 8017968:	697b      	ldr	r3, [r7, #20]
 801796a:	2b00      	cmp	r3, #0
 801796c:	d1e1      	bne.n	8017932 <sys_timeout_abs+0x86>
 801796e:	e000      	b.n	8017972 <sys_timeout_abs+0xc6>
    return;
 8017970:	bf00      	nop
      }
    }
  }
}
 8017972:	3718      	adds	r7, #24
 8017974:	46bd      	mov	sp, r7
 8017976:	bd80      	pop	{r7, pc}
 8017978:	080212d0 	.word	0x080212d0
 801797c:	08021304 	.word	0x08021304
 8017980:	08021344 	.word	0x08021344
 8017984:	2000e460 	.word	0x2000e460

08017988 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8017988:	b580      	push	{r7, lr}
 801798a:	b086      	sub	sp, #24
 801798c:	af00      	add	r7, sp, #0
 801798e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8017990:	687b      	ldr	r3, [r7, #4]
 8017992:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8017994:	697b      	ldr	r3, [r7, #20]
 8017996:	685b      	ldr	r3, [r3, #4]
 8017998:	4798      	blx	r3

  now = sys_now();
 801799a:	f7f0 fc21 	bl	80081e0 <sys_now>
 801799e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 80179a0:	697b      	ldr	r3, [r7, #20]
 80179a2:	681a      	ldr	r2, [r3, #0]
 80179a4:	4b0f      	ldr	r3, [pc, #60]	@ (80179e4 <lwip_cyclic_timer+0x5c>)
 80179a6:	681b      	ldr	r3, [r3, #0]
 80179a8:	4413      	add	r3, r2
 80179aa:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 80179ac:	68fa      	ldr	r2, [r7, #12]
 80179ae:	693b      	ldr	r3, [r7, #16]
 80179b0:	1ad3      	subs	r3, r2, r3
 80179b2:	0fdb      	lsrs	r3, r3, #31
 80179b4:	f003 0301 	and.w	r3, r3, #1
 80179b8:	b2db      	uxtb	r3, r3
 80179ba:	2b00      	cmp	r3, #0
 80179bc:	d009      	beq.n	80179d2 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 80179be:	697b      	ldr	r3, [r7, #20]
 80179c0:	681a      	ldr	r2, [r3, #0]
 80179c2:	693b      	ldr	r3, [r7, #16]
 80179c4:	4413      	add	r3, r2
 80179c6:	687a      	ldr	r2, [r7, #4]
 80179c8:	4907      	ldr	r1, [pc, #28]	@ (80179e8 <lwip_cyclic_timer+0x60>)
 80179ca:	4618      	mov	r0, r3
 80179cc:	f7ff ff6e 	bl	80178ac <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 80179d0:	e004      	b.n	80179dc <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 80179d2:	687a      	ldr	r2, [r7, #4]
 80179d4:	4904      	ldr	r1, [pc, #16]	@ (80179e8 <lwip_cyclic_timer+0x60>)
 80179d6:	68f8      	ldr	r0, [r7, #12]
 80179d8:	f7ff ff68 	bl	80178ac <sys_timeout_abs>
}
 80179dc:	bf00      	nop
 80179de:	3718      	adds	r7, #24
 80179e0:	46bd      	mov	sp, r7
 80179e2:	bd80      	pop	{r7, pc}
 80179e4:	2000e464 	.word	0x2000e464
 80179e8:	08017989 	.word	0x08017989

080179ec <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80179ec:	b580      	push	{r7, lr}
 80179ee:	b082      	sub	sp, #8
 80179f0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80179f2:	2301      	movs	r3, #1
 80179f4:	607b      	str	r3, [r7, #4]
 80179f6:	e00e      	b.n	8017a16 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80179f8:	4a0b      	ldr	r2, [pc, #44]	@ (8017a28 <sys_timeouts_init+0x3c>)
 80179fa:	687b      	ldr	r3, [r7, #4]
 80179fc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8017a00:	687b      	ldr	r3, [r7, #4]
 8017a02:	00db      	lsls	r3, r3, #3
 8017a04:	4a08      	ldr	r2, [pc, #32]	@ (8017a28 <sys_timeouts_init+0x3c>)
 8017a06:	4413      	add	r3, r2
 8017a08:	461a      	mov	r2, r3
 8017a0a:	4908      	ldr	r1, [pc, #32]	@ (8017a2c <sys_timeouts_init+0x40>)
 8017a0c:	f000 f810 	bl	8017a30 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8017a10:	687b      	ldr	r3, [r7, #4]
 8017a12:	3301      	adds	r3, #1
 8017a14:	607b      	str	r3, [r7, #4]
 8017a16:	687b      	ldr	r3, [r7, #4]
 8017a18:	2b04      	cmp	r3, #4
 8017a1a:	d9ed      	bls.n	80179f8 <sys_timeouts_init+0xc>
  }
}
 8017a1c:	bf00      	nop
 8017a1e:	bf00      	nop
 8017a20:	3708      	adds	r7, #8
 8017a22:	46bd      	mov	sp, r7
 8017a24:	bd80      	pop	{r7, pc}
 8017a26:	bf00      	nop
 8017a28:	080222ec 	.word	0x080222ec
 8017a2c:	08017989 	.word	0x08017989

08017a30 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8017a30:	b580      	push	{r7, lr}
 8017a32:	b086      	sub	sp, #24
 8017a34:	af00      	add	r7, sp, #0
 8017a36:	60f8      	str	r0, [r7, #12]
 8017a38:	60b9      	str	r1, [r7, #8]
 8017a3a:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8017a3c:	68fb      	ldr	r3, [r7, #12]
 8017a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017a42:	d306      	bcc.n	8017a52 <sys_timeout+0x22>
 8017a44:	4b0a      	ldr	r3, [pc, #40]	@ (8017a70 <sys_timeout+0x40>)
 8017a46:	f240 1229 	movw	r2, #297	@ 0x129
 8017a4a:	490a      	ldr	r1, [pc, #40]	@ (8017a74 <sys_timeout+0x44>)
 8017a4c:	480a      	ldr	r0, [pc, #40]	@ (8017a78 <sys_timeout+0x48>)
 8017a4e:	f005 fb0f 	bl	801d070 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8017a52:	f7f0 fbc5 	bl	80081e0 <sys_now>
 8017a56:	4602      	mov	r2, r0
 8017a58:	68fb      	ldr	r3, [r7, #12]
 8017a5a:	4413      	add	r3, r2
 8017a5c:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8017a5e:	687a      	ldr	r2, [r7, #4]
 8017a60:	68b9      	ldr	r1, [r7, #8]
 8017a62:	6978      	ldr	r0, [r7, #20]
 8017a64:	f7ff ff22 	bl	80178ac <sys_timeout_abs>
#endif
}
 8017a68:	bf00      	nop
 8017a6a:	3718      	adds	r7, #24
 8017a6c:	46bd      	mov	sp, r7
 8017a6e:	bd80      	pop	{r7, pc}
 8017a70:	080212d0 	.word	0x080212d0
 8017a74:	0802136c 	.word	0x0802136c
 8017a78:	08021344 	.word	0x08021344

08017a7c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8017a7c:	b580      	push	{r7, lr}
 8017a7e:	b084      	sub	sp, #16
 8017a80:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8017a82:	f7f0 fbad 	bl	80081e0 <sys_now>
 8017a86:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8017a88:	4b17      	ldr	r3, [pc, #92]	@ (8017ae8 <sys_check_timeouts+0x6c>)
 8017a8a:	681b      	ldr	r3, [r3, #0]
 8017a8c:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8017a8e:	68bb      	ldr	r3, [r7, #8]
 8017a90:	2b00      	cmp	r3, #0
 8017a92:	d022      	beq.n	8017ada <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8017a94:	68bb      	ldr	r3, [r7, #8]
 8017a96:	685b      	ldr	r3, [r3, #4]
 8017a98:	68fa      	ldr	r2, [r7, #12]
 8017a9a:	1ad3      	subs	r3, r2, r3
 8017a9c:	0fdb      	lsrs	r3, r3, #31
 8017a9e:	f003 0301 	and.w	r3, r3, #1
 8017aa2:	b2db      	uxtb	r3, r3
 8017aa4:	2b00      	cmp	r3, #0
 8017aa6:	d11a      	bne.n	8017ade <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8017aa8:	68bb      	ldr	r3, [r7, #8]
 8017aaa:	681b      	ldr	r3, [r3, #0]
 8017aac:	4a0e      	ldr	r2, [pc, #56]	@ (8017ae8 <sys_check_timeouts+0x6c>)
 8017aae:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8017ab0:	68bb      	ldr	r3, [r7, #8]
 8017ab2:	689b      	ldr	r3, [r3, #8]
 8017ab4:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8017ab6:	68bb      	ldr	r3, [r7, #8]
 8017ab8:	68db      	ldr	r3, [r3, #12]
 8017aba:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8017abc:	68bb      	ldr	r3, [r7, #8]
 8017abe:	685b      	ldr	r3, [r3, #4]
 8017ac0:	4a0a      	ldr	r2, [pc, #40]	@ (8017aec <sys_check_timeouts+0x70>)
 8017ac2:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8017ac4:	68b9      	ldr	r1, [r7, #8]
 8017ac6:	200a      	movs	r0, #10
 8017ac8:	f7f8 fc70 	bl	80103ac <memp_free>
    if (handler != NULL) {
 8017acc:	687b      	ldr	r3, [r7, #4]
 8017ace:	2b00      	cmp	r3, #0
 8017ad0:	d0da      	beq.n	8017a88 <sys_check_timeouts+0xc>
      handler(arg);
 8017ad2:	687b      	ldr	r3, [r7, #4]
 8017ad4:	6838      	ldr	r0, [r7, #0]
 8017ad6:	4798      	blx	r3
  do {
 8017ad8:	e7d6      	b.n	8017a88 <sys_check_timeouts+0xc>
      return;
 8017ada:	bf00      	nop
 8017adc:	e000      	b.n	8017ae0 <sys_check_timeouts+0x64>
      return;
 8017ade:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8017ae0:	3710      	adds	r7, #16
 8017ae2:	46bd      	mov	sp, r7
 8017ae4:	bd80      	pop	{r7, pc}
 8017ae6:	bf00      	nop
 8017ae8:	2000e460 	.word	0x2000e460
 8017aec:	2000e464 	.word	0x2000e464

08017af0 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8017af0:	b580      	push	{r7, lr}
 8017af2:	b082      	sub	sp, #8
 8017af4:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8017af6:	4b16      	ldr	r3, [pc, #88]	@ (8017b50 <sys_timeouts_sleeptime+0x60>)
 8017af8:	681b      	ldr	r3, [r3, #0]
 8017afa:	2b00      	cmp	r3, #0
 8017afc:	d102      	bne.n	8017b04 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8017afe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017b02:	e020      	b.n	8017b46 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8017b04:	f7f0 fb6c 	bl	80081e0 <sys_now>
 8017b08:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8017b0a:	4b11      	ldr	r3, [pc, #68]	@ (8017b50 <sys_timeouts_sleeptime+0x60>)
 8017b0c:	681b      	ldr	r3, [r3, #0]
 8017b0e:	685a      	ldr	r2, [r3, #4]
 8017b10:	687b      	ldr	r3, [r7, #4]
 8017b12:	1ad3      	subs	r3, r2, r3
 8017b14:	0fdb      	lsrs	r3, r3, #31
 8017b16:	f003 0301 	and.w	r3, r3, #1
 8017b1a:	b2db      	uxtb	r3, r3
 8017b1c:	2b00      	cmp	r3, #0
 8017b1e:	d001      	beq.n	8017b24 <sys_timeouts_sleeptime+0x34>
    return 0;
 8017b20:	2300      	movs	r3, #0
 8017b22:	e010      	b.n	8017b46 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8017b24:	4b0a      	ldr	r3, [pc, #40]	@ (8017b50 <sys_timeouts_sleeptime+0x60>)
 8017b26:	681b      	ldr	r3, [r3, #0]
 8017b28:	685a      	ldr	r2, [r3, #4]
 8017b2a:	687b      	ldr	r3, [r7, #4]
 8017b2c:	1ad3      	subs	r3, r2, r3
 8017b2e:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8017b30:	683b      	ldr	r3, [r7, #0]
 8017b32:	2b00      	cmp	r3, #0
 8017b34:	da06      	bge.n	8017b44 <sys_timeouts_sleeptime+0x54>
 8017b36:	4b07      	ldr	r3, [pc, #28]	@ (8017b54 <sys_timeouts_sleeptime+0x64>)
 8017b38:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8017b3c:	4906      	ldr	r1, [pc, #24]	@ (8017b58 <sys_timeouts_sleeptime+0x68>)
 8017b3e:	4807      	ldr	r0, [pc, #28]	@ (8017b5c <sys_timeouts_sleeptime+0x6c>)
 8017b40:	f005 fa96 	bl	801d070 <iprintf>
    return ret;
 8017b44:	683b      	ldr	r3, [r7, #0]
  }
}
 8017b46:	4618      	mov	r0, r3
 8017b48:	3708      	adds	r7, #8
 8017b4a:	46bd      	mov	sp, r7
 8017b4c:	bd80      	pop	{r7, pc}
 8017b4e:	bf00      	nop
 8017b50:	2000e460 	.word	0x2000e460
 8017b54:	080212d0 	.word	0x080212d0
 8017b58:	080213a4 	.word	0x080213a4
 8017b5c:	08021344 	.word	0x08021344

08017b60 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8017b60:	b580      	push	{r7, lr}
 8017b62:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8017b64:	f005 f900 	bl	801cd68 <rand>
 8017b68:	4603      	mov	r3, r0
 8017b6a:	b29b      	uxth	r3, r3
 8017b6c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8017b70:	b29b      	uxth	r3, r3
 8017b72:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8017b76:	b29a      	uxth	r2, r3
 8017b78:	4b01      	ldr	r3, [pc, #4]	@ (8017b80 <udp_init+0x20>)
 8017b7a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8017b7c:	bf00      	nop
 8017b7e:	bd80      	pop	{r7, pc}
 8017b80:	20000034 	.word	0x20000034

08017b84 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8017b84:	b480      	push	{r7}
 8017b86:	b083      	sub	sp, #12
 8017b88:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8017b8a:	2300      	movs	r3, #0
 8017b8c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8017b8e:	4b17      	ldr	r3, [pc, #92]	@ (8017bec <udp_new_port+0x68>)
 8017b90:	881b      	ldrh	r3, [r3, #0]
 8017b92:	1c5a      	adds	r2, r3, #1
 8017b94:	b291      	uxth	r1, r2
 8017b96:	4a15      	ldr	r2, [pc, #84]	@ (8017bec <udp_new_port+0x68>)
 8017b98:	8011      	strh	r1, [r2, #0]
 8017b9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017b9e:	4293      	cmp	r3, r2
 8017ba0:	d103      	bne.n	8017baa <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8017ba2:	4b12      	ldr	r3, [pc, #72]	@ (8017bec <udp_new_port+0x68>)
 8017ba4:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8017ba8:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017baa:	4b11      	ldr	r3, [pc, #68]	@ (8017bf0 <udp_new_port+0x6c>)
 8017bac:	681b      	ldr	r3, [r3, #0]
 8017bae:	603b      	str	r3, [r7, #0]
 8017bb0:	e011      	b.n	8017bd6 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8017bb2:	683b      	ldr	r3, [r7, #0]
 8017bb4:	8a5a      	ldrh	r2, [r3, #18]
 8017bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8017bec <udp_new_port+0x68>)
 8017bb8:	881b      	ldrh	r3, [r3, #0]
 8017bba:	429a      	cmp	r2, r3
 8017bbc:	d108      	bne.n	8017bd0 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8017bbe:	88fb      	ldrh	r3, [r7, #6]
 8017bc0:	3301      	adds	r3, #1
 8017bc2:	80fb      	strh	r3, [r7, #6]
 8017bc4:	88fb      	ldrh	r3, [r7, #6]
 8017bc6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8017bca:	d3e0      	bcc.n	8017b8e <udp_new_port+0xa>
        return 0;
 8017bcc:	2300      	movs	r3, #0
 8017bce:	e007      	b.n	8017be0 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017bd0:	683b      	ldr	r3, [r7, #0]
 8017bd2:	68db      	ldr	r3, [r3, #12]
 8017bd4:	603b      	str	r3, [r7, #0]
 8017bd6:	683b      	ldr	r3, [r7, #0]
 8017bd8:	2b00      	cmp	r3, #0
 8017bda:	d1ea      	bne.n	8017bb2 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8017bdc:	4b03      	ldr	r3, [pc, #12]	@ (8017bec <udp_new_port+0x68>)
 8017bde:	881b      	ldrh	r3, [r3, #0]
}
 8017be0:	4618      	mov	r0, r3
 8017be2:	370c      	adds	r7, #12
 8017be4:	46bd      	mov	sp, r7
 8017be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017bea:	4770      	bx	lr
 8017bec:	20000034 	.word	0x20000034
 8017bf0:	2000e46c 	.word	0x2000e46c

08017bf4 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8017bf4:	b580      	push	{r7, lr}
 8017bf6:	b084      	sub	sp, #16
 8017bf8:	af00      	add	r7, sp, #0
 8017bfa:	60f8      	str	r0, [r7, #12]
 8017bfc:	60b9      	str	r1, [r7, #8]
 8017bfe:	4613      	mov	r3, r2
 8017c00:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8017c02:	68fb      	ldr	r3, [r7, #12]
 8017c04:	2b00      	cmp	r3, #0
 8017c06:	d105      	bne.n	8017c14 <udp_input_local_match+0x20>
 8017c08:	4b27      	ldr	r3, [pc, #156]	@ (8017ca8 <udp_input_local_match+0xb4>)
 8017c0a:	2287      	movs	r2, #135	@ 0x87
 8017c0c:	4927      	ldr	r1, [pc, #156]	@ (8017cac <udp_input_local_match+0xb8>)
 8017c0e:	4828      	ldr	r0, [pc, #160]	@ (8017cb0 <udp_input_local_match+0xbc>)
 8017c10:	f005 fa2e 	bl	801d070 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8017c14:	68bb      	ldr	r3, [r7, #8]
 8017c16:	2b00      	cmp	r3, #0
 8017c18:	d105      	bne.n	8017c26 <udp_input_local_match+0x32>
 8017c1a:	4b23      	ldr	r3, [pc, #140]	@ (8017ca8 <udp_input_local_match+0xb4>)
 8017c1c:	2288      	movs	r2, #136	@ 0x88
 8017c1e:	4925      	ldr	r1, [pc, #148]	@ (8017cb4 <udp_input_local_match+0xc0>)
 8017c20:	4823      	ldr	r0, [pc, #140]	@ (8017cb0 <udp_input_local_match+0xbc>)
 8017c22:	f005 fa25 	bl	801d070 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017c26:	68fb      	ldr	r3, [r7, #12]
 8017c28:	7a1b      	ldrb	r3, [r3, #8]
 8017c2a:	2b00      	cmp	r3, #0
 8017c2c:	d00b      	beq.n	8017c46 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017c2e:	68fb      	ldr	r3, [r7, #12]
 8017c30:	7a1a      	ldrb	r2, [r3, #8]
 8017c32:	4b21      	ldr	r3, [pc, #132]	@ (8017cb8 <udp_input_local_match+0xc4>)
 8017c34:	685b      	ldr	r3, [r3, #4]
 8017c36:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8017c3a:	3301      	adds	r3, #1
 8017c3c:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017c3e:	429a      	cmp	r2, r3
 8017c40:	d001      	beq.n	8017c46 <udp_input_local_match+0x52>
    return 0;
 8017c42:	2300      	movs	r3, #0
 8017c44:	e02b      	b.n	8017c9e <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8017c46:	79fb      	ldrb	r3, [r7, #7]
 8017c48:	2b00      	cmp	r3, #0
 8017c4a:	d018      	beq.n	8017c7e <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8017c4c:	68fb      	ldr	r3, [r7, #12]
 8017c4e:	2b00      	cmp	r3, #0
 8017c50:	d013      	beq.n	8017c7a <udp_input_local_match+0x86>
 8017c52:	68fb      	ldr	r3, [r7, #12]
 8017c54:	681b      	ldr	r3, [r3, #0]
 8017c56:	2b00      	cmp	r3, #0
 8017c58:	d00f      	beq.n	8017c7a <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8017c5a:	4b17      	ldr	r3, [pc, #92]	@ (8017cb8 <udp_input_local_match+0xc4>)
 8017c5c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8017c5e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8017c62:	d00a      	beq.n	8017c7a <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8017c64:	68fb      	ldr	r3, [r7, #12]
 8017c66:	681a      	ldr	r2, [r3, #0]
 8017c68:	4b13      	ldr	r3, [pc, #76]	@ (8017cb8 <udp_input_local_match+0xc4>)
 8017c6a:	695b      	ldr	r3, [r3, #20]
 8017c6c:	405a      	eors	r2, r3
 8017c6e:	68bb      	ldr	r3, [r7, #8]
 8017c70:	3308      	adds	r3, #8
 8017c72:	681b      	ldr	r3, [r3, #0]
 8017c74:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8017c76:	2b00      	cmp	r3, #0
 8017c78:	d110      	bne.n	8017c9c <udp_input_local_match+0xa8>
          return 1;
 8017c7a:	2301      	movs	r3, #1
 8017c7c:	e00f      	b.n	8017c9e <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8017c7e:	68fb      	ldr	r3, [r7, #12]
 8017c80:	2b00      	cmp	r3, #0
 8017c82:	d009      	beq.n	8017c98 <udp_input_local_match+0xa4>
 8017c84:	68fb      	ldr	r3, [r7, #12]
 8017c86:	681b      	ldr	r3, [r3, #0]
 8017c88:	2b00      	cmp	r3, #0
 8017c8a:	d005      	beq.n	8017c98 <udp_input_local_match+0xa4>
 8017c8c:	68fb      	ldr	r3, [r7, #12]
 8017c8e:	681a      	ldr	r2, [r3, #0]
 8017c90:	4b09      	ldr	r3, [pc, #36]	@ (8017cb8 <udp_input_local_match+0xc4>)
 8017c92:	695b      	ldr	r3, [r3, #20]
 8017c94:	429a      	cmp	r2, r3
 8017c96:	d101      	bne.n	8017c9c <udp_input_local_match+0xa8>
        return 1;
 8017c98:	2301      	movs	r3, #1
 8017c9a:	e000      	b.n	8017c9e <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8017c9c:	2300      	movs	r3, #0
}
 8017c9e:	4618      	mov	r0, r3
 8017ca0:	3710      	adds	r7, #16
 8017ca2:	46bd      	mov	sp, r7
 8017ca4:	bd80      	pop	{r7, pc}
 8017ca6:	bf00      	nop
 8017ca8:	080213b8 	.word	0x080213b8
 8017cac:	080213e8 	.word	0x080213e8
 8017cb0:	0802140c 	.word	0x0802140c
 8017cb4:	08021434 	.word	0x08021434
 8017cb8:	2000b2f0 	.word	0x2000b2f0

08017cbc <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8017cbc:	b590      	push	{r4, r7, lr}
 8017cbe:	b08d      	sub	sp, #52	@ 0x34
 8017cc0:	af02      	add	r7, sp, #8
 8017cc2:	6078      	str	r0, [r7, #4]
 8017cc4:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8017cc6:	2300      	movs	r3, #0
 8017cc8:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	2b00      	cmp	r3, #0
 8017cce:	d105      	bne.n	8017cdc <udp_input+0x20>
 8017cd0:	4b7c      	ldr	r3, [pc, #496]	@ (8017ec4 <udp_input+0x208>)
 8017cd2:	22cf      	movs	r2, #207	@ 0xcf
 8017cd4:	497c      	ldr	r1, [pc, #496]	@ (8017ec8 <udp_input+0x20c>)
 8017cd6:	487d      	ldr	r0, [pc, #500]	@ (8017ecc <udp_input+0x210>)
 8017cd8:	f005 f9ca 	bl	801d070 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8017cdc:	683b      	ldr	r3, [r7, #0]
 8017cde:	2b00      	cmp	r3, #0
 8017ce0:	d105      	bne.n	8017cee <udp_input+0x32>
 8017ce2:	4b78      	ldr	r3, [pc, #480]	@ (8017ec4 <udp_input+0x208>)
 8017ce4:	22d0      	movs	r2, #208	@ 0xd0
 8017ce6:	497a      	ldr	r1, [pc, #488]	@ (8017ed0 <udp_input+0x214>)
 8017ce8:	4878      	ldr	r0, [pc, #480]	@ (8017ecc <udp_input+0x210>)
 8017cea:	f005 f9c1 	bl	801d070 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8017cee:	687b      	ldr	r3, [r7, #4]
 8017cf0:	895b      	ldrh	r3, [r3, #10]
 8017cf2:	2b07      	cmp	r3, #7
 8017cf4:	d803      	bhi.n	8017cfe <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8017cf6:	6878      	ldr	r0, [r7, #4]
 8017cf8:	f7f9 fa72 	bl	80111e0 <pbuf_free>
    goto end;
 8017cfc:	e0de      	b.n	8017ebc <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8017cfe:	687b      	ldr	r3, [r7, #4]
 8017d00:	685b      	ldr	r3, [r3, #4]
 8017d02:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8017d04:	4b73      	ldr	r3, [pc, #460]	@ (8017ed4 <udp_input+0x218>)
 8017d06:	695b      	ldr	r3, [r3, #20]
 8017d08:	4a72      	ldr	r2, [pc, #456]	@ (8017ed4 <udp_input+0x218>)
 8017d0a:	6812      	ldr	r2, [r2, #0]
 8017d0c:	4611      	mov	r1, r2
 8017d0e:	4618      	mov	r0, r3
 8017d10:	f003 feb8 	bl	801ba84 <ip4_addr_isbroadcast_u32>
 8017d14:	4603      	mov	r3, r0
 8017d16:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8017d18:	697b      	ldr	r3, [r7, #20]
 8017d1a:	881b      	ldrh	r3, [r3, #0]
 8017d1c:	b29b      	uxth	r3, r3
 8017d1e:	4618      	mov	r0, r3
 8017d20:	f7f7 fdfa 	bl	800f918 <lwip_htons>
 8017d24:	4603      	mov	r3, r0
 8017d26:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8017d28:	697b      	ldr	r3, [r7, #20]
 8017d2a:	885b      	ldrh	r3, [r3, #2]
 8017d2c:	b29b      	uxth	r3, r3
 8017d2e:	4618      	mov	r0, r3
 8017d30:	f7f7 fdf2 	bl	800f918 <lwip_htons>
 8017d34:	4603      	mov	r3, r0
 8017d36:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8017d38:	2300      	movs	r3, #0
 8017d3a:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8017d3c:	2300      	movs	r3, #0
 8017d3e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8017d40:	2300      	movs	r3, #0
 8017d42:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017d44:	4b64      	ldr	r3, [pc, #400]	@ (8017ed8 <udp_input+0x21c>)
 8017d46:	681b      	ldr	r3, [r3, #0]
 8017d48:	627b      	str	r3, [r7, #36]	@ 0x24
 8017d4a:	e054      	b.n	8017df6 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8017d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d4e:	8a5b      	ldrh	r3, [r3, #18]
 8017d50:	89fa      	ldrh	r2, [r7, #14]
 8017d52:	429a      	cmp	r2, r3
 8017d54:	d14a      	bne.n	8017dec <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8017d56:	7cfb      	ldrb	r3, [r7, #19]
 8017d58:	461a      	mov	r2, r3
 8017d5a:	6839      	ldr	r1, [r7, #0]
 8017d5c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8017d5e:	f7ff ff49 	bl	8017bf4 <udp_input_local_match>
 8017d62:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8017d64:	2b00      	cmp	r3, #0
 8017d66:	d041      	beq.n	8017dec <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8017d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d6a:	7c1b      	ldrb	r3, [r3, #16]
 8017d6c:	f003 0304 	and.w	r3, r3, #4
 8017d70:	2b00      	cmp	r3, #0
 8017d72:	d11d      	bne.n	8017db0 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8017d74:	69fb      	ldr	r3, [r7, #28]
 8017d76:	2b00      	cmp	r3, #0
 8017d78:	d102      	bne.n	8017d80 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8017d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d7c:	61fb      	str	r3, [r7, #28]
 8017d7e:	e017      	b.n	8017db0 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8017d80:	7cfb      	ldrb	r3, [r7, #19]
 8017d82:	2b00      	cmp	r3, #0
 8017d84:	d014      	beq.n	8017db0 <udp_input+0xf4>
 8017d86:	4b53      	ldr	r3, [pc, #332]	@ (8017ed4 <udp_input+0x218>)
 8017d88:	695b      	ldr	r3, [r3, #20]
 8017d8a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8017d8e:	d10f      	bne.n	8017db0 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8017d90:	69fb      	ldr	r3, [r7, #28]
 8017d92:	681a      	ldr	r2, [r3, #0]
 8017d94:	683b      	ldr	r3, [r7, #0]
 8017d96:	3304      	adds	r3, #4
 8017d98:	681b      	ldr	r3, [r3, #0]
 8017d9a:	429a      	cmp	r2, r3
 8017d9c:	d008      	beq.n	8017db0 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8017d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017da0:	681a      	ldr	r2, [r3, #0]
 8017da2:	683b      	ldr	r3, [r7, #0]
 8017da4:	3304      	adds	r3, #4
 8017da6:	681b      	ldr	r3, [r3, #0]
 8017da8:	429a      	cmp	r2, r3
 8017daa:	d101      	bne.n	8017db0 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8017dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017dae:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8017db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017db2:	8a9b      	ldrh	r3, [r3, #20]
 8017db4:	8a3a      	ldrh	r2, [r7, #16]
 8017db6:	429a      	cmp	r2, r3
 8017db8:	d118      	bne.n	8017dec <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8017dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017dbc:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8017dbe:	2b00      	cmp	r3, #0
 8017dc0:	d005      	beq.n	8017dce <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8017dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017dc4:	685a      	ldr	r2, [r3, #4]
 8017dc6:	4b43      	ldr	r3, [pc, #268]	@ (8017ed4 <udp_input+0x218>)
 8017dc8:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8017dca:	429a      	cmp	r2, r3
 8017dcc:	d10e      	bne.n	8017dec <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8017dce:	6a3b      	ldr	r3, [r7, #32]
 8017dd0:	2b00      	cmp	r3, #0
 8017dd2:	d014      	beq.n	8017dfe <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8017dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017dd6:	68da      	ldr	r2, [r3, #12]
 8017dd8:	6a3b      	ldr	r3, [r7, #32]
 8017dda:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8017ddc:	4b3e      	ldr	r3, [pc, #248]	@ (8017ed8 <udp_input+0x21c>)
 8017dde:	681a      	ldr	r2, [r3, #0]
 8017de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017de2:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8017de4:	4a3c      	ldr	r2, [pc, #240]	@ (8017ed8 <udp_input+0x21c>)
 8017de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017de8:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8017dea:	e008      	b.n	8017dfe <udp_input+0x142>
      }
    }

    prev = pcb;
 8017dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017dee:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017df2:	68db      	ldr	r3, [r3, #12]
 8017df4:	627b      	str	r3, [r7, #36]	@ 0x24
 8017df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017df8:	2b00      	cmp	r3, #0
 8017dfa:	d1a7      	bne.n	8017d4c <udp_input+0x90>
 8017dfc:	e000      	b.n	8017e00 <udp_input+0x144>
        break;
 8017dfe:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8017e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017e02:	2b00      	cmp	r3, #0
 8017e04:	d101      	bne.n	8017e0a <udp_input+0x14e>
    pcb = uncon_pcb;
 8017e06:	69fb      	ldr	r3, [r7, #28]
 8017e08:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8017e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017e0c:	2b00      	cmp	r3, #0
 8017e0e:	d002      	beq.n	8017e16 <udp_input+0x15a>
    for_us = 1;
 8017e10:	2301      	movs	r3, #1
 8017e12:	76fb      	strb	r3, [r7, #27]
 8017e14:	e00a      	b.n	8017e2c <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8017e16:	683b      	ldr	r3, [r7, #0]
 8017e18:	3304      	adds	r3, #4
 8017e1a:	681a      	ldr	r2, [r3, #0]
 8017e1c:	4b2d      	ldr	r3, [pc, #180]	@ (8017ed4 <udp_input+0x218>)
 8017e1e:	695b      	ldr	r3, [r3, #20]
 8017e20:	429a      	cmp	r2, r3
 8017e22:	bf0c      	ite	eq
 8017e24:	2301      	moveq	r3, #1
 8017e26:	2300      	movne	r3, #0
 8017e28:	b2db      	uxtb	r3, r3
 8017e2a:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8017e2c:	7efb      	ldrb	r3, [r7, #27]
 8017e2e:	2b00      	cmp	r3, #0
 8017e30:	d041      	beq.n	8017eb6 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8017e32:	2108      	movs	r1, #8
 8017e34:	6878      	ldr	r0, [r7, #4]
 8017e36:	f7f9 f91b 	bl	8011070 <pbuf_remove_header>
 8017e3a:	4603      	mov	r3, r0
 8017e3c:	2b00      	cmp	r3, #0
 8017e3e:	d00a      	beq.n	8017e56 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8017e40:	4b20      	ldr	r3, [pc, #128]	@ (8017ec4 <udp_input+0x208>)
 8017e42:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8017e46:	4925      	ldr	r1, [pc, #148]	@ (8017edc <udp_input+0x220>)
 8017e48:	4820      	ldr	r0, [pc, #128]	@ (8017ecc <udp_input+0x210>)
 8017e4a:	f005 f911 	bl	801d070 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8017e4e:	6878      	ldr	r0, [r7, #4]
 8017e50:	f7f9 f9c6 	bl	80111e0 <pbuf_free>
      goto end;
 8017e54:	e032      	b.n	8017ebc <udp_input+0x200>
    }

    if (pcb != NULL) {
 8017e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017e58:	2b00      	cmp	r3, #0
 8017e5a:	d012      	beq.n	8017e82 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8017e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017e5e:	699b      	ldr	r3, [r3, #24]
 8017e60:	2b00      	cmp	r3, #0
 8017e62:	d00a      	beq.n	8017e7a <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8017e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017e66:	699c      	ldr	r4, [r3, #24]
 8017e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017e6a:	69d8      	ldr	r0, [r3, #28]
 8017e6c:	8a3b      	ldrh	r3, [r7, #16]
 8017e6e:	9300      	str	r3, [sp, #0]
 8017e70:	4b1b      	ldr	r3, [pc, #108]	@ (8017ee0 <udp_input+0x224>)
 8017e72:	687a      	ldr	r2, [r7, #4]
 8017e74:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8017e76:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8017e78:	e021      	b.n	8017ebe <udp_input+0x202>
        pbuf_free(p);
 8017e7a:	6878      	ldr	r0, [r7, #4]
 8017e7c:	f7f9 f9b0 	bl	80111e0 <pbuf_free>
        goto end;
 8017e80:	e01c      	b.n	8017ebc <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8017e82:	7cfb      	ldrb	r3, [r7, #19]
 8017e84:	2b00      	cmp	r3, #0
 8017e86:	d112      	bne.n	8017eae <udp_input+0x1f2>
 8017e88:	4b12      	ldr	r3, [pc, #72]	@ (8017ed4 <udp_input+0x218>)
 8017e8a:	695b      	ldr	r3, [r3, #20]
 8017e8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017e90:	2be0      	cmp	r3, #224	@ 0xe0
 8017e92:	d00c      	beq.n	8017eae <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8017e94:	4b0f      	ldr	r3, [pc, #60]	@ (8017ed4 <udp_input+0x218>)
 8017e96:	899b      	ldrh	r3, [r3, #12]
 8017e98:	3308      	adds	r3, #8
 8017e9a:	b29b      	uxth	r3, r3
 8017e9c:	b21b      	sxth	r3, r3
 8017e9e:	4619      	mov	r1, r3
 8017ea0:	6878      	ldr	r0, [r7, #4]
 8017ea2:	f7f9 f958 	bl	8011156 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8017ea6:	2103      	movs	r1, #3
 8017ea8:	6878      	ldr	r0, [r7, #4]
 8017eaa:	f003 faad 	bl	801b408 <icmp_dest_unreach>
      pbuf_free(p);
 8017eae:	6878      	ldr	r0, [r7, #4]
 8017eb0:	f7f9 f996 	bl	80111e0 <pbuf_free>
  return;
 8017eb4:	e003      	b.n	8017ebe <udp_input+0x202>
    pbuf_free(p);
 8017eb6:	6878      	ldr	r0, [r7, #4]
 8017eb8:	f7f9 f992 	bl	80111e0 <pbuf_free>
  return;
 8017ebc:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8017ebe:	372c      	adds	r7, #44	@ 0x2c
 8017ec0:	46bd      	mov	sp, r7
 8017ec2:	bd90      	pop	{r4, r7, pc}
 8017ec4:	080213b8 	.word	0x080213b8
 8017ec8:	0802145c 	.word	0x0802145c
 8017ecc:	0802140c 	.word	0x0802140c
 8017ed0:	08021474 	.word	0x08021474
 8017ed4:	2000b2f0 	.word	0x2000b2f0
 8017ed8:	2000e46c 	.word	0x2000e46c
 8017edc:	08021490 	.word	0x08021490
 8017ee0:	2000b300 	.word	0x2000b300

08017ee4 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8017ee4:	b580      	push	{r7, lr}
 8017ee6:	b082      	sub	sp, #8
 8017ee8:	af00      	add	r7, sp, #0
 8017eea:	6078      	str	r0, [r7, #4]
 8017eec:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 8017eee:	687b      	ldr	r3, [r7, #4]
 8017ef0:	2b00      	cmp	r3, #0
 8017ef2:	d109      	bne.n	8017f08 <udp_send+0x24>
 8017ef4:	4b11      	ldr	r3, [pc, #68]	@ (8017f3c <udp_send+0x58>)
 8017ef6:	f240 12d5 	movw	r2, #469	@ 0x1d5
 8017efa:	4911      	ldr	r1, [pc, #68]	@ (8017f40 <udp_send+0x5c>)
 8017efc:	4811      	ldr	r0, [pc, #68]	@ (8017f44 <udp_send+0x60>)
 8017efe:	f005 f8b7 	bl	801d070 <iprintf>
 8017f02:	f06f 030f 	mvn.w	r3, #15
 8017f06:	e015      	b.n	8017f34 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 8017f08:	683b      	ldr	r3, [r7, #0]
 8017f0a:	2b00      	cmp	r3, #0
 8017f0c:	d109      	bne.n	8017f22 <udp_send+0x3e>
 8017f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8017f3c <udp_send+0x58>)
 8017f10:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 8017f14:	490c      	ldr	r1, [pc, #48]	@ (8017f48 <udp_send+0x64>)
 8017f16:	480b      	ldr	r0, [pc, #44]	@ (8017f44 <udp_send+0x60>)
 8017f18:	f005 f8aa 	bl	801d070 <iprintf>
 8017f1c:	f06f 030f 	mvn.w	r3, #15
 8017f20:	e008      	b.n	8017f34 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 8017f22:	687b      	ldr	r3, [r7, #4]
 8017f24:	1d1a      	adds	r2, r3, #4
 8017f26:	687b      	ldr	r3, [r7, #4]
 8017f28:	8a9b      	ldrh	r3, [r3, #20]
 8017f2a:	6839      	ldr	r1, [r7, #0]
 8017f2c:	6878      	ldr	r0, [r7, #4]
 8017f2e:	f000 f80d 	bl	8017f4c <udp_sendto>
 8017f32:	4603      	mov	r3, r0
}
 8017f34:	4618      	mov	r0, r3
 8017f36:	3708      	adds	r7, #8
 8017f38:	46bd      	mov	sp, r7
 8017f3a:	bd80      	pop	{r7, pc}
 8017f3c:	080213b8 	.word	0x080213b8
 8017f40:	080214ac 	.word	0x080214ac
 8017f44:	0802140c 	.word	0x0802140c
 8017f48:	080214c4 	.word	0x080214c4

08017f4c <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8017f4c:	b580      	push	{r7, lr}
 8017f4e:	b088      	sub	sp, #32
 8017f50:	af02      	add	r7, sp, #8
 8017f52:	60f8      	str	r0, [r7, #12]
 8017f54:	60b9      	str	r1, [r7, #8]
 8017f56:	607a      	str	r2, [r7, #4]
 8017f58:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8017f5a:	68fb      	ldr	r3, [r7, #12]
 8017f5c:	2b00      	cmp	r3, #0
 8017f5e:	d109      	bne.n	8017f74 <udp_sendto+0x28>
 8017f60:	4b23      	ldr	r3, [pc, #140]	@ (8017ff0 <udp_sendto+0xa4>)
 8017f62:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8017f66:	4923      	ldr	r1, [pc, #140]	@ (8017ff4 <udp_sendto+0xa8>)
 8017f68:	4823      	ldr	r0, [pc, #140]	@ (8017ff8 <udp_sendto+0xac>)
 8017f6a:	f005 f881 	bl	801d070 <iprintf>
 8017f6e:	f06f 030f 	mvn.w	r3, #15
 8017f72:	e038      	b.n	8017fe6 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8017f74:	68bb      	ldr	r3, [r7, #8]
 8017f76:	2b00      	cmp	r3, #0
 8017f78:	d109      	bne.n	8017f8e <udp_sendto+0x42>
 8017f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8017ff0 <udp_sendto+0xa4>)
 8017f7c:	f240 2219 	movw	r2, #537	@ 0x219
 8017f80:	491e      	ldr	r1, [pc, #120]	@ (8017ffc <udp_sendto+0xb0>)
 8017f82:	481d      	ldr	r0, [pc, #116]	@ (8017ff8 <udp_sendto+0xac>)
 8017f84:	f005 f874 	bl	801d070 <iprintf>
 8017f88:	f06f 030f 	mvn.w	r3, #15
 8017f8c:	e02b      	b.n	8017fe6 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8017f8e:	687b      	ldr	r3, [r7, #4]
 8017f90:	2b00      	cmp	r3, #0
 8017f92:	d109      	bne.n	8017fa8 <udp_sendto+0x5c>
 8017f94:	4b16      	ldr	r3, [pc, #88]	@ (8017ff0 <udp_sendto+0xa4>)
 8017f96:	f240 221a 	movw	r2, #538	@ 0x21a
 8017f9a:	4919      	ldr	r1, [pc, #100]	@ (8018000 <udp_sendto+0xb4>)
 8017f9c:	4816      	ldr	r0, [pc, #88]	@ (8017ff8 <udp_sendto+0xac>)
 8017f9e:	f005 f867 	bl	801d070 <iprintf>
 8017fa2:	f06f 030f 	mvn.w	r3, #15
 8017fa6:	e01e      	b.n	8017fe6 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8017fa8:	68fb      	ldr	r3, [r7, #12]
 8017faa:	7a1b      	ldrb	r3, [r3, #8]
 8017fac:	2b00      	cmp	r3, #0
 8017fae:	d006      	beq.n	8017fbe <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 8017fb0:	68fb      	ldr	r3, [r7, #12]
 8017fb2:	7a1b      	ldrb	r3, [r3, #8]
 8017fb4:	4618      	mov	r0, r3
 8017fb6:	f7f8 fd1b 	bl	80109f0 <netif_get_by_index>
 8017fba:	6178      	str	r0, [r7, #20]
 8017fbc:	e003      	b.n	8017fc6 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 8017fbe:	6878      	ldr	r0, [r7, #4]
 8017fc0:	f003 faac 	bl	801b51c <ip4_route>
 8017fc4:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8017fc6:	697b      	ldr	r3, [r7, #20]
 8017fc8:	2b00      	cmp	r3, #0
 8017fca:	d102      	bne.n	8017fd2 <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8017fcc:	f06f 0303 	mvn.w	r3, #3
 8017fd0:	e009      	b.n	8017fe6 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8017fd2:	887a      	ldrh	r2, [r7, #2]
 8017fd4:	697b      	ldr	r3, [r7, #20]
 8017fd6:	9300      	str	r3, [sp, #0]
 8017fd8:	4613      	mov	r3, r2
 8017fda:	687a      	ldr	r2, [r7, #4]
 8017fdc:	68b9      	ldr	r1, [r7, #8]
 8017fde:	68f8      	ldr	r0, [r7, #12]
 8017fe0:	f000 f810 	bl	8018004 <udp_sendto_if>
 8017fe4:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8017fe6:	4618      	mov	r0, r3
 8017fe8:	3718      	adds	r7, #24
 8017fea:	46bd      	mov	sp, r7
 8017fec:	bd80      	pop	{r7, pc}
 8017fee:	bf00      	nop
 8017ff0:	080213b8 	.word	0x080213b8
 8017ff4:	080214dc 	.word	0x080214dc
 8017ff8:	0802140c 	.word	0x0802140c
 8017ffc:	080214f4 	.word	0x080214f4
 8018000:	08021510 	.word	0x08021510

08018004 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8018004:	b580      	push	{r7, lr}
 8018006:	b088      	sub	sp, #32
 8018008:	af02      	add	r7, sp, #8
 801800a:	60f8      	str	r0, [r7, #12]
 801800c:	60b9      	str	r1, [r7, #8]
 801800e:	607a      	str	r2, [r7, #4]
 8018010:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8018012:	68fb      	ldr	r3, [r7, #12]
 8018014:	2b00      	cmp	r3, #0
 8018016:	d109      	bne.n	801802c <udp_sendto_if+0x28>
 8018018:	4b2e      	ldr	r3, [pc, #184]	@ (80180d4 <udp_sendto_if+0xd0>)
 801801a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801801e:	492e      	ldr	r1, [pc, #184]	@ (80180d8 <udp_sendto_if+0xd4>)
 8018020:	482e      	ldr	r0, [pc, #184]	@ (80180dc <udp_sendto_if+0xd8>)
 8018022:	f005 f825 	bl	801d070 <iprintf>
 8018026:	f06f 030f 	mvn.w	r3, #15
 801802a:	e04f      	b.n	80180cc <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801802c:	68bb      	ldr	r3, [r7, #8]
 801802e:	2b00      	cmp	r3, #0
 8018030:	d109      	bne.n	8018046 <udp_sendto_if+0x42>
 8018032:	4b28      	ldr	r3, [pc, #160]	@ (80180d4 <udp_sendto_if+0xd0>)
 8018034:	f240 2281 	movw	r2, #641	@ 0x281
 8018038:	4929      	ldr	r1, [pc, #164]	@ (80180e0 <udp_sendto_if+0xdc>)
 801803a:	4828      	ldr	r0, [pc, #160]	@ (80180dc <udp_sendto_if+0xd8>)
 801803c:	f005 f818 	bl	801d070 <iprintf>
 8018040:	f06f 030f 	mvn.w	r3, #15
 8018044:	e042      	b.n	80180cc <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8018046:	687b      	ldr	r3, [r7, #4]
 8018048:	2b00      	cmp	r3, #0
 801804a:	d109      	bne.n	8018060 <udp_sendto_if+0x5c>
 801804c:	4b21      	ldr	r3, [pc, #132]	@ (80180d4 <udp_sendto_if+0xd0>)
 801804e:	f240 2282 	movw	r2, #642	@ 0x282
 8018052:	4924      	ldr	r1, [pc, #144]	@ (80180e4 <udp_sendto_if+0xe0>)
 8018054:	4821      	ldr	r0, [pc, #132]	@ (80180dc <udp_sendto_if+0xd8>)
 8018056:	f005 f80b 	bl	801d070 <iprintf>
 801805a:	f06f 030f 	mvn.w	r3, #15
 801805e:	e035      	b.n	80180cc <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8018060:	6a3b      	ldr	r3, [r7, #32]
 8018062:	2b00      	cmp	r3, #0
 8018064:	d109      	bne.n	801807a <udp_sendto_if+0x76>
 8018066:	4b1b      	ldr	r3, [pc, #108]	@ (80180d4 <udp_sendto_if+0xd0>)
 8018068:	f240 2283 	movw	r2, #643	@ 0x283
 801806c:	491e      	ldr	r1, [pc, #120]	@ (80180e8 <udp_sendto_if+0xe4>)
 801806e:	481b      	ldr	r0, [pc, #108]	@ (80180dc <udp_sendto_if+0xd8>)
 8018070:	f004 fffe 	bl	801d070 <iprintf>
 8018074:	f06f 030f 	mvn.w	r3, #15
 8018078:	e028      	b.n	80180cc <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801807a:	68fb      	ldr	r3, [r7, #12]
 801807c:	2b00      	cmp	r3, #0
 801807e:	d009      	beq.n	8018094 <udp_sendto_if+0x90>
 8018080:	68fb      	ldr	r3, [r7, #12]
 8018082:	681b      	ldr	r3, [r3, #0]
 8018084:	2b00      	cmp	r3, #0
 8018086:	d005      	beq.n	8018094 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8018088:	68fb      	ldr	r3, [r7, #12]
 801808a:	681b      	ldr	r3, [r3, #0]
 801808c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8018090:	2be0      	cmp	r3, #224	@ 0xe0
 8018092:	d103      	bne.n	801809c <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8018094:	6a3b      	ldr	r3, [r7, #32]
 8018096:	3304      	adds	r3, #4
 8018098:	617b      	str	r3, [r7, #20]
 801809a:	e00b      	b.n	80180b4 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801809c:	68fb      	ldr	r3, [r7, #12]
 801809e:	681a      	ldr	r2, [r3, #0]
 80180a0:	6a3b      	ldr	r3, [r7, #32]
 80180a2:	3304      	adds	r3, #4
 80180a4:	681b      	ldr	r3, [r3, #0]
 80180a6:	429a      	cmp	r2, r3
 80180a8:	d002      	beq.n	80180b0 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 80180aa:	f06f 0303 	mvn.w	r3, #3
 80180ae:	e00d      	b.n	80180cc <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 80180b0:	68fb      	ldr	r3, [r7, #12]
 80180b2:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 80180b4:	887a      	ldrh	r2, [r7, #2]
 80180b6:	697b      	ldr	r3, [r7, #20]
 80180b8:	9301      	str	r3, [sp, #4]
 80180ba:	6a3b      	ldr	r3, [r7, #32]
 80180bc:	9300      	str	r3, [sp, #0]
 80180be:	4613      	mov	r3, r2
 80180c0:	687a      	ldr	r2, [r7, #4]
 80180c2:	68b9      	ldr	r1, [r7, #8]
 80180c4:	68f8      	ldr	r0, [r7, #12]
 80180c6:	f000 f811 	bl	80180ec <udp_sendto_if_src>
 80180ca:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 80180cc:	4618      	mov	r0, r3
 80180ce:	3718      	adds	r7, #24
 80180d0:	46bd      	mov	sp, r7
 80180d2:	bd80      	pop	{r7, pc}
 80180d4:	080213b8 	.word	0x080213b8
 80180d8:	0802152c 	.word	0x0802152c
 80180dc:	0802140c 	.word	0x0802140c
 80180e0:	08021548 	.word	0x08021548
 80180e4:	08021564 	.word	0x08021564
 80180e8:	08021584 	.word	0x08021584

080180ec <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 80180ec:	b580      	push	{r7, lr}
 80180ee:	b08c      	sub	sp, #48	@ 0x30
 80180f0:	af04      	add	r7, sp, #16
 80180f2:	60f8      	str	r0, [r7, #12]
 80180f4:	60b9      	str	r1, [r7, #8]
 80180f6:	607a      	str	r2, [r7, #4]
 80180f8:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80180fa:	68fb      	ldr	r3, [r7, #12]
 80180fc:	2b00      	cmp	r3, #0
 80180fe:	d109      	bne.n	8018114 <udp_sendto_if_src+0x28>
 8018100:	4b65      	ldr	r3, [pc, #404]	@ (8018298 <udp_sendto_if_src+0x1ac>)
 8018102:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8018106:	4965      	ldr	r1, [pc, #404]	@ (801829c <udp_sendto_if_src+0x1b0>)
 8018108:	4865      	ldr	r0, [pc, #404]	@ (80182a0 <udp_sendto_if_src+0x1b4>)
 801810a:	f004 ffb1 	bl	801d070 <iprintf>
 801810e:	f06f 030f 	mvn.w	r3, #15
 8018112:	e0bc      	b.n	801828e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8018114:	68bb      	ldr	r3, [r7, #8]
 8018116:	2b00      	cmp	r3, #0
 8018118:	d109      	bne.n	801812e <udp_sendto_if_src+0x42>
 801811a:	4b5f      	ldr	r3, [pc, #380]	@ (8018298 <udp_sendto_if_src+0x1ac>)
 801811c:	f240 22d2 	movw	r2, #722	@ 0x2d2
 8018120:	4960      	ldr	r1, [pc, #384]	@ (80182a4 <udp_sendto_if_src+0x1b8>)
 8018122:	485f      	ldr	r0, [pc, #380]	@ (80182a0 <udp_sendto_if_src+0x1b4>)
 8018124:	f004 ffa4 	bl	801d070 <iprintf>
 8018128:	f06f 030f 	mvn.w	r3, #15
 801812c:	e0af      	b.n	801828e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801812e:	687b      	ldr	r3, [r7, #4]
 8018130:	2b00      	cmp	r3, #0
 8018132:	d109      	bne.n	8018148 <udp_sendto_if_src+0x5c>
 8018134:	4b58      	ldr	r3, [pc, #352]	@ (8018298 <udp_sendto_if_src+0x1ac>)
 8018136:	f240 22d3 	movw	r2, #723	@ 0x2d3
 801813a:	495b      	ldr	r1, [pc, #364]	@ (80182a8 <udp_sendto_if_src+0x1bc>)
 801813c:	4858      	ldr	r0, [pc, #352]	@ (80182a0 <udp_sendto_if_src+0x1b4>)
 801813e:	f004 ff97 	bl	801d070 <iprintf>
 8018142:	f06f 030f 	mvn.w	r3, #15
 8018146:	e0a2      	b.n	801828e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8018148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801814a:	2b00      	cmp	r3, #0
 801814c:	d109      	bne.n	8018162 <udp_sendto_if_src+0x76>
 801814e:	4b52      	ldr	r3, [pc, #328]	@ (8018298 <udp_sendto_if_src+0x1ac>)
 8018150:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 8018154:	4955      	ldr	r1, [pc, #340]	@ (80182ac <udp_sendto_if_src+0x1c0>)
 8018156:	4852      	ldr	r0, [pc, #328]	@ (80182a0 <udp_sendto_if_src+0x1b4>)
 8018158:	f004 ff8a 	bl	801d070 <iprintf>
 801815c:	f06f 030f 	mvn.w	r3, #15
 8018160:	e095      	b.n	801828e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8018162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018164:	2b00      	cmp	r3, #0
 8018166:	d109      	bne.n	801817c <udp_sendto_if_src+0x90>
 8018168:	4b4b      	ldr	r3, [pc, #300]	@ (8018298 <udp_sendto_if_src+0x1ac>)
 801816a:	f240 22d5 	movw	r2, #725	@ 0x2d5
 801816e:	4950      	ldr	r1, [pc, #320]	@ (80182b0 <udp_sendto_if_src+0x1c4>)
 8018170:	484b      	ldr	r0, [pc, #300]	@ (80182a0 <udp_sendto_if_src+0x1b4>)
 8018172:	f004 ff7d 	bl	801d070 <iprintf>
 8018176:	f06f 030f 	mvn.w	r3, #15
 801817a:	e088      	b.n	801828e <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801817c:	68fb      	ldr	r3, [r7, #12]
 801817e:	8a5b      	ldrh	r3, [r3, #18]
 8018180:	2b00      	cmp	r3, #0
 8018182:	d10f      	bne.n	80181a4 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8018184:	68f9      	ldr	r1, [r7, #12]
 8018186:	68fb      	ldr	r3, [r7, #12]
 8018188:	8a5b      	ldrh	r3, [r3, #18]
 801818a:	461a      	mov	r2, r3
 801818c:	68f8      	ldr	r0, [r7, #12]
 801818e:	f000 f893 	bl	80182b8 <udp_bind>
 8018192:	4603      	mov	r3, r0
 8018194:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8018196:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801819a:	2b00      	cmp	r3, #0
 801819c:	d002      	beq.n	80181a4 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801819e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80181a2:	e074      	b.n	801828e <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 80181a4:	68bb      	ldr	r3, [r7, #8]
 80181a6:	891b      	ldrh	r3, [r3, #8]
 80181a8:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 80181ac:	4293      	cmp	r3, r2
 80181ae:	d902      	bls.n	80181b6 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 80181b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80181b4:	e06b      	b.n	801828e <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 80181b6:	2108      	movs	r1, #8
 80181b8:	68b8      	ldr	r0, [r7, #8]
 80181ba:	f7f8 ff49 	bl	8011050 <pbuf_add_header>
 80181be:	4603      	mov	r3, r0
 80181c0:	2b00      	cmp	r3, #0
 80181c2:	d015      	beq.n	80181f0 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 80181c4:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80181c8:	2108      	movs	r1, #8
 80181ca:	2022      	movs	r0, #34	@ 0x22
 80181cc:	f7f8 fcf2 	bl	8010bb4 <pbuf_alloc>
 80181d0:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 80181d2:	69fb      	ldr	r3, [r7, #28]
 80181d4:	2b00      	cmp	r3, #0
 80181d6:	d102      	bne.n	80181de <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 80181d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80181dc:	e057      	b.n	801828e <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 80181de:	68bb      	ldr	r3, [r7, #8]
 80181e0:	891b      	ldrh	r3, [r3, #8]
 80181e2:	2b00      	cmp	r3, #0
 80181e4:	d006      	beq.n	80181f4 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 80181e6:	68b9      	ldr	r1, [r7, #8]
 80181e8:	69f8      	ldr	r0, [r7, #28]
 80181ea:	f7f9 f91d 	bl	8011428 <pbuf_chain>
 80181ee:	e001      	b.n	80181f4 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 80181f0:	68bb      	ldr	r3, [r7, #8]
 80181f2:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 80181f4:	69fb      	ldr	r3, [r7, #28]
 80181f6:	895b      	ldrh	r3, [r3, #10]
 80181f8:	2b07      	cmp	r3, #7
 80181fa:	d806      	bhi.n	801820a <udp_sendto_if_src+0x11e>
 80181fc:	4b26      	ldr	r3, [pc, #152]	@ (8018298 <udp_sendto_if_src+0x1ac>)
 80181fe:	f240 320d 	movw	r2, #781	@ 0x30d
 8018202:	492c      	ldr	r1, [pc, #176]	@ (80182b4 <udp_sendto_if_src+0x1c8>)
 8018204:	4826      	ldr	r0, [pc, #152]	@ (80182a0 <udp_sendto_if_src+0x1b4>)
 8018206:	f004 ff33 	bl	801d070 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801820a:	69fb      	ldr	r3, [r7, #28]
 801820c:	685b      	ldr	r3, [r3, #4]
 801820e:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8018210:	68fb      	ldr	r3, [r7, #12]
 8018212:	8a5b      	ldrh	r3, [r3, #18]
 8018214:	4618      	mov	r0, r3
 8018216:	f7f7 fb7f 	bl	800f918 <lwip_htons>
 801821a:	4603      	mov	r3, r0
 801821c:	461a      	mov	r2, r3
 801821e:	697b      	ldr	r3, [r7, #20]
 8018220:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8018222:	887b      	ldrh	r3, [r7, #2]
 8018224:	4618      	mov	r0, r3
 8018226:	f7f7 fb77 	bl	800f918 <lwip_htons>
 801822a:	4603      	mov	r3, r0
 801822c:	461a      	mov	r2, r3
 801822e:	697b      	ldr	r3, [r7, #20]
 8018230:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8018232:	697b      	ldr	r3, [r7, #20]
 8018234:	2200      	movs	r2, #0
 8018236:	719a      	strb	r2, [r3, #6]
 8018238:	2200      	movs	r2, #0
 801823a:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801823c:	69fb      	ldr	r3, [r7, #28]
 801823e:	891b      	ldrh	r3, [r3, #8]
 8018240:	4618      	mov	r0, r3
 8018242:	f7f7 fb69 	bl	800f918 <lwip_htons>
 8018246:	4603      	mov	r3, r0
 8018248:	461a      	mov	r2, r3
 801824a:	697b      	ldr	r3, [r7, #20]
 801824c:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801824e:	2311      	movs	r3, #17
 8018250:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8018252:	68fb      	ldr	r3, [r7, #12]
 8018254:	7adb      	ldrb	r3, [r3, #11]
 8018256:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8018258:	68fb      	ldr	r3, [r7, #12]
 801825a:	7a9b      	ldrb	r3, [r3, #10]
 801825c:	7cb9      	ldrb	r1, [r7, #18]
 801825e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018260:	9202      	str	r2, [sp, #8]
 8018262:	7cfa      	ldrb	r2, [r7, #19]
 8018264:	9201      	str	r2, [sp, #4]
 8018266:	9300      	str	r3, [sp, #0]
 8018268:	460b      	mov	r3, r1
 801826a:	687a      	ldr	r2, [r7, #4]
 801826c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801826e:	69f8      	ldr	r0, [r7, #28]
 8018270:	f003 fb5a 	bl	801b928 <ip4_output_if_src>
 8018274:	4603      	mov	r3, r0
 8018276:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8018278:	69fa      	ldr	r2, [r7, #28]
 801827a:	68bb      	ldr	r3, [r7, #8]
 801827c:	429a      	cmp	r2, r3
 801827e:	d004      	beq.n	801828a <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8018280:	69f8      	ldr	r0, [r7, #28]
 8018282:	f7f8 ffad 	bl	80111e0 <pbuf_free>
    q = NULL;
 8018286:	2300      	movs	r3, #0
 8018288:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801828a:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801828e:	4618      	mov	r0, r3
 8018290:	3720      	adds	r7, #32
 8018292:	46bd      	mov	sp, r7
 8018294:	bd80      	pop	{r7, pc}
 8018296:	bf00      	nop
 8018298:	080213b8 	.word	0x080213b8
 801829c:	080215a4 	.word	0x080215a4
 80182a0:	0802140c 	.word	0x0802140c
 80182a4:	080215c4 	.word	0x080215c4
 80182a8:	080215e4 	.word	0x080215e4
 80182ac:	08021608 	.word	0x08021608
 80182b0:	0802162c 	.word	0x0802162c
 80182b4:	08021650 	.word	0x08021650

080182b8 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80182b8:	b580      	push	{r7, lr}
 80182ba:	b086      	sub	sp, #24
 80182bc:	af00      	add	r7, sp, #0
 80182be:	60f8      	str	r0, [r7, #12]
 80182c0:	60b9      	str	r1, [r7, #8]
 80182c2:	4613      	mov	r3, r2
 80182c4:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80182c6:	68bb      	ldr	r3, [r7, #8]
 80182c8:	2b00      	cmp	r3, #0
 80182ca:	d101      	bne.n	80182d0 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 80182cc:	4b39      	ldr	r3, [pc, #228]	@ (80183b4 <udp_bind+0xfc>)
 80182ce:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80182d0:	68fb      	ldr	r3, [r7, #12]
 80182d2:	2b00      	cmp	r3, #0
 80182d4:	d109      	bne.n	80182ea <udp_bind+0x32>
 80182d6:	4b38      	ldr	r3, [pc, #224]	@ (80183b8 <udp_bind+0x100>)
 80182d8:	f240 32b7 	movw	r2, #951	@ 0x3b7
 80182dc:	4937      	ldr	r1, [pc, #220]	@ (80183bc <udp_bind+0x104>)
 80182de:	4838      	ldr	r0, [pc, #224]	@ (80183c0 <udp_bind+0x108>)
 80182e0:	f004 fec6 	bl	801d070 <iprintf>
 80182e4:	f06f 030f 	mvn.w	r3, #15
 80182e8:	e060      	b.n	80183ac <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 80182ea:	2300      	movs	r3, #0
 80182ec:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80182ee:	4b35      	ldr	r3, [pc, #212]	@ (80183c4 <udp_bind+0x10c>)
 80182f0:	681b      	ldr	r3, [r3, #0]
 80182f2:	617b      	str	r3, [r7, #20]
 80182f4:	e009      	b.n	801830a <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80182f6:	68fa      	ldr	r2, [r7, #12]
 80182f8:	697b      	ldr	r3, [r7, #20]
 80182fa:	429a      	cmp	r2, r3
 80182fc:	d102      	bne.n	8018304 <udp_bind+0x4c>
      rebind = 1;
 80182fe:	2301      	movs	r3, #1
 8018300:	74fb      	strb	r3, [r7, #19]
      break;
 8018302:	e005      	b.n	8018310 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8018304:	697b      	ldr	r3, [r7, #20]
 8018306:	68db      	ldr	r3, [r3, #12]
 8018308:	617b      	str	r3, [r7, #20]
 801830a:	697b      	ldr	r3, [r7, #20]
 801830c:	2b00      	cmp	r3, #0
 801830e:	d1f2      	bne.n	80182f6 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8018310:	88fb      	ldrh	r3, [r7, #6]
 8018312:	2b00      	cmp	r3, #0
 8018314:	d109      	bne.n	801832a <udp_bind+0x72>
    port = udp_new_port();
 8018316:	f7ff fc35 	bl	8017b84 <udp_new_port>
 801831a:	4603      	mov	r3, r0
 801831c:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801831e:	88fb      	ldrh	r3, [r7, #6]
 8018320:	2b00      	cmp	r3, #0
 8018322:	d12c      	bne.n	801837e <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8018324:	f06f 0307 	mvn.w	r3, #7
 8018328:	e040      	b.n	80183ac <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801832a:	4b26      	ldr	r3, [pc, #152]	@ (80183c4 <udp_bind+0x10c>)
 801832c:	681b      	ldr	r3, [r3, #0]
 801832e:	617b      	str	r3, [r7, #20]
 8018330:	e022      	b.n	8018378 <udp_bind+0xc0>
      if (pcb != ipcb) {
 8018332:	68fa      	ldr	r2, [r7, #12]
 8018334:	697b      	ldr	r3, [r7, #20]
 8018336:	429a      	cmp	r2, r3
 8018338:	d01b      	beq.n	8018372 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801833a:	697b      	ldr	r3, [r7, #20]
 801833c:	8a5b      	ldrh	r3, [r3, #18]
 801833e:	88fa      	ldrh	r2, [r7, #6]
 8018340:	429a      	cmp	r2, r3
 8018342:	d116      	bne.n	8018372 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8018344:	697b      	ldr	r3, [r7, #20]
 8018346:	681a      	ldr	r2, [r3, #0]
 8018348:	68bb      	ldr	r3, [r7, #8]
 801834a:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801834c:	429a      	cmp	r2, r3
 801834e:	d00d      	beq.n	801836c <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8018350:	68bb      	ldr	r3, [r7, #8]
 8018352:	2b00      	cmp	r3, #0
 8018354:	d00a      	beq.n	801836c <udp_bind+0xb4>
 8018356:	68bb      	ldr	r3, [r7, #8]
 8018358:	681b      	ldr	r3, [r3, #0]
 801835a:	2b00      	cmp	r3, #0
 801835c:	d006      	beq.n	801836c <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801835e:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8018360:	2b00      	cmp	r3, #0
 8018362:	d003      	beq.n	801836c <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8018364:	697b      	ldr	r3, [r7, #20]
 8018366:	681b      	ldr	r3, [r3, #0]
 8018368:	2b00      	cmp	r3, #0
 801836a:	d102      	bne.n	8018372 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801836c:	f06f 0307 	mvn.w	r3, #7
 8018370:	e01c      	b.n	80183ac <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8018372:	697b      	ldr	r3, [r7, #20]
 8018374:	68db      	ldr	r3, [r3, #12]
 8018376:	617b      	str	r3, [r7, #20]
 8018378:	697b      	ldr	r3, [r7, #20]
 801837a:	2b00      	cmp	r3, #0
 801837c:	d1d9      	bne.n	8018332 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801837e:	68bb      	ldr	r3, [r7, #8]
 8018380:	2b00      	cmp	r3, #0
 8018382:	d002      	beq.n	801838a <udp_bind+0xd2>
 8018384:	68bb      	ldr	r3, [r7, #8]
 8018386:	681b      	ldr	r3, [r3, #0]
 8018388:	e000      	b.n	801838c <udp_bind+0xd4>
 801838a:	2300      	movs	r3, #0
 801838c:	68fa      	ldr	r2, [r7, #12]
 801838e:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8018390:	68fb      	ldr	r3, [r7, #12]
 8018392:	88fa      	ldrh	r2, [r7, #6]
 8018394:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8018396:	7cfb      	ldrb	r3, [r7, #19]
 8018398:	2b00      	cmp	r3, #0
 801839a:	d106      	bne.n	80183aa <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801839c:	4b09      	ldr	r3, [pc, #36]	@ (80183c4 <udp_bind+0x10c>)
 801839e:	681a      	ldr	r2, [r3, #0]
 80183a0:	68fb      	ldr	r3, [r7, #12]
 80183a2:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 80183a4:	4a07      	ldr	r2, [pc, #28]	@ (80183c4 <udp_bind+0x10c>)
 80183a6:	68fb      	ldr	r3, [r7, #12]
 80183a8:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 80183aa:	2300      	movs	r3, #0
}
 80183ac:	4618      	mov	r0, r3
 80183ae:	3718      	adds	r7, #24
 80183b0:	46bd      	mov	sp, r7
 80183b2:	bd80      	pop	{r7, pc}
 80183b4:	08022314 	.word	0x08022314
 80183b8:	080213b8 	.word	0x080213b8
 80183bc:	08021680 	.word	0x08021680
 80183c0:	0802140c 	.word	0x0802140c
 80183c4:	2000e46c 	.word	0x2000e46c

080183c8 <udp_bind_netif>:
 *
 * @see udp_disconnect()
 */
void
udp_bind_netif(struct udp_pcb *pcb, const struct netif *netif)
{
 80183c8:	b480      	push	{r7}
 80183ca:	b083      	sub	sp, #12
 80183cc:	af00      	add	r7, sp, #0
 80183ce:	6078      	str	r0, [r7, #4]
 80183d0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif != NULL) {
 80183d2:	683b      	ldr	r3, [r7, #0]
 80183d4:	2b00      	cmp	r3, #0
 80183d6:	d007      	beq.n	80183e8 <udp_bind_netif+0x20>
    pcb->netif_idx = netif_get_index(netif);
 80183d8:	683b      	ldr	r3, [r7, #0]
 80183da:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80183de:	3301      	adds	r3, #1
 80183e0:	b2da      	uxtb	r2, r3
 80183e2:	687b      	ldr	r3, [r7, #4]
 80183e4:	721a      	strb	r2, [r3, #8]
  } else {
    pcb->netif_idx = NETIF_NO_INDEX;
  }
}
 80183e6:	e002      	b.n	80183ee <udp_bind_netif+0x26>
    pcb->netif_idx = NETIF_NO_INDEX;
 80183e8:	687b      	ldr	r3, [r7, #4]
 80183ea:	2200      	movs	r2, #0
 80183ec:	721a      	strb	r2, [r3, #8]
}
 80183ee:	bf00      	nop
 80183f0:	370c      	adds	r7, #12
 80183f2:	46bd      	mov	sp, r7
 80183f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183f8:	4770      	bx	lr
	...

080183fc <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80183fc:	b580      	push	{r7, lr}
 80183fe:	b086      	sub	sp, #24
 8018400:	af00      	add	r7, sp, #0
 8018402:	60f8      	str	r0, [r7, #12]
 8018404:	60b9      	str	r1, [r7, #8]
 8018406:	4613      	mov	r3, r2
 8018408:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801840a:	68fb      	ldr	r3, [r7, #12]
 801840c:	2b00      	cmp	r3, #0
 801840e:	d109      	bne.n	8018424 <udp_connect+0x28>
 8018410:	4b2c      	ldr	r3, [pc, #176]	@ (80184c4 <udp_connect+0xc8>)
 8018412:	f240 4235 	movw	r2, #1077	@ 0x435
 8018416:	492c      	ldr	r1, [pc, #176]	@ (80184c8 <udp_connect+0xcc>)
 8018418:	482c      	ldr	r0, [pc, #176]	@ (80184cc <udp_connect+0xd0>)
 801841a:	f004 fe29 	bl	801d070 <iprintf>
 801841e:	f06f 030f 	mvn.w	r3, #15
 8018422:	e04b      	b.n	80184bc <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8018424:	68bb      	ldr	r3, [r7, #8]
 8018426:	2b00      	cmp	r3, #0
 8018428:	d109      	bne.n	801843e <udp_connect+0x42>
 801842a:	4b26      	ldr	r3, [pc, #152]	@ (80184c4 <udp_connect+0xc8>)
 801842c:	f240 4236 	movw	r2, #1078	@ 0x436
 8018430:	4927      	ldr	r1, [pc, #156]	@ (80184d0 <udp_connect+0xd4>)
 8018432:	4826      	ldr	r0, [pc, #152]	@ (80184cc <udp_connect+0xd0>)
 8018434:	f004 fe1c 	bl	801d070 <iprintf>
 8018438:	f06f 030f 	mvn.w	r3, #15
 801843c:	e03e      	b.n	80184bc <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 801843e:	68fb      	ldr	r3, [r7, #12]
 8018440:	8a5b      	ldrh	r3, [r3, #18]
 8018442:	2b00      	cmp	r3, #0
 8018444:	d10f      	bne.n	8018466 <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8018446:	68f9      	ldr	r1, [r7, #12]
 8018448:	68fb      	ldr	r3, [r7, #12]
 801844a:	8a5b      	ldrh	r3, [r3, #18]
 801844c:	461a      	mov	r2, r3
 801844e:	68f8      	ldr	r0, [r7, #12]
 8018450:	f7ff ff32 	bl	80182b8 <udp_bind>
 8018454:	4603      	mov	r3, r0
 8018456:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8018458:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801845c:	2b00      	cmp	r3, #0
 801845e:	d002      	beq.n	8018466 <udp_connect+0x6a>
      return err;
 8018460:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018464:	e02a      	b.n	80184bc <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 8018466:	68bb      	ldr	r3, [r7, #8]
 8018468:	2b00      	cmp	r3, #0
 801846a:	d002      	beq.n	8018472 <udp_connect+0x76>
 801846c:	68bb      	ldr	r3, [r7, #8]
 801846e:	681b      	ldr	r3, [r3, #0]
 8018470:	e000      	b.n	8018474 <udp_connect+0x78>
 8018472:	2300      	movs	r3, #0
 8018474:	68fa      	ldr	r2, [r7, #12]
 8018476:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 8018478:	68fb      	ldr	r3, [r7, #12]
 801847a:	88fa      	ldrh	r2, [r7, #6]
 801847c:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801847e:	68fb      	ldr	r3, [r7, #12]
 8018480:	7c1b      	ldrb	r3, [r3, #16]
 8018482:	f043 0304 	orr.w	r3, r3, #4
 8018486:	b2da      	uxtb	r2, r3
 8018488:	68fb      	ldr	r3, [r7, #12]
 801848a:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801848c:	4b11      	ldr	r3, [pc, #68]	@ (80184d4 <udp_connect+0xd8>)
 801848e:	681b      	ldr	r3, [r3, #0]
 8018490:	617b      	str	r3, [r7, #20]
 8018492:	e008      	b.n	80184a6 <udp_connect+0xaa>
    if (pcb == ipcb) {
 8018494:	68fa      	ldr	r2, [r7, #12]
 8018496:	697b      	ldr	r3, [r7, #20]
 8018498:	429a      	cmp	r2, r3
 801849a:	d101      	bne.n	80184a0 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 801849c:	2300      	movs	r3, #0
 801849e:	e00d      	b.n	80184bc <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80184a0:	697b      	ldr	r3, [r7, #20]
 80184a2:	68db      	ldr	r3, [r3, #12]
 80184a4:	617b      	str	r3, [r7, #20]
 80184a6:	697b      	ldr	r3, [r7, #20]
 80184a8:	2b00      	cmp	r3, #0
 80184aa:	d1f3      	bne.n	8018494 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 80184ac:	4b09      	ldr	r3, [pc, #36]	@ (80184d4 <udp_connect+0xd8>)
 80184ae:	681a      	ldr	r2, [r3, #0]
 80184b0:	68fb      	ldr	r3, [r7, #12]
 80184b2:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 80184b4:	4a07      	ldr	r2, [pc, #28]	@ (80184d4 <udp_connect+0xd8>)
 80184b6:	68fb      	ldr	r3, [r7, #12]
 80184b8:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 80184ba:	2300      	movs	r3, #0
}
 80184bc:	4618      	mov	r0, r3
 80184be:	3718      	adds	r7, #24
 80184c0:	46bd      	mov	sp, r7
 80184c2:	bd80      	pop	{r7, pc}
 80184c4:	080213b8 	.word	0x080213b8
 80184c8:	08021698 	.word	0x08021698
 80184cc:	0802140c 	.word	0x0802140c
 80184d0:	080216b4 	.word	0x080216b4
 80184d4:	2000e46c 	.word	0x2000e46c

080184d8 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 80184d8:	b580      	push	{r7, lr}
 80184da:	b084      	sub	sp, #16
 80184dc:	af00      	add	r7, sp, #0
 80184de:	60f8      	str	r0, [r7, #12]
 80184e0:	60b9      	str	r1, [r7, #8]
 80184e2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 80184e4:	68fb      	ldr	r3, [r7, #12]
 80184e6:	2b00      	cmp	r3, #0
 80184e8:	d107      	bne.n	80184fa <udp_recv+0x22>
 80184ea:	4b08      	ldr	r3, [pc, #32]	@ (801850c <udp_recv+0x34>)
 80184ec:	f240 428a 	movw	r2, #1162	@ 0x48a
 80184f0:	4907      	ldr	r1, [pc, #28]	@ (8018510 <udp_recv+0x38>)
 80184f2:	4808      	ldr	r0, [pc, #32]	@ (8018514 <udp_recv+0x3c>)
 80184f4:	f004 fdbc 	bl	801d070 <iprintf>
 80184f8:	e005      	b.n	8018506 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 80184fa:	68fb      	ldr	r3, [r7, #12]
 80184fc:	68ba      	ldr	r2, [r7, #8]
 80184fe:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8018500:	68fb      	ldr	r3, [r7, #12]
 8018502:	687a      	ldr	r2, [r7, #4]
 8018504:	61da      	str	r2, [r3, #28]
}
 8018506:	3710      	adds	r7, #16
 8018508:	46bd      	mov	sp, r7
 801850a:	bd80      	pop	{r7, pc}
 801850c:	080213b8 	.word	0x080213b8
 8018510:	080216ec 	.word	0x080216ec
 8018514:	0802140c 	.word	0x0802140c

08018518 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8018518:	b580      	push	{r7, lr}
 801851a:	b084      	sub	sp, #16
 801851c:	af00      	add	r7, sp, #0
 801851e:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8018520:	687b      	ldr	r3, [r7, #4]
 8018522:	2b00      	cmp	r3, #0
 8018524:	d107      	bne.n	8018536 <udp_remove+0x1e>
 8018526:	4b19      	ldr	r3, [pc, #100]	@ (801858c <udp_remove+0x74>)
 8018528:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 801852c:	4918      	ldr	r1, [pc, #96]	@ (8018590 <udp_remove+0x78>)
 801852e:	4819      	ldr	r0, [pc, #100]	@ (8018594 <udp_remove+0x7c>)
 8018530:	f004 fd9e 	bl	801d070 <iprintf>
 8018534:	e026      	b.n	8018584 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8018536:	4b18      	ldr	r3, [pc, #96]	@ (8018598 <udp_remove+0x80>)
 8018538:	681b      	ldr	r3, [r3, #0]
 801853a:	687a      	ldr	r2, [r7, #4]
 801853c:	429a      	cmp	r2, r3
 801853e:	d105      	bne.n	801854c <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8018540:	4b15      	ldr	r3, [pc, #84]	@ (8018598 <udp_remove+0x80>)
 8018542:	681b      	ldr	r3, [r3, #0]
 8018544:	68db      	ldr	r3, [r3, #12]
 8018546:	4a14      	ldr	r2, [pc, #80]	@ (8018598 <udp_remove+0x80>)
 8018548:	6013      	str	r3, [r2, #0]
 801854a:	e017      	b.n	801857c <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801854c:	4b12      	ldr	r3, [pc, #72]	@ (8018598 <udp_remove+0x80>)
 801854e:	681b      	ldr	r3, [r3, #0]
 8018550:	60fb      	str	r3, [r7, #12]
 8018552:	e010      	b.n	8018576 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8018554:	68fb      	ldr	r3, [r7, #12]
 8018556:	68db      	ldr	r3, [r3, #12]
 8018558:	2b00      	cmp	r3, #0
 801855a:	d009      	beq.n	8018570 <udp_remove+0x58>
 801855c:	68fb      	ldr	r3, [r7, #12]
 801855e:	68db      	ldr	r3, [r3, #12]
 8018560:	687a      	ldr	r2, [r7, #4]
 8018562:	429a      	cmp	r2, r3
 8018564:	d104      	bne.n	8018570 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8018566:	687b      	ldr	r3, [r7, #4]
 8018568:	68da      	ldr	r2, [r3, #12]
 801856a:	68fb      	ldr	r3, [r7, #12]
 801856c:	60da      	str	r2, [r3, #12]
        break;
 801856e:	e005      	b.n	801857c <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8018570:	68fb      	ldr	r3, [r7, #12]
 8018572:	68db      	ldr	r3, [r3, #12]
 8018574:	60fb      	str	r3, [r7, #12]
 8018576:	68fb      	ldr	r3, [r7, #12]
 8018578:	2b00      	cmp	r3, #0
 801857a:	d1eb      	bne.n	8018554 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801857c:	6879      	ldr	r1, [r7, #4]
 801857e:	2000      	movs	r0, #0
 8018580:	f7f7 ff14 	bl	80103ac <memp_free>
}
 8018584:	3710      	adds	r7, #16
 8018586:	46bd      	mov	sp, r7
 8018588:	bd80      	pop	{r7, pc}
 801858a:	bf00      	nop
 801858c:	080213b8 	.word	0x080213b8
 8018590:	08021704 	.word	0x08021704
 8018594:	0802140c 	.word	0x0802140c
 8018598:	2000e46c 	.word	0x2000e46c

0801859c <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801859c:	b580      	push	{r7, lr}
 801859e:	b082      	sub	sp, #8
 80185a0:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80185a2:	2000      	movs	r0, #0
 80185a4:	f7f7 fe8c 	bl	80102c0 <memp_malloc>
 80185a8:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 80185aa:	687b      	ldr	r3, [r7, #4]
 80185ac:	2b00      	cmp	r3, #0
 80185ae:	d007      	beq.n	80185c0 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 80185b0:	2220      	movs	r2, #32
 80185b2:	2100      	movs	r1, #0
 80185b4:	6878      	ldr	r0, [r7, #4]
 80185b6:	f004 fd97 	bl	801d0e8 <memset>
    pcb->ttl = UDP_TTL;
 80185ba:	687b      	ldr	r3, [r7, #4]
 80185bc:	22ff      	movs	r2, #255	@ 0xff
 80185be:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 80185c0:	687b      	ldr	r3, [r7, #4]
}
 80185c2:	4618      	mov	r0, r3
 80185c4:	3708      	adds	r7, #8
 80185c6:	46bd      	mov	sp, r7
 80185c8:	bd80      	pop	{r7, pc}

080185ca <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 80185ca:	b580      	push	{r7, lr}
 80185cc:	b084      	sub	sp, #16
 80185ce:	af00      	add	r7, sp, #0
 80185d0:	4603      	mov	r3, r0
 80185d2:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 80185d4:	f7ff ffe2 	bl	801859c <udp_new>
 80185d8:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 80185da:	68fb      	ldr	r3, [r7, #12]
}
 80185dc:	4618      	mov	r0, r3
 80185de:	3710      	adds	r7, #16
 80185e0:	46bd      	mov	sp, r7
 80185e2:	bd80      	pop	{r7, pc}

080185e4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80185e4:	b480      	push	{r7}
 80185e6:	b085      	sub	sp, #20
 80185e8:	af00      	add	r7, sp, #0
 80185ea:	6078      	str	r0, [r7, #4]
 80185ec:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80185ee:	687b      	ldr	r3, [r7, #4]
 80185f0:	2b00      	cmp	r3, #0
 80185f2:	d01e      	beq.n	8018632 <udp_netif_ip_addr_changed+0x4e>
 80185f4:	687b      	ldr	r3, [r7, #4]
 80185f6:	681b      	ldr	r3, [r3, #0]
 80185f8:	2b00      	cmp	r3, #0
 80185fa:	d01a      	beq.n	8018632 <udp_netif_ip_addr_changed+0x4e>
 80185fc:	683b      	ldr	r3, [r7, #0]
 80185fe:	2b00      	cmp	r3, #0
 8018600:	d017      	beq.n	8018632 <udp_netif_ip_addr_changed+0x4e>
 8018602:	683b      	ldr	r3, [r7, #0]
 8018604:	681b      	ldr	r3, [r3, #0]
 8018606:	2b00      	cmp	r3, #0
 8018608:	d013      	beq.n	8018632 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801860a:	4b0d      	ldr	r3, [pc, #52]	@ (8018640 <udp_netif_ip_addr_changed+0x5c>)
 801860c:	681b      	ldr	r3, [r3, #0]
 801860e:	60fb      	str	r3, [r7, #12]
 8018610:	e00c      	b.n	801862c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8018612:	68fb      	ldr	r3, [r7, #12]
 8018614:	681a      	ldr	r2, [r3, #0]
 8018616:	687b      	ldr	r3, [r7, #4]
 8018618:	681b      	ldr	r3, [r3, #0]
 801861a:	429a      	cmp	r2, r3
 801861c:	d103      	bne.n	8018626 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801861e:	683b      	ldr	r3, [r7, #0]
 8018620:	681a      	ldr	r2, [r3, #0]
 8018622:	68fb      	ldr	r3, [r7, #12]
 8018624:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8018626:	68fb      	ldr	r3, [r7, #12]
 8018628:	68db      	ldr	r3, [r3, #12]
 801862a:	60fb      	str	r3, [r7, #12]
 801862c:	68fb      	ldr	r3, [r7, #12]
 801862e:	2b00      	cmp	r3, #0
 8018630:	d1ef      	bne.n	8018612 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8018632:	bf00      	nop
 8018634:	3714      	adds	r7, #20
 8018636:	46bd      	mov	sp, r7
 8018638:	f85d 7b04 	ldr.w	r7, [sp], #4
 801863c:	4770      	bx	lr
 801863e:	bf00      	nop
 8018640:	2000e46c 	.word	0x2000e46c

08018644 <dhcp_inc_pcb_refcount>:
static void dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out);

/** Ensure DHCP PCB is allocated and bound */
static err_t
dhcp_inc_pcb_refcount(void)
{
 8018644:	b580      	push	{r7, lr}
 8018646:	af00      	add	r7, sp, #0
  if (dhcp_pcb_refcount == 0) {
 8018648:	4b20      	ldr	r3, [pc, #128]	@ (80186cc <dhcp_inc_pcb_refcount+0x88>)
 801864a:	781b      	ldrb	r3, [r3, #0]
 801864c:	2b00      	cmp	r3, #0
 801864e:	d133      	bne.n	80186b8 <dhcp_inc_pcb_refcount+0x74>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 8018650:	4b1f      	ldr	r3, [pc, #124]	@ (80186d0 <dhcp_inc_pcb_refcount+0x8c>)
 8018652:	681b      	ldr	r3, [r3, #0]
 8018654:	2b00      	cmp	r3, #0
 8018656:	d005      	beq.n	8018664 <dhcp_inc_pcb_refcount+0x20>
 8018658:	4b1e      	ldr	r3, [pc, #120]	@ (80186d4 <dhcp_inc_pcb_refcount+0x90>)
 801865a:	22e5      	movs	r2, #229	@ 0xe5
 801865c:	491e      	ldr	r1, [pc, #120]	@ (80186d8 <dhcp_inc_pcb_refcount+0x94>)
 801865e:	481f      	ldr	r0, [pc, #124]	@ (80186dc <dhcp_inc_pcb_refcount+0x98>)
 8018660:	f004 fd06 	bl	801d070 <iprintf>

    /* allocate UDP PCB */
    dhcp_pcb = udp_new();
 8018664:	f7ff ff9a 	bl	801859c <udp_new>
 8018668:	4603      	mov	r3, r0
 801866a:	4a19      	ldr	r2, [pc, #100]	@ (80186d0 <dhcp_inc_pcb_refcount+0x8c>)
 801866c:	6013      	str	r3, [r2, #0]

    if (dhcp_pcb == NULL) {
 801866e:	4b18      	ldr	r3, [pc, #96]	@ (80186d0 <dhcp_inc_pcb_refcount+0x8c>)
 8018670:	681b      	ldr	r3, [r3, #0]
 8018672:	2b00      	cmp	r3, #0
 8018674:	d102      	bne.n	801867c <dhcp_inc_pcb_refcount+0x38>
      return ERR_MEM;
 8018676:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801867a:	e024      	b.n	80186c6 <dhcp_inc_pcb_refcount+0x82>
    }

    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 801867c:	4b14      	ldr	r3, [pc, #80]	@ (80186d0 <dhcp_inc_pcb_refcount+0x8c>)
 801867e:	681b      	ldr	r3, [r3, #0]
 8018680:	7a5a      	ldrb	r2, [r3, #9]
 8018682:	4b13      	ldr	r3, [pc, #76]	@ (80186d0 <dhcp_inc_pcb_refcount+0x8c>)
 8018684:	681b      	ldr	r3, [r3, #0]
 8018686:	f042 0220 	orr.w	r2, r2, #32
 801868a:	b2d2      	uxtb	r2, r2
 801868c:	725a      	strb	r2, [r3, #9]

    /* set up local and remote port for the pcb -> listen on all interfaces on all src/dest IPs */
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 801868e:	4b10      	ldr	r3, [pc, #64]	@ (80186d0 <dhcp_inc_pcb_refcount+0x8c>)
 8018690:	681b      	ldr	r3, [r3, #0]
 8018692:	2244      	movs	r2, #68	@ 0x44
 8018694:	4912      	ldr	r1, [pc, #72]	@ (80186e0 <dhcp_inc_pcb_refcount+0x9c>)
 8018696:	4618      	mov	r0, r3
 8018698:	f7ff fe0e 	bl	80182b8 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 801869c:	4b0c      	ldr	r3, [pc, #48]	@ (80186d0 <dhcp_inc_pcb_refcount+0x8c>)
 801869e:	681b      	ldr	r3, [r3, #0]
 80186a0:	2243      	movs	r2, #67	@ 0x43
 80186a2:	490f      	ldr	r1, [pc, #60]	@ (80186e0 <dhcp_inc_pcb_refcount+0x9c>)
 80186a4:	4618      	mov	r0, r3
 80186a6:	f7ff fea9 	bl	80183fc <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 80186aa:	4b09      	ldr	r3, [pc, #36]	@ (80186d0 <dhcp_inc_pcb_refcount+0x8c>)
 80186ac:	681b      	ldr	r3, [r3, #0]
 80186ae:	2200      	movs	r2, #0
 80186b0:	490c      	ldr	r1, [pc, #48]	@ (80186e4 <dhcp_inc_pcb_refcount+0xa0>)
 80186b2:	4618      	mov	r0, r3
 80186b4:	f7ff ff10 	bl	80184d8 <udp_recv>
  }

  dhcp_pcb_refcount++;
 80186b8:	4b04      	ldr	r3, [pc, #16]	@ (80186cc <dhcp_inc_pcb_refcount+0x88>)
 80186ba:	781b      	ldrb	r3, [r3, #0]
 80186bc:	3301      	adds	r3, #1
 80186be:	b2da      	uxtb	r2, r3
 80186c0:	4b02      	ldr	r3, [pc, #8]	@ (80186cc <dhcp_inc_pcb_refcount+0x88>)
 80186c2:	701a      	strb	r2, [r3, #0]

  return ERR_OK;
 80186c4:	2300      	movs	r3, #0
}
 80186c6:	4618      	mov	r0, r3
 80186c8:	bd80      	pop	{r7, pc}
 80186ca:	bf00      	nop
 80186cc:	2000e49c 	.word	0x2000e49c
 80186d0:	2000e498 	.word	0x2000e498
 80186d4:	0802171c 	.word	0x0802171c
 80186d8:	08021754 	.word	0x08021754
 80186dc:	0802177c 	.word	0x0802177c
 80186e0:	08022314 	.word	0x08022314
 80186e4:	08019f71 	.word	0x08019f71

080186e8 <dhcp_dec_pcb_refcount>:

/** Free DHCP PCB if the last netif stops using it */
static void
dhcp_dec_pcb_refcount(void)
{
 80186e8:	b580      	push	{r7, lr}
 80186ea:	af00      	add	r7, sp, #0
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 80186ec:	4b0e      	ldr	r3, [pc, #56]	@ (8018728 <dhcp_dec_pcb_refcount+0x40>)
 80186ee:	781b      	ldrb	r3, [r3, #0]
 80186f0:	2b00      	cmp	r3, #0
 80186f2:	d105      	bne.n	8018700 <dhcp_dec_pcb_refcount+0x18>
 80186f4:	4b0d      	ldr	r3, [pc, #52]	@ (801872c <dhcp_dec_pcb_refcount+0x44>)
 80186f6:	22ff      	movs	r2, #255	@ 0xff
 80186f8:	490d      	ldr	r1, [pc, #52]	@ (8018730 <dhcp_dec_pcb_refcount+0x48>)
 80186fa:	480e      	ldr	r0, [pc, #56]	@ (8018734 <dhcp_dec_pcb_refcount+0x4c>)
 80186fc:	f004 fcb8 	bl	801d070 <iprintf>
  dhcp_pcb_refcount--;
 8018700:	4b09      	ldr	r3, [pc, #36]	@ (8018728 <dhcp_dec_pcb_refcount+0x40>)
 8018702:	781b      	ldrb	r3, [r3, #0]
 8018704:	3b01      	subs	r3, #1
 8018706:	b2da      	uxtb	r2, r3
 8018708:	4b07      	ldr	r3, [pc, #28]	@ (8018728 <dhcp_dec_pcb_refcount+0x40>)
 801870a:	701a      	strb	r2, [r3, #0]

  if (dhcp_pcb_refcount == 0) {
 801870c:	4b06      	ldr	r3, [pc, #24]	@ (8018728 <dhcp_dec_pcb_refcount+0x40>)
 801870e:	781b      	ldrb	r3, [r3, #0]
 8018710:	2b00      	cmp	r3, #0
 8018712:	d107      	bne.n	8018724 <dhcp_dec_pcb_refcount+0x3c>
    udp_remove(dhcp_pcb);
 8018714:	4b08      	ldr	r3, [pc, #32]	@ (8018738 <dhcp_dec_pcb_refcount+0x50>)
 8018716:	681b      	ldr	r3, [r3, #0]
 8018718:	4618      	mov	r0, r3
 801871a:	f7ff fefd 	bl	8018518 <udp_remove>
    dhcp_pcb = NULL;
 801871e:	4b06      	ldr	r3, [pc, #24]	@ (8018738 <dhcp_dec_pcb_refcount+0x50>)
 8018720:	2200      	movs	r2, #0
 8018722:	601a      	str	r2, [r3, #0]
  }
}
 8018724:	bf00      	nop
 8018726:	bd80      	pop	{r7, pc}
 8018728:	2000e49c 	.word	0x2000e49c
 801872c:	0802171c 	.word	0x0802171c
 8018730:	080217a4 	.word	0x080217a4
 8018734:	0802177c 	.word	0x0802177c
 8018738:	2000e498 	.word	0x2000e498

0801873c <dhcp_handle_nak>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_nak(struct netif *netif)
{
 801873c:	b580      	push	{r7, lr}
 801873e:	b084      	sub	sp, #16
 8018740:	af00      	add	r7, sp, #0
 8018742:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018744:	687b      	ldr	r3, [r7, #4]
 8018746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018748:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_nak(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* Change to a defined state - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 801874a:	210c      	movs	r1, #12
 801874c:	68f8      	ldr	r0, [r7, #12]
 801874e:	f001 f851 	bl	80197f4 <dhcp_set_state>
  /* remove IP address from interface (must no longer be used, as per RFC2131) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 8018752:	4b06      	ldr	r3, [pc, #24]	@ (801876c <dhcp_handle_nak+0x30>)
 8018754:	4a05      	ldr	r2, [pc, #20]	@ (801876c <dhcp_handle_nak+0x30>)
 8018756:	4905      	ldr	r1, [pc, #20]	@ (801876c <dhcp_handle_nak+0x30>)
 8018758:	6878      	ldr	r0, [r7, #4]
 801875a:	f7f7 ffc9 	bl	80106f0 <netif_set_addr>
  /* We can immediately restart discovery */
  dhcp_discover(netif);
 801875e:	6878      	ldr	r0, [r7, #4]
 8018760:	f000 fc4a 	bl	8018ff8 <dhcp_discover>
}
 8018764:	bf00      	nop
 8018766:	3710      	adds	r7, #16
 8018768:	46bd      	mov	sp, r7
 801876a:	bd80      	pop	{r7, pc}
 801876c:	08022314 	.word	0x08022314

08018770 <dhcp_check>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_check(struct netif *netif)
{
 8018770:	b580      	push	{r7, lr}
 8018772:	b084      	sub	sp, #16
 8018774:	af00      	add	r7, sp, #0
 8018776:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018778:	687b      	ldr	r3, [r7, #4]
 801877a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801877c:	60fb      	str	r3, [r7, #12]
  err_t result;
  u16_t msecs;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_check(netif=%p) %c%c\n", (void *)netif, (s16_t)netif->name[0],
              (s16_t)netif->name[1]));
  dhcp_set_state(dhcp, DHCP_STATE_CHECKING);
 801877e:	2108      	movs	r1, #8
 8018780:	68f8      	ldr	r0, [r7, #12]
 8018782:	f001 f837 	bl	80197f4 <dhcp_set_state>
  /* create an ARP query for the offered IP address, expecting that no host
     responds, as the IP address should not be in use. */
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 8018786:	68fb      	ldr	r3, [r7, #12]
 8018788:	331c      	adds	r3, #28
 801878a:	2200      	movs	r2, #0
 801878c:	4619      	mov	r1, r3
 801878e:	6878      	ldr	r0, [r7, #4]
 8018790:	f002 fb38 	bl	801ae04 <etharp_query>
 8018794:	4603      	mov	r3, r0
 8018796:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_check: could not perform ARP query\n"));
  }
  if (dhcp->tries < 255) {
 8018798:	68fb      	ldr	r3, [r7, #12]
 801879a:	799b      	ldrb	r3, [r3, #6]
 801879c:	2bff      	cmp	r3, #255	@ 0xff
 801879e:	d005      	beq.n	80187ac <dhcp_check+0x3c>
    dhcp->tries++;
 80187a0:	68fb      	ldr	r3, [r7, #12]
 80187a2:	799b      	ldrb	r3, [r3, #6]
 80187a4:	3301      	adds	r3, #1
 80187a6:	b2da      	uxtb	r2, r3
 80187a8:	68fb      	ldr	r3, [r7, #12]
 80187aa:	719a      	strb	r2, [r3, #6]
  }
  msecs = 500;
 80187ac:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80187b0:	813b      	strh	r3, [r7, #8]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80187b2:	893b      	ldrh	r3, [r7, #8]
 80187b4:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 80187b8:	4a06      	ldr	r2, [pc, #24]	@ (80187d4 <dhcp_check+0x64>)
 80187ba:	fb82 1203 	smull	r1, r2, r2, r3
 80187be:	1152      	asrs	r2, r2, #5
 80187c0:	17db      	asrs	r3, r3, #31
 80187c2:	1ad3      	subs	r3, r2, r3
 80187c4:	b29a      	uxth	r2, r3
 80187c6:	68fb      	ldr	r3, [r7, #12]
 80187c8:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_check(): set request timeout %"U16_F" msecs\n", msecs));
}
 80187ca:	bf00      	nop
 80187cc:	3710      	adds	r7, #16
 80187ce:	46bd      	mov	sp, r7
 80187d0:	bd80      	pop	{r7, pc}
 80187d2:	bf00      	nop
 80187d4:	10624dd3 	.word	0x10624dd3

080187d8 <dhcp_handle_offer>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_offer(struct netif *netif, struct dhcp_msg *msg_in)
{
 80187d8:	b580      	push	{r7, lr}
 80187da:	b084      	sub	sp, #16
 80187dc:	af00      	add	r7, sp, #0
 80187de:	6078      	str	r0, [r7, #4]
 80187e0:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80187e2:	687b      	ldr	r3, [r7, #4]
 80187e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80187e6:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_offer(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* obtain the server address */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 80187e8:	4b0c      	ldr	r3, [pc, #48]	@ (801881c <dhcp_handle_offer+0x44>)
 80187ea:	789b      	ldrb	r3, [r3, #2]
 80187ec:	2b00      	cmp	r3, #0
 80187ee:	d011      	beq.n	8018814 <dhcp_handle_offer+0x3c>
    dhcp->request_timeout = 0; /* stop timer */
 80187f0:	68fb      	ldr	r3, [r7, #12]
 80187f2:	2200      	movs	r2, #0
 80187f4:	811a      	strh	r2, [r3, #8]

    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 80187f6:	4b0a      	ldr	r3, [pc, #40]	@ (8018820 <dhcp_handle_offer+0x48>)
 80187f8:	689b      	ldr	r3, [r3, #8]
 80187fa:	4618      	mov	r0, r3
 80187fc:	f7f7 f8a2 	bl	800f944 <lwip_htonl>
 8018800:	4602      	mov	r2, r0
 8018802:	68fb      	ldr	r3, [r7, #12]
 8018804:	619a      	str	r2, [r3, #24]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): server 0x%08"X32_F"\n",
                ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
    /* remember offered address */
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8018806:	683b      	ldr	r3, [r7, #0]
 8018808:	691a      	ldr	r2, [r3, #16]
 801880a:	68fb      	ldr	r3, [r7, #12]
 801880c:	61da      	str	r2, [r3, #28]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): offer for 0x%08"X32_F"\n",
                ip4_addr_get_u32(&dhcp->offered_ip_addr)));

    dhcp_select(netif);
 801880e:	6878      	ldr	r0, [r7, #4]
 8018810:	f000 f808 	bl	8018824 <dhcp_select>
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_handle_offer(netif=%p) did not get server ID!\n", (void *)netif));
  }
}
 8018814:	bf00      	nop
 8018816:	3710      	adds	r7, #16
 8018818:	46bd      	mov	sp, r7
 801881a:	bd80      	pop	{r7, pc}
 801881c:	2000e490 	.word	0x2000e490
 8018820:	2000e470 	.word	0x2000e470

08018824 <dhcp_select>:
 * @param netif the netif under DHCP control
 * @return lwIP specific error (see error.h)
 */
static err_t
dhcp_select(struct netif *netif)
{
 8018824:	b5b0      	push	{r4, r5, r7, lr}
 8018826:	b08a      	sub	sp, #40	@ 0x28
 8018828:	af02      	add	r7, sp, #8
 801882a:	6078      	str	r0, [r7, #4]
  u16_t msecs;
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 801882c:	687b      	ldr	r3, [r7, #4]
 801882e:	2b00      	cmp	r3, #0
 8018830:	d109      	bne.n	8018846 <dhcp_select+0x22>
 8018832:	4b71      	ldr	r3, [pc, #452]	@ (80189f8 <dhcp_select+0x1d4>)
 8018834:	f240 1277 	movw	r2, #375	@ 0x177
 8018838:	4970      	ldr	r1, [pc, #448]	@ (80189fc <dhcp_select+0x1d8>)
 801883a:	4871      	ldr	r0, [pc, #452]	@ (8018a00 <dhcp_select+0x1dc>)
 801883c:	f004 fc18 	bl	801d070 <iprintf>
 8018840:	f06f 030f 	mvn.w	r3, #15
 8018844:	e0d3      	b.n	80189ee <dhcp_select+0x1ca>
  dhcp = netif_dhcp_data(netif);
 8018846:	687b      	ldr	r3, [r7, #4]
 8018848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801884a:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 801884c:	69bb      	ldr	r3, [r7, #24]
 801884e:	2b00      	cmp	r3, #0
 8018850:	d109      	bne.n	8018866 <dhcp_select+0x42>
 8018852:	4b69      	ldr	r3, [pc, #420]	@ (80189f8 <dhcp_select+0x1d4>)
 8018854:	f240 1279 	movw	r2, #377	@ 0x179
 8018858:	496a      	ldr	r1, [pc, #424]	@ (8018a04 <dhcp_select+0x1e0>)
 801885a:	4869      	ldr	r0, [pc, #420]	@ (8018a00 <dhcp_select+0x1dc>)
 801885c:	f004 fc08 	bl	801d070 <iprintf>
 8018860:	f06f 0305 	mvn.w	r3, #5
 8018864:	e0c3      	b.n	80189ee <dhcp_select+0x1ca>

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_select(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  dhcp_set_state(dhcp, DHCP_STATE_REQUESTING);
 8018866:	2101      	movs	r1, #1
 8018868:	69b8      	ldr	r0, [r7, #24]
 801886a:	f000 ffc3 	bl	80197f4 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801886e:	f107 030c 	add.w	r3, r7, #12
 8018872:	2203      	movs	r2, #3
 8018874:	69b9      	ldr	r1, [r7, #24]
 8018876:	6878      	ldr	r0, [r7, #4]
 8018878:	f001 fc48 	bl	801a10c <dhcp_create_msg>
 801887c:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801887e:	697b      	ldr	r3, [r7, #20]
 8018880:	2b00      	cmp	r3, #0
 8018882:	f000 8085 	beq.w	8018990 <dhcp_select+0x16c>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8018886:	697b      	ldr	r3, [r7, #20]
 8018888:	685b      	ldr	r3, [r3, #4]
 801888a:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801888c:	89b8      	ldrh	r0, [r7, #12]
 801888e:	693b      	ldr	r3, [r7, #16]
 8018890:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8018894:	2302      	movs	r3, #2
 8018896:	2239      	movs	r2, #57	@ 0x39
 8018898:	f000 ffc6 	bl	8019828 <dhcp_option>
 801889c:	4603      	mov	r3, r0
 801889e:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 80188a0:	89b8      	ldrh	r0, [r7, #12]
 80188a2:	693b      	ldr	r3, [r7, #16]
 80188a4:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 80188a8:	687b      	ldr	r3, [r7, #4]
 80188aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80188ac:	461a      	mov	r2, r3
 80188ae:	f001 f815 	bl	80198dc <dhcp_option_short>
 80188b2:	4603      	mov	r3, r0
 80188b4:	81bb      	strh	r3, [r7, #12]

    /* MUST request the offered IP address */
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 80188b6:	89b8      	ldrh	r0, [r7, #12]
 80188b8:	693b      	ldr	r3, [r7, #16]
 80188ba:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 80188be:	2304      	movs	r3, #4
 80188c0:	2232      	movs	r2, #50	@ 0x32
 80188c2:	f000 ffb1 	bl	8019828 <dhcp_option>
 80188c6:	4603      	mov	r3, r0
 80188c8:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 80188ca:	89bc      	ldrh	r4, [r7, #12]
 80188cc:	693b      	ldr	r3, [r7, #16]
 80188ce:	f103 05f0 	add.w	r5, r3, #240	@ 0xf0
 80188d2:	69bb      	ldr	r3, [r7, #24]
 80188d4:	69db      	ldr	r3, [r3, #28]
 80188d6:	4618      	mov	r0, r3
 80188d8:	f7f7 f834 	bl	800f944 <lwip_htonl>
 80188dc:	4603      	mov	r3, r0
 80188de:	461a      	mov	r2, r3
 80188e0:	4629      	mov	r1, r5
 80188e2:	4620      	mov	r0, r4
 80188e4:	f001 f82c 	bl	8019940 <dhcp_option_long>
 80188e8:	4603      	mov	r3, r0
 80188ea:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 80188ec:	89b8      	ldrh	r0, [r7, #12]
 80188ee:	693b      	ldr	r3, [r7, #16]
 80188f0:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 80188f4:	2304      	movs	r3, #4
 80188f6:	2236      	movs	r2, #54	@ 0x36
 80188f8:	f000 ff96 	bl	8019828 <dhcp_option>
 80188fc:	4603      	mov	r3, r0
 80188fe:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 8018900:	89bc      	ldrh	r4, [r7, #12]
 8018902:	693b      	ldr	r3, [r7, #16]
 8018904:	f103 05f0 	add.w	r5, r3, #240	@ 0xf0
 8018908:	69bb      	ldr	r3, [r7, #24]
 801890a:	699b      	ldr	r3, [r3, #24]
 801890c:	4618      	mov	r0, r3
 801890e:	f7f7 f819 	bl	800f944 <lwip_htonl>
 8018912:	4603      	mov	r3, r0
 8018914:	461a      	mov	r2, r3
 8018916:	4629      	mov	r1, r5
 8018918:	4620      	mov	r0, r4
 801891a:	f001 f811 	bl	8019940 <dhcp_option_long>
 801891e:	4603      	mov	r3, r0
 8018920:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8018922:	89b8      	ldrh	r0, [r7, #12]
 8018924:	693b      	ldr	r3, [r7, #16]
 8018926:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801892a:	2303      	movs	r3, #3
 801892c:	2237      	movs	r2, #55	@ 0x37
 801892e:	f000 ff7b 	bl	8019828 <dhcp_option>
 8018932:	4603      	mov	r3, r0
 8018934:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8018936:	2300      	movs	r3, #0
 8018938:	77bb      	strb	r3, [r7, #30]
 801893a:	e00e      	b.n	801895a <dhcp_select+0x136>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801893c:	89b8      	ldrh	r0, [r7, #12]
 801893e:	693b      	ldr	r3, [r7, #16]
 8018940:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8018944:	7fbb      	ldrb	r3, [r7, #30]
 8018946:	4a30      	ldr	r2, [pc, #192]	@ (8018a08 <dhcp_select+0x1e4>)
 8018948:	5cd3      	ldrb	r3, [r2, r3]
 801894a:	461a      	mov	r2, r3
 801894c:	f000 ffa0 	bl	8019890 <dhcp_option_byte>
 8018950:	4603      	mov	r3, r0
 8018952:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8018954:	7fbb      	ldrb	r3, [r7, #30]
 8018956:	3301      	adds	r3, #1
 8018958:	77bb      	strb	r3, [r7, #30]
 801895a:	7fbb      	ldrb	r3, [r7, #30]
 801895c:	2b02      	cmp	r3, #2
 801895e:	d9ed      	bls.n	801893c <dhcp_select+0x118>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REQUESTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8018960:	89b8      	ldrh	r0, [r7, #12]
 8018962:	693b      	ldr	r3, [r7, #16]
 8018964:	33f0      	adds	r3, #240	@ 0xf0
 8018966:	697a      	ldr	r2, [r7, #20]
 8018968:	4619      	mov	r1, r3
 801896a:	f001 fca5 	bl	801a2b8 <dhcp_option_trailer>

    /* send broadcast to any DHCP server */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801896e:	4b27      	ldr	r3, [pc, #156]	@ (8018a0c <dhcp_select+0x1e8>)
 8018970:	6818      	ldr	r0, [r3, #0]
 8018972:	4b27      	ldr	r3, [pc, #156]	@ (8018a10 <dhcp_select+0x1ec>)
 8018974:	9301      	str	r3, [sp, #4]
 8018976:	687b      	ldr	r3, [r7, #4]
 8018978:	9300      	str	r3, [sp, #0]
 801897a:	2343      	movs	r3, #67	@ 0x43
 801897c:	4a25      	ldr	r2, [pc, #148]	@ (8018a14 <dhcp_select+0x1f0>)
 801897e:	6979      	ldr	r1, [r7, #20]
 8018980:	f7ff fbb4 	bl	80180ec <udp_sendto_if_src>
 8018984:	4603      	mov	r3, r0
 8018986:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8018988:	6978      	ldr	r0, [r7, #20]
 801898a:	f7f8 fc29 	bl	80111e0 <pbuf_free>
 801898e:	e001      	b.n	8018994 <dhcp_select+0x170>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_select: REQUESTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_select: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8018990:	23ff      	movs	r3, #255	@ 0xff
 8018992:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8018994:	69bb      	ldr	r3, [r7, #24]
 8018996:	799b      	ldrb	r3, [r3, #6]
 8018998:	2bff      	cmp	r3, #255	@ 0xff
 801899a:	d005      	beq.n	80189a8 <dhcp_select+0x184>
    dhcp->tries++;
 801899c:	69bb      	ldr	r3, [r7, #24]
 801899e:	799b      	ldrb	r3, [r3, #6]
 80189a0:	3301      	adds	r3, #1
 80189a2:	b2da      	uxtb	r2, r3
 80189a4:	69bb      	ldr	r3, [r7, #24]
 80189a6:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 80189a8:	69bb      	ldr	r3, [r7, #24]
 80189aa:	799b      	ldrb	r3, [r3, #6]
 80189ac:	2b05      	cmp	r3, #5
 80189ae:	d80d      	bhi.n	80189cc <dhcp_select+0x1a8>
 80189b0:	69bb      	ldr	r3, [r7, #24]
 80189b2:	799b      	ldrb	r3, [r3, #6]
 80189b4:	461a      	mov	r2, r3
 80189b6:	2301      	movs	r3, #1
 80189b8:	4093      	lsls	r3, r2
 80189ba:	b29b      	uxth	r3, r3
 80189bc:	461a      	mov	r2, r3
 80189be:	0152      	lsls	r2, r2, #5
 80189c0:	1ad2      	subs	r2, r2, r3
 80189c2:	0092      	lsls	r2, r2, #2
 80189c4:	4413      	add	r3, r2
 80189c6:	00db      	lsls	r3, r3, #3
 80189c8:	b29b      	uxth	r3, r3
 80189ca:	e001      	b.n	80189d0 <dhcp_select+0x1ac>
 80189cc:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80189d0:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80189d2:	89fb      	ldrh	r3, [r7, #14]
 80189d4:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 80189d8:	4a0f      	ldr	r2, [pc, #60]	@ (8018a18 <dhcp_select+0x1f4>)
 80189da:	fb82 1203 	smull	r1, r2, r2, r3
 80189de:	1152      	asrs	r2, r2, #5
 80189e0:	17db      	asrs	r3, r3, #31
 80189e2:	1ad3      	subs	r3, r2, r3
 80189e4:	b29a      	uxth	r2, r3
 80189e6:	69bb      	ldr	r3, [r7, #24]
 80189e8:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_select(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 80189ea:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80189ee:	4618      	mov	r0, r3
 80189f0:	3720      	adds	r7, #32
 80189f2:	46bd      	mov	sp, r7
 80189f4:	bdb0      	pop	{r4, r5, r7, pc}
 80189f6:	bf00      	nop
 80189f8:	0802171c 	.word	0x0802171c
 80189fc:	080217c8 	.word	0x080217c8
 8018a00:	0802177c 	.word	0x0802177c
 8018a04:	080217e4 	.word	0x080217e4
 8018a08:	20000038 	.word	0x20000038
 8018a0c:	2000e498 	.word	0x2000e498
 8018a10:	08022314 	.word	0x08022314
 8018a14:	08022318 	.word	0x08022318
 8018a18:	10624dd3 	.word	0x10624dd3

08018a1c <dhcp_coarse_tmr>:
 * The DHCP timer that checks for lease renewal/rebind timeouts.
 * Must be called once a minute (see @ref DHCP_COARSE_TIMER_SECS).
 */
void
dhcp_coarse_tmr(void)
{
 8018a1c:	b580      	push	{r7, lr}
 8018a1e:	b082      	sub	sp, #8
 8018a20:	af00      	add	r7, sp, #0
  struct netif *netif;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_coarse_tmr()\n"));
  /* iterate through all network interfaces */
  NETIF_FOREACH(netif) {
 8018a22:	4b27      	ldr	r3, [pc, #156]	@ (8018ac0 <dhcp_coarse_tmr+0xa4>)
 8018a24:	681b      	ldr	r3, [r3, #0]
 8018a26:	607b      	str	r3, [r7, #4]
 8018a28:	e042      	b.n	8018ab0 <dhcp_coarse_tmr+0x94>
    /* only act on DHCP configured interfaces */
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8018a2a:	687b      	ldr	r3, [r7, #4]
 8018a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018a2e:	603b      	str	r3, [r7, #0]
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 8018a30:	683b      	ldr	r3, [r7, #0]
 8018a32:	2b00      	cmp	r3, #0
 8018a34:	d039      	beq.n	8018aaa <dhcp_coarse_tmr+0x8e>
 8018a36:	683b      	ldr	r3, [r7, #0]
 8018a38:	795b      	ldrb	r3, [r3, #5]
 8018a3a:	2b00      	cmp	r3, #0
 8018a3c:	d035      	beq.n	8018aaa <dhcp_coarse_tmr+0x8e>
      /* compare lease time to expire timeout */
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 8018a3e:	683b      	ldr	r3, [r7, #0]
 8018a40:	8a9b      	ldrh	r3, [r3, #20]
 8018a42:	2b00      	cmp	r3, #0
 8018a44:	d012      	beq.n	8018a6c <dhcp_coarse_tmr+0x50>
 8018a46:	683b      	ldr	r3, [r7, #0]
 8018a48:	8a5b      	ldrh	r3, [r3, #18]
 8018a4a:	3301      	adds	r3, #1
 8018a4c:	b29a      	uxth	r2, r3
 8018a4e:	683b      	ldr	r3, [r7, #0]
 8018a50:	825a      	strh	r2, [r3, #18]
 8018a52:	683b      	ldr	r3, [r7, #0]
 8018a54:	8a5a      	ldrh	r2, [r3, #18]
 8018a56:	683b      	ldr	r3, [r7, #0]
 8018a58:	8a9b      	ldrh	r3, [r3, #20]
 8018a5a:	429a      	cmp	r2, r3
 8018a5c:	d106      	bne.n	8018a6c <dhcp_coarse_tmr+0x50>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t0 timeout\n"));
        /* this clients' lease time has expired */
        dhcp_release_and_stop(netif);
 8018a5e:	6878      	ldr	r0, [r7, #4]
 8018a60:	f000 fe2e 	bl	80196c0 <dhcp_release_and_stop>
        dhcp_start(netif);
 8018a64:	6878      	ldr	r0, [r7, #4]
 8018a66:	f000 f96b 	bl	8018d40 <dhcp_start>
 8018a6a:	e01e      	b.n	8018aaa <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now? */
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 8018a6c:	683b      	ldr	r3, [r7, #0]
 8018a6e:	8a1b      	ldrh	r3, [r3, #16]
 8018a70:	2b00      	cmp	r3, #0
 8018a72:	d00b      	beq.n	8018a8c <dhcp_coarse_tmr+0x70>
 8018a74:	683b      	ldr	r3, [r7, #0]
 8018a76:	8a1b      	ldrh	r3, [r3, #16]
 8018a78:	1e5a      	subs	r2, r3, #1
 8018a7a:	b291      	uxth	r1, r2
 8018a7c:	683a      	ldr	r2, [r7, #0]
 8018a7e:	8211      	strh	r1, [r2, #16]
 8018a80:	2b01      	cmp	r3, #1
 8018a82:	d103      	bne.n	8018a8c <dhcp_coarse_tmr+0x70>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t2 timeout\n"));
        /* this clients' rebind timeout triggered */
        dhcp_t2_timeout(netif);
 8018a84:	6878      	ldr	r0, [r7, #4]
 8018a86:	f000 f8c7 	bl	8018c18 <dhcp_t2_timeout>
 8018a8a:	e00e      	b.n	8018aaa <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now */
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 8018a8c:	683b      	ldr	r3, [r7, #0]
 8018a8e:	89db      	ldrh	r3, [r3, #14]
 8018a90:	2b00      	cmp	r3, #0
 8018a92:	d00a      	beq.n	8018aaa <dhcp_coarse_tmr+0x8e>
 8018a94:	683b      	ldr	r3, [r7, #0]
 8018a96:	89db      	ldrh	r3, [r3, #14]
 8018a98:	1e5a      	subs	r2, r3, #1
 8018a9a:	b291      	uxth	r1, r2
 8018a9c:	683a      	ldr	r2, [r7, #0]
 8018a9e:	81d1      	strh	r1, [r2, #14]
 8018aa0:	2b01      	cmp	r3, #1
 8018aa2:	d102      	bne.n	8018aaa <dhcp_coarse_tmr+0x8e>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t1 timeout\n"));
        /* this clients' renewal timeout triggered */
        dhcp_t1_timeout(netif);
 8018aa4:	6878      	ldr	r0, [r7, #4]
 8018aa6:	f000 f888 	bl	8018bba <dhcp_t1_timeout>
  NETIF_FOREACH(netif) {
 8018aaa:	687b      	ldr	r3, [r7, #4]
 8018aac:	681b      	ldr	r3, [r3, #0]
 8018aae:	607b      	str	r3, [r7, #4]
 8018ab0:	687b      	ldr	r3, [r7, #4]
 8018ab2:	2b00      	cmp	r3, #0
 8018ab4:	d1b9      	bne.n	8018a2a <dhcp_coarse_tmr+0xe>
      }
    }
  }
}
 8018ab6:	bf00      	nop
 8018ab8:	bf00      	nop
 8018aba:	3708      	adds	r7, #8
 8018abc:	46bd      	mov	sp, r7
 8018abe:	bd80      	pop	{r7, pc}
 8018ac0:	2000e404 	.word	0x2000e404

08018ac4 <dhcp_fine_tmr>:
 * A DHCP server is expected to respond within a short period of time.
 * This timer checks whether an outstanding DHCP request is timed out.
 */
void
dhcp_fine_tmr(void)
{
 8018ac4:	b580      	push	{r7, lr}
 8018ac6:	b082      	sub	sp, #8
 8018ac8:	af00      	add	r7, sp, #0
  struct netif *netif;
  /* loop through netif's */
  NETIF_FOREACH(netif) {
 8018aca:	4b16      	ldr	r3, [pc, #88]	@ (8018b24 <dhcp_fine_tmr+0x60>)
 8018acc:	681b      	ldr	r3, [r3, #0]
 8018ace:	607b      	str	r3, [r7, #4]
 8018ad0:	e020      	b.n	8018b14 <dhcp_fine_tmr+0x50>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8018ad2:	687b      	ldr	r3, [r7, #4]
 8018ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018ad6:	603b      	str	r3, [r7, #0]
    /* only act on DHCP configured interfaces */
    if (dhcp != NULL) {
 8018ad8:	683b      	ldr	r3, [r7, #0]
 8018ada:	2b00      	cmp	r3, #0
 8018adc:	d017      	beq.n	8018b0e <dhcp_fine_tmr+0x4a>
      /* timer is active (non zero), and is about to trigger now */
      if (dhcp->request_timeout > 1) {
 8018ade:	683b      	ldr	r3, [r7, #0]
 8018ae0:	891b      	ldrh	r3, [r3, #8]
 8018ae2:	2b01      	cmp	r3, #1
 8018ae4:	d906      	bls.n	8018af4 <dhcp_fine_tmr+0x30>
        dhcp->request_timeout--;
 8018ae6:	683b      	ldr	r3, [r7, #0]
 8018ae8:	891b      	ldrh	r3, [r3, #8]
 8018aea:	3b01      	subs	r3, #1
 8018aec:	b29a      	uxth	r2, r3
 8018aee:	683b      	ldr	r3, [r7, #0]
 8018af0:	811a      	strh	r2, [r3, #8]
 8018af2:	e00c      	b.n	8018b0e <dhcp_fine_tmr+0x4a>
      } else if (dhcp->request_timeout == 1) {
 8018af4:	683b      	ldr	r3, [r7, #0]
 8018af6:	891b      	ldrh	r3, [r3, #8]
 8018af8:	2b01      	cmp	r3, #1
 8018afa:	d108      	bne.n	8018b0e <dhcp_fine_tmr+0x4a>
        dhcp->request_timeout--;
 8018afc:	683b      	ldr	r3, [r7, #0]
 8018afe:	891b      	ldrh	r3, [r3, #8]
 8018b00:	3b01      	subs	r3, #1
 8018b02:	b29a      	uxth	r2, r3
 8018b04:	683b      	ldr	r3, [r7, #0]
 8018b06:	811a      	strh	r2, [r3, #8]
        /* { dhcp->request_timeout == 0 } */
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_fine_tmr(): request timeout\n"));
        /* this client's request timeout triggered */
        dhcp_timeout(netif);
 8018b08:	6878      	ldr	r0, [r7, #4]
 8018b0a:	f000 f80d 	bl	8018b28 <dhcp_timeout>
  NETIF_FOREACH(netif) {
 8018b0e:	687b      	ldr	r3, [r7, #4]
 8018b10:	681b      	ldr	r3, [r3, #0]
 8018b12:	607b      	str	r3, [r7, #4]
 8018b14:	687b      	ldr	r3, [r7, #4]
 8018b16:	2b00      	cmp	r3, #0
 8018b18:	d1db      	bne.n	8018ad2 <dhcp_fine_tmr+0xe>
      }
    }
  }
}
 8018b1a:	bf00      	nop
 8018b1c:	bf00      	nop
 8018b1e:	3708      	adds	r7, #8
 8018b20:	46bd      	mov	sp, r7
 8018b22:	bd80      	pop	{r7, pc}
 8018b24:	2000e404 	.word	0x2000e404

08018b28 <dhcp_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_timeout(struct netif *netif)
{
 8018b28:	b580      	push	{r7, lr}
 8018b2a:	b084      	sub	sp, #16
 8018b2c:	af00      	add	r7, sp, #0
 8018b2e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018b30:	687b      	ldr	r3, [r7, #4]
 8018b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018b34:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout()\n"));
  /* back-off period has passed, or server selection timed out */
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 8018b36:	68fb      	ldr	r3, [r7, #12]
 8018b38:	795b      	ldrb	r3, [r3, #5]
 8018b3a:	2b0c      	cmp	r3, #12
 8018b3c:	d003      	beq.n	8018b46 <dhcp_timeout+0x1e>
 8018b3e:	68fb      	ldr	r3, [r7, #12]
 8018b40:	795b      	ldrb	r3, [r3, #5]
 8018b42:	2b06      	cmp	r3, #6
 8018b44:	d103      	bne.n	8018b4e <dhcp_timeout+0x26>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout(): restarting discovery\n"));
    dhcp_discover(netif);
 8018b46:	6878      	ldr	r0, [r7, #4]
 8018b48:	f000 fa56 	bl	8018ff8 <dhcp_discover>
      dhcp_reboot(netif);
    } else {
      dhcp_discover(netif);
    }
  }
}
 8018b4c:	e031      	b.n	8018bb2 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 8018b4e:	68fb      	ldr	r3, [r7, #12]
 8018b50:	795b      	ldrb	r3, [r3, #5]
 8018b52:	2b01      	cmp	r3, #1
 8018b54:	d10e      	bne.n	8018b74 <dhcp_timeout+0x4c>
    if (dhcp->tries <= 5) {
 8018b56:	68fb      	ldr	r3, [r7, #12]
 8018b58:	799b      	ldrb	r3, [r3, #6]
 8018b5a:	2b05      	cmp	r3, #5
 8018b5c:	d803      	bhi.n	8018b66 <dhcp_timeout+0x3e>
      dhcp_select(netif);
 8018b5e:	6878      	ldr	r0, [r7, #4]
 8018b60:	f7ff fe60 	bl	8018824 <dhcp_select>
}
 8018b64:	e025      	b.n	8018bb2 <dhcp_timeout+0x8a>
      dhcp_release_and_stop(netif);
 8018b66:	6878      	ldr	r0, [r7, #4]
 8018b68:	f000 fdaa 	bl	80196c0 <dhcp_release_and_stop>
      dhcp_start(netif);
 8018b6c:	6878      	ldr	r0, [r7, #4]
 8018b6e:	f000 f8e7 	bl	8018d40 <dhcp_start>
}
 8018b72:	e01e      	b.n	8018bb2 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 8018b74:	68fb      	ldr	r3, [r7, #12]
 8018b76:	795b      	ldrb	r3, [r3, #5]
 8018b78:	2b08      	cmp	r3, #8
 8018b7a:	d10b      	bne.n	8018b94 <dhcp_timeout+0x6c>
    if (dhcp->tries <= 1) {
 8018b7c:	68fb      	ldr	r3, [r7, #12]
 8018b7e:	799b      	ldrb	r3, [r3, #6]
 8018b80:	2b01      	cmp	r3, #1
 8018b82:	d803      	bhi.n	8018b8c <dhcp_timeout+0x64>
      dhcp_check(netif);
 8018b84:	6878      	ldr	r0, [r7, #4]
 8018b86:	f7ff fdf3 	bl	8018770 <dhcp_check>
}
 8018b8a:	e012      	b.n	8018bb2 <dhcp_timeout+0x8a>
      dhcp_bind(netif);
 8018b8c:	6878      	ldr	r0, [r7, #4]
 8018b8e:	f000 fad5 	bl	801913c <dhcp_bind>
}
 8018b92:	e00e      	b.n	8018bb2 <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 8018b94:	68fb      	ldr	r3, [r7, #12]
 8018b96:	795b      	ldrb	r3, [r3, #5]
 8018b98:	2b03      	cmp	r3, #3
 8018b9a:	d10a      	bne.n	8018bb2 <dhcp_timeout+0x8a>
    if (dhcp->tries < REBOOT_TRIES) {
 8018b9c:	68fb      	ldr	r3, [r7, #12]
 8018b9e:	799b      	ldrb	r3, [r3, #6]
 8018ba0:	2b01      	cmp	r3, #1
 8018ba2:	d803      	bhi.n	8018bac <dhcp_timeout+0x84>
      dhcp_reboot(netif);
 8018ba4:	6878      	ldr	r0, [r7, #4]
 8018ba6:	f000 fcd7 	bl	8019558 <dhcp_reboot>
}
 8018baa:	e002      	b.n	8018bb2 <dhcp_timeout+0x8a>
      dhcp_discover(netif);
 8018bac:	6878      	ldr	r0, [r7, #4]
 8018bae:	f000 fa23 	bl	8018ff8 <dhcp_discover>
}
 8018bb2:	bf00      	nop
 8018bb4:	3710      	adds	r7, #16
 8018bb6:	46bd      	mov	sp, r7
 8018bb8:	bd80      	pop	{r7, pc}

08018bba <dhcp_t1_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t1_timeout(struct netif *netif)
{
 8018bba:	b580      	push	{r7, lr}
 8018bbc:	b084      	sub	sp, #16
 8018bbe:	af00      	add	r7, sp, #0
 8018bc0:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018bc2:	687b      	ldr	r3, [r7, #4]
 8018bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018bc6:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_t1_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8018bc8:	68fb      	ldr	r3, [r7, #12]
 8018bca:	795b      	ldrb	r3, [r3, #5]
 8018bcc:	2b01      	cmp	r3, #1
 8018bce:	d007      	beq.n	8018be0 <dhcp_t1_timeout+0x26>
 8018bd0:	68fb      	ldr	r3, [r7, #12]
 8018bd2:	795b      	ldrb	r3, [r3, #5]
 8018bd4:	2b0a      	cmp	r3, #10
 8018bd6:	d003      	beq.n	8018be0 <dhcp_t1_timeout+0x26>
      (dhcp->state == DHCP_STATE_RENEWING)) {
 8018bd8:	68fb      	ldr	r3, [r7, #12]
 8018bda:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8018bdc:	2b05      	cmp	r3, #5
 8018bde:	d117      	bne.n	8018c10 <dhcp_t1_timeout+0x56>
     * eventually time-out if renew tries fail. */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t1_timeout(): must renew\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_RENEWING, not DHCP_STATE_BOUND */
    dhcp_renew(netif);
 8018be0:	6878      	ldr	r0, [r7, #4]
 8018be2:	f000 fb85 	bl	80192f0 <dhcp_renew>
    /* Calculate next timeout */
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8018be6:	68fb      	ldr	r3, [r7, #12]
 8018be8:	899b      	ldrh	r3, [r3, #12]
 8018bea:	461a      	mov	r2, r3
 8018bec:	68fb      	ldr	r3, [r7, #12]
 8018bee:	8a5b      	ldrh	r3, [r3, #18]
 8018bf0:	1ad3      	subs	r3, r2, r3
 8018bf2:	2b01      	cmp	r3, #1
 8018bf4:	dd0c      	ble.n	8018c10 <dhcp_t1_timeout+0x56>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 8018bf6:	68fb      	ldr	r3, [r7, #12]
 8018bf8:	899b      	ldrh	r3, [r3, #12]
 8018bfa:	461a      	mov	r2, r3
 8018bfc:	68fb      	ldr	r3, [r7, #12]
 8018bfe:	8a5b      	ldrh	r3, [r3, #18]
 8018c00:	1ad3      	subs	r3, r2, r3
 8018c02:	2b00      	cmp	r3, #0
 8018c04:	da00      	bge.n	8018c08 <dhcp_t1_timeout+0x4e>
 8018c06:	3301      	adds	r3, #1
 8018c08:	105b      	asrs	r3, r3, #1
 8018c0a:	b29a      	uxth	r2, r3
 8018c0c:	68fb      	ldr	r3, [r7, #12]
 8018c0e:	81da      	strh	r2, [r3, #14]
    }
  }
}
 8018c10:	bf00      	nop
 8018c12:	3710      	adds	r7, #16
 8018c14:	46bd      	mov	sp, r7
 8018c16:	bd80      	pop	{r7, pc}

08018c18 <dhcp_t2_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t2_timeout(struct netif *netif)
{
 8018c18:	b580      	push	{r7, lr}
 8018c1a:	b084      	sub	sp, #16
 8018c1c:	af00      	add	r7, sp, #0
 8018c1e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018c20:	687b      	ldr	r3, [r7, #4]
 8018c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018c24:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_t2_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8018c26:	68fb      	ldr	r3, [r7, #12]
 8018c28:	795b      	ldrb	r3, [r3, #5]
 8018c2a:	2b01      	cmp	r3, #1
 8018c2c:	d00b      	beq.n	8018c46 <dhcp_t2_timeout+0x2e>
 8018c2e:	68fb      	ldr	r3, [r7, #12]
 8018c30:	795b      	ldrb	r3, [r3, #5]
 8018c32:	2b0a      	cmp	r3, #10
 8018c34:	d007      	beq.n	8018c46 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 8018c36:	68fb      	ldr	r3, [r7, #12]
 8018c38:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8018c3a:	2b05      	cmp	r3, #5
 8018c3c:	d003      	beq.n	8018c46 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 8018c3e:	68fb      	ldr	r3, [r7, #12]
 8018c40:	795b      	ldrb	r3, [r3, #5]
 8018c42:	2b04      	cmp	r3, #4
 8018c44:	d117      	bne.n	8018c76 <dhcp_t2_timeout+0x5e>
    /* just retry to rebind */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t2_timeout(): must rebind\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_REBINDING, not DHCP_STATE_BOUND */
    dhcp_rebind(netif);
 8018c46:	6878      	ldr	r0, [r7, #4]
 8018c48:	f000 fbec 	bl	8019424 <dhcp_rebind>
    /* Calculate next timeout */
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8018c4c:	68fb      	ldr	r3, [r7, #12]
 8018c4e:	8a9b      	ldrh	r3, [r3, #20]
 8018c50:	461a      	mov	r2, r3
 8018c52:	68fb      	ldr	r3, [r7, #12]
 8018c54:	8a5b      	ldrh	r3, [r3, #18]
 8018c56:	1ad3      	subs	r3, r2, r3
 8018c58:	2b01      	cmp	r3, #1
 8018c5a:	dd0c      	ble.n	8018c76 <dhcp_t2_timeout+0x5e>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 8018c5c:	68fb      	ldr	r3, [r7, #12]
 8018c5e:	8a9b      	ldrh	r3, [r3, #20]
 8018c60:	461a      	mov	r2, r3
 8018c62:	68fb      	ldr	r3, [r7, #12]
 8018c64:	8a5b      	ldrh	r3, [r3, #18]
 8018c66:	1ad3      	subs	r3, r2, r3
 8018c68:	2b00      	cmp	r3, #0
 8018c6a:	da00      	bge.n	8018c6e <dhcp_t2_timeout+0x56>
 8018c6c:	3301      	adds	r3, #1
 8018c6e:	105b      	asrs	r3, r3, #1
 8018c70:	b29a      	uxth	r2, r3
 8018c72:	68fb      	ldr	r3, [r7, #12]
 8018c74:	821a      	strh	r2, [r3, #16]
    }
  }
}
 8018c76:	bf00      	nop
 8018c78:	3710      	adds	r7, #16
 8018c7a:	46bd      	mov	sp, r7
 8018c7c:	bd80      	pop	{r7, pc}
	...

08018c80 <dhcp_handle_ack>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
{
 8018c80:	b580      	push	{r7, lr}
 8018c82:	b084      	sub	sp, #16
 8018c84:	af00      	add	r7, sp, #0
 8018c86:	6078      	str	r0, [r7, #4]
 8018c88:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018c8a:	687b      	ldr	r3, [r7, #4]
 8018c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018c8e:	60fb      	str	r3, [r7, #12]
#if LWIP_DHCP_GET_NTP_SRV
  ip4_addr_t ntp_server_addrs[LWIP_DHCP_MAX_NTP_SERVERS];
#endif

  /* clear options we might not get from the ACK */
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 8018c90:	68fb      	ldr	r3, [r7, #12]
 8018c92:	2200      	movs	r2, #0
 8018c94:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 8018c96:	68fb      	ldr	r3, [r7, #12]
 8018c98:	2200      	movs	r2, #0
 8018c9a:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* lease time given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 8018c9c:	4b26      	ldr	r3, [pc, #152]	@ (8018d38 <dhcp_handle_ack+0xb8>)
 8018c9e:	78db      	ldrb	r3, [r3, #3]
 8018ca0:	2b00      	cmp	r3, #0
 8018ca2:	d003      	beq.n	8018cac <dhcp_handle_ack+0x2c>
    /* remember offered lease time */
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 8018ca4:	4b25      	ldr	r3, [pc, #148]	@ (8018d3c <dhcp_handle_ack+0xbc>)
 8018ca6:	68da      	ldr	r2, [r3, #12]
 8018ca8:	68fb      	ldr	r3, [r7, #12]
 8018caa:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 8018cac:	4b22      	ldr	r3, [pc, #136]	@ (8018d38 <dhcp_handle_ack+0xb8>)
 8018cae:	791b      	ldrb	r3, [r3, #4]
 8018cb0:	2b00      	cmp	r3, #0
 8018cb2:	d004      	beq.n	8018cbe <dhcp_handle_ack+0x3e>
    /* remember given renewal period */
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 8018cb4:	4b21      	ldr	r3, [pc, #132]	@ (8018d3c <dhcp_handle_ack+0xbc>)
 8018cb6:	691a      	ldr	r2, [r3, #16]
 8018cb8:	68fb      	ldr	r3, [r7, #12]
 8018cba:	62da      	str	r2, [r3, #44]	@ 0x2c
 8018cbc:	e004      	b.n	8018cc8 <dhcp_handle_ack+0x48>
  } else {
    /* calculate safe periods for renewal */
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 8018cbe:	68fb      	ldr	r3, [r7, #12]
 8018cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018cc2:	085a      	lsrs	r2, r3, #1
 8018cc4:	68fb      	ldr	r3, [r7, #12]
 8018cc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 8018cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8018d38 <dhcp_handle_ack+0xb8>)
 8018cca:	795b      	ldrb	r3, [r3, #5]
 8018ccc:	2b00      	cmp	r3, #0
 8018cce:	d004      	beq.n	8018cda <dhcp_handle_ack+0x5a>
    /* remember given rebind period */
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 8018cd0:	4b1a      	ldr	r3, [pc, #104]	@ (8018d3c <dhcp_handle_ack+0xbc>)
 8018cd2:	695a      	ldr	r2, [r3, #20]
 8018cd4:	68fb      	ldr	r3, [r7, #12]
 8018cd6:	631a      	str	r2, [r3, #48]	@ 0x30
 8018cd8:	e007      	b.n	8018cea <dhcp_handle_ack+0x6a>
  } else {
    /* calculate safe periods for rebinding (offered_t0_lease * 0.875 -> 87.5%)*/
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 8018cda:	68fb      	ldr	r3, [r7, #12]
 8018cdc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8018cde:	4613      	mov	r3, r2
 8018ce0:	00db      	lsls	r3, r3, #3
 8018ce2:	1a9b      	subs	r3, r3, r2
 8018ce4:	08da      	lsrs	r2, r3, #3
 8018ce6:	68fb      	ldr	r3, [r7, #12]
 8018ce8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* (y)our internet address */
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8018cea:	683b      	ldr	r3, [r7, #0]
 8018cec:	691a      	ldr	r2, [r3, #16]
 8018cee:	68fb      	ldr	r3, [r7, #12]
 8018cf0:	61da      	str	r2, [r3, #28]
     boot file name copied in dhcp_parse_reply if not overloaded */
  ip4_addr_copy(dhcp->offered_si_addr, msg_in->siaddr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* subnet mask given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 8018cf2:	4b11      	ldr	r3, [pc, #68]	@ (8018d38 <dhcp_handle_ack+0xb8>)
 8018cf4:	799b      	ldrb	r3, [r3, #6]
 8018cf6:	2b00      	cmp	r3, #0
 8018cf8:	d00b      	beq.n	8018d12 <dhcp_handle_ack+0x92>
    /* remember given subnet mask */
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 8018cfa:	4b10      	ldr	r3, [pc, #64]	@ (8018d3c <dhcp_handle_ack+0xbc>)
 8018cfc:	699b      	ldr	r3, [r3, #24]
 8018cfe:	4618      	mov	r0, r3
 8018d00:	f7f6 fe20 	bl	800f944 <lwip_htonl>
 8018d04:	4602      	mov	r2, r0
 8018d06:	68fb      	ldr	r3, [r7, #12]
 8018d08:	621a      	str	r2, [r3, #32]
    dhcp->subnet_mask_given = 1;
 8018d0a:	68fb      	ldr	r3, [r7, #12]
 8018d0c:	2201      	movs	r2, #1
 8018d0e:	71da      	strb	r2, [r3, #7]
 8018d10:	e002      	b.n	8018d18 <dhcp_handle_ack+0x98>
  } else {
    dhcp->subnet_mask_given = 0;
 8018d12:	68fb      	ldr	r3, [r7, #12]
 8018d14:	2200      	movs	r2, #0
 8018d16:	71da      	strb	r2, [r3, #7]
  }

  /* gateway router */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 8018d18:	4b07      	ldr	r3, [pc, #28]	@ (8018d38 <dhcp_handle_ack+0xb8>)
 8018d1a:	79db      	ldrb	r3, [r3, #7]
 8018d1c:	2b00      	cmp	r3, #0
 8018d1e:	d007      	beq.n	8018d30 <dhcp_handle_ack+0xb0>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 8018d20:	4b06      	ldr	r3, [pc, #24]	@ (8018d3c <dhcp_handle_ack+0xbc>)
 8018d22:	69db      	ldr	r3, [r3, #28]
 8018d24:	4618      	mov	r0, r3
 8018d26:	f7f6 fe0d 	bl	800f944 <lwip_htonl>
 8018d2a:	4602      	mov	r2, r0
 8018d2c:	68fb      	ldr	r3, [r7, #12]
 8018d2e:	625a      	str	r2, [r3, #36]	@ 0x24
    ip_addr_t dns_addr;
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
    dns_setserver(n, &dns_addr);
  }
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
}
 8018d30:	bf00      	nop
 8018d32:	3710      	adds	r7, #16
 8018d34:	46bd      	mov	sp, r7
 8018d36:	bd80      	pop	{r7, pc}
 8018d38:	2000e490 	.word	0x2000e490
 8018d3c:	2000e470 	.word	0x2000e470

08018d40 <dhcp_start>:
 * - ERR_OK - No error
 * - ERR_MEM - Out of memory
 */
err_t
dhcp_start(struct netif *netif)
{
 8018d40:	b580      	push	{r7, lr}
 8018d42:	b084      	sub	sp, #16
 8018d44:	af00      	add	r7, sp, #0
 8018d46:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp;
  err_t result;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 8018d48:	687b      	ldr	r3, [r7, #4]
 8018d4a:	2b00      	cmp	r3, #0
 8018d4c:	d109      	bne.n	8018d62 <dhcp_start+0x22>
 8018d4e:	4b37      	ldr	r3, [pc, #220]	@ (8018e2c <dhcp_start+0xec>)
 8018d50:	f240 22e7 	movw	r2, #743	@ 0x2e7
 8018d54:	4936      	ldr	r1, [pc, #216]	@ (8018e30 <dhcp_start+0xf0>)
 8018d56:	4837      	ldr	r0, [pc, #220]	@ (8018e34 <dhcp_start+0xf4>)
 8018d58:	f004 f98a 	bl	801d070 <iprintf>
 8018d5c:	f06f 030f 	mvn.w	r3, #15
 8018d60:	e060      	b.n	8018e24 <dhcp_start+0xe4>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 8018d62:	687b      	ldr	r3, [r7, #4]
 8018d64:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8018d68:	f003 0301 	and.w	r3, r3, #1
 8018d6c:	2b00      	cmp	r3, #0
 8018d6e:	d109      	bne.n	8018d84 <dhcp_start+0x44>
 8018d70:	4b2e      	ldr	r3, [pc, #184]	@ (8018e2c <dhcp_start+0xec>)
 8018d72:	f44f 723a 	mov.w	r2, #744	@ 0x2e8
 8018d76:	4930      	ldr	r1, [pc, #192]	@ (8018e38 <dhcp_start+0xf8>)
 8018d78:	482e      	ldr	r0, [pc, #184]	@ (8018e34 <dhcp_start+0xf4>)
 8018d7a:	f004 f979 	bl	801d070 <iprintf>
 8018d7e:	f06f 030f 	mvn.w	r3, #15
 8018d82:	e04f      	b.n	8018e24 <dhcp_start+0xe4>
  dhcp = netif_dhcp_data(netif);
 8018d84:	687b      	ldr	r3, [r7, #4]
 8018d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018d88:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* check MTU of the netif */
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 8018d8a:	687b      	ldr	r3, [r7, #4]
 8018d8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018d8e:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 8018d92:	d202      	bcs.n	8018d9a <dhcp_start+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): Cannot use this netif with DHCP: MTU is too small\n"));
    return ERR_MEM;
 8018d94:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018d98:	e044      	b.n	8018e24 <dhcp_start+0xe4>
  }

  /* no DHCP client attached yet? */
  if (dhcp == NULL) {
 8018d9a:	68fb      	ldr	r3, [r7, #12]
 8018d9c:	2b00      	cmp	r3, #0
 8018d9e:	d10d      	bne.n	8018dbc <dhcp_start+0x7c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): mallocing new DHCP client\n"));
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 8018da0:	2034      	movs	r0, #52	@ 0x34
 8018da2:	f7f7 f8e9 	bl	800ff78 <mem_malloc>
 8018da6:	60f8      	str	r0, [r7, #12]
    if (dhcp == NULL) {
 8018da8:	68fb      	ldr	r3, [r7, #12]
 8018daa:	2b00      	cmp	r3, #0
 8018dac:	d102      	bne.n	8018db4 <dhcp_start+0x74>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): could not allocate dhcp\n"));
      return ERR_MEM;
 8018dae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018db2:	e037      	b.n	8018e24 <dhcp_start+0xe4>
    }

    /* store this dhcp client in the netif */
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 8018db4:	687b      	ldr	r3, [r7, #4]
 8018db6:	68fa      	ldr	r2, [r7, #12]
 8018db8:	625a      	str	r2, [r3, #36]	@ 0x24
 8018dba:	e005      	b.n	8018dc8 <dhcp_start+0x88>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
    /* already has DHCP client attached */
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(): restarting DHCP configuration\n"));

    if (dhcp->pcb_allocated != 0) {
 8018dbc:	68fb      	ldr	r3, [r7, #12]
 8018dbe:	791b      	ldrb	r3, [r3, #4]
 8018dc0:	2b00      	cmp	r3, #0
 8018dc2:	d001      	beq.n	8018dc8 <dhcp_start+0x88>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 8018dc4:	f7ff fc90 	bl	80186e8 <dhcp_dec_pcb_refcount>
    }
    /* dhcp is cleared below, no need to reset flag*/
  }

  /* clear data structure */
  memset(dhcp, 0, sizeof(struct dhcp));
 8018dc8:	2234      	movs	r2, #52	@ 0x34
 8018dca:	2100      	movs	r1, #0
 8018dcc:	68f8      	ldr	r0, [r7, #12]
 8018dce:	f004 f98b 	bl	801d0e8 <memset>
  /* dhcp_set_state(&dhcp, DHCP_STATE_OFF); */

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): starting DHCP configuration\n"));

  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 8018dd2:	f7ff fc37 	bl	8018644 <dhcp_inc_pcb_refcount>
 8018dd6:	4603      	mov	r3, r0
 8018dd8:	2b00      	cmp	r3, #0
 8018dda:	d002      	beq.n	8018de2 <dhcp_start+0xa2>
    return ERR_MEM;
 8018ddc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018de0:	e020      	b.n	8018e24 <dhcp_start+0xe4>
  }
  dhcp->pcb_allocated = 1;
 8018de2:	68fb      	ldr	r3, [r7, #12]
 8018de4:	2201      	movs	r2, #1
 8018de6:	711a      	strb	r2, [r3, #4]

  if (!netif_is_link_up(netif)) {
 8018de8:	687b      	ldr	r3, [r7, #4]
 8018dea:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8018dee:	f003 0304 	and.w	r3, r3, #4
 8018df2:	2b00      	cmp	r3, #0
 8018df4:	d105      	bne.n	8018e02 <dhcp_start+0xc2>
    /* set state INIT and wait for dhcp_network_changed() to call dhcp_discover() */
    dhcp_set_state(dhcp, DHCP_STATE_INIT);
 8018df6:	2102      	movs	r1, #2
 8018df8:	68f8      	ldr	r0, [r7, #12]
 8018dfa:	f000 fcfb 	bl	80197f4 <dhcp_set_state>
    return ERR_OK;
 8018dfe:	2300      	movs	r3, #0
 8018e00:	e010      	b.n	8018e24 <dhcp_start+0xe4>
  }

  /* (re)start the DHCP negotiation */
  result = dhcp_discover(netif);
 8018e02:	6878      	ldr	r0, [r7, #4]
 8018e04:	f000 f8f8 	bl	8018ff8 <dhcp_discover>
 8018e08:	4603      	mov	r3, r0
 8018e0a:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
 8018e0c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8018e10:	2b00      	cmp	r3, #0
 8018e12:	d005      	beq.n	8018e20 <dhcp_start+0xe0>
    /* free resources allocated above */
    dhcp_release_and_stop(netif);
 8018e14:	6878      	ldr	r0, [r7, #4]
 8018e16:	f000 fc53 	bl	80196c0 <dhcp_release_and_stop>
    return ERR_MEM;
 8018e1a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018e1e:	e001      	b.n	8018e24 <dhcp_start+0xe4>
  }
  return result;
 8018e20:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8018e24:	4618      	mov	r0, r3
 8018e26:	3710      	adds	r7, #16
 8018e28:	46bd      	mov	sp, r7
 8018e2a:	bd80      	pop	{r7, pc}
 8018e2c:	0802171c 	.word	0x0802171c
 8018e30:	08021800 	.word	0x08021800
 8018e34:	0802177c 	.word	0x0802177c
 8018e38:	08021844 	.word	0x08021844

08018e3c <dhcp_network_changed>:
 * This enters the REBOOTING state to verify that the currently bound
 * address is still valid.
 */
void
dhcp_network_changed(struct netif *netif)
{
 8018e3c:	b580      	push	{r7, lr}
 8018e3e:	b084      	sub	sp, #16
 8018e40:	af00      	add	r7, sp, #0
 8018e42:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018e44:	687b      	ldr	r3, [r7, #4]
 8018e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018e48:	60fb      	str	r3, [r7, #12]

  if (!dhcp) {
 8018e4a:	68fb      	ldr	r3, [r7, #12]
 8018e4c:	2b00      	cmp	r3, #0
 8018e4e:	d025      	beq.n	8018e9c <dhcp_network_changed+0x60>
    return;
  }
  switch (dhcp->state) {
 8018e50:	68fb      	ldr	r3, [r7, #12]
 8018e52:	795b      	ldrb	r3, [r3, #5]
 8018e54:	2b0a      	cmp	r3, #10
 8018e56:	d008      	beq.n	8018e6a <dhcp_network_changed+0x2e>
 8018e58:	2b0a      	cmp	r3, #10
 8018e5a:	dc0d      	bgt.n	8018e78 <dhcp_network_changed+0x3c>
 8018e5c:	2b00      	cmp	r3, #0
 8018e5e:	d01f      	beq.n	8018ea0 <dhcp_network_changed+0x64>
 8018e60:	2b00      	cmp	r3, #0
 8018e62:	db09      	blt.n	8018e78 <dhcp_network_changed+0x3c>
 8018e64:	3b03      	subs	r3, #3
 8018e66:	2b02      	cmp	r3, #2
 8018e68:	d806      	bhi.n	8018e78 <dhcp_network_changed+0x3c>
    case DHCP_STATE_REBINDING:
    case DHCP_STATE_RENEWING:
    case DHCP_STATE_BOUND:
    case DHCP_STATE_REBOOTING:
      dhcp->tries = 0;
 8018e6a:	68fb      	ldr	r3, [r7, #12]
 8018e6c:	2200      	movs	r2, #0
 8018e6e:	719a      	strb	r2, [r3, #6]
      dhcp_reboot(netif);
 8018e70:	6878      	ldr	r0, [r7, #4]
 8018e72:	f000 fb71 	bl	8019558 <dhcp_reboot>
      break;
 8018e76:	e014      	b.n	8018ea2 <dhcp_network_changed+0x66>
    case DHCP_STATE_OFF:
      /* stay off */
      break;
    default:
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 8018e78:	68fb      	ldr	r3, [r7, #12]
 8018e7a:	795b      	ldrb	r3, [r3, #5]
 8018e7c:	2b0c      	cmp	r3, #12
 8018e7e:	d906      	bls.n	8018e8e <dhcp_network_changed+0x52>
 8018e80:	4b09      	ldr	r3, [pc, #36]	@ (8018ea8 <dhcp_network_changed+0x6c>)
 8018e82:	f240 326d 	movw	r2, #877	@ 0x36d
 8018e86:	4909      	ldr	r1, [pc, #36]	@ (8018eac <dhcp_network_changed+0x70>)
 8018e88:	4809      	ldr	r0, [pc, #36]	@ (8018eb0 <dhcp_network_changed+0x74>)
 8018e8a:	f004 f8f1 	bl	801d070 <iprintf>
        autoip_stop(netif);
        dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
      }
#endif /* LWIP_DHCP_AUTOIP_COOP */
      /* ensure we start with short timeouts, even if already discovering */
      dhcp->tries = 0;
 8018e8e:	68fb      	ldr	r3, [r7, #12]
 8018e90:	2200      	movs	r2, #0
 8018e92:	719a      	strb	r2, [r3, #6]
      dhcp_discover(netif);
 8018e94:	6878      	ldr	r0, [r7, #4]
 8018e96:	f000 f8af 	bl	8018ff8 <dhcp_discover>
      break;
 8018e9a:	e002      	b.n	8018ea2 <dhcp_network_changed+0x66>
    return;
 8018e9c:	bf00      	nop
 8018e9e:	e000      	b.n	8018ea2 <dhcp_network_changed+0x66>
      break;
 8018ea0:	bf00      	nop
  }
}
 8018ea2:	3710      	adds	r7, #16
 8018ea4:	46bd      	mov	sp, r7
 8018ea6:	bd80      	pop	{r7, pc}
 8018ea8:	0802171c 	.word	0x0802171c
 8018eac:	08021868 	.word	0x08021868
 8018eb0:	0802177c 	.word	0x0802177c

08018eb4 <dhcp_arp_reply>:
 * @param netif the network interface on which the reply was received
 * @param addr The IP address we received a reply from
 */
void
dhcp_arp_reply(struct netif *netif, const ip4_addr_t *addr)
{
 8018eb4:	b580      	push	{r7, lr}
 8018eb6:	b084      	sub	sp, #16
 8018eb8:	af00      	add	r7, sp, #0
 8018eba:	6078      	str	r0, [r7, #4]
 8018ebc:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8018ebe:	687b      	ldr	r3, [r7, #4]
 8018ec0:	2b00      	cmp	r3, #0
 8018ec2:	d107      	bne.n	8018ed4 <dhcp_arp_reply+0x20>
 8018ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8018f00 <dhcp_arp_reply+0x4c>)
 8018ec6:	f240 328b 	movw	r2, #907	@ 0x38b
 8018eca:	490e      	ldr	r1, [pc, #56]	@ (8018f04 <dhcp_arp_reply+0x50>)
 8018ecc:	480e      	ldr	r0, [pc, #56]	@ (8018f08 <dhcp_arp_reply+0x54>)
 8018ece:	f004 f8cf 	bl	801d070 <iprintf>
 8018ed2:	e012      	b.n	8018efa <dhcp_arp_reply+0x46>
  dhcp = netif_dhcp_data(netif);
 8018ed4:	687b      	ldr	r3, [r7, #4]
 8018ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018ed8:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_arp_reply()\n"));
  /* is a DHCP client doing an ARP check? */
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 8018eda:	68fb      	ldr	r3, [r7, #12]
 8018edc:	2b00      	cmp	r3, #0
 8018ede:	d00c      	beq.n	8018efa <dhcp_arp_reply+0x46>
 8018ee0:	68fb      	ldr	r3, [r7, #12]
 8018ee2:	795b      	ldrb	r3, [r3, #5]
 8018ee4:	2b08      	cmp	r3, #8
 8018ee6:	d108      	bne.n	8018efa <dhcp_arp_reply+0x46>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_arp_reply(): CHECKING, arp reply for 0x%08"X32_F"\n",
                ip4_addr_get_u32(addr)));
    /* did a host respond with the address we
       were offered by the DHCP server? */
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 8018ee8:	683b      	ldr	r3, [r7, #0]
 8018eea:	681a      	ldr	r2, [r3, #0]
 8018eec:	68fb      	ldr	r3, [r7, #12]
 8018eee:	69db      	ldr	r3, [r3, #28]
 8018ef0:	429a      	cmp	r2, r3
 8018ef2:	d102      	bne.n	8018efa <dhcp_arp_reply+0x46>
      /* we will not accept the offered address */
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE | LWIP_DBG_LEVEL_WARNING,
                  ("dhcp_arp_reply(): arp reply matched with offered address, declining\n"));
      dhcp_decline(netif);
 8018ef4:	6878      	ldr	r0, [r7, #4]
 8018ef6:	f000 f809 	bl	8018f0c <dhcp_decline>
    }
  }
}
 8018efa:	3710      	adds	r7, #16
 8018efc:	46bd      	mov	sp, r7
 8018efe:	bd80      	pop	{r7, pc}
 8018f00:	0802171c 	.word	0x0802171c
 8018f04:	08021800 	.word	0x08021800
 8018f08:	0802177c 	.word	0x0802177c

08018f0c <dhcp_decline>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_decline(struct netif *netif)
{
 8018f0c:	b5b0      	push	{r4, r5, r7, lr}
 8018f0e:	b08a      	sub	sp, #40	@ 0x28
 8018f10:	af02      	add	r7, sp, #8
 8018f12:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8018f14:	687b      	ldr	r3, [r7, #4]
 8018f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018f18:	61bb      	str	r3, [r7, #24]
  u16_t msecs;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 8018f1a:	210c      	movs	r1, #12
 8018f1c:	69b8      	ldr	r0, [r7, #24]
 8018f1e:	f000 fc69 	bl	80197f4 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 8018f22:	f107 030c 	add.w	r3, r7, #12
 8018f26:	2204      	movs	r2, #4
 8018f28:	69b9      	ldr	r1, [r7, #24]
 8018f2a:	6878      	ldr	r0, [r7, #4]
 8018f2c:	f001 f8ee 	bl	801a10c <dhcp_create_msg>
 8018f30:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8018f32:	697b      	ldr	r3, [r7, #20]
 8018f34:	2b00      	cmp	r3, #0
 8018f36:	d035      	beq.n	8018fa4 <dhcp_decline+0x98>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8018f38:	697b      	ldr	r3, [r7, #20]
 8018f3a:	685b      	ldr	r3, [r3, #4]
 8018f3c:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8018f3e:	89b8      	ldrh	r0, [r7, #12]
 8018f40:	693b      	ldr	r3, [r7, #16]
 8018f42:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8018f46:	2304      	movs	r3, #4
 8018f48:	2232      	movs	r2, #50	@ 0x32
 8018f4a:	f000 fc6d 	bl	8019828 <dhcp_option>
 8018f4e:	4603      	mov	r3, r0
 8018f50:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8018f52:	89bc      	ldrh	r4, [r7, #12]
 8018f54:	693b      	ldr	r3, [r7, #16]
 8018f56:	f103 05f0 	add.w	r5, r3, #240	@ 0xf0
 8018f5a:	69bb      	ldr	r3, [r7, #24]
 8018f5c:	69db      	ldr	r3, [r3, #28]
 8018f5e:	4618      	mov	r0, r3
 8018f60:	f7f6 fcf0 	bl	800f944 <lwip_htonl>
 8018f64:	4603      	mov	r3, r0
 8018f66:	461a      	mov	r2, r3
 8018f68:	4629      	mov	r1, r5
 8018f6a:	4620      	mov	r0, r4
 8018f6c:	f000 fce8 	bl	8019940 <dhcp_option_long>
 8018f70:	4603      	mov	r3, r0
 8018f72:	81bb      	strh	r3, [r7, #12]

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_BACKING_OFF, msg_out, DHCP_DECLINE, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8018f74:	89b8      	ldrh	r0, [r7, #12]
 8018f76:	693b      	ldr	r3, [r7, #16]
 8018f78:	33f0      	adds	r3, #240	@ 0xf0
 8018f7a:	697a      	ldr	r2, [r7, #20]
 8018f7c:	4619      	mov	r1, r3
 8018f7e:	f001 f99b 	bl	801a2b8 <dhcp_option_trailer>

    /* per section 4.4.4, broadcast DECLINE messages */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8018f82:	4b19      	ldr	r3, [pc, #100]	@ (8018fe8 <dhcp_decline+0xdc>)
 8018f84:	6818      	ldr	r0, [r3, #0]
 8018f86:	4b19      	ldr	r3, [pc, #100]	@ (8018fec <dhcp_decline+0xe0>)
 8018f88:	9301      	str	r3, [sp, #4]
 8018f8a:	687b      	ldr	r3, [r7, #4]
 8018f8c:	9300      	str	r3, [sp, #0]
 8018f8e:	2343      	movs	r3, #67	@ 0x43
 8018f90:	4a17      	ldr	r2, [pc, #92]	@ (8018ff0 <dhcp_decline+0xe4>)
 8018f92:	6979      	ldr	r1, [r7, #20]
 8018f94:	f7ff f8aa 	bl	80180ec <udp_sendto_if_src>
 8018f98:	4603      	mov	r3, r0
 8018f9a:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8018f9c:	6978      	ldr	r0, [r7, #20]
 8018f9e:	f7f8 f91f 	bl	80111e0 <pbuf_free>
 8018fa2:	e001      	b.n	8018fa8 <dhcp_decline+0x9c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_decline: BACKING OFF\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_decline: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8018fa4:	23ff      	movs	r3, #255	@ 0xff
 8018fa6:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8018fa8:	69bb      	ldr	r3, [r7, #24]
 8018faa:	799b      	ldrb	r3, [r3, #6]
 8018fac:	2bff      	cmp	r3, #255	@ 0xff
 8018fae:	d005      	beq.n	8018fbc <dhcp_decline+0xb0>
    dhcp->tries++;
 8018fb0:	69bb      	ldr	r3, [r7, #24]
 8018fb2:	799b      	ldrb	r3, [r3, #6]
 8018fb4:	3301      	adds	r3, #1
 8018fb6:	b2da      	uxtb	r2, r3
 8018fb8:	69bb      	ldr	r3, [r7, #24]
 8018fba:	719a      	strb	r2, [r3, #6]
  }
  msecs = 10 * 1000;
 8018fbc:	f242 7310 	movw	r3, #10000	@ 0x2710
 8018fc0:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8018fc2:	89fb      	ldrh	r3, [r7, #14]
 8018fc4:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 8018fc8:	4a0a      	ldr	r2, [pc, #40]	@ (8018ff4 <dhcp_decline+0xe8>)
 8018fca:	fb82 1203 	smull	r1, r2, r2, r3
 8018fce:	1152      	asrs	r2, r2, #5
 8018fd0:	17db      	asrs	r3, r3, #31
 8018fd2:	1ad3      	subs	r3, r2, r3
 8018fd4:	b29a      	uxth	r2, r3
 8018fd6:	69bb      	ldr	r3, [r7, #24]
 8018fd8:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8018fda:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8018fde:	4618      	mov	r0, r3
 8018fe0:	3720      	adds	r7, #32
 8018fe2:	46bd      	mov	sp, r7
 8018fe4:	bdb0      	pop	{r4, r5, r7, pc}
 8018fe6:	bf00      	nop
 8018fe8:	2000e498 	.word	0x2000e498
 8018fec:	08022314 	.word	0x08022314
 8018ff0:	08022318 	.word	0x08022318
 8018ff4:	10624dd3 	.word	0x10624dd3

08018ff8 <dhcp_discover>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_discover(struct netif *netif)
{
 8018ff8:	b580      	push	{r7, lr}
 8018ffa:	b08a      	sub	sp, #40	@ 0x28
 8018ffc:	af02      	add	r7, sp, #8
 8018ffe:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8019000:	687b      	ldr	r3, [r7, #4]
 8019002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019004:	61bb      	str	r3, [r7, #24]
  err_t result = ERR_OK;
 8019006:	2300      	movs	r3, #0
 8019008:	75fb      	strb	r3, [r7, #23]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover()\n"));

  ip4_addr_set_any(&dhcp->offered_ip_addr);
 801900a:	69bb      	ldr	r3, [r7, #24]
 801900c:	2200      	movs	r2, #0
 801900e:	61da      	str	r2, [r3, #28]
  dhcp_set_state(dhcp, DHCP_STATE_SELECTING);
 8019010:	2106      	movs	r1, #6
 8019012:	69b8      	ldr	r0, [r7, #24]
 8019014:	f000 fbee 	bl	80197f4 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 8019018:	f107 0308 	add.w	r3, r7, #8
 801901c:	2201      	movs	r2, #1
 801901e:	69b9      	ldr	r1, [r7, #24]
 8019020:	6878      	ldr	r0, [r7, #4]
 8019022:	f001 f873 	bl	801a10c <dhcp_create_msg>
 8019026:	6138      	str	r0, [r7, #16]
  if (p_out != NULL) {
 8019028:	693b      	ldr	r3, [r7, #16]
 801902a:	2b00      	cmp	r3, #0
 801902c:	d04b      	beq.n	80190c6 <dhcp_discover+0xce>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801902e:	693b      	ldr	r3, [r7, #16]
 8019030:	685b      	ldr	r3, [r3, #4]
 8019032:	60fb      	str	r3, [r7, #12]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: making request\n"));

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8019034:	8938      	ldrh	r0, [r7, #8]
 8019036:	68fb      	ldr	r3, [r7, #12]
 8019038:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801903c:	2302      	movs	r3, #2
 801903e:	2239      	movs	r2, #57	@ 0x39
 8019040:	f000 fbf2 	bl	8019828 <dhcp_option>
 8019044:	4603      	mov	r3, r0
 8019046:	813b      	strh	r3, [r7, #8]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8019048:	8938      	ldrh	r0, [r7, #8]
 801904a:	68fb      	ldr	r3, [r7, #12]
 801904c:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019050:	687b      	ldr	r3, [r7, #4]
 8019052:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8019054:	461a      	mov	r2, r3
 8019056:	f000 fc41 	bl	80198dc <dhcp_option_short>
 801905a:	4603      	mov	r3, r0
 801905c:	813b      	strh	r3, [r7, #8]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801905e:	8938      	ldrh	r0, [r7, #8]
 8019060:	68fb      	ldr	r3, [r7, #12]
 8019062:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019066:	2303      	movs	r3, #3
 8019068:	2237      	movs	r2, #55	@ 0x37
 801906a:	f000 fbdd 	bl	8019828 <dhcp_option>
 801906e:	4603      	mov	r3, r0
 8019070:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8019072:	2300      	movs	r3, #0
 8019074:	77fb      	strb	r3, [r7, #31]
 8019076:	e00e      	b.n	8019096 <dhcp_discover+0x9e>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8019078:	8938      	ldrh	r0, [r7, #8]
 801907a:	68fb      	ldr	r3, [r7, #12]
 801907c:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019080:	7ffb      	ldrb	r3, [r7, #31]
 8019082:	4a29      	ldr	r2, [pc, #164]	@ (8019128 <dhcp_discover+0x130>)
 8019084:	5cd3      	ldrb	r3, [r2, r3]
 8019086:	461a      	mov	r2, r3
 8019088:	f000 fc02 	bl	8019890 <dhcp_option_byte>
 801908c:	4603      	mov	r3, r0
 801908e:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8019090:	7ffb      	ldrb	r3, [r7, #31]
 8019092:	3301      	adds	r3, #1
 8019094:	77fb      	strb	r3, [r7, #31]
 8019096:	7ffb      	ldrb	r3, [r7, #31]
 8019098:	2b02      	cmp	r3, #2
 801909a:	d9ed      	bls.n	8019078 <dhcp_discover+0x80>
    }
    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_SELECTING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801909c:	8938      	ldrh	r0, [r7, #8]
 801909e:	68fb      	ldr	r3, [r7, #12]
 80190a0:	33f0      	adds	r3, #240	@ 0xf0
 80190a2:	693a      	ldr	r2, [r7, #16]
 80190a4:	4619      	mov	r1, r3
 80190a6:	f001 f907 	bl	801a2b8 <dhcp_option_trailer>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: sendto(DISCOVER, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER)\n"));
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 80190aa:	4b20      	ldr	r3, [pc, #128]	@ (801912c <dhcp_discover+0x134>)
 80190ac:	6818      	ldr	r0, [r3, #0]
 80190ae:	4b20      	ldr	r3, [pc, #128]	@ (8019130 <dhcp_discover+0x138>)
 80190b0:	9301      	str	r3, [sp, #4]
 80190b2:	687b      	ldr	r3, [r7, #4]
 80190b4:	9300      	str	r3, [sp, #0]
 80190b6:	2343      	movs	r3, #67	@ 0x43
 80190b8:	4a1e      	ldr	r2, [pc, #120]	@ (8019134 <dhcp_discover+0x13c>)
 80190ba:	6939      	ldr	r1, [r7, #16]
 80190bc:	f7ff f816 	bl	80180ec <udp_sendto_if_src>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: deleting()ing\n"));
    pbuf_free(p_out);
 80190c0:	6938      	ldr	r0, [r7, #16]
 80190c2:	f7f8 f88d 	bl	80111e0 <pbuf_free>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover: SELECTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_discover: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 80190c6:	69bb      	ldr	r3, [r7, #24]
 80190c8:	799b      	ldrb	r3, [r3, #6]
 80190ca:	2bff      	cmp	r3, #255	@ 0xff
 80190cc:	d005      	beq.n	80190da <dhcp_discover+0xe2>
    dhcp->tries++;
 80190ce:	69bb      	ldr	r3, [r7, #24]
 80190d0:	799b      	ldrb	r3, [r3, #6]
 80190d2:	3301      	adds	r3, #1
 80190d4:	b2da      	uxtb	r2, r3
 80190d6:	69bb      	ldr	r3, [r7, #24]
 80190d8:	719a      	strb	r2, [r3, #6]
  if (dhcp->tries >= LWIP_DHCP_AUTOIP_COOP_TRIES && dhcp->autoip_coop_state == DHCP_AUTOIP_COOP_STATE_OFF) {
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_ON;
    autoip_start(netif);
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 80190da:	69bb      	ldr	r3, [r7, #24]
 80190dc:	799b      	ldrb	r3, [r3, #6]
 80190de:	2b05      	cmp	r3, #5
 80190e0:	d80d      	bhi.n	80190fe <dhcp_discover+0x106>
 80190e2:	69bb      	ldr	r3, [r7, #24]
 80190e4:	799b      	ldrb	r3, [r3, #6]
 80190e6:	461a      	mov	r2, r3
 80190e8:	2301      	movs	r3, #1
 80190ea:	4093      	lsls	r3, r2
 80190ec:	b29b      	uxth	r3, r3
 80190ee:	461a      	mov	r2, r3
 80190f0:	0152      	lsls	r2, r2, #5
 80190f2:	1ad2      	subs	r2, r2, r3
 80190f4:	0092      	lsls	r2, r2, #2
 80190f6:	4413      	add	r3, r2
 80190f8:	00db      	lsls	r3, r3, #3
 80190fa:	b29b      	uxth	r3, r3
 80190fc:	e001      	b.n	8019102 <dhcp_discover+0x10a>
 80190fe:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8019102:	817b      	strh	r3, [r7, #10]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8019104:	897b      	ldrh	r3, [r7, #10]
 8019106:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 801910a:	4a0b      	ldr	r2, [pc, #44]	@ (8019138 <dhcp_discover+0x140>)
 801910c:	fb82 1203 	smull	r1, r2, r2, r3
 8019110:	1152      	asrs	r2, r2, #5
 8019112:	17db      	asrs	r3, r3, #31
 8019114:	1ad3      	subs	r3, r2, r3
 8019116:	b29a      	uxth	r2, r3
 8019118:	69bb      	ldr	r3, [r7, #24]
 801911a:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801911c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019120:	4618      	mov	r0, r3
 8019122:	3720      	adds	r7, #32
 8019124:	46bd      	mov	sp, r7
 8019126:	bd80      	pop	{r7, pc}
 8019128:	20000038 	.word	0x20000038
 801912c:	2000e498 	.word	0x2000e498
 8019130:	08022314 	.word	0x08022314
 8019134:	08022318 	.word	0x08022318
 8019138:	10624dd3 	.word	0x10624dd3

0801913c <dhcp_bind>:
 *
 * @param netif network interface to bind to the offered address
 */
static void
dhcp_bind(struct netif *netif)
{
 801913c:	b580      	push	{r7, lr}
 801913e:	b088      	sub	sp, #32
 8019140:	af00      	add	r7, sp, #0
 8019142:	6078      	str	r0, [r7, #4]
  u32_t timeout;
  struct dhcp *dhcp;
  ip4_addr_t sn_mask, gw_addr;
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 8019144:	687b      	ldr	r3, [r7, #4]
 8019146:	2b00      	cmp	r3, #0
 8019148:	d107      	bne.n	801915a <dhcp_bind+0x1e>
 801914a:	4b64      	ldr	r3, [pc, #400]	@ (80192dc <dhcp_bind+0x1a0>)
 801914c:	f240 4215 	movw	r2, #1045	@ 0x415
 8019150:	4963      	ldr	r1, [pc, #396]	@ (80192e0 <dhcp_bind+0x1a4>)
 8019152:	4864      	ldr	r0, [pc, #400]	@ (80192e4 <dhcp_bind+0x1a8>)
 8019154:	f003 ff8c 	bl	801d070 <iprintf>
 8019158:	e0bc      	b.n	80192d4 <dhcp_bind+0x198>
  dhcp = netif_dhcp_data(netif);
 801915a:	687b      	ldr	r3, [r7, #4]
 801915c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801915e:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 8019160:	69bb      	ldr	r3, [r7, #24]
 8019162:	2b00      	cmp	r3, #0
 8019164:	d107      	bne.n	8019176 <dhcp_bind+0x3a>
 8019166:	4b5d      	ldr	r3, [pc, #372]	@ (80192dc <dhcp_bind+0x1a0>)
 8019168:	f240 4217 	movw	r2, #1047	@ 0x417
 801916c:	495e      	ldr	r1, [pc, #376]	@ (80192e8 <dhcp_bind+0x1ac>)
 801916e:	485d      	ldr	r0, [pc, #372]	@ (80192e4 <dhcp_bind+0x1a8>)
 8019170:	f003 ff7e 	bl	801d070 <iprintf>
 8019174:	e0ae      	b.n	80192d4 <dhcp_bind+0x198>
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* reset time used of lease */
  dhcp->lease_used = 0;
 8019176:	69bb      	ldr	r3, [r7, #24]
 8019178:	2200      	movs	r2, #0
 801917a:	825a      	strh	r2, [r3, #18]

  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801917c:	69bb      	ldr	r3, [r7, #24]
 801917e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019180:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8019184:	d019      	beq.n	80191ba <dhcp_bind+0x7e>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t0 renewal timer %"U32_F" secs\n", dhcp->offered_t0_lease));
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8019186:	69bb      	ldr	r3, [r7, #24]
 8019188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801918a:	331e      	adds	r3, #30
 801918c:	4a57      	ldr	r2, [pc, #348]	@ (80192ec <dhcp_bind+0x1b0>)
 801918e:	fba2 2303 	umull	r2, r3, r2, r3
 8019192:	095b      	lsrs	r3, r3, #5
 8019194:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 8019196:	69fb      	ldr	r3, [r7, #28]
 8019198:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801919c:	d302      	bcc.n	80191a4 <dhcp_bind+0x68>
      timeout = 0xffff;
 801919e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80191a2:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t0_timeout = (u16_t)timeout;
 80191a4:	69fb      	ldr	r3, [r7, #28]
 80191a6:	b29a      	uxth	r2, r3
 80191a8:	69bb      	ldr	r3, [r7, #24]
 80191aa:	829a      	strh	r2, [r3, #20]
    if (dhcp->t0_timeout == 0) {
 80191ac:	69bb      	ldr	r3, [r7, #24]
 80191ae:	8a9b      	ldrh	r3, [r3, #20]
 80191b0:	2b00      	cmp	r3, #0
 80191b2:	d102      	bne.n	80191ba <dhcp_bind+0x7e>
      dhcp->t0_timeout = 1;
 80191b4:	69bb      	ldr	r3, [r7, #24]
 80191b6:	2201      	movs	r2, #1
 80191b8:	829a      	strh	r2, [r3, #20]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t0_lease * 1000));
  }

  /* temporary DHCP lease? */
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 80191ba:	69bb      	ldr	r3, [r7, #24]
 80191bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80191be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80191c2:	d01d      	beq.n	8019200 <dhcp_bind+0xc4>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t1 renewal timer %"U32_F" secs\n", dhcp->offered_t1_renew));
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 80191c4:	69bb      	ldr	r3, [r7, #24]
 80191c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80191c8:	331e      	adds	r3, #30
 80191ca:	4a48      	ldr	r2, [pc, #288]	@ (80192ec <dhcp_bind+0x1b0>)
 80191cc:	fba2 2303 	umull	r2, r3, r2, r3
 80191d0:	095b      	lsrs	r3, r3, #5
 80191d2:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 80191d4:	69fb      	ldr	r3, [r7, #28]
 80191d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80191da:	d302      	bcc.n	80191e2 <dhcp_bind+0xa6>
      timeout = 0xffff;
 80191dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80191e0:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t1_timeout = (u16_t)timeout;
 80191e2:	69fb      	ldr	r3, [r7, #28]
 80191e4:	b29a      	uxth	r2, r3
 80191e6:	69bb      	ldr	r3, [r7, #24]
 80191e8:	815a      	strh	r2, [r3, #10]
    if (dhcp->t1_timeout == 0) {
 80191ea:	69bb      	ldr	r3, [r7, #24]
 80191ec:	895b      	ldrh	r3, [r3, #10]
 80191ee:	2b00      	cmp	r3, #0
 80191f0:	d102      	bne.n	80191f8 <dhcp_bind+0xbc>
      dhcp->t1_timeout = 1;
 80191f2:	69bb      	ldr	r3, [r7, #24]
 80191f4:	2201      	movs	r2, #1
 80191f6:	815a      	strh	r2, [r3, #10]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t1_renew * 1000));
    dhcp->t1_renew_time = dhcp->t1_timeout;
 80191f8:	69bb      	ldr	r3, [r7, #24]
 80191fa:	895a      	ldrh	r2, [r3, #10]
 80191fc:	69bb      	ldr	r3, [r7, #24]
 80191fe:	81da      	strh	r2, [r3, #14]
  }
  /* set renewal period timer */
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 8019200:	69bb      	ldr	r3, [r7, #24]
 8019202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019204:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8019208:	d01d      	beq.n	8019246 <dhcp_bind+0x10a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t2 rebind timer %"U32_F" secs\n", dhcp->offered_t2_rebind));
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801920a:	69bb      	ldr	r3, [r7, #24]
 801920c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801920e:	331e      	adds	r3, #30
 8019210:	4a36      	ldr	r2, [pc, #216]	@ (80192ec <dhcp_bind+0x1b0>)
 8019212:	fba2 2303 	umull	r2, r3, r2, r3
 8019216:	095b      	lsrs	r3, r3, #5
 8019218:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 801921a:	69fb      	ldr	r3, [r7, #28]
 801921c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8019220:	d302      	bcc.n	8019228 <dhcp_bind+0xec>
      timeout = 0xffff;
 8019222:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019226:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t2_timeout = (u16_t)timeout;
 8019228:	69fb      	ldr	r3, [r7, #28]
 801922a:	b29a      	uxth	r2, r3
 801922c:	69bb      	ldr	r3, [r7, #24]
 801922e:	819a      	strh	r2, [r3, #12]
    if (dhcp->t2_timeout == 0) {
 8019230:	69bb      	ldr	r3, [r7, #24]
 8019232:	899b      	ldrh	r3, [r3, #12]
 8019234:	2b00      	cmp	r3, #0
 8019236:	d102      	bne.n	801923e <dhcp_bind+0x102>
      dhcp->t2_timeout = 1;
 8019238:	69bb      	ldr	r3, [r7, #24]
 801923a:	2201      	movs	r2, #1
 801923c:	819a      	strh	r2, [r3, #12]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t2_rebind * 1000));
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 801923e:	69bb      	ldr	r3, [r7, #24]
 8019240:	899a      	ldrh	r2, [r3, #12]
 8019242:	69bb      	ldr	r3, [r7, #24]
 8019244:	821a      	strh	r2, [r3, #16]
  }

  /* If we have sub 1 minute lease, t2 and t1 will kick in at the same time. */
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 8019246:	69bb      	ldr	r3, [r7, #24]
 8019248:	895a      	ldrh	r2, [r3, #10]
 801924a:	69bb      	ldr	r3, [r7, #24]
 801924c:	899b      	ldrh	r3, [r3, #12]
 801924e:	429a      	cmp	r2, r3
 8019250:	d306      	bcc.n	8019260 <dhcp_bind+0x124>
 8019252:	69bb      	ldr	r3, [r7, #24]
 8019254:	899b      	ldrh	r3, [r3, #12]
 8019256:	2b00      	cmp	r3, #0
 8019258:	d002      	beq.n	8019260 <dhcp_bind+0x124>
    dhcp->t1_timeout = 0;
 801925a:	69bb      	ldr	r3, [r7, #24]
 801925c:	2200      	movs	r2, #0
 801925e:	815a      	strh	r2, [r3, #10]
  }

  if (dhcp->subnet_mask_given) {
 8019260:	69bb      	ldr	r3, [r7, #24]
 8019262:	79db      	ldrb	r3, [r3, #7]
 8019264:	2b00      	cmp	r3, #0
 8019266:	d003      	beq.n	8019270 <dhcp_bind+0x134>
    /* copy offered network mask */
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 8019268:	69bb      	ldr	r3, [r7, #24]
 801926a:	6a1b      	ldr	r3, [r3, #32]
 801926c:	613b      	str	r3, [r7, #16]
 801926e:	e014      	b.n	801929a <dhcp_bind+0x15e>
  } else {
    /* subnet mask not given, choose a safe subnet mask given the network class */
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 8019270:	69bb      	ldr	r3, [r7, #24]
 8019272:	331c      	adds	r3, #28
 8019274:	781b      	ldrb	r3, [r3, #0]
 8019276:	75fb      	strb	r3, [r7, #23]
    if (first_octet <= 127) {
 8019278:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801927c:	2b00      	cmp	r3, #0
 801927e:	db02      	blt.n	8019286 <dhcp_bind+0x14a>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 8019280:	23ff      	movs	r3, #255	@ 0xff
 8019282:	613b      	str	r3, [r7, #16]
 8019284:	e009      	b.n	801929a <dhcp_bind+0x15e>
    } else if (first_octet >= 192) {
 8019286:	7dfb      	ldrb	r3, [r7, #23]
 8019288:	2bbf      	cmp	r3, #191	@ 0xbf
 801928a:	d903      	bls.n	8019294 <dhcp_bind+0x158>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 801928c:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
 8019290:	613b      	str	r3, [r7, #16]
 8019292:	e002      	b.n	801929a <dhcp_bind+0x15e>
    } else {
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 8019294:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019298:	613b      	str	r3, [r7, #16]
    }
  }

  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 801929a:	69bb      	ldr	r3, [r7, #24]
 801929c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801929e:	60fb      	str	r3, [r7, #12]
  /* gateway address not given? */
  if (ip4_addr_isany_val(gw_addr)) {
 80192a0:	68fb      	ldr	r3, [r7, #12]
 80192a2:	2b00      	cmp	r3, #0
 80192a4:	d108      	bne.n	80192b8 <dhcp_bind+0x17c>
    /* copy network address */
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 80192a6:	69bb      	ldr	r3, [r7, #24]
 80192a8:	69da      	ldr	r2, [r3, #28]
 80192aa:	693b      	ldr	r3, [r7, #16]
 80192ac:	4013      	ands	r3, r2
 80192ae:	60fb      	str	r3, [r7, #12]
    /* use first host address on network as gateway */
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 80192b0:	68fb      	ldr	r3, [r7, #12]
 80192b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80192b6:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_bind(): IP: 0x%08"X32_F" SN: 0x%08"X32_F" GW: 0x%08"X32_F"\n",
              ip4_addr_get_u32(&dhcp->offered_ip_addr), ip4_addr_get_u32(&sn_mask), ip4_addr_get_u32(&gw_addr)));
  /* netif is now bound to DHCP leased address - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BOUND);
 80192b8:	210a      	movs	r1, #10
 80192ba:	69b8      	ldr	r0, [r7, #24]
 80192bc:	f000 fa9a 	bl	80197f4 <dhcp_set_state>

  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 80192c0:	69bb      	ldr	r3, [r7, #24]
 80192c2:	f103 011c 	add.w	r1, r3, #28
 80192c6:	f107 030c 	add.w	r3, r7, #12
 80192ca:	f107 0210 	add.w	r2, r7, #16
 80192ce:	6878      	ldr	r0, [r7, #4]
 80192d0:	f7f7 fa0e 	bl	80106f0 <netif_set_addr>
  /* interface is used by routing now that an address is set */
}
 80192d4:	3720      	adds	r7, #32
 80192d6:	46bd      	mov	sp, r7
 80192d8:	bd80      	pop	{r7, pc}
 80192da:	bf00      	nop
 80192dc:	0802171c 	.word	0x0802171c
 80192e0:	0802187c 	.word	0x0802187c
 80192e4:	0802177c 	.word	0x0802177c
 80192e8:	08021898 	.word	0x08021898
 80192ec:	88888889 	.word	0x88888889

080192f0 <dhcp_renew>:
 *
 * @param netif network interface which must renew its lease
 */
err_t
dhcp_renew(struct netif *netif)
{
 80192f0:	b580      	push	{r7, lr}
 80192f2:	b08a      	sub	sp, #40	@ 0x28
 80192f4:	af02      	add	r7, sp, #8
 80192f6:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80192f8:	687b      	ldr	r3, [r7, #4]
 80192fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80192fc:	61bb      	str	r3, [r7, #24]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_renew()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_RENEWING);
 80192fe:	2105      	movs	r1, #5
 8019300:	69b8      	ldr	r0, [r7, #24]
 8019302:	f000 fa77 	bl	80197f4 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8019306:	f107 030c 	add.w	r3, r7, #12
 801930a:	2203      	movs	r2, #3
 801930c:	69b9      	ldr	r1, [r7, #24]
 801930e:	6878      	ldr	r0, [r7, #4]
 8019310:	f000 fefc 	bl	801a10c <dhcp_create_msg>
 8019314:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8019316:	697b      	ldr	r3, [r7, #20]
 8019318:	2b00      	cmp	r3, #0
 801931a:	d04e      	beq.n	80193ba <dhcp_renew+0xca>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 801931c:	697b      	ldr	r3, [r7, #20]
 801931e:	685b      	ldr	r3, [r3, #4]
 8019320:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8019322:	89b8      	ldrh	r0, [r7, #12]
 8019324:	693b      	ldr	r3, [r7, #16]
 8019326:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801932a:	2302      	movs	r3, #2
 801932c:	2239      	movs	r2, #57	@ 0x39
 801932e:	f000 fa7b 	bl	8019828 <dhcp_option>
 8019332:	4603      	mov	r3, r0
 8019334:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8019336:	89b8      	ldrh	r0, [r7, #12]
 8019338:	693b      	ldr	r3, [r7, #16]
 801933a:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801933e:	687b      	ldr	r3, [r7, #4]
 8019340:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8019342:	461a      	mov	r2, r3
 8019344:	f000 faca 	bl	80198dc <dhcp_option_short>
 8019348:	4603      	mov	r3, r0
 801934a:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801934c:	89b8      	ldrh	r0, [r7, #12]
 801934e:	693b      	ldr	r3, [r7, #16]
 8019350:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019354:	2303      	movs	r3, #3
 8019356:	2237      	movs	r2, #55	@ 0x37
 8019358:	f000 fa66 	bl	8019828 <dhcp_option>
 801935c:	4603      	mov	r3, r0
 801935e:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8019360:	2300      	movs	r3, #0
 8019362:	77bb      	strb	r3, [r7, #30]
 8019364:	e00e      	b.n	8019384 <dhcp_renew+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8019366:	89b8      	ldrh	r0, [r7, #12]
 8019368:	693b      	ldr	r3, [r7, #16]
 801936a:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801936e:	7fbb      	ldrb	r3, [r7, #30]
 8019370:	4a29      	ldr	r2, [pc, #164]	@ (8019418 <dhcp_renew+0x128>)
 8019372:	5cd3      	ldrb	r3, [r2, r3]
 8019374:	461a      	mov	r2, r3
 8019376:	f000 fa8b 	bl	8019890 <dhcp_option_byte>
 801937a:	4603      	mov	r3, r0
 801937c:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801937e:	7fbb      	ldrb	r3, [r7, #30]
 8019380:	3301      	adds	r3, #1
 8019382:	77bb      	strb	r3, [r7, #30]
 8019384:	7fbb      	ldrb	r3, [r7, #30]
 8019386:	2b02      	cmp	r3, #2
 8019388:	d9ed      	bls.n	8019366 <dhcp_renew+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_RENEWING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801938a:	89b8      	ldrh	r0, [r7, #12]
 801938c:	693b      	ldr	r3, [r7, #16]
 801938e:	33f0      	adds	r3, #240	@ 0xf0
 8019390:	697a      	ldr	r2, [r7, #20]
 8019392:	4619      	mov	r1, r3
 8019394:	f000 ff90 	bl	801a2b8 <dhcp_option_trailer>

    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8019398:	4b20      	ldr	r3, [pc, #128]	@ (801941c <dhcp_renew+0x12c>)
 801939a:	6818      	ldr	r0, [r3, #0]
 801939c:	69bb      	ldr	r3, [r7, #24]
 801939e:	f103 0218 	add.w	r2, r3, #24
 80193a2:	687b      	ldr	r3, [r7, #4]
 80193a4:	9300      	str	r3, [sp, #0]
 80193a6:	2343      	movs	r3, #67	@ 0x43
 80193a8:	6979      	ldr	r1, [r7, #20]
 80193aa:	f7fe fe2b 	bl	8018004 <udp_sendto_if>
 80193ae:	4603      	mov	r3, r0
 80193b0:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 80193b2:	6978      	ldr	r0, [r7, #20]
 80193b4:	f7f7 ff14 	bl	80111e0 <pbuf_free>
 80193b8:	e001      	b.n	80193be <dhcp_renew+0xce>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew: RENEWING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_renew: could not allocate DHCP request\n"));
    result = ERR_MEM;
 80193ba:	23ff      	movs	r3, #255	@ 0xff
 80193bc:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 80193be:	69bb      	ldr	r3, [r7, #24]
 80193c0:	799b      	ldrb	r3, [r3, #6]
 80193c2:	2bff      	cmp	r3, #255	@ 0xff
 80193c4:	d005      	beq.n	80193d2 <dhcp_renew+0xe2>
    dhcp->tries++;
 80193c6:	69bb      	ldr	r3, [r7, #24]
 80193c8:	799b      	ldrb	r3, [r3, #6]
 80193ca:	3301      	adds	r3, #1
 80193cc:	b2da      	uxtb	r2, r3
 80193ce:	69bb      	ldr	r3, [r7, #24]
 80193d0:	719a      	strb	r2, [r3, #6]
  }
  /* back-off on retries, but to a maximum of 20 seconds */
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 80193d2:	69bb      	ldr	r3, [r7, #24]
 80193d4:	799b      	ldrb	r3, [r3, #6]
 80193d6:	2b09      	cmp	r3, #9
 80193d8:	d809      	bhi.n	80193ee <dhcp_renew+0xfe>
 80193da:	69bb      	ldr	r3, [r7, #24]
 80193dc:	799b      	ldrb	r3, [r3, #6]
 80193de:	461a      	mov	r2, r3
 80193e0:	0152      	lsls	r2, r2, #5
 80193e2:	1ad2      	subs	r2, r2, r3
 80193e4:	0092      	lsls	r2, r2, #2
 80193e6:	4413      	add	r3, r2
 80193e8:	011b      	lsls	r3, r3, #4
 80193ea:	b29b      	uxth	r3, r3
 80193ec:	e001      	b.n	80193f2 <dhcp_renew+0x102>
 80193ee:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80193f2:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80193f4:	89fb      	ldrh	r3, [r7, #14]
 80193f6:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 80193fa:	4a09      	ldr	r2, [pc, #36]	@ (8019420 <dhcp_renew+0x130>)
 80193fc:	fb82 1203 	smull	r1, r2, r2, r3
 8019400:	1152      	asrs	r2, r2, #5
 8019402:	17db      	asrs	r3, r3, #31
 8019404:	1ad3      	subs	r3, r2, r3
 8019406:	b29a      	uxth	r2, r3
 8019408:	69bb      	ldr	r3, [r7, #24]
 801940a:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801940c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8019410:	4618      	mov	r0, r3
 8019412:	3720      	adds	r7, #32
 8019414:	46bd      	mov	sp, r7
 8019416:	bd80      	pop	{r7, pc}
 8019418:	20000038 	.word	0x20000038
 801941c:	2000e498 	.word	0x2000e498
 8019420:	10624dd3 	.word	0x10624dd3

08019424 <dhcp_rebind>:
 *
 * @param netif network interface which must rebind with a DHCP server
 */
static err_t
dhcp_rebind(struct netif *netif)
{
 8019424:	b580      	push	{r7, lr}
 8019426:	b08a      	sub	sp, #40	@ 0x28
 8019428:	af02      	add	r7, sp, #8
 801942a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801942c:	687b      	ldr	r3, [r7, #4]
 801942e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019430:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBINDING);
 8019432:	2104      	movs	r1, #4
 8019434:	69b8      	ldr	r0, [r7, #24]
 8019436:	f000 f9dd 	bl	80197f4 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801943a:	f107 030c 	add.w	r3, r7, #12
 801943e:	2203      	movs	r2, #3
 8019440:	69b9      	ldr	r1, [r7, #24]
 8019442:	6878      	ldr	r0, [r7, #4]
 8019444:	f000 fe62 	bl	801a10c <dhcp_create_msg>
 8019448:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801944a:	697b      	ldr	r3, [r7, #20]
 801944c:	2b00      	cmp	r3, #0
 801944e:	d04c      	beq.n	80194ea <dhcp_rebind+0xc6>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8019450:	697b      	ldr	r3, [r7, #20]
 8019452:	685b      	ldr	r3, [r3, #4]
 8019454:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8019456:	89b8      	ldrh	r0, [r7, #12]
 8019458:	693b      	ldr	r3, [r7, #16]
 801945a:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801945e:	2302      	movs	r3, #2
 8019460:	2239      	movs	r2, #57	@ 0x39
 8019462:	f000 f9e1 	bl	8019828 <dhcp_option>
 8019466:	4603      	mov	r3, r0
 8019468:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801946a:	89b8      	ldrh	r0, [r7, #12]
 801946c:	693b      	ldr	r3, [r7, #16]
 801946e:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019472:	687b      	ldr	r3, [r7, #4]
 8019474:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8019476:	461a      	mov	r2, r3
 8019478:	f000 fa30 	bl	80198dc <dhcp_option_short>
 801947c:	4603      	mov	r3, r0
 801947e:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8019480:	89b8      	ldrh	r0, [r7, #12]
 8019482:	693b      	ldr	r3, [r7, #16]
 8019484:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019488:	2303      	movs	r3, #3
 801948a:	2237      	movs	r2, #55	@ 0x37
 801948c:	f000 f9cc 	bl	8019828 <dhcp_option>
 8019490:	4603      	mov	r3, r0
 8019492:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8019494:	2300      	movs	r3, #0
 8019496:	77bb      	strb	r3, [r7, #30]
 8019498:	e00e      	b.n	80194b8 <dhcp_rebind+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801949a:	89b8      	ldrh	r0, [r7, #12]
 801949c:	693b      	ldr	r3, [r7, #16]
 801949e:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 80194a2:	7fbb      	ldrb	r3, [r7, #30]
 80194a4:	4a28      	ldr	r2, [pc, #160]	@ (8019548 <dhcp_rebind+0x124>)
 80194a6:	5cd3      	ldrb	r3, [r2, r3]
 80194a8:	461a      	mov	r2, r3
 80194aa:	f000 f9f1 	bl	8019890 <dhcp_option_byte>
 80194ae:	4603      	mov	r3, r0
 80194b0:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80194b2:	7fbb      	ldrb	r3, [r7, #30]
 80194b4:	3301      	adds	r3, #1
 80194b6:	77bb      	strb	r3, [r7, #30]
 80194b8:	7fbb      	ldrb	r3, [r7, #30]
 80194ba:	2b02      	cmp	r3, #2
 80194bc:	d9ed      	bls.n	801949a <dhcp_rebind+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBINDING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 80194be:	89b8      	ldrh	r0, [r7, #12]
 80194c0:	693b      	ldr	r3, [r7, #16]
 80194c2:	33f0      	adds	r3, #240	@ 0xf0
 80194c4:	697a      	ldr	r2, [r7, #20]
 80194c6:	4619      	mov	r1, r3
 80194c8:	f000 fef6 	bl	801a2b8 <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 80194cc:	4b1f      	ldr	r3, [pc, #124]	@ (801954c <dhcp_rebind+0x128>)
 80194ce:	6818      	ldr	r0, [r3, #0]
 80194d0:	687b      	ldr	r3, [r7, #4]
 80194d2:	9300      	str	r3, [sp, #0]
 80194d4:	2343      	movs	r3, #67	@ 0x43
 80194d6:	4a1e      	ldr	r2, [pc, #120]	@ (8019550 <dhcp_rebind+0x12c>)
 80194d8:	6979      	ldr	r1, [r7, #20]
 80194da:	f7fe fd93 	bl	8018004 <udp_sendto_if>
 80194de:	4603      	mov	r3, r0
 80194e0:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 80194e2:	6978      	ldr	r0, [r7, #20]
 80194e4:	f7f7 fe7c 	bl	80111e0 <pbuf_free>
 80194e8:	e001      	b.n	80194ee <dhcp_rebind+0xca>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind: REBINDING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_rebind: could not allocate DHCP request\n"));
    result = ERR_MEM;
 80194ea:	23ff      	movs	r3, #255	@ 0xff
 80194ec:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 80194ee:	69bb      	ldr	r3, [r7, #24]
 80194f0:	799b      	ldrb	r3, [r3, #6]
 80194f2:	2bff      	cmp	r3, #255	@ 0xff
 80194f4:	d005      	beq.n	8019502 <dhcp_rebind+0xde>
    dhcp->tries++;
 80194f6:	69bb      	ldr	r3, [r7, #24]
 80194f8:	799b      	ldrb	r3, [r3, #6]
 80194fa:	3301      	adds	r3, #1
 80194fc:	b2da      	uxtb	r2, r3
 80194fe:	69bb      	ldr	r3, [r7, #24]
 8019500:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8019502:	69bb      	ldr	r3, [r7, #24]
 8019504:	799b      	ldrb	r3, [r3, #6]
 8019506:	2b09      	cmp	r3, #9
 8019508:	d809      	bhi.n	801951e <dhcp_rebind+0xfa>
 801950a:	69bb      	ldr	r3, [r7, #24]
 801950c:	799b      	ldrb	r3, [r3, #6]
 801950e:	461a      	mov	r2, r3
 8019510:	0152      	lsls	r2, r2, #5
 8019512:	1ad2      	subs	r2, r2, r3
 8019514:	0092      	lsls	r2, r2, #2
 8019516:	4413      	add	r3, r2
 8019518:	00db      	lsls	r3, r3, #3
 801951a:	b29b      	uxth	r3, r3
 801951c:	e001      	b.n	8019522 <dhcp_rebind+0xfe>
 801951e:	f242 7310 	movw	r3, #10000	@ 0x2710
 8019522:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8019524:	89fb      	ldrh	r3, [r7, #14]
 8019526:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 801952a:	4a0a      	ldr	r2, [pc, #40]	@ (8019554 <dhcp_rebind+0x130>)
 801952c:	fb82 1203 	smull	r1, r2, r2, r3
 8019530:	1152      	asrs	r2, r2, #5
 8019532:	17db      	asrs	r3, r3, #31
 8019534:	1ad3      	subs	r3, r2, r3
 8019536:	b29a      	uxth	r2, r3
 8019538:	69bb      	ldr	r3, [r7, #24]
 801953a:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 801953c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8019540:	4618      	mov	r0, r3
 8019542:	3720      	adds	r7, #32
 8019544:	46bd      	mov	sp, r7
 8019546:	bd80      	pop	{r7, pc}
 8019548:	20000038 	.word	0x20000038
 801954c:	2000e498 	.word	0x2000e498
 8019550:	08022318 	.word	0x08022318
 8019554:	10624dd3 	.word	0x10624dd3

08019558 <dhcp_reboot>:
 *
 * @param netif network interface which must reboot
 */
static err_t
dhcp_reboot(struct netif *netif)
{
 8019558:	b5b0      	push	{r4, r5, r7, lr}
 801955a:	b08a      	sub	sp, #40	@ 0x28
 801955c:	af02      	add	r7, sp, #8
 801955e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8019560:	687b      	ldr	r3, [r7, #4]
 8019562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019564:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBOOTING);
 8019566:	2103      	movs	r1, #3
 8019568:	69b8      	ldr	r0, [r7, #24]
 801956a:	f000 f943 	bl	80197f4 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801956e:	f107 030c 	add.w	r3, r7, #12
 8019572:	2203      	movs	r2, #3
 8019574:	69b9      	ldr	r1, [r7, #24]
 8019576:	6878      	ldr	r0, [r7, #4]
 8019578:	f000 fdc8 	bl	801a10c <dhcp_create_msg>
 801957c:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801957e:	697b      	ldr	r3, [r7, #20]
 8019580:	2b00      	cmp	r3, #0
 8019582:	d066      	beq.n	8019652 <dhcp_reboot+0xfa>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8019584:	697b      	ldr	r3, [r7, #20]
 8019586:	685b      	ldr	r3, [r3, #4]
 8019588:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801958a:	89b8      	ldrh	r0, [r7, #12]
 801958c:	693b      	ldr	r3, [r7, #16]
 801958e:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019592:	2302      	movs	r3, #2
 8019594:	2239      	movs	r2, #57	@ 0x39
 8019596:	f000 f947 	bl	8019828 <dhcp_option>
 801959a:	4603      	mov	r3, r0
 801959c:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801959e:	89b8      	ldrh	r0, [r7, #12]
 80195a0:	693b      	ldr	r3, [r7, #16]
 80195a2:	33f0      	adds	r3, #240	@ 0xf0
 80195a4:	f44f 7210 	mov.w	r2, #576	@ 0x240
 80195a8:	4619      	mov	r1, r3
 80195aa:	f000 f997 	bl	80198dc <dhcp_option_short>
 80195ae:	4603      	mov	r3, r0
 80195b0:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 80195b2:	89b8      	ldrh	r0, [r7, #12]
 80195b4:	693b      	ldr	r3, [r7, #16]
 80195b6:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 80195ba:	2304      	movs	r3, #4
 80195bc:	2232      	movs	r2, #50	@ 0x32
 80195be:	f000 f933 	bl	8019828 <dhcp_option>
 80195c2:	4603      	mov	r3, r0
 80195c4:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 80195c6:	89bc      	ldrh	r4, [r7, #12]
 80195c8:	693b      	ldr	r3, [r7, #16]
 80195ca:	f103 05f0 	add.w	r5, r3, #240	@ 0xf0
 80195ce:	69bb      	ldr	r3, [r7, #24]
 80195d0:	69db      	ldr	r3, [r3, #28]
 80195d2:	4618      	mov	r0, r3
 80195d4:	f7f6 f9b6 	bl	800f944 <lwip_htonl>
 80195d8:	4603      	mov	r3, r0
 80195da:	461a      	mov	r2, r3
 80195dc:	4629      	mov	r1, r5
 80195de:	4620      	mov	r0, r4
 80195e0:	f000 f9ae 	bl	8019940 <dhcp_option_long>
 80195e4:	4603      	mov	r3, r0
 80195e6:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80195e8:	89b8      	ldrh	r0, [r7, #12]
 80195ea:	693b      	ldr	r3, [r7, #16]
 80195ec:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 80195f0:	2303      	movs	r3, #3
 80195f2:	2237      	movs	r2, #55	@ 0x37
 80195f4:	f000 f918 	bl	8019828 <dhcp_option>
 80195f8:	4603      	mov	r3, r0
 80195fa:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80195fc:	2300      	movs	r3, #0
 80195fe:	77bb      	strb	r3, [r7, #30]
 8019600:	e00e      	b.n	8019620 <dhcp_reboot+0xc8>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8019602:	89b8      	ldrh	r0, [r7, #12]
 8019604:	693b      	ldr	r3, [r7, #16]
 8019606:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801960a:	7fbb      	ldrb	r3, [r7, #30]
 801960c:	4a28      	ldr	r2, [pc, #160]	@ (80196b0 <dhcp_reboot+0x158>)
 801960e:	5cd3      	ldrb	r3, [r2, r3]
 8019610:	461a      	mov	r2, r3
 8019612:	f000 f93d 	bl	8019890 <dhcp_option_byte>
 8019616:	4603      	mov	r3, r0
 8019618:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801961a:	7fbb      	ldrb	r3, [r7, #30]
 801961c:	3301      	adds	r3, #1
 801961e:	77bb      	strb	r3, [r7, #30]
 8019620:	7fbb      	ldrb	r3, [r7, #30]
 8019622:	2b02      	cmp	r3, #2
 8019624:	d9ed      	bls.n	8019602 <dhcp_reboot+0xaa>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBOOTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8019626:	89b8      	ldrh	r0, [r7, #12]
 8019628:	693b      	ldr	r3, [r7, #16]
 801962a:	33f0      	adds	r3, #240	@ 0xf0
 801962c:	697a      	ldr	r2, [r7, #20]
 801962e:	4619      	mov	r1, r3
 8019630:	f000 fe42 	bl	801a2b8 <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8019634:	4b1f      	ldr	r3, [pc, #124]	@ (80196b4 <dhcp_reboot+0x15c>)
 8019636:	6818      	ldr	r0, [r3, #0]
 8019638:	687b      	ldr	r3, [r7, #4]
 801963a:	9300      	str	r3, [sp, #0]
 801963c:	2343      	movs	r3, #67	@ 0x43
 801963e:	4a1e      	ldr	r2, [pc, #120]	@ (80196b8 <dhcp_reboot+0x160>)
 8019640:	6979      	ldr	r1, [r7, #20]
 8019642:	f7fe fcdf 	bl	8018004 <udp_sendto_if>
 8019646:	4603      	mov	r3, r0
 8019648:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 801964a:	6978      	ldr	r0, [r7, #20]
 801964c:	f7f7 fdc8 	bl	80111e0 <pbuf_free>
 8019650:	e001      	b.n	8019656 <dhcp_reboot+0xfe>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot: REBOOTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_reboot: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8019652:	23ff      	movs	r3, #255	@ 0xff
 8019654:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8019656:	69bb      	ldr	r3, [r7, #24]
 8019658:	799b      	ldrb	r3, [r3, #6]
 801965a:	2bff      	cmp	r3, #255	@ 0xff
 801965c:	d005      	beq.n	801966a <dhcp_reboot+0x112>
    dhcp->tries++;
 801965e:	69bb      	ldr	r3, [r7, #24]
 8019660:	799b      	ldrb	r3, [r3, #6]
 8019662:	3301      	adds	r3, #1
 8019664:	b2da      	uxtb	r2, r3
 8019666:	69bb      	ldr	r3, [r7, #24]
 8019668:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801966a:	69bb      	ldr	r3, [r7, #24]
 801966c:	799b      	ldrb	r3, [r3, #6]
 801966e:	2b09      	cmp	r3, #9
 8019670:	d809      	bhi.n	8019686 <dhcp_reboot+0x12e>
 8019672:	69bb      	ldr	r3, [r7, #24]
 8019674:	799b      	ldrb	r3, [r3, #6]
 8019676:	461a      	mov	r2, r3
 8019678:	0152      	lsls	r2, r2, #5
 801967a:	1ad2      	subs	r2, r2, r3
 801967c:	0092      	lsls	r2, r2, #2
 801967e:	4413      	add	r3, r2
 8019680:	00db      	lsls	r3, r3, #3
 8019682:	b29b      	uxth	r3, r3
 8019684:	e001      	b.n	801968a <dhcp_reboot+0x132>
 8019686:	f242 7310 	movw	r3, #10000	@ 0x2710
 801968a:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801968c:	89fb      	ldrh	r3, [r7, #14]
 801968e:	f203 13f3 	addw	r3, r3, #499	@ 0x1f3
 8019692:	4a0a      	ldr	r2, [pc, #40]	@ (80196bc <dhcp_reboot+0x164>)
 8019694:	fb82 1203 	smull	r1, r2, r2, r3
 8019698:	1152      	asrs	r2, r2, #5
 801969a:	17db      	asrs	r3, r3, #31
 801969c:	1ad3      	subs	r3, r2, r3
 801969e:	b29a      	uxth	r2, r3
 80196a0:	69bb      	ldr	r3, [r7, #24]
 80196a2:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 80196a4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80196a8:	4618      	mov	r0, r3
 80196aa:	3720      	adds	r7, #32
 80196ac:	46bd      	mov	sp, r7
 80196ae:	bdb0      	pop	{r4, r5, r7, pc}
 80196b0:	20000038 	.word	0x20000038
 80196b4:	2000e498 	.word	0x2000e498
 80196b8:	08022318 	.word	0x08022318
 80196bc:	10624dd3 	.word	0x10624dd3

080196c0 <dhcp_release_and_stop>:
 *
 * @param netif network interface
 */
void
dhcp_release_and_stop(struct netif *netif)
{
 80196c0:	b5b0      	push	{r4, r5, r7, lr}
 80196c2:	b08a      	sub	sp, #40	@ 0x28
 80196c4:	af02      	add	r7, sp, #8
 80196c6:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80196c8:	687b      	ldr	r3, [r7, #4]
 80196ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80196cc:	61fb      	str	r3, [r7, #28]
  ip_addr_t server_ip_addr;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_release_and_stop()\n"));
  if (dhcp == NULL) {
 80196ce:	69fb      	ldr	r3, [r7, #28]
 80196d0:	2b00      	cmp	r3, #0
 80196d2:	f000 8084 	beq.w	80197de <dhcp_release_and_stop+0x11e>
    return;
  }

  /* already off? -> nothing to do */
  if (dhcp->state == DHCP_STATE_OFF) {
 80196d6:	69fb      	ldr	r3, [r7, #28]
 80196d8:	795b      	ldrb	r3, [r3, #5]
 80196da:	2b00      	cmp	r3, #0
 80196dc:	f000 8081 	beq.w	80197e2 <dhcp_release_and_stop+0x122>
    return;
  }

  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 80196e0:	69fb      	ldr	r3, [r7, #28]
 80196e2:	699b      	ldr	r3, [r3, #24]
 80196e4:	613b      	str	r3, [r7, #16]

  /* clean old DHCP offer */
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 80196e6:	69fb      	ldr	r3, [r7, #28]
 80196e8:	2200      	movs	r2, #0
 80196ea:	619a      	str	r2, [r3, #24]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 80196ec:	69fb      	ldr	r3, [r7, #28]
 80196ee:	2200      	movs	r2, #0
 80196f0:	61da      	str	r2, [r3, #28]
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 80196f2:	69fb      	ldr	r3, [r7, #28]
 80196f4:	2200      	movs	r2, #0
 80196f6:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 80196f8:	69fb      	ldr	r3, [r7, #28]
 80196fa:	2200      	movs	r2, #0
 80196fc:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 80196fe:	69fb      	ldr	r3, [r7, #28]
 8019700:	2200      	movs	r2, #0
 8019702:	631a      	str	r2, [r3, #48]	@ 0x30
 8019704:	69fb      	ldr	r3, [r7, #28]
 8019706:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8019708:	69fb      	ldr	r3, [r7, #28]
 801970a:	62da      	str	r2, [r3, #44]	@ 0x2c
 801970c:	69fb      	ldr	r3, [r7, #28]
 801970e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8019710:	69fb      	ldr	r3, [r7, #28]
 8019712:	629a      	str	r2, [r3, #40]	@ 0x28
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 8019714:	69fb      	ldr	r3, [r7, #28]
 8019716:	2200      	movs	r2, #0
 8019718:	829a      	strh	r2, [r3, #20]
 801971a:	69fb      	ldr	r3, [r7, #28]
 801971c:	8a9a      	ldrh	r2, [r3, #20]
 801971e:	69fb      	ldr	r3, [r7, #28]
 8019720:	825a      	strh	r2, [r3, #18]
 8019722:	69fb      	ldr	r3, [r7, #28]
 8019724:	8a5a      	ldrh	r2, [r3, #18]
 8019726:	69fb      	ldr	r3, [r7, #28]
 8019728:	821a      	strh	r2, [r3, #16]
 801972a:	69fb      	ldr	r3, [r7, #28]
 801972c:	8a1a      	ldrh	r2, [r3, #16]
 801972e:	69fb      	ldr	r3, [r7, #28]
 8019730:	81da      	strh	r2, [r3, #14]

  /* send release message when current IP was assigned via DHCP */
  if (dhcp_supplied_address(netif)) {
 8019732:	6878      	ldr	r0, [r7, #4]
 8019734:	f000 fdee 	bl	801a314 <dhcp_supplied_address>
 8019738:	4603      	mov	r3, r0
 801973a:	2b00      	cmp	r3, #0
 801973c:	d03b      	beq.n	80197b6 <dhcp_release_and_stop+0xf6>
    /* create and initialize the DHCP message header */
    struct pbuf *p_out;
    u16_t options_out_len;
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 801973e:	f107 030e 	add.w	r3, r7, #14
 8019742:	2207      	movs	r2, #7
 8019744:	69f9      	ldr	r1, [r7, #28]
 8019746:	6878      	ldr	r0, [r7, #4]
 8019748:	f000 fce0 	bl	801a10c <dhcp_create_msg>
 801974c:	61b8      	str	r0, [r7, #24]
    if (p_out != NULL) {
 801974e:	69bb      	ldr	r3, [r7, #24]
 8019750:	2b00      	cmp	r3, #0
 8019752:	d030      	beq.n	80197b6 <dhcp_release_and_stop+0xf6>
      struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8019754:	69bb      	ldr	r3, [r7, #24]
 8019756:	685b      	ldr	r3, [r3, #4]
 8019758:	617b      	str	r3, [r7, #20]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801975a:	89f8      	ldrh	r0, [r7, #14]
 801975c:	697b      	ldr	r3, [r7, #20]
 801975e:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 8019762:	2304      	movs	r3, #4
 8019764:	2236      	movs	r2, #54	@ 0x36
 8019766:	f000 f85f 	bl	8019828 <dhcp_option>
 801976a:	4603      	mov	r3, r0
 801976c:	81fb      	strh	r3, [r7, #14]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801976e:	89fc      	ldrh	r4, [r7, #14]
 8019770:	697b      	ldr	r3, [r7, #20]
 8019772:	f103 05f0 	add.w	r5, r3, #240	@ 0xf0
 8019776:	693b      	ldr	r3, [r7, #16]
 8019778:	4618      	mov	r0, r3
 801977a:	f7f6 f8e3 	bl	800f944 <lwip_htonl>
 801977e:	4603      	mov	r3, r0
 8019780:	461a      	mov	r2, r3
 8019782:	4629      	mov	r1, r5
 8019784:	4620      	mov	r0, r4
 8019786:	f000 f8db 	bl	8019940 <dhcp_option_long>
 801978a:	4603      	mov	r3, r0
 801978c:	81fb      	strh	r3, [r7, #14]

      LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, dhcp->state, msg_out, DHCP_RELEASE, &options_out_len);
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801978e:	89f8      	ldrh	r0, [r7, #14]
 8019790:	697b      	ldr	r3, [r7, #20]
 8019792:	33f0      	adds	r3, #240	@ 0xf0
 8019794:	69ba      	ldr	r2, [r7, #24]
 8019796:	4619      	mov	r1, r3
 8019798:	f000 fd8e 	bl	801a2b8 <dhcp_option_trailer>

      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801979c:	4b13      	ldr	r3, [pc, #76]	@ (80197ec <dhcp_release_and_stop+0x12c>)
 801979e:	6818      	ldr	r0, [r3, #0]
 80197a0:	f107 0210 	add.w	r2, r7, #16
 80197a4:	687b      	ldr	r3, [r7, #4]
 80197a6:	9300      	str	r3, [sp, #0]
 80197a8:	2343      	movs	r3, #67	@ 0x43
 80197aa:	69b9      	ldr	r1, [r7, #24]
 80197ac:	f7fe fc2a 	bl	8018004 <udp_sendto_if>
      pbuf_free(p_out);
 80197b0:	69b8      	ldr	r0, [r7, #24]
 80197b2:	f7f7 fd15 	bl	80111e0 <pbuf_free>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_release: could not allocate DHCP request\n"));
    }
  }

  /* remove IP address from interface (prevents routing from selecting this interface) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 80197b6:	4b0e      	ldr	r3, [pc, #56]	@ (80197f0 <dhcp_release_and_stop+0x130>)
 80197b8:	4a0d      	ldr	r2, [pc, #52]	@ (80197f0 <dhcp_release_and_stop+0x130>)
 80197ba:	490d      	ldr	r1, [pc, #52]	@ (80197f0 <dhcp_release_and_stop+0x130>)
 80197bc:	6878      	ldr	r0, [r7, #4]
 80197be:	f7f6 ff97 	bl	80106f0 <netif_set_addr>
    autoip_stop(netif);
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */

  dhcp_set_state(dhcp, DHCP_STATE_OFF);
 80197c2:	2100      	movs	r1, #0
 80197c4:	69f8      	ldr	r0, [r7, #28]
 80197c6:	f000 f815 	bl	80197f4 <dhcp_set_state>

  if (dhcp->pcb_allocated != 0) {
 80197ca:	69fb      	ldr	r3, [r7, #28]
 80197cc:	791b      	ldrb	r3, [r3, #4]
 80197ce:	2b00      	cmp	r3, #0
 80197d0:	d008      	beq.n	80197e4 <dhcp_release_and_stop+0x124>
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 80197d2:	f7fe ff89 	bl	80186e8 <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 80197d6:	69fb      	ldr	r3, [r7, #28]
 80197d8:	2200      	movs	r2, #0
 80197da:	711a      	strb	r2, [r3, #4]
 80197dc:	e002      	b.n	80197e4 <dhcp_release_and_stop+0x124>
    return;
 80197de:	bf00      	nop
 80197e0:	e000      	b.n	80197e4 <dhcp_release_and_stop+0x124>
    return;
 80197e2:	bf00      	nop
  }
}
 80197e4:	3720      	adds	r7, #32
 80197e6:	46bd      	mov	sp, r7
 80197e8:	bdb0      	pop	{r4, r5, r7, pc}
 80197ea:	bf00      	nop
 80197ec:	2000e498 	.word	0x2000e498
 80197f0:	08022314 	.word	0x08022314

080197f4 <dhcp_set_state>:
 *
 * If the state changed, reset the number of tries.
 */
static void
dhcp_set_state(struct dhcp *dhcp, u8_t new_state)
{
 80197f4:	b480      	push	{r7}
 80197f6:	b083      	sub	sp, #12
 80197f8:	af00      	add	r7, sp, #0
 80197fa:	6078      	str	r0, [r7, #4]
 80197fc:	460b      	mov	r3, r1
 80197fe:	70fb      	strb	r3, [r7, #3]
  if (new_state != dhcp->state) {
 8019800:	687b      	ldr	r3, [r7, #4]
 8019802:	795b      	ldrb	r3, [r3, #5]
 8019804:	78fa      	ldrb	r2, [r7, #3]
 8019806:	429a      	cmp	r2, r3
 8019808:	d008      	beq.n	801981c <dhcp_set_state+0x28>
    dhcp->state = new_state;
 801980a:	687b      	ldr	r3, [r7, #4]
 801980c:	78fa      	ldrb	r2, [r7, #3]
 801980e:	715a      	strb	r2, [r3, #5]
    dhcp->tries = 0;
 8019810:	687b      	ldr	r3, [r7, #4]
 8019812:	2200      	movs	r2, #0
 8019814:	719a      	strb	r2, [r3, #6]
    dhcp->request_timeout = 0;
 8019816:	687b      	ldr	r3, [r7, #4]
 8019818:	2200      	movs	r2, #0
 801981a:	811a      	strh	r2, [r3, #8]
  }
}
 801981c:	bf00      	nop
 801981e:	370c      	adds	r7, #12
 8019820:	46bd      	mov	sp, r7
 8019822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019826:	4770      	bx	lr

08019828 <dhcp_option>:
 * DHCP message.
 *
 */
static u16_t
dhcp_option(u16_t options_out_len, u8_t *options, u8_t option_type, u8_t option_len)
{
 8019828:	b580      	push	{r7, lr}
 801982a:	b082      	sub	sp, #8
 801982c:	af00      	add	r7, sp, #0
 801982e:	6039      	str	r1, [r7, #0]
 8019830:	4611      	mov	r1, r2
 8019832:	461a      	mov	r2, r3
 8019834:	4603      	mov	r3, r0
 8019836:	80fb      	strh	r3, [r7, #6]
 8019838:	460b      	mov	r3, r1
 801983a:	717b      	strb	r3, [r7, #5]
 801983c:	4613      	mov	r3, r2
 801983e:	713b      	strb	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8019840:	88fa      	ldrh	r2, [r7, #6]
 8019842:	793b      	ldrb	r3, [r7, #4]
 8019844:	4413      	add	r3, r2
 8019846:	3302      	adds	r3, #2
 8019848:	2b44      	cmp	r3, #68	@ 0x44
 801984a:	d906      	bls.n	801985a <dhcp_option+0x32>
 801984c:	4b0d      	ldr	r3, [pc, #52]	@ (8019884 <dhcp_option+0x5c>)
 801984e:	f240 529a 	movw	r2, #1434	@ 0x59a
 8019852:	490d      	ldr	r1, [pc, #52]	@ (8019888 <dhcp_option+0x60>)
 8019854:	480d      	ldr	r0, [pc, #52]	@ (801988c <dhcp_option+0x64>)
 8019856:	f003 fc0b 	bl	801d070 <iprintf>
  options[options_out_len++] = option_type;
 801985a:	88fb      	ldrh	r3, [r7, #6]
 801985c:	1c5a      	adds	r2, r3, #1
 801985e:	80fa      	strh	r2, [r7, #6]
 8019860:	461a      	mov	r2, r3
 8019862:	683b      	ldr	r3, [r7, #0]
 8019864:	4413      	add	r3, r2
 8019866:	797a      	ldrb	r2, [r7, #5]
 8019868:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = option_len;
 801986a:	88fb      	ldrh	r3, [r7, #6]
 801986c:	1c5a      	adds	r2, r3, #1
 801986e:	80fa      	strh	r2, [r7, #6]
 8019870:	461a      	mov	r2, r3
 8019872:	683b      	ldr	r3, [r7, #0]
 8019874:	4413      	add	r3, r2
 8019876:	793a      	ldrb	r2, [r7, #4]
 8019878:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 801987a:	88fb      	ldrh	r3, [r7, #6]
}
 801987c:	4618      	mov	r0, r3
 801987e:	3708      	adds	r7, #8
 8019880:	46bd      	mov	sp, r7
 8019882:	bd80      	pop	{r7, pc}
 8019884:	0802171c 	.word	0x0802171c
 8019888:	080218b0 	.word	0x080218b0
 801988c:	0802177c 	.word	0x0802177c

08019890 <dhcp_option_byte>:
 * Concatenate a single byte to the outgoing DHCP message.
 *
 */
static u16_t
dhcp_option_byte(u16_t options_out_len, u8_t *options, u8_t value)
{
 8019890:	b580      	push	{r7, lr}
 8019892:	b082      	sub	sp, #8
 8019894:	af00      	add	r7, sp, #0
 8019896:	4603      	mov	r3, r0
 8019898:	6039      	str	r1, [r7, #0]
 801989a:	80fb      	strh	r3, [r7, #6]
 801989c:	4613      	mov	r3, r2
 801989e:	717b      	strb	r3, [r7, #5]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 80198a0:	88fb      	ldrh	r3, [r7, #6]
 80198a2:	2b43      	cmp	r3, #67	@ 0x43
 80198a4:	d906      	bls.n	80198b4 <dhcp_option_byte+0x24>
 80198a6:	4b0a      	ldr	r3, [pc, #40]	@ (80198d0 <dhcp_option_byte+0x40>)
 80198a8:	f240 52a6 	movw	r2, #1446	@ 0x5a6
 80198ac:	4909      	ldr	r1, [pc, #36]	@ (80198d4 <dhcp_option_byte+0x44>)
 80198ae:	480a      	ldr	r0, [pc, #40]	@ (80198d8 <dhcp_option_byte+0x48>)
 80198b0:	f003 fbde 	bl	801d070 <iprintf>
  options[options_out_len++] = value;
 80198b4:	88fb      	ldrh	r3, [r7, #6]
 80198b6:	1c5a      	adds	r2, r3, #1
 80198b8:	80fa      	strh	r2, [r7, #6]
 80198ba:	461a      	mov	r2, r3
 80198bc:	683b      	ldr	r3, [r7, #0]
 80198be:	4413      	add	r3, r2
 80198c0:	797a      	ldrb	r2, [r7, #5]
 80198c2:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 80198c4:	88fb      	ldrh	r3, [r7, #6]
}
 80198c6:	4618      	mov	r0, r3
 80198c8:	3708      	adds	r7, #8
 80198ca:	46bd      	mov	sp, r7
 80198cc:	bd80      	pop	{r7, pc}
 80198ce:	bf00      	nop
 80198d0:	0802171c 	.word	0x0802171c
 80198d4:	080218f4 	.word	0x080218f4
 80198d8:	0802177c 	.word	0x0802177c

080198dc <dhcp_option_short>:

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 80198dc:	b580      	push	{r7, lr}
 80198de:	b082      	sub	sp, #8
 80198e0:	af00      	add	r7, sp, #0
 80198e2:	4603      	mov	r3, r0
 80198e4:	6039      	str	r1, [r7, #0]
 80198e6:	80fb      	strh	r3, [r7, #6]
 80198e8:	4613      	mov	r3, r2
 80198ea:	80bb      	strh	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 80198ec:	88fb      	ldrh	r3, [r7, #6]
 80198ee:	3302      	adds	r3, #2
 80198f0:	2b44      	cmp	r3, #68	@ 0x44
 80198f2:	d906      	bls.n	8019902 <dhcp_option_short+0x26>
 80198f4:	4b0f      	ldr	r3, [pc, #60]	@ (8019934 <dhcp_option_short+0x58>)
 80198f6:	f240 52ae 	movw	r2, #1454	@ 0x5ae
 80198fa:	490f      	ldr	r1, [pc, #60]	@ (8019938 <dhcp_option_short+0x5c>)
 80198fc:	480f      	ldr	r0, [pc, #60]	@ (801993c <dhcp_option_short+0x60>)
 80198fe:	f003 fbb7 	bl	801d070 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8019902:	88bb      	ldrh	r3, [r7, #4]
 8019904:	0a1b      	lsrs	r3, r3, #8
 8019906:	b29a      	uxth	r2, r3
 8019908:	88fb      	ldrh	r3, [r7, #6]
 801990a:	1c59      	adds	r1, r3, #1
 801990c:	80f9      	strh	r1, [r7, #6]
 801990e:	4619      	mov	r1, r3
 8019910:	683b      	ldr	r3, [r7, #0]
 8019912:	440b      	add	r3, r1
 8019914:	b2d2      	uxtb	r2, r2
 8019916:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8019918:	88fb      	ldrh	r3, [r7, #6]
 801991a:	1c5a      	adds	r2, r3, #1
 801991c:	80fa      	strh	r2, [r7, #6]
 801991e:	461a      	mov	r2, r3
 8019920:	683b      	ldr	r3, [r7, #0]
 8019922:	4413      	add	r3, r2
 8019924:	88ba      	ldrh	r2, [r7, #4]
 8019926:	b2d2      	uxtb	r2, r2
 8019928:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 801992a:	88fb      	ldrh	r3, [r7, #6]
}
 801992c:	4618      	mov	r0, r3
 801992e:	3708      	adds	r7, #8
 8019930:	46bd      	mov	sp, r7
 8019932:	bd80      	pop	{r7, pc}
 8019934:	0802171c 	.word	0x0802171c
 8019938:	0802192c 	.word	0x0802192c
 801993c:	0802177c 	.word	0x0802177c

08019940 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 8019940:	b580      	push	{r7, lr}
 8019942:	b084      	sub	sp, #16
 8019944:	af00      	add	r7, sp, #0
 8019946:	4603      	mov	r3, r0
 8019948:	60b9      	str	r1, [r7, #8]
 801994a:	607a      	str	r2, [r7, #4]
 801994c:	81fb      	strh	r3, [r7, #14]
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 801994e:	89fb      	ldrh	r3, [r7, #14]
 8019950:	3304      	adds	r3, #4
 8019952:	2b44      	cmp	r3, #68	@ 0x44
 8019954:	d906      	bls.n	8019964 <dhcp_option_long+0x24>
 8019956:	4b19      	ldr	r3, [pc, #100]	@ (80199bc <dhcp_option_long+0x7c>)
 8019958:	f240 52b7 	movw	r2, #1463	@ 0x5b7
 801995c:	4918      	ldr	r1, [pc, #96]	@ (80199c0 <dhcp_option_long+0x80>)
 801995e:	4819      	ldr	r0, [pc, #100]	@ (80199c4 <dhcp_option_long+0x84>)
 8019960:	f003 fb86 	bl	801d070 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 8019964:	687b      	ldr	r3, [r7, #4]
 8019966:	0e1a      	lsrs	r2, r3, #24
 8019968:	89fb      	ldrh	r3, [r7, #14]
 801996a:	1c59      	adds	r1, r3, #1
 801996c:	81f9      	strh	r1, [r7, #14]
 801996e:	4619      	mov	r1, r3
 8019970:	68bb      	ldr	r3, [r7, #8]
 8019972:	440b      	add	r3, r1
 8019974:	b2d2      	uxtb	r2, r2
 8019976:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 8019978:	687b      	ldr	r3, [r7, #4]
 801997a:	0c1a      	lsrs	r2, r3, #16
 801997c:	89fb      	ldrh	r3, [r7, #14]
 801997e:	1c59      	adds	r1, r3, #1
 8019980:	81f9      	strh	r1, [r7, #14]
 8019982:	4619      	mov	r1, r3
 8019984:	68bb      	ldr	r3, [r7, #8]
 8019986:	440b      	add	r3, r1
 8019988:	b2d2      	uxtb	r2, r2
 801998a:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801998c:	687b      	ldr	r3, [r7, #4]
 801998e:	0a1a      	lsrs	r2, r3, #8
 8019990:	89fb      	ldrh	r3, [r7, #14]
 8019992:	1c59      	adds	r1, r3, #1
 8019994:	81f9      	strh	r1, [r7, #14]
 8019996:	4619      	mov	r1, r3
 8019998:	68bb      	ldr	r3, [r7, #8]
 801999a:	440b      	add	r3, r1
 801999c:	b2d2      	uxtb	r2, r2
 801999e:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 80199a0:	89fb      	ldrh	r3, [r7, #14]
 80199a2:	1c5a      	adds	r2, r3, #1
 80199a4:	81fa      	strh	r2, [r7, #14]
 80199a6:	461a      	mov	r2, r3
 80199a8:	68bb      	ldr	r3, [r7, #8]
 80199aa:	4413      	add	r3, r2
 80199ac:	687a      	ldr	r2, [r7, #4]
 80199ae:	b2d2      	uxtb	r2, r2
 80199b0:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 80199b2:	89fb      	ldrh	r3, [r7, #14]
}
 80199b4:	4618      	mov	r0, r3
 80199b6:	3710      	adds	r7, #16
 80199b8:	46bd      	mov	sp, r7
 80199ba:	bd80      	pop	{r7, pc}
 80199bc:	0802171c 	.word	0x0802171c
 80199c0:	08021968 	.word	0x08021968
 80199c4:	0802177c 	.word	0x0802177c

080199c8 <dhcp_parse_reply>:
 * use that further on.
 *
 */
static err_t
dhcp_parse_reply(struct pbuf *p, struct dhcp *dhcp)
{
 80199c8:	b580      	push	{r7, lr}
 80199ca:	b090      	sub	sp, #64	@ 0x40
 80199cc:	af00      	add	r7, sp, #0
 80199ce:	6078      	str	r0, [r7, #4]
 80199d0:	6039      	str	r1, [r7, #0]
  u16_t offset;
  u16_t offset_max;
  u16_t options_idx;
  u16_t options_idx_max;
  struct pbuf *q;
  int parse_file_as_options = 0;
 80199d2:	2300      	movs	r3, #0
 80199d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int parse_sname_as_options = 0;
 80199d6:	2300      	movs	r3, #0
 80199d8:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif

  LWIP_UNUSED_ARG(dhcp);

  /* clear received options */
  dhcp_clear_all_options(dhcp);
 80199da:	2208      	movs	r2, #8
 80199dc:	2100      	movs	r1, #0
 80199de:	48b5      	ldr	r0, [pc, #724]	@ (8019cb4 <dhcp_parse_reply+0x2ec>)
 80199e0:	f003 fb82 	bl	801d0e8 <memset>
  /* check that beginning of dhcp_msg (up to and including chaddr) is in first pbuf */
  if (p->len < DHCP_SNAME_OFS) {
 80199e4:	687b      	ldr	r3, [r7, #4]
 80199e6:	895b      	ldrh	r3, [r3, #10]
 80199e8:	2b2b      	cmp	r3, #43	@ 0x2b
 80199ea:	d802      	bhi.n	80199f2 <dhcp_parse_reply+0x2a>
    return ERR_BUF;
 80199ec:	f06f 0301 	mvn.w	r3, #1
 80199f0:	e2a7      	b.n	8019f42 <dhcp_parse_reply+0x57a>
  }
  msg_in = (struct dhcp_msg *)p->payload;
 80199f2:	687b      	ldr	r3, [r7, #4]
 80199f4:	685b      	ldr	r3, [r3, #4]
 80199f6:	61bb      	str	r3, [r7, #24]
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* parse options */

  /* start with options field */
  options_idx = DHCP_OPTIONS_OFS;
 80199f8:	23f0      	movs	r3, #240	@ 0xf0
 80199fa:	86fb      	strh	r3, [r7, #54]	@ 0x36
  /* parse options to the end of the received packet */
  options_idx_max = p->tot_len;
 80199fc:	687b      	ldr	r3, [r7, #4]
 80199fe:	891b      	ldrh	r3, [r3, #8]
 8019a00:	86bb      	strh	r3, [r7, #52]	@ 0x34
again:
  q = p;
 8019a02:	687b      	ldr	r3, [r7, #4]
 8019a04:	633b      	str	r3, [r7, #48]	@ 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 8019a06:	e00c      	b.n	8019a22 <dhcp_parse_reply+0x5a>
    options_idx = (u16_t)(options_idx - q->len);
 8019a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019a0a:	895b      	ldrh	r3, [r3, #10]
 8019a0c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8019a0e:	1ad3      	subs	r3, r2, r3
 8019a10:	86fb      	strh	r3, [r7, #54]	@ 0x36
    options_idx_max = (u16_t)(options_idx_max - q->len);
 8019a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019a14:	895b      	ldrh	r3, [r3, #10]
 8019a16:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8019a18:	1ad3      	subs	r3, r2, r3
 8019a1a:	86bb      	strh	r3, [r7, #52]	@ 0x34
    q = q->next;
 8019a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019a1e:	681b      	ldr	r3, [r3, #0]
 8019a20:	633b      	str	r3, [r7, #48]	@ 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 8019a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019a24:	2b00      	cmp	r3, #0
 8019a26:	d004      	beq.n	8019a32 <dhcp_parse_reply+0x6a>
 8019a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019a2a:	895b      	ldrh	r3, [r3, #10]
 8019a2c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8019a2e:	429a      	cmp	r2, r3
 8019a30:	d2ea      	bcs.n	8019a08 <dhcp_parse_reply+0x40>
  }
  if (q == NULL) {
 8019a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019a34:	2b00      	cmp	r3, #0
 8019a36:	d102      	bne.n	8019a3e <dhcp_parse_reply+0x76>
    return ERR_BUF;
 8019a38:	f06f 0301 	mvn.w	r3, #1
 8019a3c:	e281      	b.n	8019f42 <dhcp_parse_reply+0x57a>
  }
  offset = options_idx;
 8019a3e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8019a40:	877b      	strh	r3, [r7, #58]	@ 0x3a
  offset_max = options_idx_max;
 8019a42:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8019a44:	873b      	strh	r3, [r7, #56]	@ 0x38
  options = (u8_t *)q->payload;
 8019a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019a48:	685b      	ldr	r3, [r3, #4]
 8019a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* at least 1 byte to read and no end marker, then at least 3 bytes to read? */
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 8019a4c:	e239      	b.n	8019ec2 <dhcp_parse_reply+0x4fa>
    u8_t op = options[offset];
 8019a4e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019a50:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8019a52:	4413      	add	r3, r2
 8019a54:	781b      	ldrb	r3, [r3, #0]
 8019a56:	75fb      	strb	r3, [r7, #23]
    u8_t len;
    u8_t decode_len = 0;
 8019a58:	2300      	movs	r3, #0
 8019a5a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    int decode_idx = -1;
 8019a5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019a62:	623b      	str	r3, [r7, #32]
    u16_t val_offset = (u16_t)(offset + 2);
 8019a64:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019a66:	3302      	adds	r3, #2
 8019a68:	83fb      	strh	r3, [r7, #30]
    if (val_offset < offset) {
 8019a6a:	8bfa      	ldrh	r2, [r7, #30]
 8019a6c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019a6e:	429a      	cmp	r2, r3
 8019a70:	d202      	bcs.n	8019a78 <dhcp_parse_reply+0xb0>
      /* overflow */
      return ERR_BUF;
 8019a72:	f06f 0301 	mvn.w	r3, #1
 8019a76:	e264      	b.n	8019f42 <dhcp_parse_reply+0x57a>
    }
    /* len byte might be in the next pbuf */
    if ((offset + 1) < q->len) {
 8019a78:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019a7a:	3301      	adds	r3, #1
 8019a7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019a7e:	8952      	ldrh	r2, [r2, #10]
 8019a80:	4293      	cmp	r3, r2
 8019a82:	da07      	bge.n	8019a94 <dhcp_parse_reply+0xcc>
      len = options[offset + 1];
 8019a84:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019a86:	3301      	adds	r3, #1
 8019a88:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8019a8a:	4413      	add	r3, r2
 8019a8c:	781b      	ldrb	r3, [r3, #0]
 8019a8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8019a92:	e00b      	b.n	8019aac <dhcp_parse_reply+0xe4>
    } else {
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 8019a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019a96:	681b      	ldr	r3, [r3, #0]
 8019a98:	2b00      	cmp	r3, #0
 8019a9a:	d004      	beq.n	8019aa6 <dhcp_parse_reply+0xde>
 8019a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019a9e:	681b      	ldr	r3, [r3, #0]
 8019aa0:	685b      	ldr	r3, [r3, #4]
 8019aa2:	781b      	ldrb	r3, [r3, #0]
 8019aa4:	e000      	b.n	8019aa8 <dhcp_parse_reply+0xe0>
 8019aa6:	2300      	movs	r3, #0
 8019aa8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
    /* LWIP_DEBUGF(DHCP_DEBUG, ("msg_offset=%"U16_F", q->len=%"U16_F, msg_offset, q->len)); */
    decode_len = len;
 8019aac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019ab0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    switch (op) {
 8019ab4:	7dfb      	ldrb	r3, [r7, #23]
 8019ab6:	2b3b      	cmp	r3, #59	@ 0x3b
 8019ab8:	f200 812c 	bhi.w	8019d14 <dhcp_parse_reply+0x34c>
 8019abc:	a201      	add	r2, pc, #4	@ (adr r2, 8019ac4 <dhcp_parse_reply+0xfc>)
 8019abe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019ac2:	bf00      	nop
 8019ac4:	08019bb5 	.word	0x08019bb5
 8019ac8:	08019bc5 	.word	0x08019bc5
 8019acc:	08019d15 	.word	0x08019d15
 8019ad0:	08019be7 	.word	0x08019be7
 8019ad4:	08019d15 	.word	0x08019d15
 8019ad8:	08019d15 	.word	0x08019d15
 8019adc:	08019d15 	.word	0x08019d15
 8019ae0:	08019d15 	.word	0x08019d15
 8019ae4:	08019d15 	.word	0x08019d15
 8019ae8:	08019d15 	.word	0x08019d15
 8019aec:	08019d15 	.word	0x08019d15
 8019af0:	08019d15 	.word	0x08019d15
 8019af4:	08019d15 	.word	0x08019d15
 8019af8:	08019d15 	.word	0x08019d15
 8019afc:	08019d15 	.word	0x08019d15
 8019b00:	08019d15 	.word	0x08019d15
 8019b04:	08019d15 	.word	0x08019d15
 8019b08:	08019d15 	.word	0x08019d15
 8019b0c:	08019d15 	.word	0x08019d15
 8019b10:	08019d15 	.word	0x08019d15
 8019b14:	08019d15 	.word	0x08019d15
 8019b18:	08019d15 	.word	0x08019d15
 8019b1c:	08019d15 	.word	0x08019d15
 8019b20:	08019d15 	.word	0x08019d15
 8019b24:	08019d15 	.word	0x08019d15
 8019b28:	08019d15 	.word	0x08019d15
 8019b2c:	08019d15 	.word	0x08019d15
 8019b30:	08019d15 	.word	0x08019d15
 8019b34:	08019d15 	.word	0x08019d15
 8019b38:	08019d15 	.word	0x08019d15
 8019b3c:	08019d15 	.word	0x08019d15
 8019b40:	08019d15 	.word	0x08019d15
 8019b44:	08019d15 	.word	0x08019d15
 8019b48:	08019d15 	.word	0x08019d15
 8019b4c:	08019d15 	.word	0x08019d15
 8019b50:	08019d15 	.word	0x08019d15
 8019b54:	08019d15 	.word	0x08019d15
 8019b58:	08019d15 	.word	0x08019d15
 8019b5c:	08019d15 	.word	0x08019d15
 8019b60:	08019d15 	.word	0x08019d15
 8019b64:	08019d15 	.word	0x08019d15
 8019b68:	08019d15 	.word	0x08019d15
 8019b6c:	08019d15 	.word	0x08019d15
 8019b70:	08019d15 	.word	0x08019d15
 8019b74:	08019d15 	.word	0x08019d15
 8019b78:	08019d15 	.word	0x08019d15
 8019b7c:	08019d15 	.word	0x08019d15
 8019b80:	08019d15 	.word	0x08019d15
 8019b84:	08019d15 	.word	0x08019d15
 8019b88:	08019d15 	.word	0x08019d15
 8019b8c:	08019d15 	.word	0x08019d15
 8019b90:	08019c13 	.word	0x08019c13
 8019b94:	08019c35 	.word	0x08019c35
 8019b98:	08019c71 	.word	0x08019c71
 8019b9c:	08019c93 	.word	0x08019c93
 8019ba0:	08019d15 	.word	0x08019d15
 8019ba4:	08019d15 	.word	0x08019d15
 8019ba8:	08019d15 	.word	0x08019d15
 8019bac:	08019cd1 	.word	0x08019cd1
 8019bb0:	08019cf3 	.word	0x08019cf3
      /* case(DHCP_OPTION_END): handled above */
      case (DHCP_OPTION_PAD):
        /* special option: no len encoded */
        decode_len = len = 0;
 8019bb4:	2300      	movs	r3, #0
 8019bb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8019bba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019bbe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        /* will be increased below */
        break;
 8019bc2:	e0ab      	b.n	8019d1c <dhcp_parse_reply+0x354>
      case (DHCP_OPTION_SUBNET_MASK):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8019bc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019bc8:	2b04      	cmp	r3, #4
 8019bca:	d009      	beq.n	8019be0 <dhcp_parse_reply+0x218>
 8019bcc:	4b3a      	ldr	r3, [pc, #232]	@ (8019cb8 <dhcp_parse_reply+0x2f0>)
 8019bce:	f240 622e 	movw	r2, #1582	@ 0x62e
 8019bd2:	493a      	ldr	r1, [pc, #232]	@ (8019cbc <dhcp_parse_reply+0x2f4>)
 8019bd4:	483a      	ldr	r0, [pc, #232]	@ (8019cc0 <dhcp_parse_reply+0x2f8>)
 8019bd6:	f003 fa4b 	bl	801d070 <iprintf>
 8019bda:	f06f 0305 	mvn.w	r3, #5
 8019bde:	e1b0      	b.n	8019f42 <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 8019be0:	2306      	movs	r3, #6
 8019be2:	623b      	str	r3, [r7, #32]
        break;
 8019be4:	e09a      	b.n	8019d1c <dhcp_parse_reply+0x354>
      case (DHCP_OPTION_ROUTER):
        decode_len = 4; /* only copy the first given router */
 8019be6:	2304      	movs	r3, #4
 8019be8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 8019bec:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8019bf0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019bf4:	429a      	cmp	r2, r3
 8019bf6:	d209      	bcs.n	8019c0c <dhcp_parse_reply+0x244>
 8019bf8:	4b2f      	ldr	r3, [pc, #188]	@ (8019cb8 <dhcp_parse_reply+0x2f0>)
 8019bfa:	f240 6233 	movw	r2, #1587	@ 0x633
 8019bfe:	4931      	ldr	r1, [pc, #196]	@ (8019cc4 <dhcp_parse_reply+0x2fc>)
 8019c00:	482f      	ldr	r0, [pc, #188]	@ (8019cc0 <dhcp_parse_reply+0x2f8>)
 8019c02:	f003 fa35 	bl	801d070 <iprintf>
 8019c06:	f06f 0305 	mvn.w	r3, #5
 8019c0a:	e19a      	b.n	8019f42 <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 8019c0c:	2307      	movs	r3, #7
 8019c0e:	623b      	str	r3, [r7, #32]
        break;
 8019c10:	e084      	b.n	8019d1c <dhcp_parse_reply+0x354>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
        break;
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
      case (DHCP_OPTION_LEASE_TIME):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8019c12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019c16:	2b04      	cmp	r3, #4
 8019c18:	d009      	beq.n	8019c2e <dhcp_parse_reply+0x266>
 8019c1a:	4b27      	ldr	r3, [pc, #156]	@ (8019cb8 <dhcp_parse_reply+0x2f0>)
 8019c1c:	f240 6241 	movw	r2, #1601	@ 0x641
 8019c20:	4926      	ldr	r1, [pc, #152]	@ (8019cbc <dhcp_parse_reply+0x2f4>)
 8019c22:	4827      	ldr	r0, [pc, #156]	@ (8019cc0 <dhcp_parse_reply+0x2f8>)
 8019c24:	f003 fa24 	bl	801d070 <iprintf>
 8019c28:	f06f 0305 	mvn.w	r3, #5
 8019c2c:	e189      	b.n	8019f42 <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 8019c2e:	2303      	movs	r3, #3
 8019c30:	623b      	str	r3, [r7, #32]
        break;
 8019c32:	e073      	b.n	8019d1c <dhcp_parse_reply+0x354>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_NTP_SERVER;
        break;
#endif /* LWIP_DHCP_GET_NTP_SRV*/
      case (DHCP_OPTION_OVERLOAD):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 8019c34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019c38:	2b01      	cmp	r3, #1
 8019c3a:	d009      	beq.n	8019c50 <dhcp_parse_reply+0x288>
 8019c3c:	4b1e      	ldr	r3, [pc, #120]	@ (8019cb8 <dhcp_parse_reply+0x2f0>)
 8019c3e:	f240 624f 	movw	r2, #1615	@ 0x64f
 8019c42:	4921      	ldr	r1, [pc, #132]	@ (8019cc8 <dhcp_parse_reply+0x300>)
 8019c44:	481e      	ldr	r0, [pc, #120]	@ (8019cc0 <dhcp_parse_reply+0x2f8>)
 8019c46:	f003 fa13 	bl	801d070 <iprintf>
 8019c4a:	f06f 0305 	mvn.w	r3, #5
 8019c4e:	e178      	b.n	8019f42 <dhcp_parse_reply+0x57a>
        /* decode overload only in options, not in file/sname: invalid packet */
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 8019c50:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8019c52:	2bf0      	cmp	r3, #240	@ 0xf0
 8019c54:	d009      	beq.n	8019c6a <dhcp_parse_reply+0x2a2>
 8019c56:	4b18      	ldr	r3, [pc, #96]	@ (8019cb8 <dhcp_parse_reply+0x2f0>)
 8019c58:	f240 6251 	movw	r2, #1617	@ 0x651
 8019c5c:	491b      	ldr	r1, [pc, #108]	@ (8019ccc <dhcp_parse_reply+0x304>)
 8019c5e:	4818      	ldr	r0, [pc, #96]	@ (8019cc0 <dhcp_parse_reply+0x2f8>)
 8019c60:	f003 fa06 	bl	801d070 <iprintf>
 8019c64:	f06f 0305 	mvn.w	r3, #5
 8019c68:	e16b      	b.n	8019f42 <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 8019c6a:	2300      	movs	r3, #0
 8019c6c:	623b      	str	r3, [r7, #32]
        break;
 8019c6e:	e055      	b.n	8019d1c <dhcp_parse_reply+0x354>
      case (DHCP_OPTION_MESSAGE_TYPE):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 8019c70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019c74:	2b01      	cmp	r3, #1
 8019c76:	d009      	beq.n	8019c8c <dhcp_parse_reply+0x2c4>
 8019c78:	4b0f      	ldr	r3, [pc, #60]	@ (8019cb8 <dhcp_parse_reply+0x2f0>)
 8019c7a:	f240 6255 	movw	r2, #1621	@ 0x655
 8019c7e:	4912      	ldr	r1, [pc, #72]	@ (8019cc8 <dhcp_parse_reply+0x300>)
 8019c80:	480f      	ldr	r0, [pc, #60]	@ (8019cc0 <dhcp_parse_reply+0x2f8>)
 8019c82:	f003 f9f5 	bl	801d070 <iprintf>
 8019c86:	f06f 0305 	mvn.w	r3, #5
 8019c8a:	e15a      	b.n	8019f42 <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 8019c8c:	2301      	movs	r3, #1
 8019c8e:	623b      	str	r3, [r7, #32]
        break;
 8019c90:	e044      	b.n	8019d1c <dhcp_parse_reply+0x354>
      case (DHCP_OPTION_SERVER_ID):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8019c92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019c96:	2b04      	cmp	r3, #4
 8019c98:	d009      	beq.n	8019cae <dhcp_parse_reply+0x2e6>
 8019c9a:	4b07      	ldr	r3, [pc, #28]	@ (8019cb8 <dhcp_parse_reply+0x2f0>)
 8019c9c:	f240 6259 	movw	r2, #1625	@ 0x659
 8019ca0:	4906      	ldr	r1, [pc, #24]	@ (8019cbc <dhcp_parse_reply+0x2f4>)
 8019ca2:	4807      	ldr	r0, [pc, #28]	@ (8019cc0 <dhcp_parse_reply+0x2f8>)
 8019ca4:	f003 f9e4 	bl	801d070 <iprintf>
 8019ca8:	f06f 0305 	mvn.w	r3, #5
 8019cac:	e149      	b.n	8019f42 <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 8019cae:	2302      	movs	r3, #2
 8019cb0:	623b      	str	r3, [r7, #32]
        break;
 8019cb2:	e033      	b.n	8019d1c <dhcp_parse_reply+0x354>
 8019cb4:	2000e490 	.word	0x2000e490
 8019cb8:	0802171c 	.word	0x0802171c
 8019cbc:	080219a4 	.word	0x080219a4
 8019cc0:	0802177c 	.word	0x0802177c
 8019cc4:	080219b0 	.word	0x080219b0
 8019cc8:	080219c4 	.word	0x080219c4
 8019ccc:	080219d0 	.word	0x080219d0
      case (DHCP_OPTION_T1):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8019cd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019cd4:	2b04      	cmp	r3, #4
 8019cd6:	d009      	beq.n	8019cec <dhcp_parse_reply+0x324>
 8019cd8:	4b9c      	ldr	r3, [pc, #624]	@ (8019f4c <dhcp_parse_reply+0x584>)
 8019cda:	f240 625d 	movw	r2, #1629	@ 0x65d
 8019cde:	499c      	ldr	r1, [pc, #624]	@ (8019f50 <dhcp_parse_reply+0x588>)
 8019ce0:	489c      	ldr	r0, [pc, #624]	@ (8019f54 <dhcp_parse_reply+0x58c>)
 8019ce2:	f003 f9c5 	bl	801d070 <iprintf>
 8019ce6:	f06f 0305 	mvn.w	r3, #5
 8019cea:	e12a      	b.n	8019f42 <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_T1;
 8019cec:	2304      	movs	r3, #4
 8019cee:	623b      	str	r3, [r7, #32]
        break;
 8019cf0:	e014      	b.n	8019d1c <dhcp_parse_reply+0x354>
      case (DHCP_OPTION_T2):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8019cf2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019cf6:	2b04      	cmp	r3, #4
 8019cf8:	d009      	beq.n	8019d0e <dhcp_parse_reply+0x346>
 8019cfa:	4b94      	ldr	r3, [pc, #592]	@ (8019f4c <dhcp_parse_reply+0x584>)
 8019cfc:	f240 6261 	movw	r2, #1633	@ 0x661
 8019d00:	4993      	ldr	r1, [pc, #588]	@ (8019f50 <dhcp_parse_reply+0x588>)
 8019d02:	4894      	ldr	r0, [pc, #592]	@ (8019f54 <dhcp_parse_reply+0x58c>)
 8019d04:	f003 f9b4 	bl	801d070 <iprintf>
 8019d08:	f06f 0305 	mvn.w	r3, #5
 8019d0c:	e119      	b.n	8019f42 <dhcp_parse_reply+0x57a>
        decode_idx = DHCP_OPTION_IDX_T2;
 8019d0e:	2305      	movs	r3, #5
 8019d10:	623b      	str	r3, [r7, #32]
        break;
 8019d12:	e003      	b.n	8019d1c <dhcp_parse_reply+0x354>
      default:
        decode_len = 0;
 8019d14:	2300      	movs	r3, #0
 8019d16:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        LWIP_DEBUGF(DHCP_DEBUG, ("skipping option %"U16_F" in options\n", (u16_t)op));
        LWIP_HOOK_DHCP_PARSE_OPTION(ip_current_netif(), dhcp, dhcp->state, msg_in,
                                    dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE) ? (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE) : 0,
                                    op, len, q, val_offset);
        break;
 8019d1a:	bf00      	nop
    }
    if (op == DHCP_OPTION_PAD) {
 8019d1c:	7dfb      	ldrb	r3, [r7, #23]
 8019d1e:	2b00      	cmp	r3, #0
 8019d20:	d103      	bne.n	8019d2a <dhcp_parse_reply+0x362>
      offset++;
 8019d22:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019d24:	3301      	adds	r3, #1
 8019d26:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8019d28:	e0a1      	b.n	8019e6e <dhcp_parse_reply+0x4a6>
    } else {
      if (offset + len + 2 > 0xFFFF) {
 8019d2a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8019d2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019d30:	4413      	add	r3, r2
 8019d32:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 8019d36:	4293      	cmp	r3, r2
 8019d38:	dd02      	ble.n	8019d40 <dhcp_parse_reply+0x378>
        /* overflow */
        return ERR_BUF;
 8019d3a:	f06f 0301 	mvn.w	r3, #1
 8019d3e:	e100      	b.n	8019f42 <dhcp_parse_reply+0x57a>
      }
      offset = (u16_t)(offset + len + 2);
 8019d40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019d44:	b29a      	uxth	r2, r3
 8019d46:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019d48:	4413      	add	r3, r2
 8019d4a:	b29b      	uxth	r3, r3
 8019d4c:	3302      	adds	r3, #2
 8019d4e:	877b      	strh	r3, [r7, #58]	@ 0x3a
      if (decode_len > 0) {
 8019d50:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019d54:	2b00      	cmp	r3, #0
 8019d56:	f000 808a 	beq.w	8019e6e <dhcp_parse_reply+0x4a6>
        u32_t value = 0;
 8019d5a:	2300      	movs	r3, #0
 8019d5c:	60bb      	str	r3, [r7, #8]
        u16_t copy_len;
decode_next:
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 8019d5e:	6a3b      	ldr	r3, [r7, #32]
 8019d60:	2b00      	cmp	r3, #0
 8019d62:	db02      	blt.n	8019d6a <dhcp_parse_reply+0x3a2>
 8019d64:	6a3b      	ldr	r3, [r7, #32]
 8019d66:	2b07      	cmp	r3, #7
 8019d68:	dd06      	ble.n	8019d78 <dhcp_parse_reply+0x3b0>
 8019d6a:	4b78      	ldr	r3, [pc, #480]	@ (8019f4c <dhcp_parse_reply+0x584>)
 8019d6c:	f44f 62cf 	mov.w	r2, #1656	@ 0x678
 8019d70:	4979      	ldr	r1, [pc, #484]	@ (8019f58 <dhcp_parse_reply+0x590>)
 8019d72:	4878      	ldr	r0, [pc, #480]	@ (8019f54 <dhcp_parse_reply+0x58c>)
 8019d74:	f003 f97c 	bl	801d070 <iprintf>
        if (!dhcp_option_given(dhcp, decode_idx)) {
 8019d78:	4a78      	ldr	r2, [pc, #480]	@ (8019f5c <dhcp_parse_reply+0x594>)
 8019d7a:	6a3b      	ldr	r3, [r7, #32]
 8019d7c:	4413      	add	r3, r2
 8019d7e:	781b      	ldrb	r3, [r3, #0]
 8019d80:	2b00      	cmp	r3, #0
 8019d82:	d174      	bne.n	8019e6e <dhcp_parse_reply+0x4a6>
          copy_len = LWIP_MIN(decode_len, 4);
 8019d84:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019d88:	2b04      	cmp	r3, #4
 8019d8a:	bf28      	it	cs
 8019d8c:	2304      	movcs	r3, #4
 8019d8e:	b2db      	uxtb	r3, r3
 8019d90:	82bb      	strh	r3, [r7, #20]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 8019d92:	8bfb      	ldrh	r3, [r7, #30]
 8019d94:	8aba      	ldrh	r2, [r7, #20]
 8019d96:	f107 0108 	add.w	r1, r7, #8
 8019d9a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8019d9c:	f7f7 fc26 	bl	80115ec <pbuf_copy_partial>
 8019da0:	4603      	mov	r3, r0
 8019da2:	461a      	mov	r2, r3
 8019da4:	8abb      	ldrh	r3, [r7, #20]
 8019da6:	4293      	cmp	r3, r2
 8019da8:	d002      	beq.n	8019db0 <dhcp_parse_reply+0x3e8>
            return ERR_BUF;
 8019daa:	f06f 0301 	mvn.w	r3, #1
 8019dae:	e0c8      	b.n	8019f42 <dhcp_parse_reply+0x57a>
          }
          if (decode_len > 4) {
 8019db0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019db4:	2b04      	cmp	r3, #4
 8019db6:	d933      	bls.n	8019e20 <dhcp_parse_reply+0x458>
            /* decode more than one u32_t */
            u16_t next_val_offset;
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 8019db8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019dbc:	f003 0303 	and.w	r3, r3, #3
 8019dc0:	b2db      	uxtb	r3, r3
 8019dc2:	2b00      	cmp	r3, #0
 8019dc4:	d009      	beq.n	8019dda <dhcp_parse_reply+0x412>
 8019dc6:	4b61      	ldr	r3, [pc, #388]	@ (8019f4c <dhcp_parse_reply+0x584>)
 8019dc8:	f240 6281 	movw	r2, #1665	@ 0x681
 8019dcc:	4964      	ldr	r1, [pc, #400]	@ (8019f60 <dhcp_parse_reply+0x598>)
 8019dce:	4861      	ldr	r0, [pc, #388]	@ (8019f54 <dhcp_parse_reply+0x58c>)
 8019dd0:	f003 f94e 	bl	801d070 <iprintf>
 8019dd4:	f06f 0305 	mvn.w	r3, #5
 8019dd8:	e0b3      	b.n	8019f42 <dhcp_parse_reply+0x57a>
            dhcp_got_option(dhcp, decode_idx);
 8019dda:	4a60      	ldr	r2, [pc, #384]	@ (8019f5c <dhcp_parse_reply+0x594>)
 8019ddc:	6a3b      	ldr	r3, [r7, #32]
 8019dde:	4413      	add	r3, r2
 8019de0:	2201      	movs	r2, #1
 8019de2:	701a      	strb	r2, [r3, #0]
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 8019de4:	68bb      	ldr	r3, [r7, #8]
 8019de6:	4618      	mov	r0, r3
 8019de8:	f7f5 fdac 	bl	800f944 <lwip_htonl>
 8019dec:	4602      	mov	r2, r0
 8019dee:	495d      	ldr	r1, [pc, #372]	@ (8019f64 <dhcp_parse_reply+0x59c>)
 8019df0:	6a3b      	ldr	r3, [r7, #32]
 8019df2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            decode_len = (u8_t)(decode_len - 4);
 8019df6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019dfa:	3b04      	subs	r3, #4
 8019dfc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            next_val_offset = (u16_t)(val_offset + 4);
 8019e00:	8bfb      	ldrh	r3, [r7, #30]
 8019e02:	3304      	adds	r3, #4
 8019e04:	827b      	strh	r3, [r7, #18]
            if (next_val_offset < val_offset) {
 8019e06:	8a7a      	ldrh	r2, [r7, #18]
 8019e08:	8bfb      	ldrh	r3, [r7, #30]
 8019e0a:	429a      	cmp	r2, r3
 8019e0c:	d202      	bcs.n	8019e14 <dhcp_parse_reply+0x44c>
              /* overflow */
              return ERR_BUF;
 8019e0e:	f06f 0301 	mvn.w	r3, #1
 8019e12:	e096      	b.n	8019f42 <dhcp_parse_reply+0x57a>
            }
            val_offset = next_val_offset;
 8019e14:	8a7b      	ldrh	r3, [r7, #18]
 8019e16:	83fb      	strh	r3, [r7, #30]
            decode_idx++;
 8019e18:	6a3b      	ldr	r3, [r7, #32]
 8019e1a:	3301      	adds	r3, #1
 8019e1c:	623b      	str	r3, [r7, #32]
            goto decode_next;
 8019e1e:	e79e      	b.n	8019d5e <dhcp_parse_reply+0x396>
          } else if (decode_len == 4) {
 8019e20:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019e24:	2b04      	cmp	r3, #4
 8019e26:	d106      	bne.n	8019e36 <dhcp_parse_reply+0x46e>
            value = lwip_ntohl(value);
 8019e28:	68bb      	ldr	r3, [r7, #8]
 8019e2a:	4618      	mov	r0, r3
 8019e2c:	f7f5 fd8a 	bl	800f944 <lwip_htonl>
 8019e30:	4603      	mov	r3, r0
 8019e32:	60bb      	str	r3, [r7, #8]
 8019e34:	e011      	b.n	8019e5a <dhcp_parse_reply+0x492>
          } else {
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 8019e36:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019e3a:	2b01      	cmp	r3, #1
 8019e3c:	d009      	beq.n	8019e52 <dhcp_parse_reply+0x48a>
 8019e3e:	4b43      	ldr	r3, [pc, #268]	@ (8019f4c <dhcp_parse_reply+0x584>)
 8019e40:	f44f 62d2 	mov.w	r2, #1680	@ 0x690
 8019e44:	4948      	ldr	r1, [pc, #288]	@ (8019f68 <dhcp_parse_reply+0x5a0>)
 8019e46:	4843      	ldr	r0, [pc, #268]	@ (8019f54 <dhcp_parse_reply+0x58c>)
 8019e48:	f003 f912 	bl	801d070 <iprintf>
 8019e4c:	f06f 0305 	mvn.w	r3, #5
 8019e50:	e077      	b.n	8019f42 <dhcp_parse_reply+0x57a>
            value = ((u8_t *)&value)[0];
 8019e52:	f107 0308 	add.w	r3, r7, #8
 8019e56:	781b      	ldrb	r3, [r3, #0]
 8019e58:	60bb      	str	r3, [r7, #8]
          }
          dhcp_got_option(dhcp, decode_idx);
 8019e5a:	4a40      	ldr	r2, [pc, #256]	@ (8019f5c <dhcp_parse_reply+0x594>)
 8019e5c:	6a3b      	ldr	r3, [r7, #32]
 8019e5e:	4413      	add	r3, r2
 8019e60:	2201      	movs	r2, #1
 8019e62:	701a      	strb	r2, [r3, #0]
          dhcp_set_option_value(dhcp, decode_idx, value);
 8019e64:	68ba      	ldr	r2, [r7, #8]
 8019e66:	493f      	ldr	r1, [pc, #252]	@ (8019f64 <dhcp_parse_reply+0x59c>)
 8019e68:	6a3b      	ldr	r3, [r7, #32]
 8019e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
      }
    }
    if (offset >= q->len) {
 8019e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019e70:	895b      	ldrh	r3, [r3, #10]
 8019e72:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8019e74:	429a      	cmp	r2, r3
 8019e76:	d324      	bcc.n	8019ec2 <dhcp_parse_reply+0x4fa>
      offset = (u16_t)(offset - q->len);
 8019e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019e7a:	895b      	ldrh	r3, [r3, #10]
 8019e7c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8019e7e:	1ad3      	subs	r3, r2, r3
 8019e80:	877b      	strh	r3, [r7, #58]	@ 0x3a
      offset_max = (u16_t)(offset_max - q->len);
 8019e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019e84:	895b      	ldrh	r3, [r3, #10]
 8019e86:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8019e88:	1ad3      	subs	r3, r2, r3
 8019e8a:	873b      	strh	r3, [r7, #56]	@ 0x38
      if (offset < offset_max) {
 8019e8c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8019e8e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8019e90:	429a      	cmp	r2, r3
 8019e92:	d213      	bcs.n	8019ebc <dhcp_parse_reply+0x4f4>
        q = q->next;
 8019e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019e96:	681b      	ldr	r3, [r3, #0]
 8019e98:	633b      	str	r3, [r7, #48]	@ 0x30
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 8019e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019e9c:	2b00      	cmp	r3, #0
 8019e9e:	d109      	bne.n	8019eb4 <dhcp_parse_reply+0x4ec>
 8019ea0:	4b2a      	ldr	r3, [pc, #168]	@ (8019f4c <dhcp_parse_reply+0x584>)
 8019ea2:	f240 629d 	movw	r2, #1693	@ 0x69d
 8019ea6:	4931      	ldr	r1, [pc, #196]	@ (8019f6c <dhcp_parse_reply+0x5a4>)
 8019ea8:	482a      	ldr	r0, [pc, #168]	@ (8019f54 <dhcp_parse_reply+0x58c>)
 8019eaa:	f003 f8e1 	bl	801d070 <iprintf>
 8019eae:	f06f 0305 	mvn.w	r3, #5
 8019eb2:	e046      	b.n	8019f42 <dhcp_parse_reply+0x57a>
        options = (u8_t *)q->payload;
 8019eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019eb6:	685b      	ldr	r3, [r3, #4]
 8019eb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8019eba:	e002      	b.n	8019ec2 <dhcp_parse_reply+0x4fa>
      } else {
        /* We've run out of bytes, probably no end marker. Don't proceed. */
        return ERR_BUF;
 8019ebc:	f06f 0301 	mvn.w	r3, #1
 8019ec0:	e03f      	b.n	8019f42 <dhcp_parse_reply+0x57a>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 8019ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019ec4:	2b00      	cmp	r3, #0
 8019ec6:	d00a      	beq.n	8019ede <dhcp_parse_reply+0x516>
 8019ec8:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8019eca:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8019ecc:	429a      	cmp	r2, r3
 8019ece:	d206      	bcs.n	8019ede <dhcp_parse_reply+0x516>
 8019ed0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019ed2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8019ed4:	4413      	add	r3, r2
 8019ed6:	781b      	ldrb	r3, [r3, #0]
 8019ed8:	2bff      	cmp	r3, #255	@ 0xff
 8019eda:	f47f adb8 	bne.w	8019a4e <dhcp_parse_reply+0x86>
      }
    }
  }
  /* is this an overloaded message? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 8019ede:	4b1f      	ldr	r3, [pc, #124]	@ (8019f5c <dhcp_parse_reply+0x594>)
 8019ee0:	781b      	ldrb	r3, [r3, #0]
 8019ee2:	2b00      	cmp	r3, #0
 8019ee4:	d018      	beq.n	8019f18 <dhcp_parse_reply+0x550>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 8019ee6:	4b1f      	ldr	r3, [pc, #124]	@ (8019f64 <dhcp_parse_reply+0x59c>)
 8019ee8:	681b      	ldr	r3, [r3, #0]
 8019eea:	60fb      	str	r3, [r7, #12]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 8019eec:	4b1b      	ldr	r3, [pc, #108]	@ (8019f5c <dhcp_parse_reply+0x594>)
 8019eee:	2200      	movs	r2, #0
 8019ef0:	701a      	strb	r2, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 8019ef2:	68fb      	ldr	r3, [r7, #12]
 8019ef4:	2b01      	cmp	r3, #1
 8019ef6:	d102      	bne.n	8019efe <dhcp_parse_reply+0x536>
      parse_file_as_options = 1;
 8019ef8:	2301      	movs	r3, #1
 8019efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019efc:	e00c      	b.n	8019f18 <dhcp_parse_reply+0x550>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded file field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 8019efe:	68fb      	ldr	r3, [r7, #12]
 8019f00:	2b02      	cmp	r3, #2
 8019f02:	d102      	bne.n	8019f0a <dhcp_parse_reply+0x542>
      parse_sname_as_options = 1;
 8019f04:	2301      	movs	r3, #1
 8019f06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8019f08:	e006      	b.n	8019f18 <dhcp_parse_reply+0x550>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 8019f0a:	68fb      	ldr	r3, [r7, #12]
 8019f0c:	2b03      	cmp	r3, #3
 8019f0e:	d103      	bne.n	8019f18 <dhcp_parse_reply+0x550>
      parse_sname_as_options = 1;
 8019f10:	2301      	movs	r3, #1
 8019f12:	62bb      	str	r3, [r7, #40]	@ 0x28
      parse_file_as_options = 1;
 8019f14:	2301      	movs	r3, #1
 8019f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname and file field\n"));
    } else {
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("invalid overload option: %d\n", (int)overload));
    }
  }
  if (parse_file_as_options) {
 8019f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019f1a:	2b00      	cmp	r3, #0
 8019f1c:	d006      	beq.n	8019f2c <dhcp_parse_reply+0x564>
    /* if both are overloaded, parse file first and then sname (RFC 2131 ch. 4.1) */
    parse_file_as_options = 0;
 8019f1e:	2300      	movs	r3, #0
 8019f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    options_idx = DHCP_FILE_OFS;
 8019f22:	236c      	movs	r3, #108	@ 0x6c
 8019f24:	86fb      	strh	r3, [r7, #54]	@ 0x36
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 8019f26:	23ec      	movs	r3, #236	@ 0xec
 8019f28:	86bb      	strh	r3, [r7, #52]	@ 0x34
#if LWIP_DHCP_BOOTP_FILE
    file_overloaded = 1;
#endif
    goto again;
 8019f2a:	e56a      	b.n	8019a02 <dhcp_parse_reply+0x3a>
  } else if (parse_sname_as_options) {
 8019f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019f2e:	2b00      	cmp	r3, #0
 8019f30:	d006      	beq.n	8019f40 <dhcp_parse_reply+0x578>
    parse_sname_as_options = 0;
 8019f32:	2300      	movs	r3, #0
 8019f34:	62bb      	str	r3, [r7, #40]	@ 0x28
    options_idx = DHCP_SNAME_OFS;
 8019f36:	232c      	movs	r3, #44	@ 0x2c
 8019f38:	86fb      	strh	r3, [r7, #54]	@ 0x36
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 8019f3a:	236c      	movs	r3, #108	@ 0x6c
 8019f3c:	86bb      	strh	r3, [r7, #52]	@ 0x34
    goto again;
 8019f3e:	e560      	b.n	8019a02 <dhcp_parse_reply+0x3a>
    }
    /* make sure the string is really NULL-terminated */
    dhcp->boot_file_name[DHCP_FILE_LEN-1] = 0;
  }
#endif /* LWIP_DHCP_BOOTP_FILE */ 
  return ERR_OK;
 8019f40:	2300      	movs	r3, #0
}
 8019f42:	4618      	mov	r0, r3
 8019f44:	3740      	adds	r7, #64	@ 0x40
 8019f46:	46bd      	mov	sp, r7
 8019f48:	bd80      	pop	{r7, pc}
 8019f4a:	bf00      	nop
 8019f4c:	0802171c 	.word	0x0802171c
 8019f50:	080219a4 	.word	0x080219a4
 8019f54:	0802177c 	.word	0x0802177c
 8019f58:	080219e8 	.word	0x080219e8
 8019f5c:	2000e490 	.word	0x2000e490
 8019f60:	080219fc 	.word	0x080219fc
 8019f64:	2000e470 	.word	0x2000e470
 8019f68:	08021a14 	.word	0x08021a14
 8019f6c:	08021a28 	.word	0x08021a28

08019f70 <dhcp_recv>:
/**
 * If an incoming DHCP message is in response to us, then trigger the state machine
 */
static void
dhcp_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8019f70:	b580      	push	{r7, lr}
 8019f72:	b08a      	sub	sp, #40	@ 0x28
 8019f74:	af00      	add	r7, sp, #0
 8019f76:	60f8      	str	r0, [r7, #12]
 8019f78:	60b9      	str	r1, [r7, #8]
 8019f7a:	607a      	str	r2, [r7, #4]
 8019f7c:	603b      	str	r3, [r7, #0]
  struct netif *netif = ip_current_input_netif();
 8019f7e:	4b60      	ldr	r3, [pc, #384]	@ (801a100 <dhcp_recv+0x190>)
 8019f80:	685b      	ldr	r3, [r3, #4]
 8019f82:	623b      	str	r3, [r7, #32]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8019f84:	6a3b      	ldr	r3, [r7, #32]
 8019f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019f88:	61fb      	str	r3, [r7, #28]
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 8019f8a:	687b      	ldr	r3, [r7, #4]
 8019f8c:	685b      	ldr	r3, [r3, #4]
 8019f8e:	61bb      	str	r3, [r7, #24]
  struct dhcp_msg *msg_in;

  LWIP_UNUSED_ARG(arg);

  /* Caught DHCP message from netif that does not have DHCP enabled? -> not interested */
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 8019f90:	69fb      	ldr	r3, [r7, #28]
 8019f92:	2b00      	cmp	r3, #0
 8019f94:	f000 809d 	beq.w	801a0d2 <dhcp_recv+0x162>
 8019f98:	69fb      	ldr	r3, [r7, #28]
 8019f9a:	791b      	ldrb	r3, [r3, #4]
 8019f9c:	2b00      	cmp	r3, #0
 8019f9e:	f000 8098 	beq.w	801a0d2 <dhcp_recv+0x162>
  /* prevent warnings about unused arguments */
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(addr);
  LWIP_UNUSED_ARG(port);

  if (p->len < DHCP_MIN_REPLY_LEN) {
 8019fa2:	687b      	ldr	r3, [r7, #4]
 8019fa4:	895b      	ldrh	r3, [r3, #10]
 8019fa6:	2b2b      	cmp	r3, #43	@ 0x2b
 8019fa8:	f240 8095 	bls.w	801a0d6 <dhcp_recv+0x166>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP reply message or pbuf too short\n"));
    goto free_pbuf_and_return;
  }

  if (reply_msg->op != DHCP_BOOTREPLY) {
 8019fac:	69bb      	ldr	r3, [r7, #24]
 8019fae:	781b      	ldrb	r3, [r3, #0]
 8019fb0:	2b02      	cmp	r3, #2
 8019fb2:	f040 8092 	bne.w	801a0da <dhcp_recv+0x16a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("not a DHCP reply message, but type %"U16_F"\n", (u16_t)reply_msg->op));
    goto free_pbuf_and_return;
  }
  /* iterate through hardware address and match against DHCP message */
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8019fb6:	2300      	movs	r3, #0
 8019fb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8019fbc:	e012      	b.n	8019fe4 <dhcp_recv+0x74>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 8019fbe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019fc2:	6a3a      	ldr	r2, [r7, #32]
 8019fc4:	4413      	add	r3, r2
 8019fc6:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 8019fca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019fce:	69b9      	ldr	r1, [r7, #24]
 8019fd0:	440b      	add	r3, r1
 8019fd2:	7f1b      	ldrb	r3, [r3, #28]
 8019fd4:	429a      	cmp	r2, r3
 8019fd6:	f040 8082 	bne.w	801a0de <dhcp_recv+0x16e>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8019fda:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019fde:	3301      	adds	r3, #1
 8019fe0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8019fe4:	6a3b      	ldr	r3, [r7, #32]
 8019fe6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8019fea:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8019fee:	429a      	cmp	r2, r3
 8019ff0:	d203      	bcs.n	8019ffa <dhcp_recv+0x8a>
 8019ff2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019ff6:	2b05      	cmp	r3, #5
 8019ff8:	d9e1      	bls.n	8019fbe <dhcp_recv+0x4e>
                   (u16_t)i, (u16_t)netif->hwaddr[i], (u16_t)i, (u16_t)reply_msg->chaddr[i]));
      goto free_pbuf_and_return;
    }
  }
  /* match transaction ID against what we expected */
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 8019ffa:	69bb      	ldr	r3, [r7, #24]
 8019ffc:	685b      	ldr	r3, [r3, #4]
 8019ffe:	4618      	mov	r0, r3
 801a000:	f7f5 fca0 	bl	800f944 <lwip_htonl>
 801a004:	4602      	mov	r2, r0
 801a006:	69fb      	ldr	r3, [r7, #28]
 801a008:	681b      	ldr	r3, [r3, #0]
 801a00a:	429a      	cmp	r2, r3
 801a00c:	d169      	bne.n	801a0e2 <dhcp_recv+0x172>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("transaction id mismatch reply_msg->xid(%"X32_F")!=dhcp->xid(%"X32_F")\n", lwip_ntohl(reply_msg->xid), dhcp->xid));
    goto free_pbuf_and_return;
  }
  /* option fields could be unfold? */
  if (dhcp_parse_reply(p, dhcp) != ERR_OK) {
 801a00e:	69f9      	ldr	r1, [r7, #28]
 801a010:	6878      	ldr	r0, [r7, #4]
 801a012:	f7ff fcd9 	bl	80199c8 <dhcp_parse_reply>
 801a016:	4603      	mov	r3, r0
 801a018:	2b00      	cmp	r3, #0
 801a01a:	d164      	bne.n	801a0e6 <dhcp_recv+0x176>
    goto free_pbuf_and_return;
  }

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("searching DHCP_OPTION_MESSAGE_TYPE\n"));
  /* obtain pointer to DHCP message type */
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 801a01c:	4b39      	ldr	r3, [pc, #228]	@ (801a104 <dhcp_recv+0x194>)
 801a01e:	785b      	ldrb	r3, [r3, #1]
 801a020:	2b00      	cmp	r3, #0
 801a022:	d062      	beq.n	801a0ea <dhcp_recv+0x17a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP_OPTION_MESSAGE_TYPE option not found\n"));
    goto free_pbuf_and_return;
  }

  msg_in = (struct dhcp_msg *)p->payload;
 801a024:	687b      	ldr	r3, [r7, #4]
 801a026:	685b      	ldr	r3, [r3, #4]
 801a028:	617b      	str	r3, [r7, #20]
  /* read DHCP message type */
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801a02a:	4b37      	ldr	r3, [pc, #220]	@ (801a108 <dhcp_recv+0x198>)
 801a02c:	685b      	ldr	r3, [r3, #4]
 801a02e:	74fb      	strb	r3, [r7, #19]
  /* message type is DHCP ACK? */
  if (msg_type == DHCP_ACK) {
 801a030:	7cfb      	ldrb	r3, [r7, #19]
 801a032:	2b05      	cmp	r3, #5
 801a034:	d12a      	bne.n	801a08c <dhcp_recv+0x11c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_ACK received\n"));
    /* in requesting state? */
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 801a036:	69fb      	ldr	r3, [r7, #28]
 801a038:	795b      	ldrb	r3, [r3, #5]
 801a03a:	2b01      	cmp	r3, #1
 801a03c:	d112      	bne.n	801a064 <dhcp_recv+0xf4>
      dhcp_handle_ack(netif, msg_in);
 801a03e:	6979      	ldr	r1, [r7, #20]
 801a040:	6a38      	ldr	r0, [r7, #32]
 801a042:	f7fe fe1d 	bl	8018c80 <dhcp_handle_ack>
#if DHCP_DOES_ARP_CHECK
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 801a046:	6a3b      	ldr	r3, [r7, #32]
 801a048:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801a04c:	f003 0308 	and.w	r3, r3, #8
 801a050:	2b00      	cmp	r3, #0
 801a052:	d003      	beq.n	801a05c <dhcp_recv+0xec>
        /* check if the acknowledged lease address is already in use */
        dhcp_check(netif);
 801a054:	6a38      	ldr	r0, [r7, #32]
 801a056:	f7fe fb8b 	bl	8018770 <dhcp_check>
 801a05a:	e049      	b.n	801a0f0 <dhcp_recv+0x180>
      } else {
        /* bind interface to the acknowledged lease address */
        dhcp_bind(netif);
 801a05c:	6a38      	ldr	r0, [r7, #32]
 801a05e:	f7ff f86d 	bl	801913c <dhcp_bind>
 801a062:	e045      	b.n	801a0f0 <dhcp_recv+0x180>
      /* bind interface to the acknowledged lease address */
      dhcp_bind(netif);
#endif
    }
    /* already bound to the given lease address? */
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 801a064:	69fb      	ldr	r3, [r7, #28]
 801a066:	795b      	ldrb	r3, [r3, #5]
 801a068:	2b03      	cmp	r3, #3
 801a06a:	d007      	beq.n	801a07c <dhcp_recv+0x10c>
 801a06c:	69fb      	ldr	r3, [r7, #28]
 801a06e:	795b      	ldrb	r3, [r3, #5]
 801a070:	2b04      	cmp	r3, #4
 801a072:	d003      	beq.n	801a07c <dhcp_recv+0x10c>
             (dhcp->state == DHCP_STATE_RENEWING)) {
 801a074:	69fb      	ldr	r3, [r7, #28]
 801a076:	795b      	ldrb	r3, [r3, #5]
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 801a078:	2b05      	cmp	r3, #5
 801a07a:	d139      	bne.n	801a0f0 <dhcp_recv+0x180>
      dhcp_handle_ack(netif, msg_in);
 801a07c:	6979      	ldr	r1, [r7, #20]
 801a07e:	6a38      	ldr	r0, [r7, #32]
 801a080:	f7fe fdfe 	bl	8018c80 <dhcp_handle_ack>
      dhcp_bind(netif);
 801a084:	6a38      	ldr	r0, [r7, #32]
 801a086:	f7ff f859 	bl	801913c <dhcp_bind>
 801a08a:	e031      	b.n	801a0f0 <dhcp_recv+0x180>
    }
  }
  /* received a DHCP_NAK in appropriate state? */
  else if ((msg_type == DHCP_NAK) &&
 801a08c:	7cfb      	ldrb	r3, [r7, #19]
 801a08e:	2b06      	cmp	r3, #6
 801a090:	d113      	bne.n	801a0ba <dhcp_recv+0x14a>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801a092:	69fb      	ldr	r3, [r7, #28]
 801a094:	795b      	ldrb	r3, [r3, #5]
  else if ((msg_type == DHCP_NAK) &&
 801a096:	2b03      	cmp	r3, #3
 801a098:	d00b      	beq.n	801a0b2 <dhcp_recv+0x142>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801a09a:	69fb      	ldr	r3, [r7, #28]
 801a09c:	795b      	ldrb	r3, [r3, #5]
 801a09e:	2b01      	cmp	r3, #1
 801a0a0:	d007      	beq.n	801a0b2 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801a0a2:	69fb      	ldr	r3, [r7, #28]
 801a0a4:	795b      	ldrb	r3, [r3, #5]
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801a0a6:	2b04      	cmp	r3, #4
 801a0a8:	d003      	beq.n	801a0b2 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801a0aa:	69fb      	ldr	r3, [r7, #28]
 801a0ac:	795b      	ldrb	r3, [r3, #5]
 801a0ae:	2b05      	cmp	r3, #5
 801a0b0:	d103      	bne.n	801a0ba <dhcp_recv+0x14a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_NAK received\n"));
    dhcp_handle_nak(netif);
 801a0b2:	6a38      	ldr	r0, [r7, #32]
 801a0b4:	f7fe fb42 	bl	801873c <dhcp_handle_nak>
 801a0b8:	e01a      	b.n	801a0f0 <dhcp_recv+0x180>
  }
  /* received a DHCP_OFFER in DHCP_STATE_SELECTING state? */
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 801a0ba:	7cfb      	ldrb	r3, [r7, #19]
 801a0bc:	2b02      	cmp	r3, #2
 801a0be:	d116      	bne.n	801a0ee <dhcp_recv+0x17e>
 801a0c0:	69fb      	ldr	r3, [r7, #28]
 801a0c2:	795b      	ldrb	r3, [r3, #5]
 801a0c4:	2b06      	cmp	r3, #6
 801a0c6:	d112      	bne.n	801a0ee <dhcp_recv+0x17e>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_OFFER received in DHCP_STATE_SELECTING state\n"));
    /* remember offered lease */
    dhcp_handle_offer(netif, msg_in);
 801a0c8:	6979      	ldr	r1, [r7, #20]
 801a0ca:	6a38      	ldr	r0, [r7, #32]
 801a0cc:	f7fe fb84 	bl	80187d8 <dhcp_handle_offer>
 801a0d0:	e00e      	b.n	801a0f0 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801a0d2:	bf00      	nop
 801a0d4:	e00c      	b.n	801a0f0 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801a0d6:	bf00      	nop
 801a0d8:	e00a      	b.n	801a0f0 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801a0da:	bf00      	nop
 801a0dc:	e008      	b.n	801a0f0 <dhcp_recv+0x180>
      goto free_pbuf_and_return;
 801a0de:	bf00      	nop
 801a0e0:	e006      	b.n	801a0f0 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801a0e2:	bf00      	nop
 801a0e4:	e004      	b.n	801a0f0 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801a0e6:	bf00      	nop
 801a0e8:	e002      	b.n	801a0f0 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801a0ea:	bf00      	nop
 801a0ec:	e000      	b.n	801a0f0 <dhcp_recv+0x180>
  }

free_pbuf_and_return:
 801a0ee:	bf00      	nop
  pbuf_free(p);
 801a0f0:	6878      	ldr	r0, [r7, #4]
 801a0f2:	f7f7 f875 	bl	80111e0 <pbuf_free>
}
 801a0f6:	bf00      	nop
 801a0f8:	3728      	adds	r7, #40	@ 0x28
 801a0fa:	46bd      	mov	sp, r7
 801a0fc:	bd80      	pop	{r7, pc}
 801a0fe:	bf00      	nop
 801a100:	2000b2f0 	.word	0x2000b2f0
 801a104:	2000e490 	.word	0x2000e490
 801a108:	2000e470 	.word	0x2000e470

0801a10c <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 801a10c:	b580      	push	{r7, lr}
 801a10e:	b088      	sub	sp, #32
 801a110:	af00      	add	r7, sp, #0
 801a112:	60f8      	str	r0, [r7, #12]
 801a114:	60b9      	str	r1, [r7, #8]
 801a116:	603b      	str	r3, [r7, #0]
 801a118:	4613      	mov	r3, r2
 801a11a:	71fb      	strb	r3, [r7, #7]
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 801a11c:	68fb      	ldr	r3, [r7, #12]
 801a11e:	2b00      	cmp	r3, #0
 801a120:	d108      	bne.n	801a134 <dhcp_create_msg+0x28>
 801a122:	4b5f      	ldr	r3, [pc, #380]	@ (801a2a0 <dhcp_create_msg+0x194>)
 801a124:	f240 7269 	movw	r2, #1897	@ 0x769
 801a128:	495e      	ldr	r1, [pc, #376]	@ (801a2a4 <dhcp_create_msg+0x198>)
 801a12a:	485f      	ldr	r0, [pc, #380]	@ (801a2a8 <dhcp_create_msg+0x19c>)
 801a12c:	f002 ffa0 	bl	801d070 <iprintf>
 801a130:	2300      	movs	r3, #0
 801a132:	e0b1      	b.n	801a298 <dhcp_create_msg+0x18c>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 801a134:	68bb      	ldr	r3, [r7, #8]
 801a136:	2b00      	cmp	r3, #0
 801a138:	d108      	bne.n	801a14c <dhcp_create_msg+0x40>
 801a13a:	4b59      	ldr	r3, [pc, #356]	@ (801a2a0 <dhcp_create_msg+0x194>)
 801a13c:	f240 726a 	movw	r2, #1898	@ 0x76a
 801a140:	495a      	ldr	r1, [pc, #360]	@ (801a2ac <dhcp_create_msg+0x1a0>)
 801a142:	4859      	ldr	r0, [pc, #356]	@ (801a2a8 <dhcp_create_msg+0x19c>)
 801a144:	f002 ff94 	bl	801d070 <iprintf>
 801a148:	2300      	movs	r3, #0
 801a14a:	e0a5      	b.n	801a298 <dhcp_create_msg+0x18c>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 801a14c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a150:	f44f 719a 	mov.w	r1, #308	@ 0x134
 801a154:	2036      	movs	r0, #54	@ 0x36
 801a156:	f7f6 fd2d 	bl	8010bb4 <pbuf_alloc>
 801a15a:	61b8      	str	r0, [r7, #24]
  if (p_out == NULL) {
 801a15c:	69bb      	ldr	r3, [r7, #24]
 801a15e:	2b00      	cmp	r3, #0
 801a160:	d101      	bne.n	801a166 <dhcp_create_msg+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
 801a162:	2300      	movs	r3, #0
 801a164:	e098      	b.n	801a298 <dhcp_create_msg+0x18c>
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 801a166:	69bb      	ldr	r3, [r7, #24]
 801a168:	895b      	ldrh	r3, [r3, #10]
 801a16a:	f5b3 7f9a 	cmp.w	r3, #308	@ 0x134
 801a16e:	d206      	bcs.n	801a17e <dhcp_create_msg+0x72>
 801a170:	4b4b      	ldr	r3, [pc, #300]	@ (801a2a0 <dhcp_create_msg+0x194>)
 801a172:	f240 7271 	movw	r2, #1905	@ 0x771
 801a176:	494e      	ldr	r1, [pc, #312]	@ (801a2b0 <dhcp_create_msg+0x1a4>)
 801a178:	484b      	ldr	r0, [pc, #300]	@ (801a2a8 <dhcp_create_msg+0x19c>)
 801a17a:	f002 ff79 	bl	801d070 <iprintf>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 801a17e:	79fb      	ldrb	r3, [r7, #7]
 801a180:	2b03      	cmp	r3, #3
 801a182:	d103      	bne.n	801a18c <dhcp_create_msg+0x80>
 801a184:	68bb      	ldr	r3, [r7, #8]
 801a186:	795b      	ldrb	r3, [r3, #5]
 801a188:	2b03      	cmp	r3, #3
 801a18a:	d10d      	bne.n	801a1a8 <dhcp_create_msg+0x9c>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 801a18c:	68bb      	ldr	r3, [r7, #8]
 801a18e:	799b      	ldrb	r3, [r3, #6]
 801a190:	2b00      	cmp	r3, #0
 801a192:	d105      	bne.n	801a1a0 <dhcp_create_msg+0x94>
#if DHCP_CREATE_RAND_XID && defined(LWIP_RAND)
      xid = LWIP_RAND();
 801a194:	f002 fde8 	bl	801cd68 <rand>
 801a198:	4603      	mov	r3, r0
 801a19a:	461a      	mov	r2, r3
 801a19c:	4b45      	ldr	r3, [pc, #276]	@ (801a2b4 <dhcp_create_msg+0x1a8>)
 801a19e:	601a      	str	r2, [r3, #0]
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 801a1a0:	4b44      	ldr	r3, [pc, #272]	@ (801a2b4 <dhcp_create_msg+0x1a8>)
 801a1a2:	681a      	ldr	r2, [r3, #0]
 801a1a4:	68bb      	ldr	r3, [r7, #8]
 801a1a6:	601a      	str	r2, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 801a1a8:	69bb      	ldr	r3, [r7, #24]
 801a1aa:	685b      	ldr	r3, [r3, #4]
 801a1ac:	617b      	str	r3, [r7, #20]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801a1ae:	f44f 729a 	mov.w	r2, #308	@ 0x134
 801a1b2:	2100      	movs	r1, #0
 801a1b4:	6978      	ldr	r0, [r7, #20]
 801a1b6:	f002 ff97 	bl	801d0e8 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 801a1ba:	697b      	ldr	r3, [r7, #20]
 801a1bc:	2201      	movs	r2, #1
 801a1be:	701a      	strb	r2, [r3, #0]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 801a1c0:	697b      	ldr	r3, [r7, #20]
 801a1c2:	2201      	movs	r2, #1
 801a1c4:	705a      	strb	r2, [r3, #1]
  msg_out->hlen = netif->hwaddr_len;
 801a1c6:	68fb      	ldr	r3, [r7, #12]
 801a1c8:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 801a1cc:	697b      	ldr	r3, [r7, #20]
 801a1ce:	709a      	strb	r2, [r3, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 801a1d0:	68bb      	ldr	r3, [r7, #8]
 801a1d2:	681b      	ldr	r3, [r3, #0]
 801a1d4:	4618      	mov	r0, r3
 801a1d6:	f7f5 fbb5 	bl	800f944 <lwip_htonl>
 801a1da:	4602      	mov	r2, r0
 801a1dc:	697b      	ldr	r3, [r7, #20]
 801a1de:	605a      	str	r2, [r3, #4]
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801a1e0:	79fb      	ldrb	r3, [r7, #7]
 801a1e2:	2b08      	cmp	r3, #8
 801a1e4:	d010      	beq.n	801a208 <dhcp_create_msg+0xfc>
 801a1e6:	79fb      	ldrb	r3, [r7, #7]
 801a1e8:	2b04      	cmp	r3, #4
 801a1ea:	d00d      	beq.n	801a208 <dhcp_create_msg+0xfc>
 801a1ec:	79fb      	ldrb	r3, [r7, #7]
 801a1ee:	2b07      	cmp	r3, #7
 801a1f0:	d00a      	beq.n	801a208 <dhcp_create_msg+0xfc>
 801a1f2:	79fb      	ldrb	r3, [r7, #7]
 801a1f4:	2b03      	cmp	r3, #3
 801a1f6:	d10c      	bne.n	801a212 <dhcp_create_msg+0x106>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 801a1f8:	68bb      	ldr	r3, [r7, #8]
 801a1fa:	795b      	ldrb	r3, [r3, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 801a1fc:	2b05      	cmp	r3, #5
 801a1fe:	d003      	beq.n	801a208 <dhcp_create_msg+0xfc>
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 801a200:	68bb      	ldr	r3, [r7, #8]
 801a202:	795b      	ldrb	r3, [r3, #5]
 801a204:	2b04      	cmp	r3, #4
 801a206:	d104      	bne.n	801a212 <dhcp_create_msg+0x106>
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 801a208:	68fb      	ldr	r3, [r7, #12]
 801a20a:	3304      	adds	r3, #4
 801a20c:	681a      	ldr	r2, [r3, #0]
 801a20e:	697b      	ldr	r3, [r7, #20]
 801a210:	60da      	str	r2, [r3, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801a212:	2300      	movs	r3, #0
 801a214:	83fb      	strh	r3, [r7, #30]
 801a216:	e00c      	b.n	801a232 <dhcp_create_msg+0x126>
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 801a218:	8bfa      	ldrh	r2, [r7, #30]
 801a21a:	8bfb      	ldrh	r3, [r7, #30]
 801a21c:	68f9      	ldr	r1, [r7, #12]
 801a21e:	440a      	add	r2, r1
 801a220:	f892 102a 	ldrb.w	r1, [r2, #42]	@ 0x2a
 801a224:	697a      	ldr	r2, [r7, #20]
 801a226:	4413      	add	r3, r2
 801a228:	460a      	mov	r2, r1
 801a22a:	771a      	strb	r2, [r3, #28]
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801a22c:	8bfb      	ldrh	r3, [r7, #30]
 801a22e:	3301      	adds	r3, #1
 801a230:	83fb      	strh	r3, [r7, #30]
 801a232:	8bfb      	ldrh	r3, [r7, #30]
 801a234:	2b05      	cmp	r3, #5
 801a236:	d9ef      	bls.n	801a218 <dhcp_create_msg+0x10c>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801a238:	697b      	ldr	r3, [r7, #20]
 801a23a:	2200      	movs	r2, #0
 801a23c:	f042 0263 	orr.w	r2, r2, #99	@ 0x63
 801a240:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
 801a244:	2200      	movs	r2, #0
 801a246:	f062 027d 	orn	r2, r2, #125	@ 0x7d
 801a24a:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 801a24e:	2200      	movs	r2, #0
 801a250:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 801a254:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
 801a258:	2200      	movs	r2, #0
 801a25a:	f042 0263 	orr.w	r2, r2, #99	@ 0x63
 801a25e:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
 801a262:	697b      	ldr	r3, [r7, #20]
 801a264:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801a268:	2301      	movs	r3, #1
 801a26a:	2235      	movs	r2, #53	@ 0x35
 801a26c:	2000      	movs	r0, #0
 801a26e:	f7ff fadb 	bl	8019828 <dhcp_option>
 801a272:	4603      	mov	r3, r0
 801a274:	827b      	strh	r3, [r7, #18]
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
 801a276:	697b      	ldr	r3, [r7, #20]
 801a278:	f103 01f0 	add.w	r1, r3, #240	@ 0xf0
 801a27c:	79fa      	ldrb	r2, [r7, #7]
 801a27e:	8a7b      	ldrh	r3, [r7, #18]
 801a280:	4618      	mov	r0, r3
 801a282:	f7ff fb05 	bl	8019890 <dhcp_option_byte>
 801a286:	4603      	mov	r3, r0
 801a288:	827b      	strh	r3, [r7, #18]
  if (options_out_len) {
 801a28a:	683b      	ldr	r3, [r7, #0]
 801a28c:	2b00      	cmp	r3, #0
 801a28e:	d002      	beq.n	801a296 <dhcp_create_msg+0x18a>
    *options_out_len = options_out_len_loc;
 801a290:	683b      	ldr	r3, [r7, #0]
 801a292:	8a7a      	ldrh	r2, [r7, #18]
 801a294:	801a      	strh	r2, [r3, #0]
  }
  return p_out;
 801a296:	69bb      	ldr	r3, [r7, #24]
}
 801a298:	4618      	mov	r0, r3
 801a29a:	3720      	adds	r7, #32
 801a29c:	46bd      	mov	sp, r7
 801a29e:	bd80      	pop	{r7, pc}
 801a2a0:	0802171c 	.word	0x0802171c
 801a2a4:	08021a3c 	.word	0x08021a3c
 801a2a8:	0802177c 	.word	0x0802177c
 801a2ac:	08021a5c 	.word	0x08021a5c
 801a2b0:	08021a7c 	.word	0x08021a7c
 801a2b4:	2000e4a0 	.word	0x2000e4a0

0801a2b8 <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 801a2b8:	b580      	push	{r7, lr}
 801a2ba:	b084      	sub	sp, #16
 801a2bc:	af00      	add	r7, sp, #0
 801a2be:	4603      	mov	r3, r0
 801a2c0:	60b9      	str	r1, [r7, #8]
 801a2c2:	607a      	str	r2, [r7, #4]
 801a2c4:	81fb      	strh	r3, [r7, #14]
  options[options_out_len++] = DHCP_OPTION_END;
 801a2c6:	89fb      	ldrh	r3, [r7, #14]
 801a2c8:	1c5a      	adds	r2, r3, #1
 801a2ca:	81fa      	strh	r2, [r7, #14]
 801a2cc:	461a      	mov	r2, r3
 801a2ce:	68bb      	ldr	r3, [r7, #8]
 801a2d0:	4413      	add	r3, r2
 801a2d2:	22ff      	movs	r2, #255	@ 0xff
 801a2d4:	701a      	strb	r2, [r3, #0]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801a2d6:	e007      	b.n	801a2e8 <dhcp_option_trailer+0x30>
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 801a2d8:	89fb      	ldrh	r3, [r7, #14]
 801a2da:	1c5a      	adds	r2, r3, #1
 801a2dc:	81fa      	strh	r2, [r7, #14]
 801a2de:	461a      	mov	r2, r3
 801a2e0:	68bb      	ldr	r3, [r7, #8]
 801a2e2:	4413      	add	r3, r2
 801a2e4:	2200      	movs	r2, #0
 801a2e6:	701a      	strb	r2, [r3, #0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801a2e8:	89fb      	ldrh	r3, [r7, #14]
 801a2ea:	2b43      	cmp	r3, #67	@ 0x43
 801a2ec:	d904      	bls.n	801a2f8 <dhcp_option_trailer+0x40>
 801a2ee:	89fb      	ldrh	r3, [r7, #14]
 801a2f0:	f003 0303 	and.w	r3, r3, #3
 801a2f4:	2b00      	cmp	r3, #0
 801a2f6:	d002      	beq.n	801a2fe <dhcp_option_trailer+0x46>
 801a2f8:	89fb      	ldrh	r3, [r7, #14]
 801a2fa:	2b43      	cmp	r3, #67	@ 0x43
 801a2fc:	d9ec      	bls.n	801a2d8 <dhcp_option_trailer+0x20>
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 801a2fe:	89fb      	ldrh	r3, [r7, #14]
 801a300:	33f0      	adds	r3, #240	@ 0xf0
 801a302:	b29b      	uxth	r3, r3
 801a304:	4619      	mov	r1, r3
 801a306:	6878      	ldr	r0, [r7, #4]
 801a308:	f7f6 fdb2 	bl	8010e70 <pbuf_realloc>
}
 801a30c:	bf00      	nop
 801a30e:	3710      	adds	r7, #16
 801a310:	46bd      	mov	sp, r7
 801a312:	bd80      	pop	{r7, pc}

0801a314 <dhcp_supplied_address>:
 * @return 1 if DHCP supplied netif->ip_addr (states BOUND or RENEWING),
 *         0 otherwise
 */
u8_t
dhcp_supplied_address(const struct netif *netif)
{
 801a314:	b480      	push	{r7}
 801a316:	b085      	sub	sp, #20
 801a318:	af00      	add	r7, sp, #0
 801a31a:	6078      	str	r0, [r7, #4]
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
 801a31c:	687b      	ldr	r3, [r7, #4]
 801a31e:	2b00      	cmp	r3, #0
 801a320:	d017      	beq.n	801a352 <dhcp_supplied_address+0x3e>
 801a322:	687b      	ldr	r3, [r7, #4]
 801a324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a326:	2b00      	cmp	r3, #0
 801a328:	d013      	beq.n	801a352 <dhcp_supplied_address+0x3e>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801a32a:	687b      	ldr	r3, [r7, #4]
 801a32c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a32e:	60fb      	str	r3, [r7, #12]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801a330:	68fb      	ldr	r3, [r7, #12]
 801a332:	795b      	ldrb	r3, [r3, #5]
 801a334:	2b0a      	cmp	r3, #10
 801a336:	d007      	beq.n	801a348 <dhcp_supplied_address+0x34>
 801a338:	68fb      	ldr	r3, [r7, #12]
 801a33a:	795b      	ldrb	r3, [r3, #5]
 801a33c:	2b05      	cmp	r3, #5
 801a33e:	d003      	beq.n	801a348 <dhcp_supplied_address+0x34>
           (dhcp->state == DHCP_STATE_REBINDING);
 801a340:	68fb      	ldr	r3, [r7, #12]
 801a342:	795b      	ldrb	r3, [r3, #5]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801a344:	2b04      	cmp	r3, #4
 801a346:	d101      	bne.n	801a34c <dhcp_supplied_address+0x38>
 801a348:	2301      	movs	r3, #1
 801a34a:	e000      	b.n	801a34e <dhcp_supplied_address+0x3a>
 801a34c:	2300      	movs	r3, #0
 801a34e:	b2db      	uxtb	r3, r3
 801a350:	e000      	b.n	801a354 <dhcp_supplied_address+0x40>
  }
  return 0;
 801a352:	2300      	movs	r3, #0
}
 801a354:	4618      	mov	r0, r3
 801a356:	3714      	adds	r7, #20
 801a358:	46bd      	mov	sp, r7
 801a35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a35e:	4770      	bx	lr

0801a360 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801a360:	b580      	push	{r7, lr}
 801a362:	b082      	sub	sp, #8
 801a364:	af00      	add	r7, sp, #0
 801a366:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801a368:	4915      	ldr	r1, [pc, #84]	@ (801a3c0 <etharp_free_entry+0x60>)
 801a36a:	687a      	ldr	r2, [r7, #4]
 801a36c:	4613      	mov	r3, r2
 801a36e:	005b      	lsls	r3, r3, #1
 801a370:	4413      	add	r3, r2
 801a372:	00db      	lsls	r3, r3, #3
 801a374:	440b      	add	r3, r1
 801a376:	681b      	ldr	r3, [r3, #0]
 801a378:	2b00      	cmp	r3, #0
 801a37a:	d013      	beq.n	801a3a4 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801a37c:	4910      	ldr	r1, [pc, #64]	@ (801a3c0 <etharp_free_entry+0x60>)
 801a37e:	687a      	ldr	r2, [r7, #4]
 801a380:	4613      	mov	r3, r2
 801a382:	005b      	lsls	r3, r3, #1
 801a384:	4413      	add	r3, r2
 801a386:	00db      	lsls	r3, r3, #3
 801a388:	440b      	add	r3, r1
 801a38a:	681b      	ldr	r3, [r3, #0]
 801a38c:	4618      	mov	r0, r3
 801a38e:	f7f6 ff27 	bl	80111e0 <pbuf_free>
    arp_table[i].q = NULL;
 801a392:	490b      	ldr	r1, [pc, #44]	@ (801a3c0 <etharp_free_entry+0x60>)
 801a394:	687a      	ldr	r2, [r7, #4]
 801a396:	4613      	mov	r3, r2
 801a398:	005b      	lsls	r3, r3, #1
 801a39a:	4413      	add	r3, r2
 801a39c:	00db      	lsls	r3, r3, #3
 801a39e:	440b      	add	r3, r1
 801a3a0:	2200      	movs	r2, #0
 801a3a2:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801a3a4:	4906      	ldr	r1, [pc, #24]	@ (801a3c0 <etharp_free_entry+0x60>)
 801a3a6:	687a      	ldr	r2, [r7, #4]
 801a3a8:	4613      	mov	r3, r2
 801a3aa:	005b      	lsls	r3, r3, #1
 801a3ac:	4413      	add	r3, r2
 801a3ae:	00db      	lsls	r3, r3, #3
 801a3b0:	440b      	add	r3, r1
 801a3b2:	3314      	adds	r3, #20
 801a3b4:	2200      	movs	r2, #0
 801a3b6:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801a3b8:	bf00      	nop
 801a3ba:	3708      	adds	r7, #8
 801a3bc:	46bd      	mov	sp, r7
 801a3be:	bd80      	pop	{r7, pc}
 801a3c0:	2000e4a4 	.word	0x2000e4a4

0801a3c4 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801a3c4:	b580      	push	{r7, lr}
 801a3c6:	b082      	sub	sp, #8
 801a3c8:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a3ca:	2300      	movs	r3, #0
 801a3cc:	607b      	str	r3, [r7, #4]
 801a3ce:	e096      	b.n	801a4fe <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801a3d0:	494f      	ldr	r1, [pc, #316]	@ (801a510 <etharp_tmr+0x14c>)
 801a3d2:	687a      	ldr	r2, [r7, #4]
 801a3d4:	4613      	mov	r3, r2
 801a3d6:	005b      	lsls	r3, r3, #1
 801a3d8:	4413      	add	r3, r2
 801a3da:	00db      	lsls	r3, r3, #3
 801a3dc:	440b      	add	r3, r1
 801a3de:	3314      	adds	r3, #20
 801a3e0:	781b      	ldrb	r3, [r3, #0]
 801a3e2:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801a3e4:	78fb      	ldrb	r3, [r7, #3]
 801a3e6:	2b00      	cmp	r3, #0
 801a3e8:	f000 8086 	beq.w	801a4f8 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801a3ec:	4948      	ldr	r1, [pc, #288]	@ (801a510 <etharp_tmr+0x14c>)
 801a3ee:	687a      	ldr	r2, [r7, #4]
 801a3f0:	4613      	mov	r3, r2
 801a3f2:	005b      	lsls	r3, r3, #1
 801a3f4:	4413      	add	r3, r2
 801a3f6:	00db      	lsls	r3, r3, #3
 801a3f8:	440b      	add	r3, r1
 801a3fa:	3312      	adds	r3, #18
 801a3fc:	881b      	ldrh	r3, [r3, #0]
 801a3fe:	3301      	adds	r3, #1
 801a400:	b298      	uxth	r0, r3
 801a402:	4943      	ldr	r1, [pc, #268]	@ (801a510 <etharp_tmr+0x14c>)
 801a404:	687a      	ldr	r2, [r7, #4]
 801a406:	4613      	mov	r3, r2
 801a408:	005b      	lsls	r3, r3, #1
 801a40a:	4413      	add	r3, r2
 801a40c:	00db      	lsls	r3, r3, #3
 801a40e:	440b      	add	r3, r1
 801a410:	3312      	adds	r3, #18
 801a412:	4602      	mov	r2, r0
 801a414:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801a416:	493e      	ldr	r1, [pc, #248]	@ (801a510 <etharp_tmr+0x14c>)
 801a418:	687a      	ldr	r2, [r7, #4]
 801a41a:	4613      	mov	r3, r2
 801a41c:	005b      	lsls	r3, r3, #1
 801a41e:	4413      	add	r3, r2
 801a420:	00db      	lsls	r3, r3, #3
 801a422:	440b      	add	r3, r1
 801a424:	3312      	adds	r3, #18
 801a426:	881b      	ldrh	r3, [r3, #0]
 801a428:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801a42c:	d215      	bcs.n	801a45a <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801a42e:	4938      	ldr	r1, [pc, #224]	@ (801a510 <etharp_tmr+0x14c>)
 801a430:	687a      	ldr	r2, [r7, #4]
 801a432:	4613      	mov	r3, r2
 801a434:	005b      	lsls	r3, r3, #1
 801a436:	4413      	add	r3, r2
 801a438:	00db      	lsls	r3, r3, #3
 801a43a:	440b      	add	r3, r1
 801a43c:	3314      	adds	r3, #20
 801a43e:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801a440:	2b01      	cmp	r3, #1
 801a442:	d10e      	bne.n	801a462 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801a444:	4932      	ldr	r1, [pc, #200]	@ (801a510 <etharp_tmr+0x14c>)
 801a446:	687a      	ldr	r2, [r7, #4]
 801a448:	4613      	mov	r3, r2
 801a44a:	005b      	lsls	r3, r3, #1
 801a44c:	4413      	add	r3, r2
 801a44e:	00db      	lsls	r3, r3, #3
 801a450:	440b      	add	r3, r1
 801a452:	3312      	adds	r3, #18
 801a454:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801a456:	2b04      	cmp	r3, #4
 801a458:	d903      	bls.n	801a462 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801a45a:	6878      	ldr	r0, [r7, #4]
 801a45c:	f7ff ff80 	bl	801a360 <etharp_free_entry>
 801a460:	e04a      	b.n	801a4f8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801a462:	492b      	ldr	r1, [pc, #172]	@ (801a510 <etharp_tmr+0x14c>)
 801a464:	687a      	ldr	r2, [r7, #4]
 801a466:	4613      	mov	r3, r2
 801a468:	005b      	lsls	r3, r3, #1
 801a46a:	4413      	add	r3, r2
 801a46c:	00db      	lsls	r3, r3, #3
 801a46e:	440b      	add	r3, r1
 801a470:	3314      	adds	r3, #20
 801a472:	781b      	ldrb	r3, [r3, #0]
 801a474:	2b03      	cmp	r3, #3
 801a476:	d10a      	bne.n	801a48e <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801a478:	4925      	ldr	r1, [pc, #148]	@ (801a510 <etharp_tmr+0x14c>)
 801a47a:	687a      	ldr	r2, [r7, #4]
 801a47c:	4613      	mov	r3, r2
 801a47e:	005b      	lsls	r3, r3, #1
 801a480:	4413      	add	r3, r2
 801a482:	00db      	lsls	r3, r3, #3
 801a484:	440b      	add	r3, r1
 801a486:	3314      	adds	r3, #20
 801a488:	2204      	movs	r2, #4
 801a48a:	701a      	strb	r2, [r3, #0]
 801a48c:	e034      	b.n	801a4f8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801a48e:	4920      	ldr	r1, [pc, #128]	@ (801a510 <etharp_tmr+0x14c>)
 801a490:	687a      	ldr	r2, [r7, #4]
 801a492:	4613      	mov	r3, r2
 801a494:	005b      	lsls	r3, r3, #1
 801a496:	4413      	add	r3, r2
 801a498:	00db      	lsls	r3, r3, #3
 801a49a:	440b      	add	r3, r1
 801a49c:	3314      	adds	r3, #20
 801a49e:	781b      	ldrb	r3, [r3, #0]
 801a4a0:	2b04      	cmp	r3, #4
 801a4a2:	d10a      	bne.n	801a4ba <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801a4a4:	491a      	ldr	r1, [pc, #104]	@ (801a510 <etharp_tmr+0x14c>)
 801a4a6:	687a      	ldr	r2, [r7, #4]
 801a4a8:	4613      	mov	r3, r2
 801a4aa:	005b      	lsls	r3, r3, #1
 801a4ac:	4413      	add	r3, r2
 801a4ae:	00db      	lsls	r3, r3, #3
 801a4b0:	440b      	add	r3, r1
 801a4b2:	3314      	adds	r3, #20
 801a4b4:	2202      	movs	r2, #2
 801a4b6:	701a      	strb	r2, [r3, #0]
 801a4b8:	e01e      	b.n	801a4f8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801a4ba:	4915      	ldr	r1, [pc, #84]	@ (801a510 <etharp_tmr+0x14c>)
 801a4bc:	687a      	ldr	r2, [r7, #4]
 801a4be:	4613      	mov	r3, r2
 801a4c0:	005b      	lsls	r3, r3, #1
 801a4c2:	4413      	add	r3, r2
 801a4c4:	00db      	lsls	r3, r3, #3
 801a4c6:	440b      	add	r3, r1
 801a4c8:	3314      	adds	r3, #20
 801a4ca:	781b      	ldrb	r3, [r3, #0]
 801a4cc:	2b01      	cmp	r3, #1
 801a4ce:	d113      	bne.n	801a4f8 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801a4d0:	490f      	ldr	r1, [pc, #60]	@ (801a510 <etharp_tmr+0x14c>)
 801a4d2:	687a      	ldr	r2, [r7, #4]
 801a4d4:	4613      	mov	r3, r2
 801a4d6:	005b      	lsls	r3, r3, #1
 801a4d8:	4413      	add	r3, r2
 801a4da:	00db      	lsls	r3, r3, #3
 801a4dc:	440b      	add	r3, r1
 801a4de:	3308      	adds	r3, #8
 801a4e0:	6818      	ldr	r0, [r3, #0]
 801a4e2:	687a      	ldr	r2, [r7, #4]
 801a4e4:	4613      	mov	r3, r2
 801a4e6:	005b      	lsls	r3, r3, #1
 801a4e8:	4413      	add	r3, r2
 801a4ea:	00db      	lsls	r3, r3, #3
 801a4ec:	4a08      	ldr	r2, [pc, #32]	@ (801a510 <etharp_tmr+0x14c>)
 801a4ee:	4413      	add	r3, r2
 801a4f0:	3304      	adds	r3, #4
 801a4f2:	4619      	mov	r1, r3
 801a4f4:	f000 fe72 	bl	801b1dc <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a4f8:	687b      	ldr	r3, [r7, #4]
 801a4fa:	3301      	adds	r3, #1
 801a4fc:	607b      	str	r3, [r7, #4]
 801a4fe:	687b      	ldr	r3, [r7, #4]
 801a500:	2b09      	cmp	r3, #9
 801a502:	f77f af65 	ble.w	801a3d0 <etharp_tmr+0xc>
      }
    }
  }
}
 801a506:	bf00      	nop
 801a508:	bf00      	nop
 801a50a:	3708      	adds	r7, #8
 801a50c:	46bd      	mov	sp, r7
 801a50e:	bd80      	pop	{r7, pc}
 801a510:	2000e4a4 	.word	0x2000e4a4

0801a514 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801a514:	b580      	push	{r7, lr}
 801a516:	b08a      	sub	sp, #40	@ 0x28
 801a518:	af00      	add	r7, sp, #0
 801a51a:	60f8      	str	r0, [r7, #12]
 801a51c:	460b      	mov	r3, r1
 801a51e:	607a      	str	r2, [r7, #4]
 801a520:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801a522:	230a      	movs	r3, #10
 801a524:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801a526:	230a      	movs	r3, #10
 801a528:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801a52a:	230a      	movs	r3, #10
 801a52c:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801a52e:	2300      	movs	r3, #0
 801a530:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801a532:	230a      	movs	r3, #10
 801a534:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801a536:	2300      	movs	r3, #0
 801a538:	83bb      	strh	r3, [r7, #28]
 801a53a:	2300      	movs	r3, #0
 801a53c:	837b      	strh	r3, [r7, #26]
 801a53e:	2300      	movs	r3, #0
 801a540:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a542:	2300      	movs	r3, #0
 801a544:	843b      	strh	r3, [r7, #32]
 801a546:	e0ae      	b.n	801a6a6 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801a548:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a54c:	49a6      	ldr	r1, [pc, #664]	@ (801a7e8 <etharp_find_entry+0x2d4>)
 801a54e:	4613      	mov	r3, r2
 801a550:	005b      	lsls	r3, r3, #1
 801a552:	4413      	add	r3, r2
 801a554:	00db      	lsls	r3, r3, #3
 801a556:	440b      	add	r3, r1
 801a558:	3314      	adds	r3, #20
 801a55a:	781b      	ldrb	r3, [r3, #0]
 801a55c:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801a55e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801a562:	2b0a      	cmp	r3, #10
 801a564:	d105      	bne.n	801a572 <etharp_find_entry+0x5e>
 801a566:	7dfb      	ldrb	r3, [r7, #23]
 801a568:	2b00      	cmp	r3, #0
 801a56a:	d102      	bne.n	801a572 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801a56c:	8c3b      	ldrh	r3, [r7, #32]
 801a56e:	847b      	strh	r3, [r7, #34]	@ 0x22
 801a570:	e095      	b.n	801a69e <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801a572:	7dfb      	ldrb	r3, [r7, #23]
 801a574:	2b00      	cmp	r3, #0
 801a576:	f000 8092 	beq.w	801a69e <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801a57a:	7dfb      	ldrb	r3, [r7, #23]
 801a57c:	2b01      	cmp	r3, #1
 801a57e:	d009      	beq.n	801a594 <etharp_find_entry+0x80>
 801a580:	7dfb      	ldrb	r3, [r7, #23]
 801a582:	2b01      	cmp	r3, #1
 801a584:	d806      	bhi.n	801a594 <etharp_find_entry+0x80>
 801a586:	4b99      	ldr	r3, [pc, #612]	@ (801a7ec <etharp_find_entry+0x2d8>)
 801a588:	f240 1223 	movw	r2, #291	@ 0x123
 801a58c:	4998      	ldr	r1, [pc, #608]	@ (801a7f0 <etharp_find_entry+0x2dc>)
 801a58e:	4899      	ldr	r0, [pc, #612]	@ (801a7f4 <etharp_find_entry+0x2e0>)
 801a590:	f002 fd6e 	bl	801d070 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801a594:	68fb      	ldr	r3, [r7, #12]
 801a596:	2b00      	cmp	r3, #0
 801a598:	d020      	beq.n	801a5dc <etharp_find_entry+0xc8>
 801a59a:	68fb      	ldr	r3, [r7, #12]
 801a59c:	6819      	ldr	r1, [r3, #0]
 801a59e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a5a2:	4891      	ldr	r0, [pc, #580]	@ (801a7e8 <etharp_find_entry+0x2d4>)
 801a5a4:	4613      	mov	r3, r2
 801a5a6:	005b      	lsls	r3, r3, #1
 801a5a8:	4413      	add	r3, r2
 801a5aa:	00db      	lsls	r3, r3, #3
 801a5ac:	4403      	add	r3, r0
 801a5ae:	3304      	adds	r3, #4
 801a5b0:	681b      	ldr	r3, [r3, #0]
 801a5b2:	4299      	cmp	r1, r3
 801a5b4:	d112      	bne.n	801a5dc <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801a5b6:	687b      	ldr	r3, [r7, #4]
 801a5b8:	2b00      	cmp	r3, #0
 801a5ba:	d00c      	beq.n	801a5d6 <etharp_find_entry+0xc2>
 801a5bc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a5c0:	4989      	ldr	r1, [pc, #548]	@ (801a7e8 <etharp_find_entry+0x2d4>)
 801a5c2:	4613      	mov	r3, r2
 801a5c4:	005b      	lsls	r3, r3, #1
 801a5c6:	4413      	add	r3, r2
 801a5c8:	00db      	lsls	r3, r3, #3
 801a5ca:	440b      	add	r3, r1
 801a5cc:	3308      	adds	r3, #8
 801a5ce:	681b      	ldr	r3, [r3, #0]
 801a5d0:	687a      	ldr	r2, [r7, #4]
 801a5d2:	429a      	cmp	r2, r3
 801a5d4:	d102      	bne.n	801a5dc <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801a5d6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a5da:	e100      	b.n	801a7de <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801a5dc:	7dfb      	ldrb	r3, [r7, #23]
 801a5de:	2b01      	cmp	r3, #1
 801a5e0:	d140      	bne.n	801a664 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801a5e2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a5e6:	4980      	ldr	r1, [pc, #512]	@ (801a7e8 <etharp_find_entry+0x2d4>)
 801a5e8:	4613      	mov	r3, r2
 801a5ea:	005b      	lsls	r3, r3, #1
 801a5ec:	4413      	add	r3, r2
 801a5ee:	00db      	lsls	r3, r3, #3
 801a5f0:	440b      	add	r3, r1
 801a5f2:	681b      	ldr	r3, [r3, #0]
 801a5f4:	2b00      	cmp	r3, #0
 801a5f6:	d01a      	beq.n	801a62e <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801a5f8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a5fc:	497a      	ldr	r1, [pc, #488]	@ (801a7e8 <etharp_find_entry+0x2d4>)
 801a5fe:	4613      	mov	r3, r2
 801a600:	005b      	lsls	r3, r3, #1
 801a602:	4413      	add	r3, r2
 801a604:	00db      	lsls	r3, r3, #3
 801a606:	440b      	add	r3, r1
 801a608:	3312      	adds	r3, #18
 801a60a:	881b      	ldrh	r3, [r3, #0]
 801a60c:	8bba      	ldrh	r2, [r7, #28]
 801a60e:	429a      	cmp	r2, r3
 801a610:	d845      	bhi.n	801a69e <etharp_find_entry+0x18a>
            old_queue = i;
 801a612:	8c3b      	ldrh	r3, [r7, #32]
 801a614:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801a616:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a61a:	4973      	ldr	r1, [pc, #460]	@ (801a7e8 <etharp_find_entry+0x2d4>)
 801a61c:	4613      	mov	r3, r2
 801a61e:	005b      	lsls	r3, r3, #1
 801a620:	4413      	add	r3, r2
 801a622:	00db      	lsls	r3, r3, #3
 801a624:	440b      	add	r3, r1
 801a626:	3312      	adds	r3, #18
 801a628:	881b      	ldrh	r3, [r3, #0]
 801a62a:	83bb      	strh	r3, [r7, #28]
 801a62c:	e037      	b.n	801a69e <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801a62e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a632:	496d      	ldr	r1, [pc, #436]	@ (801a7e8 <etharp_find_entry+0x2d4>)
 801a634:	4613      	mov	r3, r2
 801a636:	005b      	lsls	r3, r3, #1
 801a638:	4413      	add	r3, r2
 801a63a:	00db      	lsls	r3, r3, #3
 801a63c:	440b      	add	r3, r1
 801a63e:	3312      	adds	r3, #18
 801a640:	881b      	ldrh	r3, [r3, #0]
 801a642:	8b7a      	ldrh	r2, [r7, #26]
 801a644:	429a      	cmp	r2, r3
 801a646:	d82a      	bhi.n	801a69e <etharp_find_entry+0x18a>
            old_pending = i;
 801a648:	8c3b      	ldrh	r3, [r7, #32]
 801a64a:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801a64c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a650:	4965      	ldr	r1, [pc, #404]	@ (801a7e8 <etharp_find_entry+0x2d4>)
 801a652:	4613      	mov	r3, r2
 801a654:	005b      	lsls	r3, r3, #1
 801a656:	4413      	add	r3, r2
 801a658:	00db      	lsls	r3, r3, #3
 801a65a:	440b      	add	r3, r1
 801a65c:	3312      	adds	r3, #18
 801a65e:	881b      	ldrh	r3, [r3, #0]
 801a660:	837b      	strh	r3, [r7, #26]
 801a662:	e01c      	b.n	801a69e <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801a664:	7dfb      	ldrb	r3, [r7, #23]
 801a666:	2b01      	cmp	r3, #1
 801a668:	d919      	bls.n	801a69e <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801a66a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a66e:	495e      	ldr	r1, [pc, #376]	@ (801a7e8 <etharp_find_entry+0x2d4>)
 801a670:	4613      	mov	r3, r2
 801a672:	005b      	lsls	r3, r3, #1
 801a674:	4413      	add	r3, r2
 801a676:	00db      	lsls	r3, r3, #3
 801a678:	440b      	add	r3, r1
 801a67a:	3312      	adds	r3, #18
 801a67c:	881b      	ldrh	r3, [r3, #0]
 801a67e:	8b3a      	ldrh	r2, [r7, #24]
 801a680:	429a      	cmp	r2, r3
 801a682:	d80c      	bhi.n	801a69e <etharp_find_entry+0x18a>
            old_stable = i;
 801a684:	8c3b      	ldrh	r3, [r7, #32]
 801a686:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801a688:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a68c:	4956      	ldr	r1, [pc, #344]	@ (801a7e8 <etharp_find_entry+0x2d4>)
 801a68e:	4613      	mov	r3, r2
 801a690:	005b      	lsls	r3, r3, #1
 801a692:	4413      	add	r3, r2
 801a694:	00db      	lsls	r3, r3, #3
 801a696:	440b      	add	r3, r1
 801a698:	3312      	adds	r3, #18
 801a69a:	881b      	ldrh	r3, [r3, #0]
 801a69c:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a69e:	8c3b      	ldrh	r3, [r7, #32]
 801a6a0:	3301      	adds	r3, #1
 801a6a2:	b29b      	uxth	r3, r3
 801a6a4:	843b      	strh	r3, [r7, #32]
 801a6a6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a6aa:	2b09      	cmp	r3, #9
 801a6ac:	f77f af4c 	ble.w	801a548 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801a6b0:	7afb      	ldrb	r3, [r7, #11]
 801a6b2:	f003 0302 	and.w	r3, r3, #2
 801a6b6:	2b00      	cmp	r3, #0
 801a6b8:	d108      	bne.n	801a6cc <etharp_find_entry+0x1b8>
 801a6ba:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801a6be:	2b0a      	cmp	r3, #10
 801a6c0:	d107      	bne.n	801a6d2 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801a6c2:	7afb      	ldrb	r3, [r7, #11]
 801a6c4:	f003 0301 	and.w	r3, r3, #1
 801a6c8:	2b00      	cmp	r3, #0
 801a6ca:	d102      	bne.n	801a6d2 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801a6cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801a6d0:	e085      	b.n	801a7de <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801a6d2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801a6d6:	2b09      	cmp	r3, #9
 801a6d8:	dc02      	bgt.n	801a6e0 <etharp_find_entry+0x1cc>
    i = empty;
 801a6da:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801a6dc:	843b      	strh	r3, [r7, #32]
 801a6de:	e039      	b.n	801a754 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801a6e0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801a6e4:	2b09      	cmp	r3, #9
 801a6e6:	dc14      	bgt.n	801a712 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801a6e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801a6ea:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801a6ec:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a6f0:	493d      	ldr	r1, [pc, #244]	@ (801a7e8 <etharp_find_entry+0x2d4>)
 801a6f2:	4613      	mov	r3, r2
 801a6f4:	005b      	lsls	r3, r3, #1
 801a6f6:	4413      	add	r3, r2
 801a6f8:	00db      	lsls	r3, r3, #3
 801a6fa:	440b      	add	r3, r1
 801a6fc:	681b      	ldr	r3, [r3, #0]
 801a6fe:	2b00      	cmp	r3, #0
 801a700:	d018      	beq.n	801a734 <etharp_find_entry+0x220>
 801a702:	4b3a      	ldr	r3, [pc, #232]	@ (801a7ec <etharp_find_entry+0x2d8>)
 801a704:	f240 126d 	movw	r2, #365	@ 0x16d
 801a708:	493b      	ldr	r1, [pc, #236]	@ (801a7f8 <etharp_find_entry+0x2e4>)
 801a70a:	483a      	ldr	r0, [pc, #232]	@ (801a7f4 <etharp_find_entry+0x2e0>)
 801a70c:	f002 fcb0 	bl	801d070 <iprintf>
 801a710:	e010      	b.n	801a734 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801a712:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801a716:	2b09      	cmp	r3, #9
 801a718:	dc02      	bgt.n	801a720 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801a71a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801a71c:	843b      	strh	r3, [r7, #32]
 801a71e:	e009      	b.n	801a734 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801a720:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801a724:	2b09      	cmp	r3, #9
 801a726:	dc02      	bgt.n	801a72e <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801a728:	8bfb      	ldrh	r3, [r7, #30]
 801a72a:	843b      	strh	r3, [r7, #32]
 801a72c:	e002      	b.n	801a734 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801a72e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801a732:	e054      	b.n	801a7de <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801a734:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a738:	2b09      	cmp	r3, #9
 801a73a:	dd06      	ble.n	801a74a <etharp_find_entry+0x236>
 801a73c:	4b2b      	ldr	r3, [pc, #172]	@ (801a7ec <etharp_find_entry+0x2d8>)
 801a73e:	f240 127f 	movw	r2, #383	@ 0x17f
 801a742:	492e      	ldr	r1, [pc, #184]	@ (801a7fc <etharp_find_entry+0x2e8>)
 801a744:	482b      	ldr	r0, [pc, #172]	@ (801a7f4 <etharp_find_entry+0x2e0>)
 801a746:	f002 fc93 	bl	801d070 <iprintf>
    etharp_free_entry(i);
 801a74a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a74e:	4618      	mov	r0, r3
 801a750:	f7ff fe06 	bl	801a360 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801a754:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801a758:	2b09      	cmp	r3, #9
 801a75a:	dd06      	ble.n	801a76a <etharp_find_entry+0x256>
 801a75c:	4b23      	ldr	r3, [pc, #140]	@ (801a7ec <etharp_find_entry+0x2d8>)
 801a75e:	f240 1283 	movw	r2, #387	@ 0x183
 801a762:	4926      	ldr	r1, [pc, #152]	@ (801a7fc <etharp_find_entry+0x2e8>)
 801a764:	4823      	ldr	r0, [pc, #140]	@ (801a7f4 <etharp_find_entry+0x2e0>)
 801a766:	f002 fc83 	bl	801d070 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801a76a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a76e:	491e      	ldr	r1, [pc, #120]	@ (801a7e8 <etharp_find_entry+0x2d4>)
 801a770:	4613      	mov	r3, r2
 801a772:	005b      	lsls	r3, r3, #1
 801a774:	4413      	add	r3, r2
 801a776:	00db      	lsls	r3, r3, #3
 801a778:	440b      	add	r3, r1
 801a77a:	3314      	adds	r3, #20
 801a77c:	781b      	ldrb	r3, [r3, #0]
 801a77e:	2b00      	cmp	r3, #0
 801a780:	d006      	beq.n	801a790 <etharp_find_entry+0x27c>
 801a782:	4b1a      	ldr	r3, [pc, #104]	@ (801a7ec <etharp_find_entry+0x2d8>)
 801a784:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801a788:	491d      	ldr	r1, [pc, #116]	@ (801a800 <etharp_find_entry+0x2ec>)
 801a78a:	481a      	ldr	r0, [pc, #104]	@ (801a7f4 <etharp_find_entry+0x2e0>)
 801a78c:	f002 fc70 	bl	801d070 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801a790:	68fb      	ldr	r3, [r7, #12]
 801a792:	2b00      	cmp	r3, #0
 801a794:	d00b      	beq.n	801a7ae <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801a796:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a79a:	68fb      	ldr	r3, [r7, #12]
 801a79c:	6819      	ldr	r1, [r3, #0]
 801a79e:	4812      	ldr	r0, [pc, #72]	@ (801a7e8 <etharp_find_entry+0x2d4>)
 801a7a0:	4613      	mov	r3, r2
 801a7a2:	005b      	lsls	r3, r3, #1
 801a7a4:	4413      	add	r3, r2
 801a7a6:	00db      	lsls	r3, r3, #3
 801a7a8:	4403      	add	r3, r0
 801a7aa:	3304      	adds	r3, #4
 801a7ac:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801a7ae:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a7b2:	490d      	ldr	r1, [pc, #52]	@ (801a7e8 <etharp_find_entry+0x2d4>)
 801a7b4:	4613      	mov	r3, r2
 801a7b6:	005b      	lsls	r3, r3, #1
 801a7b8:	4413      	add	r3, r2
 801a7ba:	00db      	lsls	r3, r3, #3
 801a7bc:	440b      	add	r3, r1
 801a7be:	3312      	adds	r3, #18
 801a7c0:	2200      	movs	r2, #0
 801a7c2:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801a7c4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801a7c8:	4907      	ldr	r1, [pc, #28]	@ (801a7e8 <etharp_find_entry+0x2d4>)
 801a7ca:	4613      	mov	r3, r2
 801a7cc:	005b      	lsls	r3, r3, #1
 801a7ce:	4413      	add	r3, r2
 801a7d0:	00db      	lsls	r3, r3, #3
 801a7d2:	440b      	add	r3, r1
 801a7d4:	3308      	adds	r3, #8
 801a7d6:	687a      	ldr	r2, [r7, #4]
 801a7d8:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801a7da:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801a7de:	4618      	mov	r0, r3
 801a7e0:	3728      	adds	r7, #40	@ 0x28
 801a7e2:	46bd      	mov	sp, r7
 801a7e4:	bd80      	pop	{r7, pc}
 801a7e6:	bf00      	nop
 801a7e8:	2000e4a4 	.word	0x2000e4a4
 801a7ec:	08021abc 	.word	0x08021abc
 801a7f0:	08021af4 	.word	0x08021af4
 801a7f4:	08021b34 	.word	0x08021b34
 801a7f8:	08021b5c 	.word	0x08021b5c
 801a7fc:	08021b74 	.word	0x08021b74
 801a800:	08021b88 	.word	0x08021b88

0801a804 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801a804:	b580      	push	{r7, lr}
 801a806:	b088      	sub	sp, #32
 801a808:	af02      	add	r7, sp, #8
 801a80a:	60f8      	str	r0, [r7, #12]
 801a80c:	60b9      	str	r1, [r7, #8]
 801a80e:	607a      	str	r2, [r7, #4]
 801a810:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801a812:	68fb      	ldr	r3, [r7, #12]
 801a814:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801a818:	2b06      	cmp	r3, #6
 801a81a:	d006      	beq.n	801a82a <etharp_update_arp_entry+0x26>
 801a81c:	4b48      	ldr	r3, [pc, #288]	@ (801a940 <etharp_update_arp_entry+0x13c>)
 801a81e:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801a822:	4948      	ldr	r1, [pc, #288]	@ (801a944 <etharp_update_arp_entry+0x140>)
 801a824:	4848      	ldr	r0, [pc, #288]	@ (801a948 <etharp_update_arp_entry+0x144>)
 801a826:	f002 fc23 	bl	801d070 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801a82a:	68bb      	ldr	r3, [r7, #8]
 801a82c:	2b00      	cmp	r3, #0
 801a82e:	d012      	beq.n	801a856 <etharp_update_arp_entry+0x52>
 801a830:	68bb      	ldr	r3, [r7, #8]
 801a832:	681b      	ldr	r3, [r3, #0]
 801a834:	2b00      	cmp	r3, #0
 801a836:	d00e      	beq.n	801a856 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801a838:	68bb      	ldr	r3, [r7, #8]
 801a83a:	681b      	ldr	r3, [r3, #0]
 801a83c:	68f9      	ldr	r1, [r7, #12]
 801a83e:	4618      	mov	r0, r3
 801a840:	f001 f920 	bl	801ba84 <ip4_addr_isbroadcast_u32>
 801a844:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801a846:	2b00      	cmp	r3, #0
 801a848:	d105      	bne.n	801a856 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801a84a:	68bb      	ldr	r3, [r7, #8]
 801a84c:	681b      	ldr	r3, [r3, #0]
 801a84e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801a852:	2be0      	cmp	r3, #224	@ 0xe0
 801a854:	d102      	bne.n	801a85c <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801a856:	f06f 030f 	mvn.w	r3, #15
 801a85a:	e06c      	b.n	801a936 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801a85c:	78fb      	ldrb	r3, [r7, #3]
 801a85e:	68fa      	ldr	r2, [r7, #12]
 801a860:	4619      	mov	r1, r3
 801a862:	68b8      	ldr	r0, [r7, #8]
 801a864:	f7ff fe56 	bl	801a514 <etharp_find_entry>
 801a868:	4603      	mov	r3, r0
 801a86a:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801a86c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801a870:	2b00      	cmp	r3, #0
 801a872:	da02      	bge.n	801a87a <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801a874:	8afb      	ldrh	r3, [r7, #22]
 801a876:	b25b      	sxtb	r3, r3
 801a878:	e05d      	b.n	801a936 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801a87a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a87e:	4933      	ldr	r1, [pc, #204]	@ (801a94c <etharp_update_arp_entry+0x148>)
 801a880:	4613      	mov	r3, r2
 801a882:	005b      	lsls	r3, r3, #1
 801a884:	4413      	add	r3, r2
 801a886:	00db      	lsls	r3, r3, #3
 801a888:	440b      	add	r3, r1
 801a88a:	3314      	adds	r3, #20
 801a88c:	2202      	movs	r2, #2
 801a88e:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801a890:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a894:	492d      	ldr	r1, [pc, #180]	@ (801a94c <etharp_update_arp_entry+0x148>)
 801a896:	4613      	mov	r3, r2
 801a898:	005b      	lsls	r3, r3, #1
 801a89a:	4413      	add	r3, r2
 801a89c:	00db      	lsls	r3, r3, #3
 801a89e:	440b      	add	r3, r1
 801a8a0:	3308      	adds	r3, #8
 801a8a2:	68fa      	ldr	r2, [r7, #12]
 801a8a4:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801a8a6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a8aa:	4613      	mov	r3, r2
 801a8ac:	005b      	lsls	r3, r3, #1
 801a8ae:	4413      	add	r3, r2
 801a8b0:	00db      	lsls	r3, r3, #3
 801a8b2:	3308      	adds	r3, #8
 801a8b4:	4a25      	ldr	r2, [pc, #148]	@ (801a94c <etharp_update_arp_entry+0x148>)
 801a8b6:	4413      	add	r3, r2
 801a8b8:	3304      	adds	r3, #4
 801a8ba:	2206      	movs	r2, #6
 801a8bc:	6879      	ldr	r1, [r7, #4]
 801a8be:	4618      	mov	r0, r3
 801a8c0:	f002 fcbc 	bl	801d23c <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801a8c4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a8c8:	4920      	ldr	r1, [pc, #128]	@ (801a94c <etharp_update_arp_entry+0x148>)
 801a8ca:	4613      	mov	r3, r2
 801a8cc:	005b      	lsls	r3, r3, #1
 801a8ce:	4413      	add	r3, r2
 801a8d0:	00db      	lsls	r3, r3, #3
 801a8d2:	440b      	add	r3, r1
 801a8d4:	3312      	adds	r3, #18
 801a8d6:	2200      	movs	r2, #0
 801a8d8:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801a8da:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a8de:	491b      	ldr	r1, [pc, #108]	@ (801a94c <etharp_update_arp_entry+0x148>)
 801a8e0:	4613      	mov	r3, r2
 801a8e2:	005b      	lsls	r3, r3, #1
 801a8e4:	4413      	add	r3, r2
 801a8e6:	00db      	lsls	r3, r3, #3
 801a8e8:	440b      	add	r3, r1
 801a8ea:	681b      	ldr	r3, [r3, #0]
 801a8ec:	2b00      	cmp	r3, #0
 801a8ee:	d021      	beq.n	801a934 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801a8f0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a8f4:	4915      	ldr	r1, [pc, #84]	@ (801a94c <etharp_update_arp_entry+0x148>)
 801a8f6:	4613      	mov	r3, r2
 801a8f8:	005b      	lsls	r3, r3, #1
 801a8fa:	4413      	add	r3, r2
 801a8fc:	00db      	lsls	r3, r3, #3
 801a8fe:	440b      	add	r3, r1
 801a900:	681b      	ldr	r3, [r3, #0]
 801a902:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801a904:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801a908:	4910      	ldr	r1, [pc, #64]	@ (801a94c <etharp_update_arp_entry+0x148>)
 801a90a:	4613      	mov	r3, r2
 801a90c:	005b      	lsls	r3, r3, #1
 801a90e:	4413      	add	r3, r2
 801a910:	00db      	lsls	r3, r3, #3
 801a912:	440b      	add	r3, r1
 801a914:	2200      	movs	r2, #0
 801a916:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801a918:	68fb      	ldr	r3, [r7, #12]
 801a91a:	f103 022a 	add.w	r2, r3, #42	@ 0x2a
 801a91e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801a922:	9300      	str	r3, [sp, #0]
 801a924:	687b      	ldr	r3, [r7, #4]
 801a926:	6939      	ldr	r1, [r7, #16]
 801a928:	68f8      	ldr	r0, [r7, #12]
 801a92a:	f001 ffb9 	bl	801c8a0 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801a92e:	6938      	ldr	r0, [r7, #16]
 801a930:	f7f6 fc56 	bl	80111e0 <pbuf_free>
  }
  return ERR_OK;
 801a934:	2300      	movs	r3, #0
}
 801a936:	4618      	mov	r0, r3
 801a938:	3718      	adds	r7, #24
 801a93a:	46bd      	mov	sp, r7
 801a93c:	bd80      	pop	{r7, pc}
 801a93e:	bf00      	nop
 801a940:	08021abc 	.word	0x08021abc
 801a944:	08021bb4 	.word	0x08021bb4
 801a948:	08021b34 	.word	0x08021b34
 801a94c:	2000e4a4 	.word	0x2000e4a4

0801a950 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801a950:	b580      	push	{r7, lr}
 801a952:	b084      	sub	sp, #16
 801a954:	af00      	add	r7, sp, #0
 801a956:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a958:	2300      	movs	r3, #0
 801a95a:	60fb      	str	r3, [r7, #12]
 801a95c:	e01e      	b.n	801a99c <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801a95e:	4913      	ldr	r1, [pc, #76]	@ (801a9ac <etharp_cleanup_netif+0x5c>)
 801a960:	68fa      	ldr	r2, [r7, #12]
 801a962:	4613      	mov	r3, r2
 801a964:	005b      	lsls	r3, r3, #1
 801a966:	4413      	add	r3, r2
 801a968:	00db      	lsls	r3, r3, #3
 801a96a:	440b      	add	r3, r1
 801a96c:	3314      	adds	r3, #20
 801a96e:	781b      	ldrb	r3, [r3, #0]
 801a970:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801a972:	7afb      	ldrb	r3, [r7, #11]
 801a974:	2b00      	cmp	r3, #0
 801a976:	d00e      	beq.n	801a996 <etharp_cleanup_netif+0x46>
 801a978:	490c      	ldr	r1, [pc, #48]	@ (801a9ac <etharp_cleanup_netif+0x5c>)
 801a97a:	68fa      	ldr	r2, [r7, #12]
 801a97c:	4613      	mov	r3, r2
 801a97e:	005b      	lsls	r3, r3, #1
 801a980:	4413      	add	r3, r2
 801a982:	00db      	lsls	r3, r3, #3
 801a984:	440b      	add	r3, r1
 801a986:	3308      	adds	r3, #8
 801a988:	681b      	ldr	r3, [r3, #0]
 801a98a:	687a      	ldr	r2, [r7, #4]
 801a98c:	429a      	cmp	r2, r3
 801a98e:	d102      	bne.n	801a996 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801a990:	68f8      	ldr	r0, [r7, #12]
 801a992:	f7ff fce5 	bl	801a360 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a996:	68fb      	ldr	r3, [r7, #12]
 801a998:	3301      	adds	r3, #1
 801a99a:	60fb      	str	r3, [r7, #12]
 801a99c:	68fb      	ldr	r3, [r7, #12]
 801a99e:	2b09      	cmp	r3, #9
 801a9a0:	dddd      	ble.n	801a95e <etharp_cleanup_netif+0xe>
    }
  }
}
 801a9a2:	bf00      	nop
 801a9a4:	bf00      	nop
 801a9a6:	3710      	adds	r7, #16
 801a9a8:	46bd      	mov	sp, r7
 801a9aa:	bd80      	pop	{r7, pc}
 801a9ac:	2000e4a4 	.word	0x2000e4a4

0801a9b0 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801a9b0:	b5b0      	push	{r4, r5, r7, lr}
 801a9b2:	b08a      	sub	sp, #40	@ 0x28
 801a9b4:	af04      	add	r7, sp, #16
 801a9b6:	6078      	str	r0, [r7, #4]
 801a9b8:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801a9ba:	683b      	ldr	r3, [r7, #0]
 801a9bc:	2b00      	cmp	r3, #0
 801a9be:	d107      	bne.n	801a9d0 <etharp_input+0x20>
 801a9c0:	4b3f      	ldr	r3, [pc, #252]	@ (801aac0 <etharp_input+0x110>)
 801a9c2:	f240 228a 	movw	r2, #650	@ 0x28a
 801a9c6:	493f      	ldr	r1, [pc, #252]	@ (801aac4 <etharp_input+0x114>)
 801a9c8:	483f      	ldr	r0, [pc, #252]	@ (801aac8 <etharp_input+0x118>)
 801a9ca:	f002 fb51 	bl	801d070 <iprintf>
 801a9ce:	e074      	b.n	801aaba <etharp_input+0x10a>

  hdr = (struct etharp_hdr *)p->payload;
 801a9d0:	687b      	ldr	r3, [r7, #4]
 801a9d2:	685b      	ldr	r3, [r3, #4]
 801a9d4:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801a9d6:	693b      	ldr	r3, [r7, #16]
 801a9d8:	881b      	ldrh	r3, [r3, #0]
 801a9da:	b29b      	uxth	r3, r3
 801a9dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a9e0:	d10c      	bne.n	801a9fc <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801a9e2:	693b      	ldr	r3, [r7, #16]
 801a9e4:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801a9e6:	2b06      	cmp	r3, #6
 801a9e8:	d108      	bne.n	801a9fc <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801a9ea:	693b      	ldr	r3, [r7, #16]
 801a9ec:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801a9ee:	2b04      	cmp	r3, #4
 801a9f0:	d104      	bne.n	801a9fc <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801a9f2:	693b      	ldr	r3, [r7, #16]
 801a9f4:	885b      	ldrh	r3, [r3, #2]
 801a9f6:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801a9f8:	2b08      	cmp	r3, #8
 801a9fa:	d003      	beq.n	801aa04 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801a9fc:	6878      	ldr	r0, [r7, #4]
 801a9fe:	f7f6 fbef 	bl	80111e0 <pbuf_free>
    return;
 801aa02:	e05a      	b.n	801aaba <etharp_input+0x10a>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801aa04:	693b      	ldr	r3, [r7, #16]
 801aa06:	330e      	adds	r3, #14
 801aa08:	681b      	ldr	r3, [r3, #0]
 801aa0a:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801aa0c:	693b      	ldr	r3, [r7, #16]
 801aa0e:	3318      	adds	r3, #24
 801aa10:	681b      	ldr	r3, [r3, #0]
 801aa12:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801aa14:	683b      	ldr	r3, [r7, #0]
 801aa16:	3304      	adds	r3, #4
 801aa18:	681b      	ldr	r3, [r3, #0]
 801aa1a:	2b00      	cmp	r3, #0
 801aa1c:	d102      	bne.n	801aa24 <etharp_input+0x74>
    for_us = 0;
 801aa1e:	2300      	movs	r3, #0
 801aa20:	75fb      	strb	r3, [r7, #23]
 801aa22:	e009      	b.n	801aa38 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801aa24:	68ba      	ldr	r2, [r7, #8]
 801aa26:	683b      	ldr	r3, [r7, #0]
 801aa28:	3304      	adds	r3, #4
 801aa2a:	681b      	ldr	r3, [r3, #0]
 801aa2c:	429a      	cmp	r2, r3
 801aa2e:	bf0c      	ite	eq
 801aa30:	2301      	moveq	r3, #1
 801aa32:	2300      	movne	r3, #0
 801aa34:	b2db      	uxtb	r3, r3
 801aa36:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801aa38:	693b      	ldr	r3, [r7, #16]
 801aa3a:	f103 0208 	add.w	r2, r3, #8
 801aa3e:	7dfb      	ldrb	r3, [r7, #23]
 801aa40:	2b00      	cmp	r3, #0
 801aa42:	d001      	beq.n	801aa48 <etharp_input+0x98>
 801aa44:	2301      	movs	r3, #1
 801aa46:	e000      	b.n	801aa4a <etharp_input+0x9a>
 801aa48:	2302      	movs	r3, #2
 801aa4a:	f107 010c 	add.w	r1, r7, #12
 801aa4e:	6838      	ldr	r0, [r7, #0]
 801aa50:	f7ff fed8 	bl	801a804 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801aa54:	693b      	ldr	r3, [r7, #16]
 801aa56:	88db      	ldrh	r3, [r3, #6]
 801aa58:	b29b      	uxth	r3, r3
 801aa5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801aa5e:	d003      	beq.n	801aa68 <etharp_input+0xb8>
 801aa60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801aa64:	d01e      	beq.n	801aaa4 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801aa66:	e025      	b.n	801aab4 <etharp_input+0x104>
      if (for_us) {
 801aa68:	7dfb      	ldrb	r3, [r7, #23]
 801aa6a:	2b00      	cmp	r3, #0
 801aa6c:	d021      	beq.n	801aab2 <etharp_input+0x102>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801aa6e:	683b      	ldr	r3, [r7, #0]
 801aa70:	f103 002a 	add.w	r0, r3, #42	@ 0x2a
 801aa74:	693b      	ldr	r3, [r7, #16]
 801aa76:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801aa7a:	683b      	ldr	r3, [r7, #0]
 801aa7c:	f103 052a 	add.w	r5, r3, #42	@ 0x2a
 801aa80:	683b      	ldr	r3, [r7, #0]
 801aa82:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801aa84:	693a      	ldr	r2, [r7, #16]
 801aa86:	3208      	adds	r2, #8
        etharp_raw(netif,
 801aa88:	2102      	movs	r1, #2
 801aa8a:	9103      	str	r1, [sp, #12]
 801aa8c:	f107 010c 	add.w	r1, r7, #12
 801aa90:	9102      	str	r1, [sp, #8]
 801aa92:	9201      	str	r2, [sp, #4]
 801aa94:	9300      	str	r3, [sp, #0]
 801aa96:	462b      	mov	r3, r5
 801aa98:	4622      	mov	r2, r4
 801aa9a:	4601      	mov	r1, r0
 801aa9c:	6838      	ldr	r0, [r7, #0]
 801aa9e:	f000 faef 	bl	801b080 <etharp_raw>
      break;
 801aaa2:	e006      	b.n	801aab2 <etharp_input+0x102>
      dhcp_arp_reply(netif, &sipaddr);
 801aaa4:	f107 030c 	add.w	r3, r7, #12
 801aaa8:	4619      	mov	r1, r3
 801aaaa:	6838      	ldr	r0, [r7, #0]
 801aaac:	f7fe fa02 	bl	8018eb4 <dhcp_arp_reply>
      break;
 801aab0:	e000      	b.n	801aab4 <etharp_input+0x104>
      break;
 801aab2:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801aab4:	6878      	ldr	r0, [r7, #4]
 801aab6:	f7f6 fb93 	bl	80111e0 <pbuf_free>
}
 801aaba:	3718      	adds	r7, #24
 801aabc:	46bd      	mov	sp, r7
 801aabe:	bdb0      	pop	{r4, r5, r7, pc}
 801aac0:	08021abc 	.word	0x08021abc
 801aac4:	08021c0c 	.word	0x08021c0c
 801aac8:	08021b34 	.word	0x08021b34

0801aacc <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801aacc:	b580      	push	{r7, lr}
 801aace:	b086      	sub	sp, #24
 801aad0:	af02      	add	r7, sp, #8
 801aad2:	60f8      	str	r0, [r7, #12]
 801aad4:	60b9      	str	r1, [r7, #8]
 801aad6:	4613      	mov	r3, r2
 801aad8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801aada:	79fa      	ldrb	r2, [r7, #7]
 801aadc:	4944      	ldr	r1, [pc, #272]	@ (801abf0 <etharp_output_to_arp_index+0x124>)
 801aade:	4613      	mov	r3, r2
 801aae0:	005b      	lsls	r3, r3, #1
 801aae2:	4413      	add	r3, r2
 801aae4:	00db      	lsls	r3, r3, #3
 801aae6:	440b      	add	r3, r1
 801aae8:	3314      	adds	r3, #20
 801aaea:	781b      	ldrb	r3, [r3, #0]
 801aaec:	2b01      	cmp	r3, #1
 801aaee:	d806      	bhi.n	801aafe <etharp_output_to_arp_index+0x32>
 801aaf0:	4b40      	ldr	r3, [pc, #256]	@ (801abf4 <etharp_output_to_arp_index+0x128>)
 801aaf2:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801aaf6:	4940      	ldr	r1, [pc, #256]	@ (801abf8 <etharp_output_to_arp_index+0x12c>)
 801aaf8:	4840      	ldr	r0, [pc, #256]	@ (801abfc <etharp_output_to_arp_index+0x130>)
 801aafa:	f002 fab9 	bl	801d070 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801aafe:	79fa      	ldrb	r2, [r7, #7]
 801ab00:	493b      	ldr	r1, [pc, #236]	@ (801abf0 <etharp_output_to_arp_index+0x124>)
 801ab02:	4613      	mov	r3, r2
 801ab04:	005b      	lsls	r3, r3, #1
 801ab06:	4413      	add	r3, r2
 801ab08:	00db      	lsls	r3, r3, #3
 801ab0a:	440b      	add	r3, r1
 801ab0c:	3314      	adds	r3, #20
 801ab0e:	781b      	ldrb	r3, [r3, #0]
 801ab10:	2b02      	cmp	r3, #2
 801ab12:	d153      	bne.n	801abbc <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801ab14:	79fa      	ldrb	r2, [r7, #7]
 801ab16:	4936      	ldr	r1, [pc, #216]	@ (801abf0 <etharp_output_to_arp_index+0x124>)
 801ab18:	4613      	mov	r3, r2
 801ab1a:	005b      	lsls	r3, r3, #1
 801ab1c:	4413      	add	r3, r2
 801ab1e:	00db      	lsls	r3, r3, #3
 801ab20:	440b      	add	r3, r1
 801ab22:	3312      	adds	r3, #18
 801ab24:	881b      	ldrh	r3, [r3, #0]
 801ab26:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801ab2a:	d919      	bls.n	801ab60 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801ab2c:	79fa      	ldrb	r2, [r7, #7]
 801ab2e:	4613      	mov	r3, r2
 801ab30:	005b      	lsls	r3, r3, #1
 801ab32:	4413      	add	r3, r2
 801ab34:	00db      	lsls	r3, r3, #3
 801ab36:	4a2e      	ldr	r2, [pc, #184]	@ (801abf0 <etharp_output_to_arp_index+0x124>)
 801ab38:	4413      	add	r3, r2
 801ab3a:	3304      	adds	r3, #4
 801ab3c:	4619      	mov	r1, r3
 801ab3e:	68f8      	ldr	r0, [r7, #12]
 801ab40:	f000 fb4c 	bl	801b1dc <etharp_request>
 801ab44:	4603      	mov	r3, r0
 801ab46:	2b00      	cmp	r3, #0
 801ab48:	d138      	bne.n	801abbc <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801ab4a:	79fa      	ldrb	r2, [r7, #7]
 801ab4c:	4928      	ldr	r1, [pc, #160]	@ (801abf0 <etharp_output_to_arp_index+0x124>)
 801ab4e:	4613      	mov	r3, r2
 801ab50:	005b      	lsls	r3, r3, #1
 801ab52:	4413      	add	r3, r2
 801ab54:	00db      	lsls	r3, r3, #3
 801ab56:	440b      	add	r3, r1
 801ab58:	3314      	adds	r3, #20
 801ab5a:	2203      	movs	r2, #3
 801ab5c:	701a      	strb	r2, [r3, #0]
 801ab5e:	e02d      	b.n	801abbc <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801ab60:	79fa      	ldrb	r2, [r7, #7]
 801ab62:	4923      	ldr	r1, [pc, #140]	@ (801abf0 <etharp_output_to_arp_index+0x124>)
 801ab64:	4613      	mov	r3, r2
 801ab66:	005b      	lsls	r3, r3, #1
 801ab68:	4413      	add	r3, r2
 801ab6a:	00db      	lsls	r3, r3, #3
 801ab6c:	440b      	add	r3, r1
 801ab6e:	3312      	adds	r3, #18
 801ab70:	881b      	ldrh	r3, [r3, #0]
 801ab72:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801ab76:	d321      	bcc.n	801abbc <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801ab78:	79fa      	ldrb	r2, [r7, #7]
 801ab7a:	4613      	mov	r3, r2
 801ab7c:	005b      	lsls	r3, r3, #1
 801ab7e:	4413      	add	r3, r2
 801ab80:	00db      	lsls	r3, r3, #3
 801ab82:	4a1b      	ldr	r2, [pc, #108]	@ (801abf0 <etharp_output_to_arp_index+0x124>)
 801ab84:	4413      	add	r3, r2
 801ab86:	1d19      	adds	r1, r3, #4
 801ab88:	79fa      	ldrb	r2, [r7, #7]
 801ab8a:	4613      	mov	r3, r2
 801ab8c:	005b      	lsls	r3, r3, #1
 801ab8e:	4413      	add	r3, r2
 801ab90:	00db      	lsls	r3, r3, #3
 801ab92:	3308      	adds	r3, #8
 801ab94:	4a16      	ldr	r2, [pc, #88]	@ (801abf0 <etharp_output_to_arp_index+0x124>)
 801ab96:	4413      	add	r3, r2
 801ab98:	3304      	adds	r3, #4
 801ab9a:	461a      	mov	r2, r3
 801ab9c:	68f8      	ldr	r0, [r7, #12]
 801ab9e:	f000 fafb 	bl	801b198 <etharp_request_dst>
 801aba2:	4603      	mov	r3, r0
 801aba4:	2b00      	cmp	r3, #0
 801aba6:	d109      	bne.n	801abbc <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801aba8:	79fa      	ldrb	r2, [r7, #7]
 801abaa:	4911      	ldr	r1, [pc, #68]	@ (801abf0 <etharp_output_to_arp_index+0x124>)
 801abac:	4613      	mov	r3, r2
 801abae:	005b      	lsls	r3, r3, #1
 801abb0:	4413      	add	r3, r2
 801abb2:	00db      	lsls	r3, r3, #3
 801abb4:	440b      	add	r3, r1
 801abb6:	3314      	adds	r3, #20
 801abb8:	2203      	movs	r2, #3
 801abba:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801abbc:	68fb      	ldr	r3, [r7, #12]
 801abbe:	f103 012a 	add.w	r1, r3, #42	@ 0x2a
 801abc2:	79fa      	ldrb	r2, [r7, #7]
 801abc4:	4613      	mov	r3, r2
 801abc6:	005b      	lsls	r3, r3, #1
 801abc8:	4413      	add	r3, r2
 801abca:	00db      	lsls	r3, r3, #3
 801abcc:	3308      	adds	r3, #8
 801abce:	4a08      	ldr	r2, [pc, #32]	@ (801abf0 <etharp_output_to_arp_index+0x124>)
 801abd0:	4413      	add	r3, r2
 801abd2:	3304      	adds	r3, #4
 801abd4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801abd8:	9200      	str	r2, [sp, #0]
 801abda:	460a      	mov	r2, r1
 801abdc:	68b9      	ldr	r1, [r7, #8]
 801abde:	68f8      	ldr	r0, [r7, #12]
 801abe0:	f001 fe5e 	bl	801c8a0 <ethernet_output>
 801abe4:	4603      	mov	r3, r0
}
 801abe6:	4618      	mov	r0, r3
 801abe8:	3710      	adds	r7, #16
 801abea:	46bd      	mov	sp, r7
 801abec:	bd80      	pop	{r7, pc}
 801abee:	bf00      	nop
 801abf0:	2000e4a4 	.word	0x2000e4a4
 801abf4:	08021abc 	.word	0x08021abc
 801abf8:	08021c2c 	.word	0x08021c2c
 801abfc:	08021b34 	.word	0x08021b34

0801ac00 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801ac00:	b580      	push	{r7, lr}
 801ac02:	b08a      	sub	sp, #40	@ 0x28
 801ac04:	af02      	add	r7, sp, #8
 801ac06:	60f8      	str	r0, [r7, #12]
 801ac08:	60b9      	str	r1, [r7, #8]
 801ac0a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801ac0c:	687b      	ldr	r3, [r7, #4]
 801ac0e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801ac10:	68fb      	ldr	r3, [r7, #12]
 801ac12:	2b00      	cmp	r3, #0
 801ac14:	d106      	bne.n	801ac24 <etharp_output+0x24>
 801ac16:	4b73      	ldr	r3, [pc, #460]	@ (801ade4 <etharp_output+0x1e4>)
 801ac18:	f240 321e 	movw	r2, #798	@ 0x31e
 801ac1c:	4972      	ldr	r1, [pc, #456]	@ (801ade8 <etharp_output+0x1e8>)
 801ac1e:	4873      	ldr	r0, [pc, #460]	@ (801adec <etharp_output+0x1ec>)
 801ac20:	f002 fa26 	bl	801d070 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801ac24:	68bb      	ldr	r3, [r7, #8]
 801ac26:	2b00      	cmp	r3, #0
 801ac28:	d106      	bne.n	801ac38 <etharp_output+0x38>
 801ac2a:	4b6e      	ldr	r3, [pc, #440]	@ (801ade4 <etharp_output+0x1e4>)
 801ac2c:	f240 321f 	movw	r2, #799	@ 0x31f
 801ac30:	496f      	ldr	r1, [pc, #444]	@ (801adf0 <etharp_output+0x1f0>)
 801ac32:	486e      	ldr	r0, [pc, #440]	@ (801adec <etharp_output+0x1ec>)
 801ac34:	f002 fa1c 	bl	801d070 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801ac38:	687b      	ldr	r3, [r7, #4]
 801ac3a:	2b00      	cmp	r3, #0
 801ac3c:	d106      	bne.n	801ac4c <etharp_output+0x4c>
 801ac3e:	4b69      	ldr	r3, [pc, #420]	@ (801ade4 <etharp_output+0x1e4>)
 801ac40:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801ac44:	496b      	ldr	r1, [pc, #428]	@ (801adf4 <etharp_output+0x1f4>)
 801ac46:	4869      	ldr	r0, [pc, #420]	@ (801adec <etharp_output+0x1ec>)
 801ac48:	f002 fa12 	bl	801d070 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801ac4c:	687b      	ldr	r3, [r7, #4]
 801ac4e:	681b      	ldr	r3, [r3, #0]
 801ac50:	68f9      	ldr	r1, [r7, #12]
 801ac52:	4618      	mov	r0, r3
 801ac54:	f000 ff16 	bl	801ba84 <ip4_addr_isbroadcast_u32>
 801ac58:	4603      	mov	r3, r0
 801ac5a:	2b00      	cmp	r3, #0
 801ac5c:	d002      	beq.n	801ac64 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801ac5e:	4b66      	ldr	r3, [pc, #408]	@ (801adf8 <etharp_output+0x1f8>)
 801ac60:	61fb      	str	r3, [r7, #28]
 801ac62:	e0af      	b.n	801adc4 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801ac64:	687b      	ldr	r3, [r7, #4]
 801ac66:	681b      	ldr	r3, [r3, #0]
 801ac68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801ac6c:	2be0      	cmp	r3, #224	@ 0xe0
 801ac6e:	d118      	bne.n	801aca2 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801ac70:	2301      	movs	r3, #1
 801ac72:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801ac74:	2300      	movs	r3, #0
 801ac76:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801ac78:	235e      	movs	r3, #94	@ 0x5e
 801ac7a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801ac7c:	687b      	ldr	r3, [r7, #4]
 801ac7e:	3301      	adds	r3, #1
 801ac80:	781b      	ldrb	r3, [r3, #0]
 801ac82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801ac86:	b2db      	uxtb	r3, r3
 801ac88:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801ac8a:	687b      	ldr	r3, [r7, #4]
 801ac8c:	3302      	adds	r3, #2
 801ac8e:	781b      	ldrb	r3, [r3, #0]
 801ac90:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801ac92:	687b      	ldr	r3, [r7, #4]
 801ac94:	3303      	adds	r3, #3
 801ac96:	781b      	ldrb	r3, [r3, #0]
 801ac98:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801ac9a:	f107 0310 	add.w	r3, r7, #16
 801ac9e:	61fb      	str	r3, [r7, #28]
 801aca0:	e090      	b.n	801adc4 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801aca2:	687b      	ldr	r3, [r7, #4]
 801aca4:	681a      	ldr	r2, [r3, #0]
 801aca6:	68fb      	ldr	r3, [r7, #12]
 801aca8:	3304      	adds	r3, #4
 801acaa:	681b      	ldr	r3, [r3, #0]
 801acac:	405a      	eors	r2, r3
 801acae:	68fb      	ldr	r3, [r7, #12]
 801acb0:	3308      	adds	r3, #8
 801acb2:	681b      	ldr	r3, [r3, #0]
 801acb4:	4013      	ands	r3, r2
 801acb6:	2b00      	cmp	r3, #0
 801acb8:	d012      	beq.n	801ace0 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801acba:	687b      	ldr	r3, [r7, #4]
 801acbc:	681b      	ldr	r3, [r3, #0]
 801acbe:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801acc0:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801acc4:	4293      	cmp	r3, r2
 801acc6:	d00b      	beq.n	801ace0 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801acc8:	68fb      	ldr	r3, [r7, #12]
 801acca:	330c      	adds	r3, #12
 801accc:	681b      	ldr	r3, [r3, #0]
 801acce:	2b00      	cmp	r3, #0
 801acd0:	d003      	beq.n	801acda <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801acd2:	68fb      	ldr	r3, [r7, #12]
 801acd4:	330c      	adds	r3, #12
 801acd6:	61bb      	str	r3, [r7, #24]
 801acd8:	e002      	b.n	801ace0 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801acda:	f06f 0303 	mvn.w	r3, #3
 801acde:	e07d      	b.n	801addc <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801ace0:	4b46      	ldr	r3, [pc, #280]	@ (801adfc <etharp_output+0x1fc>)
 801ace2:	781b      	ldrb	r3, [r3, #0]
 801ace4:	4619      	mov	r1, r3
 801ace6:	4a46      	ldr	r2, [pc, #280]	@ (801ae00 <etharp_output+0x200>)
 801ace8:	460b      	mov	r3, r1
 801acea:	005b      	lsls	r3, r3, #1
 801acec:	440b      	add	r3, r1
 801acee:	00db      	lsls	r3, r3, #3
 801acf0:	4413      	add	r3, r2
 801acf2:	3314      	adds	r3, #20
 801acf4:	781b      	ldrb	r3, [r3, #0]
 801acf6:	2b01      	cmp	r3, #1
 801acf8:	d925      	bls.n	801ad46 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801acfa:	4b40      	ldr	r3, [pc, #256]	@ (801adfc <etharp_output+0x1fc>)
 801acfc:	781b      	ldrb	r3, [r3, #0]
 801acfe:	4619      	mov	r1, r3
 801ad00:	4a3f      	ldr	r2, [pc, #252]	@ (801ae00 <etharp_output+0x200>)
 801ad02:	460b      	mov	r3, r1
 801ad04:	005b      	lsls	r3, r3, #1
 801ad06:	440b      	add	r3, r1
 801ad08:	00db      	lsls	r3, r3, #3
 801ad0a:	4413      	add	r3, r2
 801ad0c:	3308      	adds	r3, #8
 801ad0e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801ad10:	68fa      	ldr	r2, [r7, #12]
 801ad12:	429a      	cmp	r2, r3
 801ad14:	d117      	bne.n	801ad46 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801ad16:	69bb      	ldr	r3, [r7, #24]
 801ad18:	681a      	ldr	r2, [r3, #0]
 801ad1a:	4b38      	ldr	r3, [pc, #224]	@ (801adfc <etharp_output+0x1fc>)
 801ad1c:	781b      	ldrb	r3, [r3, #0]
 801ad1e:	4618      	mov	r0, r3
 801ad20:	4937      	ldr	r1, [pc, #220]	@ (801ae00 <etharp_output+0x200>)
 801ad22:	4603      	mov	r3, r0
 801ad24:	005b      	lsls	r3, r3, #1
 801ad26:	4403      	add	r3, r0
 801ad28:	00db      	lsls	r3, r3, #3
 801ad2a:	440b      	add	r3, r1
 801ad2c:	3304      	adds	r3, #4
 801ad2e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801ad30:	429a      	cmp	r2, r3
 801ad32:	d108      	bne.n	801ad46 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801ad34:	4b31      	ldr	r3, [pc, #196]	@ (801adfc <etharp_output+0x1fc>)
 801ad36:	781b      	ldrb	r3, [r3, #0]
 801ad38:	461a      	mov	r2, r3
 801ad3a:	68b9      	ldr	r1, [r7, #8]
 801ad3c:	68f8      	ldr	r0, [r7, #12]
 801ad3e:	f7ff fec5 	bl	801aacc <etharp_output_to_arp_index>
 801ad42:	4603      	mov	r3, r0
 801ad44:	e04a      	b.n	801addc <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801ad46:	2300      	movs	r3, #0
 801ad48:	75fb      	strb	r3, [r7, #23]
 801ad4a:	e031      	b.n	801adb0 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801ad4c:	7dfa      	ldrb	r2, [r7, #23]
 801ad4e:	492c      	ldr	r1, [pc, #176]	@ (801ae00 <etharp_output+0x200>)
 801ad50:	4613      	mov	r3, r2
 801ad52:	005b      	lsls	r3, r3, #1
 801ad54:	4413      	add	r3, r2
 801ad56:	00db      	lsls	r3, r3, #3
 801ad58:	440b      	add	r3, r1
 801ad5a:	3314      	adds	r3, #20
 801ad5c:	781b      	ldrb	r3, [r3, #0]
 801ad5e:	2b01      	cmp	r3, #1
 801ad60:	d923      	bls.n	801adaa <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801ad62:	7dfa      	ldrb	r2, [r7, #23]
 801ad64:	4926      	ldr	r1, [pc, #152]	@ (801ae00 <etharp_output+0x200>)
 801ad66:	4613      	mov	r3, r2
 801ad68:	005b      	lsls	r3, r3, #1
 801ad6a:	4413      	add	r3, r2
 801ad6c:	00db      	lsls	r3, r3, #3
 801ad6e:	440b      	add	r3, r1
 801ad70:	3308      	adds	r3, #8
 801ad72:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801ad74:	68fa      	ldr	r2, [r7, #12]
 801ad76:	429a      	cmp	r2, r3
 801ad78:	d117      	bne.n	801adaa <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801ad7a:	69bb      	ldr	r3, [r7, #24]
 801ad7c:	6819      	ldr	r1, [r3, #0]
 801ad7e:	7dfa      	ldrb	r2, [r7, #23]
 801ad80:	481f      	ldr	r0, [pc, #124]	@ (801ae00 <etharp_output+0x200>)
 801ad82:	4613      	mov	r3, r2
 801ad84:	005b      	lsls	r3, r3, #1
 801ad86:	4413      	add	r3, r2
 801ad88:	00db      	lsls	r3, r3, #3
 801ad8a:	4403      	add	r3, r0
 801ad8c:	3304      	adds	r3, #4
 801ad8e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801ad90:	4299      	cmp	r1, r3
 801ad92:	d10a      	bne.n	801adaa <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801ad94:	4a19      	ldr	r2, [pc, #100]	@ (801adfc <etharp_output+0x1fc>)
 801ad96:	7dfb      	ldrb	r3, [r7, #23]
 801ad98:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801ad9a:	7dfb      	ldrb	r3, [r7, #23]
 801ad9c:	461a      	mov	r2, r3
 801ad9e:	68b9      	ldr	r1, [r7, #8]
 801ada0:	68f8      	ldr	r0, [r7, #12]
 801ada2:	f7ff fe93 	bl	801aacc <etharp_output_to_arp_index>
 801ada6:	4603      	mov	r3, r0
 801ada8:	e018      	b.n	801addc <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801adaa:	7dfb      	ldrb	r3, [r7, #23]
 801adac:	3301      	adds	r3, #1
 801adae:	75fb      	strb	r3, [r7, #23]
 801adb0:	7dfb      	ldrb	r3, [r7, #23]
 801adb2:	2b09      	cmp	r3, #9
 801adb4:	d9ca      	bls.n	801ad4c <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801adb6:	68ba      	ldr	r2, [r7, #8]
 801adb8:	69b9      	ldr	r1, [r7, #24]
 801adba:	68f8      	ldr	r0, [r7, #12]
 801adbc:	f000 f822 	bl	801ae04 <etharp_query>
 801adc0:	4603      	mov	r3, r0
 801adc2:	e00b      	b.n	801addc <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801adc4:	68fb      	ldr	r3, [r7, #12]
 801adc6:	f103 022a 	add.w	r2, r3, #42	@ 0x2a
 801adca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801adce:	9300      	str	r3, [sp, #0]
 801add0:	69fb      	ldr	r3, [r7, #28]
 801add2:	68b9      	ldr	r1, [r7, #8]
 801add4:	68f8      	ldr	r0, [r7, #12]
 801add6:	f001 fd63 	bl	801c8a0 <ethernet_output>
 801adda:	4603      	mov	r3, r0
}
 801addc:	4618      	mov	r0, r3
 801adde:	3720      	adds	r7, #32
 801ade0:	46bd      	mov	sp, r7
 801ade2:	bd80      	pop	{r7, pc}
 801ade4:	08021abc 	.word	0x08021abc
 801ade8:	08021c0c 	.word	0x08021c0c
 801adec:	08021b34 	.word	0x08021b34
 801adf0:	08021c5c 	.word	0x08021c5c
 801adf4:	08021bfc 	.word	0x08021bfc
 801adf8:	0802231c 	.word	0x0802231c
 801adfc:	2000e594 	.word	0x2000e594
 801ae00:	2000e4a4 	.word	0x2000e4a4

0801ae04 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801ae04:	b580      	push	{r7, lr}
 801ae06:	b08c      	sub	sp, #48	@ 0x30
 801ae08:	af02      	add	r7, sp, #8
 801ae0a:	60f8      	str	r0, [r7, #12]
 801ae0c:	60b9      	str	r1, [r7, #8]
 801ae0e:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801ae10:	68fb      	ldr	r3, [r7, #12]
 801ae12:	332a      	adds	r3, #42	@ 0x2a
 801ae14:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801ae16:	23ff      	movs	r3, #255	@ 0xff
 801ae18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801ae1c:	2300      	movs	r3, #0
 801ae1e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801ae20:	68bb      	ldr	r3, [r7, #8]
 801ae22:	681b      	ldr	r3, [r3, #0]
 801ae24:	68f9      	ldr	r1, [r7, #12]
 801ae26:	4618      	mov	r0, r3
 801ae28:	f000 fe2c 	bl	801ba84 <ip4_addr_isbroadcast_u32>
 801ae2c:	4603      	mov	r3, r0
 801ae2e:	2b00      	cmp	r3, #0
 801ae30:	d10c      	bne.n	801ae4c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801ae32:	68bb      	ldr	r3, [r7, #8]
 801ae34:	681b      	ldr	r3, [r3, #0]
 801ae36:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801ae3a:	2be0      	cmp	r3, #224	@ 0xe0
 801ae3c:	d006      	beq.n	801ae4c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801ae3e:	68bb      	ldr	r3, [r7, #8]
 801ae40:	2b00      	cmp	r3, #0
 801ae42:	d003      	beq.n	801ae4c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801ae44:	68bb      	ldr	r3, [r7, #8]
 801ae46:	681b      	ldr	r3, [r3, #0]
 801ae48:	2b00      	cmp	r3, #0
 801ae4a:	d102      	bne.n	801ae52 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801ae4c:	f06f 030f 	mvn.w	r3, #15
 801ae50:	e101      	b.n	801b056 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801ae52:	68fa      	ldr	r2, [r7, #12]
 801ae54:	2101      	movs	r1, #1
 801ae56:	68b8      	ldr	r0, [r7, #8]
 801ae58:	f7ff fb5c 	bl	801a514 <etharp_find_entry>
 801ae5c:	4603      	mov	r3, r0
 801ae5e:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801ae60:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801ae64:	2b00      	cmp	r3, #0
 801ae66:	da02      	bge.n	801ae6e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801ae68:	8a7b      	ldrh	r3, [r7, #18]
 801ae6a:	b25b      	sxtb	r3, r3
 801ae6c:	e0f3      	b.n	801b056 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801ae6e:	8a7b      	ldrh	r3, [r7, #18]
 801ae70:	2b7e      	cmp	r3, #126	@ 0x7e
 801ae72:	d906      	bls.n	801ae82 <etharp_query+0x7e>
 801ae74:	4b7a      	ldr	r3, [pc, #488]	@ (801b060 <etharp_query+0x25c>)
 801ae76:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801ae7a:	497a      	ldr	r1, [pc, #488]	@ (801b064 <etharp_query+0x260>)
 801ae7c:	487a      	ldr	r0, [pc, #488]	@ (801b068 <etharp_query+0x264>)
 801ae7e:	f002 f8f7 	bl	801d070 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801ae82:	8a7b      	ldrh	r3, [r7, #18]
 801ae84:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801ae86:	7c7a      	ldrb	r2, [r7, #17]
 801ae88:	4978      	ldr	r1, [pc, #480]	@ (801b06c <etharp_query+0x268>)
 801ae8a:	4613      	mov	r3, r2
 801ae8c:	005b      	lsls	r3, r3, #1
 801ae8e:	4413      	add	r3, r2
 801ae90:	00db      	lsls	r3, r3, #3
 801ae92:	440b      	add	r3, r1
 801ae94:	3314      	adds	r3, #20
 801ae96:	781b      	ldrb	r3, [r3, #0]
 801ae98:	2b00      	cmp	r3, #0
 801ae9a:	d115      	bne.n	801aec8 <etharp_query+0xc4>
    is_new_entry = 1;
 801ae9c:	2301      	movs	r3, #1
 801ae9e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801aea0:	7c7a      	ldrb	r2, [r7, #17]
 801aea2:	4972      	ldr	r1, [pc, #456]	@ (801b06c <etharp_query+0x268>)
 801aea4:	4613      	mov	r3, r2
 801aea6:	005b      	lsls	r3, r3, #1
 801aea8:	4413      	add	r3, r2
 801aeaa:	00db      	lsls	r3, r3, #3
 801aeac:	440b      	add	r3, r1
 801aeae:	3314      	adds	r3, #20
 801aeb0:	2201      	movs	r2, #1
 801aeb2:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801aeb4:	7c7a      	ldrb	r2, [r7, #17]
 801aeb6:	496d      	ldr	r1, [pc, #436]	@ (801b06c <etharp_query+0x268>)
 801aeb8:	4613      	mov	r3, r2
 801aeba:	005b      	lsls	r3, r3, #1
 801aebc:	4413      	add	r3, r2
 801aebe:	00db      	lsls	r3, r3, #3
 801aec0:	440b      	add	r3, r1
 801aec2:	3308      	adds	r3, #8
 801aec4:	68fa      	ldr	r2, [r7, #12]
 801aec6:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801aec8:	7c7a      	ldrb	r2, [r7, #17]
 801aeca:	4968      	ldr	r1, [pc, #416]	@ (801b06c <etharp_query+0x268>)
 801aecc:	4613      	mov	r3, r2
 801aece:	005b      	lsls	r3, r3, #1
 801aed0:	4413      	add	r3, r2
 801aed2:	00db      	lsls	r3, r3, #3
 801aed4:	440b      	add	r3, r1
 801aed6:	3314      	adds	r3, #20
 801aed8:	781b      	ldrb	r3, [r3, #0]
 801aeda:	2b01      	cmp	r3, #1
 801aedc:	d011      	beq.n	801af02 <etharp_query+0xfe>
 801aede:	7c7a      	ldrb	r2, [r7, #17]
 801aee0:	4962      	ldr	r1, [pc, #392]	@ (801b06c <etharp_query+0x268>)
 801aee2:	4613      	mov	r3, r2
 801aee4:	005b      	lsls	r3, r3, #1
 801aee6:	4413      	add	r3, r2
 801aee8:	00db      	lsls	r3, r3, #3
 801aeea:	440b      	add	r3, r1
 801aeec:	3314      	adds	r3, #20
 801aeee:	781b      	ldrb	r3, [r3, #0]
 801aef0:	2b01      	cmp	r3, #1
 801aef2:	d806      	bhi.n	801af02 <etharp_query+0xfe>
 801aef4:	4b5a      	ldr	r3, [pc, #360]	@ (801b060 <etharp_query+0x25c>)
 801aef6:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801aefa:	495d      	ldr	r1, [pc, #372]	@ (801b070 <etharp_query+0x26c>)
 801aefc:	485a      	ldr	r0, [pc, #360]	@ (801b068 <etharp_query+0x264>)
 801aefe:	f002 f8b7 	bl	801d070 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801af02:	6a3b      	ldr	r3, [r7, #32]
 801af04:	2b00      	cmp	r3, #0
 801af06:	d102      	bne.n	801af0e <etharp_query+0x10a>
 801af08:	687b      	ldr	r3, [r7, #4]
 801af0a:	2b00      	cmp	r3, #0
 801af0c:	d10c      	bne.n	801af28 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801af0e:	68b9      	ldr	r1, [r7, #8]
 801af10:	68f8      	ldr	r0, [r7, #12]
 801af12:	f000 f963 	bl	801b1dc <etharp_request>
 801af16:	4603      	mov	r3, r0
 801af18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801af1c:	687b      	ldr	r3, [r7, #4]
 801af1e:	2b00      	cmp	r3, #0
 801af20:	d102      	bne.n	801af28 <etharp_query+0x124>
      return result;
 801af22:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801af26:	e096      	b.n	801b056 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801af28:	687b      	ldr	r3, [r7, #4]
 801af2a:	2b00      	cmp	r3, #0
 801af2c:	d106      	bne.n	801af3c <etharp_query+0x138>
 801af2e:	4b4c      	ldr	r3, [pc, #304]	@ (801b060 <etharp_query+0x25c>)
 801af30:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801af34:	494f      	ldr	r1, [pc, #316]	@ (801b074 <etharp_query+0x270>)
 801af36:	484c      	ldr	r0, [pc, #304]	@ (801b068 <etharp_query+0x264>)
 801af38:	f002 f89a 	bl	801d070 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801af3c:	7c7a      	ldrb	r2, [r7, #17]
 801af3e:	494b      	ldr	r1, [pc, #300]	@ (801b06c <etharp_query+0x268>)
 801af40:	4613      	mov	r3, r2
 801af42:	005b      	lsls	r3, r3, #1
 801af44:	4413      	add	r3, r2
 801af46:	00db      	lsls	r3, r3, #3
 801af48:	440b      	add	r3, r1
 801af4a:	3314      	adds	r3, #20
 801af4c:	781b      	ldrb	r3, [r3, #0]
 801af4e:	2b01      	cmp	r3, #1
 801af50:	d917      	bls.n	801af82 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801af52:	4a49      	ldr	r2, [pc, #292]	@ (801b078 <etharp_query+0x274>)
 801af54:	7c7b      	ldrb	r3, [r7, #17]
 801af56:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801af58:	7c7a      	ldrb	r2, [r7, #17]
 801af5a:	4613      	mov	r3, r2
 801af5c:	005b      	lsls	r3, r3, #1
 801af5e:	4413      	add	r3, r2
 801af60:	00db      	lsls	r3, r3, #3
 801af62:	3308      	adds	r3, #8
 801af64:	4a41      	ldr	r2, [pc, #260]	@ (801b06c <etharp_query+0x268>)
 801af66:	4413      	add	r3, r2
 801af68:	3304      	adds	r3, #4
 801af6a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801af6e:	9200      	str	r2, [sp, #0]
 801af70:	697a      	ldr	r2, [r7, #20]
 801af72:	6879      	ldr	r1, [r7, #4]
 801af74:	68f8      	ldr	r0, [r7, #12]
 801af76:	f001 fc93 	bl	801c8a0 <ethernet_output>
 801af7a:	4603      	mov	r3, r0
 801af7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801af80:	e067      	b.n	801b052 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801af82:	7c7a      	ldrb	r2, [r7, #17]
 801af84:	4939      	ldr	r1, [pc, #228]	@ (801b06c <etharp_query+0x268>)
 801af86:	4613      	mov	r3, r2
 801af88:	005b      	lsls	r3, r3, #1
 801af8a:	4413      	add	r3, r2
 801af8c:	00db      	lsls	r3, r3, #3
 801af8e:	440b      	add	r3, r1
 801af90:	3314      	adds	r3, #20
 801af92:	781b      	ldrb	r3, [r3, #0]
 801af94:	2b01      	cmp	r3, #1
 801af96:	d15c      	bne.n	801b052 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801af98:	2300      	movs	r3, #0
 801af9a:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801af9c:	687b      	ldr	r3, [r7, #4]
 801af9e:	61fb      	str	r3, [r7, #28]
    while (p) {
 801afa0:	e01c      	b.n	801afdc <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801afa2:	69fb      	ldr	r3, [r7, #28]
 801afa4:	895a      	ldrh	r2, [r3, #10]
 801afa6:	69fb      	ldr	r3, [r7, #28]
 801afa8:	891b      	ldrh	r3, [r3, #8]
 801afaa:	429a      	cmp	r2, r3
 801afac:	d10a      	bne.n	801afc4 <etharp_query+0x1c0>
 801afae:	69fb      	ldr	r3, [r7, #28]
 801afb0:	681b      	ldr	r3, [r3, #0]
 801afb2:	2b00      	cmp	r3, #0
 801afb4:	d006      	beq.n	801afc4 <etharp_query+0x1c0>
 801afb6:	4b2a      	ldr	r3, [pc, #168]	@ (801b060 <etharp_query+0x25c>)
 801afb8:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801afbc:	492f      	ldr	r1, [pc, #188]	@ (801b07c <etharp_query+0x278>)
 801afbe:	482a      	ldr	r0, [pc, #168]	@ (801b068 <etharp_query+0x264>)
 801afc0:	f002 f856 	bl	801d070 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801afc4:	69fb      	ldr	r3, [r7, #28]
 801afc6:	7b1b      	ldrb	r3, [r3, #12]
 801afc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801afcc:	2b00      	cmp	r3, #0
 801afce:	d002      	beq.n	801afd6 <etharp_query+0x1d2>
        copy_needed = 1;
 801afd0:	2301      	movs	r3, #1
 801afd2:	61bb      	str	r3, [r7, #24]
        break;
 801afd4:	e005      	b.n	801afe2 <etharp_query+0x1de>
      }
      p = p->next;
 801afd6:	69fb      	ldr	r3, [r7, #28]
 801afd8:	681b      	ldr	r3, [r3, #0]
 801afda:	61fb      	str	r3, [r7, #28]
    while (p) {
 801afdc:	69fb      	ldr	r3, [r7, #28]
 801afde:	2b00      	cmp	r3, #0
 801afe0:	d1df      	bne.n	801afa2 <etharp_query+0x19e>
    }
    if (copy_needed) {
 801afe2:	69bb      	ldr	r3, [r7, #24]
 801afe4:	2b00      	cmp	r3, #0
 801afe6:	d007      	beq.n	801aff8 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801afe8:	687a      	ldr	r2, [r7, #4]
 801afea:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801afee:	200e      	movs	r0, #14
 801aff0:	f7f6 fb6e 	bl	80116d0 <pbuf_clone>
 801aff4:	61f8      	str	r0, [r7, #28]
 801aff6:	e004      	b.n	801b002 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801aff8:	687b      	ldr	r3, [r7, #4]
 801affa:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801affc:	69f8      	ldr	r0, [r7, #28]
 801affe:	f7f6 f995 	bl	801132c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801b002:	69fb      	ldr	r3, [r7, #28]
 801b004:	2b00      	cmp	r3, #0
 801b006:	d021      	beq.n	801b04c <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801b008:	7c7a      	ldrb	r2, [r7, #17]
 801b00a:	4918      	ldr	r1, [pc, #96]	@ (801b06c <etharp_query+0x268>)
 801b00c:	4613      	mov	r3, r2
 801b00e:	005b      	lsls	r3, r3, #1
 801b010:	4413      	add	r3, r2
 801b012:	00db      	lsls	r3, r3, #3
 801b014:	440b      	add	r3, r1
 801b016:	681b      	ldr	r3, [r3, #0]
 801b018:	2b00      	cmp	r3, #0
 801b01a:	d00a      	beq.n	801b032 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801b01c:	7c7a      	ldrb	r2, [r7, #17]
 801b01e:	4913      	ldr	r1, [pc, #76]	@ (801b06c <etharp_query+0x268>)
 801b020:	4613      	mov	r3, r2
 801b022:	005b      	lsls	r3, r3, #1
 801b024:	4413      	add	r3, r2
 801b026:	00db      	lsls	r3, r3, #3
 801b028:	440b      	add	r3, r1
 801b02a:	681b      	ldr	r3, [r3, #0]
 801b02c:	4618      	mov	r0, r3
 801b02e:	f7f6 f8d7 	bl	80111e0 <pbuf_free>
      }
      arp_table[i].q = p;
 801b032:	7c7a      	ldrb	r2, [r7, #17]
 801b034:	490d      	ldr	r1, [pc, #52]	@ (801b06c <etharp_query+0x268>)
 801b036:	4613      	mov	r3, r2
 801b038:	005b      	lsls	r3, r3, #1
 801b03a:	4413      	add	r3, r2
 801b03c:	00db      	lsls	r3, r3, #3
 801b03e:	440b      	add	r3, r1
 801b040:	69fa      	ldr	r2, [r7, #28]
 801b042:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801b044:	2300      	movs	r3, #0
 801b046:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801b04a:	e002      	b.n	801b052 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801b04c:	23ff      	movs	r3, #255	@ 0xff
 801b04e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801b052:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801b056:	4618      	mov	r0, r3
 801b058:	3728      	adds	r7, #40	@ 0x28
 801b05a:	46bd      	mov	sp, r7
 801b05c:	bd80      	pop	{r7, pc}
 801b05e:	bf00      	nop
 801b060:	08021abc 	.word	0x08021abc
 801b064:	08021c68 	.word	0x08021c68
 801b068:	08021b34 	.word	0x08021b34
 801b06c:	2000e4a4 	.word	0x2000e4a4
 801b070:	08021c78 	.word	0x08021c78
 801b074:	08021c5c 	.word	0x08021c5c
 801b078:	2000e594 	.word	0x2000e594
 801b07c:	08021ca0 	.word	0x08021ca0

0801b080 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801b080:	b580      	push	{r7, lr}
 801b082:	b08a      	sub	sp, #40	@ 0x28
 801b084:	af02      	add	r7, sp, #8
 801b086:	60f8      	str	r0, [r7, #12]
 801b088:	60b9      	str	r1, [r7, #8]
 801b08a:	607a      	str	r2, [r7, #4]
 801b08c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801b08e:	2300      	movs	r3, #0
 801b090:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b092:	68fb      	ldr	r3, [r7, #12]
 801b094:	2b00      	cmp	r3, #0
 801b096:	d106      	bne.n	801b0a6 <etharp_raw+0x26>
 801b098:	4b3a      	ldr	r3, [pc, #232]	@ (801b184 <etharp_raw+0x104>)
 801b09a:	f240 4257 	movw	r2, #1111	@ 0x457
 801b09e:	493a      	ldr	r1, [pc, #232]	@ (801b188 <etharp_raw+0x108>)
 801b0a0:	483a      	ldr	r0, [pc, #232]	@ (801b18c <etharp_raw+0x10c>)
 801b0a2:	f001 ffe5 	bl	801d070 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801b0a6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b0aa:	211c      	movs	r1, #28
 801b0ac:	200e      	movs	r0, #14
 801b0ae:	f7f5 fd81 	bl	8010bb4 <pbuf_alloc>
 801b0b2:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801b0b4:	69bb      	ldr	r3, [r7, #24]
 801b0b6:	2b00      	cmp	r3, #0
 801b0b8:	d102      	bne.n	801b0c0 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801b0ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801b0be:	e05d      	b.n	801b17c <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801b0c0:	69bb      	ldr	r3, [r7, #24]
 801b0c2:	895b      	ldrh	r3, [r3, #10]
 801b0c4:	2b1b      	cmp	r3, #27
 801b0c6:	d806      	bhi.n	801b0d6 <etharp_raw+0x56>
 801b0c8:	4b2e      	ldr	r3, [pc, #184]	@ (801b184 <etharp_raw+0x104>)
 801b0ca:	f240 4262 	movw	r2, #1122	@ 0x462
 801b0ce:	4930      	ldr	r1, [pc, #192]	@ (801b190 <etharp_raw+0x110>)
 801b0d0:	482e      	ldr	r0, [pc, #184]	@ (801b18c <etharp_raw+0x10c>)
 801b0d2:	f001 ffcd 	bl	801d070 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801b0d6:	69bb      	ldr	r3, [r7, #24]
 801b0d8:	685b      	ldr	r3, [r3, #4]
 801b0da:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801b0dc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b0de:	4618      	mov	r0, r3
 801b0e0:	f7f4 fc1a 	bl	800f918 <lwip_htons>
 801b0e4:	4603      	mov	r3, r0
 801b0e6:	461a      	mov	r2, r3
 801b0e8:	697b      	ldr	r3, [r7, #20]
 801b0ea:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801b0ec:	68fb      	ldr	r3, [r7, #12]
 801b0ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801b0f2:	2b06      	cmp	r3, #6
 801b0f4:	d006      	beq.n	801b104 <etharp_raw+0x84>
 801b0f6:	4b23      	ldr	r3, [pc, #140]	@ (801b184 <etharp_raw+0x104>)
 801b0f8:	f240 4269 	movw	r2, #1129	@ 0x469
 801b0fc:	4925      	ldr	r1, [pc, #148]	@ (801b194 <etharp_raw+0x114>)
 801b0fe:	4823      	ldr	r0, [pc, #140]	@ (801b18c <etharp_raw+0x10c>)
 801b100:	f001 ffb6 	bl	801d070 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801b104:	697b      	ldr	r3, [r7, #20]
 801b106:	3308      	adds	r3, #8
 801b108:	2206      	movs	r2, #6
 801b10a:	6839      	ldr	r1, [r7, #0]
 801b10c:	4618      	mov	r0, r3
 801b10e:	f002 f895 	bl	801d23c <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801b112:	697b      	ldr	r3, [r7, #20]
 801b114:	3312      	adds	r3, #18
 801b116:	2206      	movs	r2, #6
 801b118:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801b11a:	4618      	mov	r0, r3
 801b11c:	f002 f88e 	bl	801d23c <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801b120:	697b      	ldr	r3, [r7, #20]
 801b122:	330e      	adds	r3, #14
 801b124:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b126:	6812      	ldr	r2, [r2, #0]
 801b128:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801b12a:	697b      	ldr	r3, [r7, #20]
 801b12c:	3318      	adds	r3, #24
 801b12e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b130:	6812      	ldr	r2, [r2, #0]
 801b132:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801b134:	697b      	ldr	r3, [r7, #20]
 801b136:	2200      	movs	r2, #0
 801b138:	701a      	strb	r2, [r3, #0]
 801b13a:	2200      	movs	r2, #0
 801b13c:	f042 0201 	orr.w	r2, r2, #1
 801b140:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801b142:	697b      	ldr	r3, [r7, #20]
 801b144:	2200      	movs	r2, #0
 801b146:	f042 0208 	orr.w	r2, r2, #8
 801b14a:	709a      	strb	r2, [r3, #2]
 801b14c:	2200      	movs	r2, #0
 801b14e:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801b150:	697b      	ldr	r3, [r7, #20]
 801b152:	2206      	movs	r2, #6
 801b154:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801b156:	697b      	ldr	r3, [r7, #20]
 801b158:	2204      	movs	r2, #4
 801b15a:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801b15c:	f640 0306 	movw	r3, #2054	@ 0x806
 801b160:	9300      	str	r3, [sp, #0]
 801b162:	687b      	ldr	r3, [r7, #4]
 801b164:	68ba      	ldr	r2, [r7, #8]
 801b166:	69b9      	ldr	r1, [r7, #24]
 801b168:	68f8      	ldr	r0, [r7, #12]
 801b16a:	f001 fb99 	bl	801c8a0 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801b16e:	69b8      	ldr	r0, [r7, #24]
 801b170:	f7f6 f836 	bl	80111e0 <pbuf_free>
  p = NULL;
 801b174:	2300      	movs	r3, #0
 801b176:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801b178:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b17c:	4618      	mov	r0, r3
 801b17e:	3720      	adds	r7, #32
 801b180:	46bd      	mov	sp, r7
 801b182:	bd80      	pop	{r7, pc}
 801b184:	08021abc 	.word	0x08021abc
 801b188:	08021c0c 	.word	0x08021c0c
 801b18c:	08021b34 	.word	0x08021b34
 801b190:	08021cbc 	.word	0x08021cbc
 801b194:	08021cf0 	.word	0x08021cf0

0801b198 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801b198:	b580      	push	{r7, lr}
 801b19a:	b088      	sub	sp, #32
 801b19c:	af04      	add	r7, sp, #16
 801b19e:	60f8      	str	r0, [r7, #12]
 801b1a0:	60b9      	str	r1, [r7, #8]
 801b1a2:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b1a4:	68fb      	ldr	r3, [r7, #12]
 801b1a6:	f103 012a 	add.w	r1, r3, #42	@ 0x2a
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801b1aa:	68fb      	ldr	r3, [r7, #12]
 801b1ac:	f103 002a 	add.w	r0, r3, #42	@ 0x2a
 801b1b0:	68fb      	ldr	r3, [r7, #12]
 801b1b2:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b1b4:	2201      	movs	r2, #1
 801b1b6:	9203      	str	r2, [sp, #12]
 801b1b8:	68ba      	ldr	r2, [r7, #8]
 801b1ba:	9202      	str	r2, [sp, #8]
 801b1bc:	4a06      	ldr	r2, [pc, #24]	@ (801b1d8 <etharp_request_dst+0x40>)
 801b1be:	9201      	str	r2, [sp, #4]
 801b1c0:	9300      	str	r3, [sp, #0]
 801b1c2:	4603      	mov	r3, r0
 801b1c4:	687a      	ldr	r2, [r7, #4]
 801b1c6:	68f8      	ldr	r0, [r7, #12]
 801b1c8:	f7ff ff5a 	bl	801b080 <etharp_raw>
 801b1cc:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801b1ce:	4618      	mov	r0, r3
 801b1d0:	3710      	adds	r7, #16
 801b1d2:	46bd      	mov	sp, r7
 801b1d4:	bd80      	pop	{r7, pc}
 801b1d6:	bf00      	nop
 801b1d8:	08022324 	.word	0x08022324

0801b1dc <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801b1dc:	b580      	push	{r7, lr}
 801b1de:	b082      	sub	sp, #8
 801b1e0:	af00      	add	r7, sp, #0
 801b1e2:	6078      	str	r0, [r7, #4]
 801b1e4:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801b1e6:	4a05      	ldr	r2, [pc, #20]	@ (801b1fc <etharp_request+0x20>)
 801b1e8:	6839      	ldr	r1, [r7, #0]
 801b1ea:	6878      	ldr	r0, [r7, #4]
 801b1ec:	f7ff ffd4 	bl	801b198 <etharp_request_dst>
 801b1f0:	4603      	mov	r3, r0
}
 801b1f2:	4618      	mov	r0, r3
 801b1f4:	3708      	adds	r7, #8
 801b1f6:	46bd      	mov	sp, r7
 801b1f8:	bd80      	pop	{r7, pc}
 801b1fa:	bf00      	nop
 801b1fc:	0802231c 	.word	0x0802231c

0801b200 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801b200:	b580      	push	{r7, lr}
 801b202:	b08e      	sub	sp, #56	@ 0x38
 801b204:	af04      	add	r7, sp, #16
 801b206:	6078      	str	r0, [r7, #4]
 801b208:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801b20a:	4b79      	ldr	r3, [pc, #484]	@ (801b3f0 <icmp_input+0x1f0>)
 801b20c:	689b      	ldr	r3, [r3, #8]
 801b20e:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801b210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b212:	781b      	ldrb	r3, [r3, #0]
 801b214:	f003 030f 	and.w	r3, r3, #15
 801b218:	b2db      	uxtb	r3, r3
 801b21a:	009b      	lsls	r3, r3, #2
 801b21c:	b2db      	uxtb	r3, r3
 801b21e:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801b220:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b222:	2b13      	cmp	r3, #19
 801b224:	f240 80cd 	bls.w	801b3c2 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801b228:	687b      	ldr	r3, [r7, #4]
 801b22a:	895b      	ldrh	r3, [r3, #10]
 801b22c:	2b03      	cmp	r3, #3
 801b22e:	f240 80ca 	bls.w	801b3c6 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801b232:	687b      	ldr	r3, [r7, #4]
 801b234:	685b      	ldr	r3, [r3, #4]
 801b236:	781b      	ldrb	r3, [r3, #0]
 801b238:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801b23c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801b240:	2b00      	cmp	r3, #0
 801b242:	f000 80b7 	beq.w	801b3b4 <icmp_input+0x1b4>
 801b246:	2b08      	cmp	r3, #8
 801b248:	f040 80b7 	bne.w	801b3ba <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801b24c:	4b69      	ldr	r3, [pc, #420]	@ (801b3f4 <icmp_input+0x1f4>)
 801b24e:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b250:	4b67      	ldr	r3, [pc, #412]	@ (801b3f0 <icmp_input+0x1f0>)
 801b252:	695b      	ldr	r3, [r3, #20]
 801b254:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b258:	2be0      	cmp	r3, #224	@ 0xe0
 801b25a:	f000 80bb 	beq.w	801b3d4 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801b25e:	4b64      	ldr	r3, [pc, #400]	@ (801b3f0 <icmp_input+0x1f0>)
 801b260:	695b      	ldr	r3, [r3, #20]
 801b262:	4a63      	ldr	r2, [pc, #396]	@ (801b3f0 <icmp_input+0x1f0>)
 801b264:	6812      	ldr	r2, [r2, #0]
 801b266:	4611      	mov	r1, r2
 801b268:	4618      	mov	r0, r3
 801b26a:	f000 fc0b 	bl	801ba84 <ip4_addr_isbroadcast_u32>
 801b26e:	4603      	mov	r3, r0
 801b270:	2b00      	cmp	r3, #0
 801b272:	f040 80b1 	bne.w	801b3d8 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801b276:	687b      	ldr	r3, [r7, #4]
 801b278:	891b      	ldrh	r3, [r3, #8]
 801b27a:	2b07      	cmp	r3, #7
 801b27c:	f240 80a5 	bls.w	801b3ca <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801b280:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b282:	330e      	adds	r3, #14
 801b284:	4619      	mov	r1, r3
 801b286:	6878      	ldr	r0, [r7, #4]
 801b288:	f7f5 fee2 	bl	8011050 <pbuf_add_header>
 801b28c:	4603      	mov	r3, r0
 801b28e:	2b00      	cmp	r3, #0
 801b290:	d04b      	beq.n	801b32a <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801b292:	687b      	ldr	r3, [r7, #4]
 801b294:	891a      	ldrh	r2, [r3, #8]
 801b296:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b298:	4413      	add	r3, r2
 801b29a:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801b29c:	687b      	ldr	r3, [r7, #4]
 801b29e:	891b      	ldrh	r3, [r3, #8]
 801b2a0:	8b7a      	ldrh	r2, [r7, #26]
 801b2a2:	429a      	cmp	r2, r3
 801b2a4:	f0c0 809a 	bcc.w	801b3dc <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801b2a8:	8b7b      	ldrh	r3, [r7, #26]
 801b2aa:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b2ae:	4619      	mov	r1, r3
 801b2b0:	200e      	movs	r0, #14
 801b2b2:	f7f5 fc7f 	bl	8010bb4 <pbuf_alloc>
 801b2b6:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801b2b8:	697b      	ldr	r3, [r7, #20]
 801b2ba:	2b00      	cmp	r3, #0
 801b2bc:	f000 8090 	beq.w	801b3e0 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801b2c0:	697b      	ldr	r3, [r7, #20]
 801b2c2:	895b      	ldrh	r3, [r3, #10]
 801b2c4:	461a      	mov	r2, r3
 801b2c6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b2c8:	3308      	adds	r3, #8
 801b2ca:	429a      	cmp	r2, r3
 801b2cc:	d203      	bcs.n	801b2d6 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801b2ce:	6978      	ldr	r0, [r7, #20]
 801b2d0:	f7f5 ff86 	bl	80111e0 <pbuf_free>
          goto icmperr;
 801b2d4:	e085      	b.n	801b3e2 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801b2d6:	697b      	ldr	r3, [r7, #20]
 801b2d8:	685b      	ldr	r3, [r3, #4]
 801b2da:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801b2dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801b2de:	4618      	mov	r0, r3
 801b2e0:	f001 ffac 	bl	801d23c <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801b2e4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b2e6:	4619      	mov	r1, r3
 801b2e8:	6978      	ldr	r0, [r7, #20]
 801b2ea:	f7f5 fec1 	bl	8011070 <pbuf_remove_header>
 801b2ee:	4603      	mov	r3, r0
 801b2f0:	2b00      	cmp	r3, #0
 801b2f2:	d009      	beq.n	801b308 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801b2f4:	4b40      	ldr	r3, [pc, #256]	@ (801b3f8 <icmp_input+0x1f8>)
 801b2f6:	22b6      	movs	r2, #182	@ 0xb6
 801b2f8:	4940      	ldr	r1, [pc, #256]	@ (801b3fc <icmp_input+0x1fc>)
 801b2fa:	4841      	ldr	r0, [pc, #260]	@ (801b400 <icmp_input+0x200>)
 801b2fc:	f001 feb8 	bl	801d070 <iprintf>
          pbuf_free(r);
 801b300:	6978      	ldr	r0, [r7, #20]
 801b302:	f7f5 ff6d 	bl	80111e0 <pbuf_free>
          goto icmperr;
 801b306:	e06c      	b.n	801b3e2 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801b308:	6879      	ldr	r1, [r7, #4]
 801b30a:	6978      	ldr	r0, [r7, #20]
 801b30c:	f7f6 f89c 	bl	8011448 <pbuf_copy>
 801b310:	4603      	mov	r3, r0
 801b312:	2b00      	cmp	r3, #0
 801b314:	d003      	beq.n	801b31e <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801b316:	6978      	ldr	r0, [r7, #20]
 801b318:	f7f5 ff62 	bl	80111e0 <pbuf_free>
          goto icmperr;
 801b31c:	e061      	b.n	801b3e2 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801b31e:	6878      	ldr	r0, [r7, #4]
 801b320:	f7f5 ff5e 	bl	80111e0 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801b324:	697b      	ldr	r3, [r7, #20]
 801b326:	607b      	str	r3, [r7, #4]
 801b328:	e00f      	b.n	801b34a <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801b32a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b32c:	330e      	adds	r3, #14
 801b32e:	4619      	mov	r1, r3
 801b330:	6878      	ldr	r0, [r7, #4]
 801b332:	f7f5 fe9d 	bl	8011070 <pbuf_remove_header>
 801b336:	4603      	mov	r3, r0
 801b338:	2b00      	cmp	r3, #0
 801b33a:	d006      	beq.n	801b34a <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801b33c:	4b2e      	ldr	r3, [pc, #184]	@ (801b3f8 <icmp_input+0x1f8>)
 801b33e:	22c7      	movs	r2, #199	@ 0xc7
 801b340:	4930      	ldr	r1, [pc, #192]	@ (801b404 <icmp_input+0x204>)
 801b342:	482f      	ldr	r0, [pc, #188]	@ (801b400 <icmp_input+0x200>)
 801b344:	f001 fe94 	bl	801d070 <iprintf>
          goto icmperr;
 801b348:	e04b      	b.n	801b3e2 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801b34a:	687b      	ldr	r3, [r7, #4]
 801b34c:	685b      	ldr	r3, [r3, #4]
 801b34e:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801b350:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b352:	4619      	mov	r1, r3
 801b354:	6878      	ldr	r0, [r7, #4]
 801b356:	f7f5 fe7b 	bl	8011050 <pbuf_add_header>
 801b35a:	4603      	mov	r3, r0
 801b35c:	2b00      	cmp	r3, #0
 801b35e:	d12b      	bne.n	801b3b8 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801b360:	687b      	ldr	r3, [r7, #4]
 801b362:	685b      	ldr	r3, [r3, #4]
 801b364:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801b366:	69fb      	ldr	r3, [r7, #28]
 801b368:	681a      	ldr	r2, [r3, #0]
 801b36a:	68fb      	ldr	r3, [r7, #12]
 801b36c:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801b36e:	4b20      	ldr	r3, [pc, #128]	@ (801b3f0 <icmp_input+0x1f0>)
 801b370:	691a      	ldr	r2, [r3, #16]
 801b372:	68fb      	ldr	r3, [r7, #12]
 801b374:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801b376:	693b      	ldr	r3, [r7, #16]
 801b378:	2200      	movs	r2, #0
 801b37a:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801b37c:	693b      	ldr	r3, [r7, #16]
 801b37e:	2200      	movs	r2, #0
 801b380:	709a      	strb	r2, [r3, #2]
 801b382:	2200      	movs	r2, #0
 801b384:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801b386:	68fb      	ldr	r3, [r7, #12]
 801b388:	22ff      	movs	r2, #255	@ 0xff
 801b38a:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801b38c:	68fb      	ldr	r3, [r7, #12]
 801b38e:	2200      	movs	r2, #0
 801b390:	729a      	strb	r2, [r3, #10]
 801b392:	2200      	movs	r2, #0
 801b394:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801b396:	683b      	ldr	r3, [r7, #0]
 801b398:	9302      	str	r3, [sp, #8]
 801b39a:	2301      	movs	r3, #1
 801b39c:	9301      	str	r3, [sp, #4]
 801b39e:	2300      	movs	r3, #0
 801b3a0:	9300      	str	r3, [sp, #0]
 801b3a2:	23ff      	movs	r3, #255	@ 0xff
 801b3a4:	2200      	movs	r2, #0
 801b3a6:	69f9      	ldr	r1, [r7, #28]
 801b3a8:	6878      	ldr	r0, [r7, #4]
 801b3aa:	f000 fa93 	bl	801b8d4 <ip4_output_if>
 801b3ae:	4603      	mov	r3, r0
 801b3b0:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801b3b2:	e001      	b.n	801b3b8 <icmp_input+0x1b8>
      break;
 801b3b4:	bf00      	nop
 801b3b6:	e000      	b.n	801b3ba <icmp_input+0x1ba>
      break;
 801b3b8:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801b3ba:	6878      	ldr	r0, [r7, #4]
 801b3bc:	f7f5 ff10 	bl	80111e0 <pbuf_free>
  return;
 801b3c0:	e013      	b.n	801b3ea <icmp_input+0x1ea>
    goto lenerr;
 801b3c2:	bf00      	nop
 801b3c4:	e002      	b.n	801b3cc <icmp_input+0x1cc>
    goto lenerr;
 801b3c6:	bf00      	nop
 801b3c8:	e000      	b.n	801b3cc <icmp_input+0x1cc>
        goto lenerr;
 801b3ca:	bf00      	nop
lenerr:
  pbuf_free(p);
 801b3cc:	6878      	ldr	r0, [r7, #4]
 801b3ce:	f7f5 ff07 	bl	80111e0 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801b3d2:	e00a      	b.n	801b3ea <icmp_input+0x1ea>
        goto icmperr;
 801b3d4:	bf00      	nop
 801b3d6:	e004      	b.n	801b3e2 <icmp_input+0x1e2>
        goto icmperr;
 801b3d8:	bf00      	nop
 801b3da:	e002      	b.n	801b3e2 <icmp_input+0x1e2>
          goto icmperr;
 801b3dc:	bf00      	nop
 801b3de:	e000      	b.n	801b3e2 <icmp_input+0x1e2>
          goto icmperr;
 801b3e0:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801b3e2:	6878      	ldr	r0, [r7, #4]
 801b3e4:	f7f5 fefc 	bl	80111e0 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801b3e8:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801b3ea:	3728      	adds	r7, #40	@ 0x28
 801b3ec:	46bd      	mov	sp, r7
 801b3ee:	bd80      	pop	{r7, pc}
 801b3f0:	2000b2f0 	.word	0x2000b2f0
 801b3f4:	2000b304 	.word	0x2000b304
 801b3f8:	08021d34 	.word	0x08021d34
 801b3fc:	08021d6c 	.word	0x08021d6c
 801b400:	08021da4 	.word	0x08021da4
 801b404:	08021dcc 	.word	0x08021dcc

0801b408 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801b408:	b580      	push	{r7, lr}
 801b40a:	b082      	sub	sp, #8
 801b40c:	af00      	add	r7, sp, #0
 801b40e:	6078      	str	r0, [r7, #4]
 801b410:	460b      	mov	r3, r1
 801b412:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801b414:	78fb      	ldrb	r3, [r7, #3]
 801b416:	461a      	mov	r2, r3
 801b418:	2103      	movs	r1, #3
 801b41a:	6878      	ldr	r0, [r7, #4]
 801b41c:	f000 f814 	bl	801b448 <icmp_send_response>
}
 801b420:	bf00      	nop
 801b422:	3708      	adds	r7, #8
 801b424:	46bd      	mov	sp, r7
 801b426:	bd80      	pop	{r7, pc}

0801b428 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801b428:	b580      	push	{r7, lr}
 801b42a:	b082      	sub	sp, #8
 801b42c:	af00      	add	r7, sp, #0
 801b42e:	6078      	str	r0, [r7, #4]
 801b430:	460b      	mov	r3, r1
 801b432:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801b434:	78fb      	ldrb	r3, [r7, #3]
 801b436:	461a      	mov	r2, r3
 801b438:	210b      	movs	r1, #11
 801b43a:	6878      	ldr	r0, [r7, #4]
 801b43c:	f000 f804 	bl	801b448 <icmp_send_response>
}
 801b440:	bf00      	nop
 801b442:	3708      	adds	r7, #8
 801b444:	46bd      	mov	sp, r7
 801b446:	bd80      	pop	{r7, pc}

0801b448 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801b448:	b580      	push	{r7, lr}
 801b44a:	b08c      	sub	sp, #48	@ 0x30
 801b44c:	af04      	add	r7, sp, #16
 801b44e:	6078      	str	r0, [r7, #4]
 801b450:	460b      	mov	r3, r1
 801b452:	70fb      	strb	r3, [r7, #3]
 801b454:	4613      	mov	r3, r2
 801b456:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801b458:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b45c:	2124      	movs	r1, #36	@ 0x24
 801b45e:	2022      	movs	r0, #34	@ 0x22
 801b460:	f7f5 fba8 	bl	8010bb4 <pbuf_alloc>
 801b464:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801b466:	69fb      	ldr	r3, [r7, #28]
 801b468:	2b00      	cmp	r3, #0
 801b46a:	d04c      	beq.n	801b506 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801b46c:	69fb      	ldr	r3, [r7, #28]
 801b46e:	895b      	ldrh	r3, [r3, #10]
 801b470:	2b23      	cmp	r3, #35	@ 0x23
 801b472:	d806      	bhi.n	801b482 <icmp_send_response+0x3a>
 801b474:	4b26      	ldr	r3, [pc, #152]	@ (801b510 <icmp_send_response+0xc8>)
 801b476:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801b47a:	4926      	ldr	r1, [pc, #152]	@ (801b514 <icmp_send_response+0xcc>)
 801b47c:	4826      	ldr	r0, [pc, #152]	@ (801b518 <icmp_send_response+0xd0>)
 801b47e:	f001 fdf7 	bl	801d070 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801b482:	687b      	ldr	r3, [r7, #4]
 801b484:	685b      	ldr	r3, [r3, #4]
 801b486:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801b488:	69fb      	ldr	r3, [r7, #28]
 801b48a:	685b      	ldr	r3, [r3, #4]
 801b48c:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801b48e:	697b      	ldr	r3, [r7, #20]
 801b490:	78fa      	ldrb	r2, [r7, #3]
 801b492:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801b494:	697b      	ldr	r3, [r7, #20]
 801b496:	78ba      	ldrb	r2, [r7, #2]
 801b498:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801b49a:	697b      	ldr	r3, [r7, #20]
 801b49c:	2200      	movs	r2, #0
 801b49e:	711a      	strb	r2, [r3, #4]
 801b4a0:	2200      	movs	r2, #0
 801b4a2:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801b4a4:	697b      	ldr	r3, [r7, #20]
 801b4a6:	2200      	movs	r2, #0
 801b4a8:	719a      	strb	r2, [r3, #6]
 801b4aa:	2200      	movs	r2, #0
 801b4ac:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801b4ae:	69fb      	ldr	r3, [r7, #28]
 801b4b0:	685b      	ldr	r3, [r3, #4]
 801b4b2:	f103 0008 	add.w	r0, r3, #8
 801b4b6:	687b      	ldr	r3, [r7, #4]
 801b4b8:	685b      	ldr	r3, [r3, #4]
 801b4ba:	221c      	movs	r2, #28
 801b4bc:	4619      	mov	r1, r3
 801b4be:	f001 febd 	bl	801d23c <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801b4c2:	69bb      	ldr	r3, [r7, #24]
 801b4c4:	68db      	ldr	r3, [r3, #12]
 801b4c6:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801b4c8:	f107 030c 	add.w	r3, r7, #12
 801b4cc:	4618      	mov	r0, r3
 801b4ce:	f000 f825 	bl	801b51c <ip4_route>
 801b4d2:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801b4d4:	693b      	ldr	r3, [r7, #16]
 801b4d6:	2b00      	cmp	r3, #0
 801b4d8:	d011      	beq.n	801b4fe <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801b4da:	697b      	ldr	r3, [r7, #20]
 801b4dc:	2200      	movs	r2, #0
 801b4de:	709a      	strb	r2, [r3, #2]
 801b4e0:	2200      	movs	r2, #0
 801b4e2:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801b4e4:	f107 020c 	add.w	r2, r7, #12
 801b4e8:	693b      	ldr	r3, [r7, #16]
 801b4ea:	9302      	str	r3, [sp, #8]
 801b4ec:	2301      	movs	r3, #1
 801b4ee:	9301      	str	r3, [sp, #4]
 801b4f0:	2300      	movs	r3, #0
 801b4f2:	9300      	str	r3, [sp, #0]
 801b4f4:	23ff      	movs	r3, #255	@ 0xff
 801b4f6:	2100      	movs	r1, #0
 801b4f8:	69f8      	ldr	r0, [r7, #28]
 801b4fa:	f000 f9eb 	bl	801b8d4 <ip4_output_if>
  }
  pbuf_free(q);
 801b4fe:	69f8      	ldr	r0, [r7, #28]
 801b500:	f7f5 fe6e 	bl	80111e0 <pbuf_free>
 801b504:	e000      	b.n	801b508 <icmp_send_response+0xc0>
    return;
 801b506:	bf00      	nop
}
 801b508:	3720      	adds	r7, #32
 801b50a:	46bd      	mov	sp, r7
 801b50c:	bd80      	pop	{r7, pc}
 801b50e:	bf00      	nop
 801b510:	08021d34 	.word	0x08021d34
 801b514:	08021e00 	.word	0x08021e00
 801b518:	08021da4 	.word	0x08021da4

0801b51c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801b51c:	b480      	push	{r7}
 801b51e:	b085      	sub	sp, #20
 801b520:	af00      	add	r7, sp, #0
 801b522:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801b524:	4b33      	ldr	r3, [pc, #204]	@ (801b5f4 <ip4_route+0xd8>)
 801b526:	681b      	ldr	r3, [r3, #0]
 801b528:	60fb      	str	r3, [r7, #12]
 801b52a:	e036      	b.n	801b59a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801b52c:	68fb      	ldr	r3, [r7, #12]
 801b52e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801b532:	f003 0301 	and.w	r3, r3, #1
 801b536:	b2db      	uxtb	r3, r3
 801b538:	2b00      	cmp	r3, #0
 801b53a:	d02b      	beq.n	801b594 <ip4_route+0x78>
 801b53c:	68fb      	ldr	r3, [r7, #12]
 801b53e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801b542:	089b      	lsrs	r3, r3, #2
 801b544:	f003 0301 	and.w	r3, r3, #1
 801b548:	b2db      	uxtb	r3, r3
 801b54a:	2b00      	cmp	r3, #0
 801b54c:	d022      	beq.n	801b594 <ip4_route+0x78>
 801b54e:	68fb      	ldr	r3, [r7, #12]
 801b550:	3304      	adds	r3, #4
 801b552:	681b      	ldr	r3, [r3, #0]
 801b554:	2b00      	cmp	r3, #0
 801b556:	d01d      	beq.n	801b594 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801b558:	687b      	ldr	r3, [r7, #4]
 801b55a:	681a      	ldr	r2, [r3, #0]
 801b55c:	68fb      	ldr	r3, [r7, #12]
 801b55e:	3304      	adds	r3, #4
 801b560:	681b      	ldr	r3, [r3, #0]
 801b562:	405a      	eors	r2, r3
 801b564:	68fb      	ldr	r3, [r7, #12]
 801b566:	3308      	adds	r3, #8
 801b568:	681b      	ldr	r3, [r3, #0]
 801b56a:	4013      	ands	r3, r2
 801b56c:	2b00      	cmp	r3, #0
 801b56e:	d101      	bne.n	801b574 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801b570:	68fb      	ldr	r3, [r7, #12]
 801b572:	e038      	b.n	801b5e6 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801b574:	68fb      	ldr	r3, [r7, #12]
 801b576:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801b57a:	f003 0302 	and.w	r3, r3, #2
 801b57e:	2b00      	cmp	r3, #0
 801b580:	d108      	bne.n	801b594 <ip4_route+0x78>
 801b582:	687b      	ldr	r3, [r7, #4]
 801b584:	681a      	ldr	r2, [r3, #0]
 801b586:	68fb      	ldr	r3, [r7, #12]
 801b588:	330c      	adds	r3, #12
 801b58a:	681b      	ldr	r3, [r3, #0]
 801b58c:	429a      	cmp	r2, r3
 801b58e:	d101      	bne.n	801b594 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801b590:	68fb      	ldr	r3, [r7, #12]
 801b592:	e028      	b.n	801b5e6 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801b594:	68fb      	ldr	r3, [r7, #12]
 801b596:	681b      	ldr	r3, [r3, #0]
 801b598:	60fb      	str	r3, [r7, #12]
 801b59a:	68fb      	ldr	r3, [r7, #12]
 801b59c:	2b00      	cmp	r3, #0
 801b59e:	d1c5      	bne.n	801b52c <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801b5a0:	4b15      	ldr	r3, [pc, #84]	@ (801b5f8 <ip4_route+0xdc>)
 801b5a2:	681b      	ldr	r3, [r3, #0]
 801b5a4:	2b00      	cmp	r3, #0
 801b5a6:	d01a      	beq.n	801b5de <ip4_route+0xc2>
 801b5a8:	4b13      	ldr	r3, [pc, #76]	@ (801b5f8 <ip4_route+0xdc>)
 801b5aa:	681b      	ldr	r3, [r3, #0]
 801b5ac:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801b5b0:	f003 0301 	and.w	r3, r3, #1
 801b5b4:	2b00      	cmp	r3, #0
 801b5b6:	d012      	beq.n	801b5de <ip4_route+0xc2>
 801b5b8:	4b0f      	ldr	r3, [pc, #60]	@ (801b5f8 <ip4_route+0xdc>)
 801b5ba:	681b      	ldr	r3, [r3, #0]
 801b5bc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801b5c0:	f003 0304 	and.w	r3, r3, #4
 801b5c4:	2b00      	cmp	r3, #0
 801b5c6:	d00a      	beq.n	801b5de <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801b5c8:	4b0b      	ldr	r3, [pc, #44]	@ (801b5f8 <ip4_route+0xdc>)
 801b5ca:	681b      	ldr	r3, [r3, #0]
 801b5cc:	3304      	adds	r3, #4
 801b5ce:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801b5d0:	2b00      	cmp	r3, #0
 801b5d2:	d004      	beq.n	801b5de <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801b5d4:	687b      	ldr	r3, [r7, #4]
 801b5d6:	681b      	ldr	r3, [r3, #0]
 801b5d8:	b2db      	uxtb	r3, r3
 801b5da:	2b7f      	cmp	r3, #127	@ 0x7f
 801b5dc:	d101      	bne.n	801b5e2 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801b5de:	2300      	movs	r3, #0
 801b5e0:	e001      	b.n	801b5e6 <ip4_route+0xca>
  }

  return netif_default;
 801b5e2:	4b05      	ldr	r3, [pc, #20]	@ (801b5f8 <ip4_route+0xdc>)
 801b5e4:	681b      	ldr	r3, [r3, #0]
}
 801b5e6:	4618      	mov	r0, r3
 801b5e8:	3714      	adds	r7, #20
 801b5ea:	46bd      	mov	sp, r7
 801b5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b5f0:	4770      	bx	lr
 801b5f2:	bf00      	nop
 801b5f4:	2000e404 	.word	0x2000e404
 801b5f8:	2000e408 	.word	0x2000e408

0801b5fc <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801b5fc:	b580      	push	{r7, lr}
 801b5fe:	b082      	sub	sp, #8
 801b600:	af00      	add	r7, sp, #0
 801b602:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801b604:	687b      	ldr	r3, [r7, #4]
 801b606:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801b60a:	f003 0301 	and.w	r3, r3, #1
 801b60e:	b2db      	uxtb	r3, r3
 801b610:	2b00      	cmp	r3, #0
 801b612:	d016      	beq.n	801b642 <ip4_input_accept+0x46>
 801b614:	687b      	ldr	r3, [r7, #4]
 801b616:	3304      	adds	r3, #4
 801b618:	681b      	ldr	r3, [r3, #0]
 801b61a:	2b00      	cmp	r3, #0
 801b61c:	d011      	beq.n	801b642 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801b61e:	4b0b      	ldr	r3, [pc, #44]	@ (801b64c <ip4_input_accept+0x50>)
 801b620:	695a      	ldr	r2, [r3, #20]
 801b622:	687b      	ldr	r3, [r7, #4]
 801b624:	3304      	adds	r3, #4
 801b626:	681b      	ldr	r3, [r3, #0]
 801b628:	429a      	cmp	r2, r3
 801b62a:	d008      	beq.n	801b63e <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801b62c:	4b07      	ldr	r3, [pc, #28]	@ (801b64c <ip4_input_accept+0x50>)
 801b62e:	695b      	ldr	r3, [r3, #20]
 801b630:	6879      	ldr	r1, [r7, #4]
 801b632:	4618      	mov	r0, r3
 801b634:	f000 fa26 	bl	801ba84 <ip4_addr_isbroadcast_u32>
 801b638:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801b63a:	2b00      	cmp	r3, #0
 801b63c:	d001      	beq.n	801b642 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801b63e:	2301      	movs	r3, #1
 801b640:	e000      	b.n	801b644 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801b642:	2300      	movs	r3, #0
}
 801b644:	4618      	mov	r0, r3
 801b646:	3708      	adds	r7, #8
 801b648:	46bd      	mov	sp, r7
 801b64a:	bd80      	pop	{r7, pc}
 801b64c:	2000b2f0 	.word	0x2000b2f0

0801b650 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801b650:	b580      	push	{r7, lr}
 801b652:	b088      	sub	sp, #32
 801b654:	af00      	add	r7, sp, #0
 801b656:	6078      	str	r0, [r7, #4]
 801b658:	6039      	str	r1, [r7, #0]
  const struct ip_hdr *iphdr;
  struct netif *netif;
  u16_t iphdr_hlen;
  u16_t iphdr_len;
#if IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP
  int check_ip_src = 1;
 801b65a:	2301      	movs	r3, #1
 801b65c:	617b      	str	r3, [r7, #20]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801b65e:	687b      	ldr	r3, [r7, #4]
 801b660:	685b      	ldr	r3, [r3, #4]
 801b662:	61fb      	str	r3, [r7, #28]
  if (IPH_V(iphdr) != 4) {
 801b664:	69fb      	ldr	r3, [r7, #28]
 801b666:	781b      	ldrb	r3, [r3, #0]
 801b668:	091b      	lsrs	r3, r3, #4
 801b66a:	b2db      	uxtb	r3, r3
 801b66c:	2b04      	cmp	r3, #4
 801b66e:	d004      	beq.n	801b67a <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801b670:	6878      	ldr	r0, [r7, #4]
 801b672:	f7f5 fdb5 	bl	80111e0 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801b676:	2300      	movs	r3, #0
 801b678:	e123      	b.n	801b8c2 <ip4_input+0x272>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801b67a:	69fb      	ldr	r3, [r7, #28]
 801b67c:	781b      	ldrb	r3, [r3, #0]
 801b67e:	f003 030f 	and.w	r3, r3, #15
 801b682:	b2db      	uxtb	r3, r3
 801b684:	009b      	lsls	r3, r3, #2
 801b686:	b2db      	uxtb	r3, r3
 801b688:	827b      	strh	r3, [r7, #18]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801b68a:	69fb      	ldr	r3, [r7, #28]
 801b68c:	885b      	ldrh	r3, [r3, #2]
 801b68e:	b29b      	uxth	r3, r3
 801b690:	4618      	mov	r0, r3
 801b692:	f7f4 f941 	bl	800f918 <lwip_htons>
 801b696:	4603      	mov	r3, r0
 801b698:	823b      	strh	r3, [r7, #16]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801b69a:	687b      	ldr	r3, [r7, #4]
 801b69c:	891b      	ldrh	r3, [r3, #8]
 801b69e:	8a3a      	ldrh	r2, [r7, #16]
 801b6a0:	429a      	cmp	r2, r3
 801b6a2:	d204      	bcs.n	801b6ae <ip4_input+0x5e>
    pbuf_realloc(p, iphdr_len);
 801b6a4:	8a3b      	ldrh	r3, [r7, #16]
 801b6a6:	4619      	mov	r1, r3
 801b6a8:	6878      	ldr	r0, [r7, #4]
 801b6aa:	f7f5 fbe1 	bl	8010e70 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801b6ae:	687b      	ldr	r3, [r7, #4]
 801b6b0:	895b      	ldrh	r3, [r3, #10]
 801b6b2:	8a7a      	ldrh	r2, [r7, #18]
 801b6b4:	429a      	cmp	r2, r3
 801b6b6:	d807      	bhi.n	801b6c8 <ip4_input+0x78>
 801b6b8:	687b      	ldr	r3, [r7, #4]
 801b6ba:	891b      	ldrh	r3, [r3, #8]
 801b6bc:	8a3a      	ldrh	r2, [r7, #16]
 801b6be:	429a      	cmp	r2, r3
 801b6c0:	d802      	bhi.n	801b6c8 <ip4_input+0x78>
 801b6c2:	8a7b      	ldrh	r3, [r7, #18]
 801b6c4:	2b13      	cmp	r3, #19
 801b6c6:	d804      	bhi.n	801b6d2 <ip4_input+0x82>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801b6c8:	6878      	ldr	r0, [r7, #4]
 801b6ca:	f7f5 fd89 	bl	80111e0 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801b6ce:	2300      	movs	r3, #0
 801b6d0:	e0f7      	b.n	801b8c2 <ip4_input+0x272>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801b6d2:	69fb      	ldr	r3, [r7, #28]
 801b6d4:	691b      	ldr	r3, [r3, #16]
 801b6d6:	4a7d      	ldr	r2, [pc, #500]	@ (801b8cc <ip4_input+0x27c>)
 801b6d8:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801b6da:	69fb      	ldr	r3, [r7, #28]
 801b6dc:	68db      	ldr	r3, [r3, #12]
 801b6de:	4a7b      	ldr	r2, [pc, #492]	@ (801b8cc <ip4_input+0x27c>)
 801b6e0:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b6e2:	4b7a      	ldr	r3, [pc, #488]	@ (801b8cc <ip4_input+0x27c>)
 801b6e4:	695b      	ldr	r3, [r3, #20]
 801b6e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b6ea:	2be0      	cmp	r3, #224	@ 0xe0
 801b6ec:	d112      	bne.n	801b714 <ip4_input+0xc4>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801b6ee:	683b      	ldr	r3, [r7, #0]
 801b6f0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801b6f4:	f003 0301 	and.w	r3, r3, #1
 801b6f8:	b2db      	uxtb	r3, r3
 801b6fa:	2b00      	cmp	r3, #0
 801b6fc:	d007      	beq.n	801b70e <ip4_input+0xbe>
 801b6fe:	683b      	ldr	r3, [r7, #0]
 801b700:	3304      	adds	r3, #4
 801b702:	681b      	ldr	r3, [r3, #0]
 801b704:	2b00      	cmp	r3, #0
 801b706:	d002      	beq.n	801b70e <ip4_input+0xbe>
      netif = inp;
 801b708:	683b      	ldr	r3, [r7, #0]
 801b70a:	61bb      	str	r3, [r7, #24]
 801b70c:	e02a      	b.n	801b764 <ip4_input+0x114>
    } else {
      netif = NULL;
 801b70e:	2300      	movs	r3, #0
 801b710:	61bb      	str	r3, [r7, #24]
 801b712:	e027      	b.n	801b764 <ip4_input+0x114>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801b714:	6838      	ldr	r0, [r7, #0]
 801b716:	f7ff ff71 	bl	801b5fc <ip4_input_accept>
 801b71a:	4603      	mov	r3, r0
 801b71c:	2b00      	cmp	r3, #0
 801b71e:	d002      	beq.n	801b726 <ip4_input+0xd6>
      netif = inp;
 801b720:	683b      	ldr	r3, [r7, #0]
 801b722:	61bb      	str	r3, [r7, #24]
 801b724:	e01e      	b.n	801b764 <ip4_input+0x114>
    } else {
      netif = NULL;
 801b726:	2300      	movs	r3, #0
 801b728:	61bb      	str	r3, [r7, #24]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801b72a:	4b68      	ldr	r3, [pc, #416]	@ (801b8cc <ip4_input+0x27c>)
 801b72c:	695b      	ldr	r3, [r3, #20]
 801b72e:	b2db      	uxtb	r3, r3
 801b730:	2b7f      	cmp	r3, #127	@ 0x7f
 801b732:	d017      	beq.n	801b764 <ip4_input+0x114>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801b734:	4b66      	ldr	r3, [pc, #408]	@ (801b8d0 <ip4_input+0x280>)
 801b736:	681b      	ldr	r3, [r3, #0]
 801b738:	61bb      	str	r3, [r7, #24]
 801b73a:	e00e      	b.n	801b75a <ip4_input+0x10a>
          if (netif == inp) {
 801b73c:	69ba      	ldr	r2, [r7, #24]
 801b73e:	683b      	ldr	r3, [r7, #0]
 801b740:	429a      	cmp	r2, r3
 801b742:	d006      	beq.n	801b752 <ip4_input+0x102>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801b744:	69b8      	ldr	r0, [r7, #24]
 801b746:	f7ff ff59 	bl	801b5fc <ip4_input_accept>
 801b74a:	4603      	mov	r3, r0
 801b74c:	2b00      	cmp	r3, #0
 801b74e:	d108      	bne.n	801b762 <ip4_input+0x112>
 801b750:	e000      	b.n	801b754 <ip4_input+0x104>
            continue;
 801b752:	bf00      	nop
        NETIF_FOREACH(netif) {
 801b754:	69bb      	ldr	r3, [r7, #24]
 801b756:	681b      	ldr	r3, [r3, #0]
 801b758:	61bb      	str	r3, [r7, #24]
 801b75a:	69bb      	ldr	r3, [r7, #24]
 801b75c:	2b00      	cmp	r3, #0
 801b75e:	d1ed      	bne.n	801b73c <ip4_input+0xec>
 801b760:	e000      	b.n	801b764 <ip4_input+0x114>
            break;
 801b762:	bf00      	nop
   * If you want to accept private broadcast communication while a netif is down,
   * define LWIP_IP_ACCEPT_UDP_PORT(dst_port), e.g.:
   *
   * #define LWIP_IP_ACCEPT_UDP_PORT(dst_port) ((dst_port) == PP_NTOHS(12345))
   */
  if (netif == NULL) {
 801b764:	69bb      	ldr	r3, [r7, #24]
 801b766:	2b00      	cmp	r3, #0
 801b768:	d111      	bne.n	801b78e <ip4_input+0x13e>
    /* remote port is DHCP server? */
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 801b76a:	69fb      	ldr	r3, [r7, #28]
 801b76c:	7a5b      	ldrb	r3, [r3, #9]
 801b76e:	2b11      	cmp	r3, #17
 801b770:	d10d      	bne.n	801b78e <ip4_input+0x13e>
      const struct udp_hdr *udphdr = (const struct udp_hdr *)((const u8_t *)iphdr + iphdr_hlen);
 801b772:	8a7b      	ldrh	r3, [r7, #18]
 801b774:	69fa      	ldr	r2, [r7, #28]
 801b776:	4413      	add	r3, r2
 801b778:	60fb      	str	r3, [r7, #12]
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: UDP packet to DHCP client port %"U16_F"\n",
                                              lwip_ntohs(udphdr->dest)));
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 801b77a:	68fb      	ldr	r3, [r7, #12]
 801b77c:	885b      	ldrh	r3, [r3, #2]
 801b77e:	b29b      	uxth	r3, r3
 801b780:	f5b3 4f88 	cmp.w	r3, #17408	@ 0x4400
 801b784:	d103      	bne.n	801b78e <ip4_input+0x13e>
        LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: DHCP packet accepted.\n"));
        netif = inp;
 801b786:	683b      	ldr	r3, [r7, #0]
 801b788:	61bb      	str	r3, [r7, #24]
        check_ip_src = 0;
 801b78a:	2300      	movs	r3, #0
 801b78c:	617b      	str	r3, [r7, #20]
  }
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */

  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
 801b78e:	697b      	ldr	r3, [r7, #20]
 801b790:	2b00      	cmp	r3, #0
 801b792:	d017      	beq.n	801b7c4 <ip4_input+0x174>
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
      /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 801b794:	4b4d      	ldr	r3, [pc, #308]	@ (801b8cc <ip4_input+0x27c>)
 801b796:	691b      	ldr	r3, [r3, #16]
 801b798:	2b00      	cmp	r3, #0
 801b79a:	d013      	beq.n	801b7c4 <ip4_input+0x174>
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801b79c:	4b4b      	ldr	r3, [pc, #300]	@ (801b8cc <ip4_input+0x27c>)
 801b79e:	691b      	ldr	r3, [r3, #16]
 801b7a0:	6839      	ldr	r1, [r7, #0]
 801b7a2:	4618      	mov	r0, r3
 801b7a4:	f000 f96e 	bl	801ba84 <ip4_addr_isbroadcast_u32>
 801b7a8:	4603      	mov	r3, r0
 801b7aa:	2b00      	cmp	r3, #0
 801b7ac:	d105      	bne.n	801b7ba <ip4_input+0x16a>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801b7ae:	4b47      	ldr	r3, [pc, #284]	@ (801b8cc <ip4_input+0x27c>)
 801b7b0:	691b      	ldr	r3, [r3, #16]
 801b7b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801b7b6:	2be0      	cmp	r3, #224	@ 0xe0
 801b7b8:	d104      	bne.n	801b7c4 <ip4_input+0x174>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801b7ba:	6878      	ldr	r0, [r7, #4]
 801b7bc:	f7f5 fd10 	bl	80111e0 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801b7c0:	2300      	movs	r3, #0
 801b7c2:	e07e      	b.n	801b8c2 <ip4_input+0x272>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801b7c4:	69bb      	ldr	r3, [r7, #24]
 801b7c6:	2b00      	cmp	r3, #0
 801b7c8:	d104      	bne.n	801b7d4 <ip4_input+0x184>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801b7ca:	6878      	ldr	r0, [r7, #4]
 801b7cc:	f7f5 fd08 	bl	80111e0 <pbuf_free>
    return ERR_OK;
 801b7d0:	2300      	movs	r3, #0
 801b7d2:	e076      	b.n	801b8c2 <ip4_input+0x272>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801b7d4:	69fb      	ldr	r3, [r7, #28]
 801b7d6:	88db      	ldrh	r3, [r3, #6]
 801b7d8:	b29b      	uxth	r3, r3
 801b7da:	461a      	mov	r2, r3
 801b7dc:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801b7e0:	4013      	ands	r3, r2
 801b7e2:	2b00      	cmp	r3, #0
 801b7e4:	d00b      	beq.n	801b7fe <ip4_input+0x1ae>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801b7e6:	6878      	ldr	r0, [r7, #4]
 801b7e8:	f000 fc92 	bl	801c110 <ip4_reass>
 801b7ec:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801b7ee:	687b      	ldr	r3, [r7, #4]
 801b7f0:	2b00      	cmp	r3, #0
 801b7f2:	d101      	bne.n	801b7f8 <ip4_input+0x1a8>
      return ERR_OK;
 801b7f4:	2300      	movs	r3, #0
 801b7f6:	e064      	b.n	801b8c2 <ip4_input+0x272>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801b7f8:	687b      	ldr	r3, [r7, #4]
 801b7fa:	685b      	ldr	r3, [r3, #4]
 801b7fc:	61fb      	str	r3, [r7, #28]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801b7fe:	4a33      	ldr	r2, [pc, #204]	@ (801b8cc <ip4_input+0x27c>)
 801b800:	69bb      	ldr	r3, [r7, #24]
 801b802:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801b804:	4a31      	ldr	r2, [pc, #196]	@ (801b8cc <ip4_input+0x27c>)
 801b806:	683b      	ldr	r3, [r7, #0]
 801b808:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801b80a:	4a30      	ldr	r2, [pc, #192]	@ (801b8cc <ip4_input+0x27c>)
 801b80c:	69fb      	ldr	r3, [r7, #28]
 801b80e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801b810:	69fb      	ldr	r3, [r7, #28]
 801b812:	781b      	ldrb	r3, [r3, #0]
 801b814:	f003 030f 	and.w	r3, r3, #15
 801b818:	b2db      	uxtb	r3, r3
 801b81a:	009b      	lsls	r3, r3, #2
 801b81c:	b2db      	uxtb	r3, r3
 801b81e:	461a      	mov	r2, r3
 801b820:	4b2a      	ldr	r3, [pc, #168]	@ (801b8cc <ip4_input+0x27c>)
 801b822:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801b824:	8a7b      	ldrh	r3, [r7, #18]
 801b826:	4619      	mov	r1, r3
 801b828:	6878      	ldr	r0, [r7, #4]
 801b82a:	f7f5 fc21 	bl	8011070 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801b82e:	69fb      	ldr	r3, [r7, #28]
 801b830:	7a5b      	ldrb	r3, [r3, #9]
 801b832:	2b11      	cmp	r3, #17
 801b834:	d006      	beq.n	801b844 <ip4_input+0x1f4>
 801b836:	2b11      	cmp	r3, #17
 801b838:	dc13      	bgt.n	801b862 <ip4_input+0x212>
 801b83a:	2b01      	cmp	r3, #1
 801b83c:	d00c      	beq.n	801b858 <ip4_input+0x208>
 801b83e:	2b06      	cmp	r3, #6
 801b840:	d005      	beq.n	801b84e <ip4_input+0x1fe>
 801b842:	e00e      	b.n	801b862 <ip4_input+0x212>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801b844:	6839      	ldr	r1, [r7, #0]
 801b846:	6878      	ldr	r0, [r7, #4]
 801b848:	f7fc fa38 	bl	8017cbc <udp_input>
        break;
 801b84c:	e026      	b.n	801b89c <ip4_input+0x24c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801b84e:	6839      	ldr	r1, [r7, #0]
 801b850:	6878      	ldr	r0, [r7, #4]
 801b852:	f7f7 fdf7 	bl	8013444 <tcp_input>
        break;
 801b856:	e021      	b.n	801b89c <ip4_input+0x24c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801b858:	6839      	ldr	r1, [r7, #0]
 801b85a:	6878      	ldr	r0, [r7, #4]
 801b85c:	f7ff fcd0 	bl	801b200 <icmp_input>
        break;
 801b860:	e01c      	b.n	801b89c <ip4_input+0x24c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801b862:	4b1a      	ldr	r3, [pc, #104]	@ (801b8cc <ip4_input+0x27c>)
 801b864:	695b      	ldr	r3, [r3, #20]
 801b866:	69b9      	ldr	r1, [r7, #24]
 801b868:	4618      	mov	r0, r3
 801b86a:	f000 f90b 	bl	801ba84 <ip4_addr_isbroadcast_u32>
 801b86e:	4603      	mov	r3, r0
 801b870:	2b00      	cmp	r3, #0
 801b872:	d10f      	bne.n	801b894 <ip4_input+0x244>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b874:	4b15      	ldr	r3, [pc, #84]	@ (801b8cc <ip4_input+0x27c>)
 801b876:	695b      	ldr	r3, [r3, #20]
 801b878:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801b87c:	2be0      	cmp	r3, #224	@ 0xe0
 801b87e:	d009      	beq.n	801b894 <ip4_input+0x244>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801b880:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801b884:	4619      	mov	r1, r3
 801b886:	6878      	ldr	r0, [r7, #4]
 801b888:	f7f5 fc65 	bl	8011156 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801b88c:	2102      	movs	r1, #2
 801b88e:	6878      	ldr	r0, [r7, #4]
 801b890:	f7ff fdba 	bl	801b408 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801b894:	6878      	ldr	r0, [r7, #4]
 801b896:	f7f5 fca3 	bl	80111e0 <pbuf_free>
        break;
 801b89a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801b89c:	4b0b      	ldr	r3, [pc, #44]	@ (801b8cc <ip4_input+0x27c>)
 801b89e:	2200      	movs	r2, #0
 801b8a0:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801b8a2:	4b0a      	ldr	r3, [pc, #40]	@ (801b8cc <ip4_input+0x27c>)
 801b8a4:	2200      	movs	r2, #0
 801b8a6:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801b8a8:	4b08      	ldr	r3, [pc, #32]	@ (801b8cc <ip4_input+0x27c>)
 801b8aa:	2200      	movs	r2, #0
 801b8ac:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801b8ae:	4b07      	ldr	r3, [pc, #28]	@ (801b8cc <ip4_input+0x27c>)
 801b8b0:	2200      	movs	r2, #0
 801b8b2:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801b8b4:	4b05      	ldr	r3, [pc, #20]	@ (801b8cc <ip4_input+0x27c>)
 801b8b6:	2200      	movs	r2, #0
 801b8b8:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801b8ba:	4b04      	ldr	r3, [pc, #16]	@ (801b8cc <ip4_input+0x27c>)
 801b8bc:	2200      	movs	r2, #0
 801b8be:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801b8c0:	2300      	movs	r3, #0
}
 801b8c2:	4618      	mov	r0, r3
 801b8c4:	3720      	adds	r7, #32
 801b8c6:	46bd      	mov	sp, r7
 801b8c8:	bd80      	pop	{r7, pc}
 801b8ca:	bf00      	nop
 801b8cc:	2000b2f0 	.word	0x2000b2f0
 801b8d0:	2000e404 	.word	0x2000e404

0801b8d4 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801b8d4:	b580      	push	{r7, lr}
 801b8d6:	b08a      	sub	sp, #40	@ 0x28
 801b8d8:	af04      	add	r7, sp, #16
 801b8da:	60f8      	str	r0, [r7, #12]
 801b8dc:	60b9      	str	r1, [r7, #8]
 801b8de:	607a      	str	r2, [r7, #4]
 801b8e0:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801b8e2:	68bb      	ldr	r3, [r7, #8]
 801b8e4:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801b8e6:	687b      	ldr	r3, [r7, #4]
 801b8e8:	2b00      	cmp	r3, #0
 801b8ea:	d009      	beq.n	801b900 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801b8ec:	68bb      	ldr	r3, [r7, #8]
 801b8ee:	2b00      	cmp	r3, #0
 801b8f0:	d003      	beq.n	801b8fa <ip4_output_if+0x26>
 801b8f2:	68bb      	ldr	r3, [r7, #8]
 801b8f4:	681b      	ldr	r3, [r3, #0]
 801b8f6:	2b00      	cmp	r3, #0
 801b8f8:	d102      	bne.n	801b900 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801b8fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b8fc:	3304      	adds	r3, #4
 801b8fe:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801b900:	78fa      	ldrb	r2, [r7, #3]
 801b902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b904:	9302      	str	r3, [sp, #8]
 801b906:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801b90a:	9301      	str	r3, [sp, #4]
 801b90c:	f897 3020 	ldrb.w	r3, [r7, #32]
 801b910:	9300      	str	r3, [sp, #0]
 801b912:	4613      	mov	r3, r2
 801b914:	687a      	ldr	r2, [r7, #4]
 801b916:	6979      	ldr	r1, [r7, #20]
 801b918:	68f8      	ldr	r0, [r7, #12]
 801b91a:	f000 f805 	bl	801b928 <ip4_output_if_src>
 801b91e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801b920:	4618      	mov	r0, r3
 801b922:	3718      	adds	r7, #24
 801b924:	46bd      	mov	sp, r7
 801b926:	bd80      	pop	{r7, pc}

0801b928 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801b928:	b580      	push	{r7, lr}
 801b92a:	b088      	sub	sp, #32
 801b92c:	af00      	add	r7, sp, #0
 801b92e:	60f8      	str	r0, [r7, #12]
 801b930:	60b9      	str	r1, [r7, #8]
 801b932:	607a      	str	r2, [r7, #4]
 801b934:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801b936:	68fb      	ldr	r3, [r7, #12]
 801b938:	7b9b      	ldrb	r3, [r3, #14]
 801b93a:	2b01      	cmp	r3, #1
 801b93c:	d006      	beq.n	801b94c <ip4_output_if_src+0x24>
 801b93e:	4b4b      	ldr	r3, [pc, #300]	@ (801ba6c <ip4_output_if_src+0x144>)
 801b940:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801b944:	494a      	ldr	r1, [pc, #296]	@ (801ba70 <ip4_output_if_src+0x148>)
 801b946:	484b      	ldr	r0, [pc, #300]	@ (801ba74 <ip4_output_if_src+0x14c>)
 801b948:	f001 fb92 	bl	801d070 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801b94c:	687b      	ldr	r3, [r7, #4]
 801b94e:	2b00      	cmp	r3, #0
 801b950:	d060      	beq.n	801ba14 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801b952:	2314      	movs	r3, #20
 801b954:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801b956:	2114      	movs	r1, #20
 801b958:	68f8      	ldr	r0, [r7, #12]
 801b95a:	f7f5 fb79 	bl	8011050 <pbuf_add_header>
 801b95e:	4603      	mov	r3, r0
 801b960:	2b00      	cmp	r3, #0
 801b962:	d002      	beq.n	801b96a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801b964:	f06f 0301 	mvn.w	r3, #1
 801b968:	e07c      	b.n	801ba64 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801b96a:	68fb      	ldr	r3, [r7, #12]
 801b96c:	685b      	ldr	r3, [r3, #4]
 801b96e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801b970:	68fb      	ldr	r3, [r7, #12]
 801b972:	895b      	ldrh	r3, [r3, #10]
 801b974:	2b13      	cmp	r3, #19
 801b976:	d806      	bhi.n	801b986 <ip4_output_if_src+0x5e>
 801b978:	4b3c      	ldr	r3, [pc, #240]	@ (801ba6c <ip4_output_if_src+0x144>)
 801b97a:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801b97e:	493e      	ldr	r1, [pc, #248]	@ (801ba78 <ip4_output_if_src+0x150>)
 801b980:	483c      	ldr	r0, [pc, #240]	@ (801ba74 <ip4_output_if_src+0x14c>)
 801b982:	f001 fb75 	bl	801d070 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801b986:	69fb      	ldr	r3, [r7, #28]
 801b988:	78fa      	ldrb	r2, [r7, #3]
 801b98a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801b98c:	69fb      	ldr	r3, [r7, #28]
 801b98e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801b992:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801b994:	687b      	ldr	r3, [r7, #4]
 801b996:	681a      	ldr	r2, [r3, #0]
 801b998:	69fb      	ldr	r3, [r7, #28]
 801b99a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801b99c:	8b7b      	ldrh	r3, [r7, #26]
 801b99e:	089b      	lsrs	r3, r3, #2
 801b9a0:	b29b      	uxth	r3, r3
 801b9a2:	b2db      	uxtb	r3, r3
 801b9a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b9a8:	b2da      	uxtb	r2, r3
 801b9aa:	69fb      	ldr	r3, [r7, #28]
 801b9ac:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801b9ae:	69fb      	ldr	r3, [r7, #28]
 801b9b0:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801b9b4:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801b9b6:	68fb      	ldr	r3, [r7, #12]
 801b9b8:	891b      	ldrh	r3, [r3, #8]
 801b9ba:	4618      	mov	r0, r3
 801b9bc:	f7f3 ffac 	bl	800f918 <lwip_htons>
 801b9c0:	4603      	mov	r3, r0
 801b9c2:	461a      	mov	r2, r3
 801b9c4:	69fb      	ldr	r3, [r7, #28]
 801b9c6:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801b9c8:	69fb      	ldr	r3, [r7, #28]
 801b9ca:	2200      	movs	r2, #0
 801b9cc:	719a      	strb	r2, [r3, #6]
 801b9ce:	2200      	movs	r2, #0
 801b9d0:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801b9d2:	4b2a      	ldr	r3, [pc, #168]	@ (801ba7c <ip4_output_if_src+0x154>)
 801b9d4:	881b      	ldrh	r3, [r3, #0]
 801b9d6:	4618      	mov	r0, r3
 801b9d8:	f7f3 ff9e 	bl	800f918 <lwip_htons>
 801b9dc:	4603      	mov	r3, r0
 801b9de:	461a      	mov	r2, r3
 801b9e0:	69fb      	ldr	r3, [r7, #28]
 801b9e2:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801b9e4:	4b25      	ldr	r3, [pc, #148]	@ (801ba7c <ip4_output_if_src+0x154>)
 801b9e6:	881b      	ldrh	r3, [r3, #0]
 801b9e8:	3301      	adds	r3, #1
 801b9ea:	b29a      	uxth	r2, r3
 801b9ec:	4b23      	ldr	r3, [pc, #140]	@ (801ba7c <ip4_output_if_src+0x154>)
 801b9ee:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801b9f0:	68bb      	ldr	r3, [r7, #8]
 801b9f2:	2b00      	cmp	r3, #0
 801b9f4:	d104      	bne.n	801ba00 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801b9f6:	4b22      	ldr	r3, [pc, #136]	@ (801ba80 <ip4_output_if_src+0x158>)
 801b9f8:	681a      	ldr	r2, [r3, #0]
 801b9fa:	69fb      	ldr	r3, [r7, #28]
 801b9fc:	60da      	str	r2, [r3, #12]
 801b9fe:	e003      	b.n	801ba08 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801ba00:	68bb      	ldr	r3, [r7, #8]
 801ba02:	681a      	ldr	r2, [r3, #0]
 801ba04:	69fb      	ldr	r3, [r7, #28]
 801ba06:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801ba08:	69fb      	ldr	r3, [r7, #28]
 801ba0a:	2200      	movs	r2, #0
 801ba0c:	729a      	strb	r2, [r3, #10]
 801ba0e:	2200      	movs	r2, #0
 801ba10:	72da      	strb	r2, [r3, #11]
 801ba12:	e00f      	b.n	801ba34 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801ba14:	68fb      	ldr	r3, [r7, #12]
 801ba16:	895b      	ldrh	r3, [r3, #10]
 801ba18:	2b13      	cmp	r3, #19
 801ba1a:	d802      	bhi.n	801ba22 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801ba1c:	f06f 0301 	mvn.w	r3, #1
 801ba20:	e020      	b.n	801ba64 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801ba22:	68fb      	ldr	r3, [r7, #12]
 801ba24:	685b      	ldr	r3, [r3, #4]
 801ba26:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801ba28:	69fb      	ldr	r3, [r7, #28]
 801ba2a:	691b      	ldr	r3, [r3, #16]
 801ba2c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801ba2e:	f107 0314 	add.w	r3, r7, #20
 801ba32:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801ba34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ba36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801ba38:	2b00      	cmp	r3, #0
 801ba3a:	d00c      	beq.n	801ba56 <ip4_output_if_src+0x12e>
 801ba3c:	68fb      	ldr	r3, [r7, #12]
 801ba3e:	891a      	ldrh	r2, [r3, #8]
 801ba40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ba42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801ba44:	429a      	cmp	r2, r3
 801ba46:	d906      	bls.n	801ba56 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801ba48:	687a      	ldr	r2, [r7, #4]
 801ba4a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801ba4c:	68f8      	ldr	r0, [r7, #12]
 801ba4e:	f000 fd53 	bl	801c4f8 <ip4_frag>
 801ba52:	4603      	mov	r3, r0
 801ba54:	e006      	b.n	801ba64 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801ba56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ba58:	695b      	ldr	r3, [r3, #20]
 801ba5a:	687a      	ldr	r2, [r7, #4]
 801ba5c:	68f9      	ldr	r1, [r7, #12]
 801ba5e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801ba60:	4798      	blx	r3
 801ba62:	4603      	mov	r3, r0
}
 801ba64:	4618      	mov	r0, r3
 801ba66:	3720      	adds	r7, #32
 801ba68:	46bd      	mov	sp, r7
 801ba6a:	bd80      	pop	{r7, pc}
 801ba6c:	08021e2c 	.word	0x08021e2c
 801ba70:	08021e60 	.word	0x08021e60
 801ba74:	08021e6c 	.word	0x08021e6c
 801ba78:	08021e94 	.word	0x08021e94
 801ba7c:	2000e596 	.word	0x2000e596
 801ba80:	08022314 	.word	0x08022314

0801ba84 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801ba84:	b480      	push	{r7}
 801ba86:	b085      	sub	sp, #20
 801ba88:	af00      	add	r7, sp, #0
 801ba8a:	6078      	str	r0, [r7, #4]
 801ba8c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801ba8e:	687b      	ldr	r3, [r7, #4]
 801ba90:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801ba92:	687b      	ldr	r3, [r7, #4]
 801ba94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801ba98:	d002      	beq.n	801baa0 <ip4_addr_isbroadcast_u32+0x1c>
 801ba9a:	687b      	ldr	r3, [r7, #4]
 801ba9c:	2b00      	cmp	r3, #0
 801ba9e:	d101      	bne.n	801baa4 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801baa0:	2301      	movs	r3, #1
 801baa2:	e02a      	b.n	801bafa <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801baa4:	683b      	ldr	r3, [r7, #0]
 801baa6:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801baaa:	f003 0302 	and.w	r3, r3, #2
 801baae:	2b00      	cmp	r3, #0
 801bab0:	d101      	bne.n	801bab6 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801bab2:	2300      	movs	r3, #0
 801bab4:	e021      	b.n	801bafa <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801bab6:	683b      	ldr	r3, [r7, #0]
 801bab8:	3304      	adds	r3, #4
 801baba:	681b      	ldr	r3, [r3, #0]
 801babc:	687a      	ldr	r2, [r7, #4]
 801babe:	429a      	cmp	r2, r3
 801bac0:	d101      	bne.n	801bac6 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801bac2:	2300      	movs	r3, #0
 801bac4:	e019      	b.n	801bafa <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801bac6:	68fa      	ldr	r2, [r7, #12]
 801bac8:	683b      	ldr	r3, [r7, #0]
 801baca:	3304      	adds	r3, #4
 801bacc:	681b      	ldr	r3, [r3, #0]
 801bace:	405a      	eors	r2, r3
 801bad0:	683b      	ldr	r3, [r7, #0]
 801bad2:	3308      	adds	r3, #8
 801bad4:	681b      	ldr	r3, [r3, #0]
 801bad6:	4013      	ands	r3, r2
 801bad8:	2b00      	cmp	r3, #0
 801bada:	d10d      	bne.n	801baf8 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801badc:	683b      	ldr	r3, [r7, #0]
 801bade:	3308      	adds	r3, #8
 801bae0:	681b      	ldr	r3, [r3, #0]
 801bae2:	43da      	mvns	r2, r3
 801bae4:	687b      	ldr	r3, [r7, #4]
 801bae6:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801bae8:	683b      	ldr	r3, [r7, #0]
 801baea:	3308      	adds	r3, #8
 801baec:	681b      	ldr	r3, [r3, #0]
 801baee:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801baf0:	429a      	cmp	r2, r3
 801baf2:	d101      	bne.n	801baf8 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801baf4:	2301      	movs	r3, #1
 801baf6:	e000      	b.n	801bafa <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801baf8:	2300      	movs	r3, #0
  }
}
 801bafa:	4618      	mov	r0, r3
 801bafc:	3714      	adds	r7, #20
 801bafe:	46bd      	mov	sp, r7
 801bb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bb04:	4770      	bx	lr
	...

0801bb08 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801bb08:	b580      	push	{r7, lr}
 801bb0a:	b084      	sub	sp, #16
 801bb0c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801bb0e:	2300      	movs	r3, #0
 801bb10:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801bb12:	4b12      	ldr	r3, [pc, #72]	@ (801bb5c <ip_reass_tmr+0x54>)
 801bb14:	681b      	ldr	r3, [r3, #0]
 801bb16:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801bb18:	e018      	b.n	801bb4c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801bb1a:	68fb      	ldr	r3, [r7, #12]
 801bb1c:	7fdb      	ldrb	r3, [r3, #31]
 801bb1e:	2b00      	cmp	r3, #0
 801bb20:	d00b      	beq.n	801bb3a <ip_reass_tmr+0x32>
      r->timer--;
 801bb22:	68fb      	ldr	r3, [r7, #12]
 801bb24:	7fdb      	ldrb	r3, [r3, #31]
 801bb26:	3b01      	subs	r3, #1
 801bb28:	b2da      	uxtb	r2, r3
 801bb2a:	68fb      	ldr	r3, [r7, #12]
 801bb2c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801bb2e:	68fb      	ldr	r3, [r7, #12]
 801bb30:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801bb32:	68fb      	ldr	r3, [r7, #12]
 801bb34:	681b      	ldr	r3, [r3, #0]
 801bb36:	60fb      	str	r3, [r7, #12]
 801bb38:	e008      	b.n	801bb4c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801bb3a:	68fb      	ldr	r3, [r7, #12]
 801bb3c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801bb3e:	68fb      	ldr	r3, [r7, #12]
 801bb40:	681b      	ldr	r3, [r3, #0]
 801bb42:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801bb44:	68b9      	ldr	r1, [r7, #8]
 801bb46:	6878      	ldr	r0, [r7, #4]
 801bb48:	f000 f80a 	bl	801bb60 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801bb4c:	68fb      	ldr	r3, [r7, #12]
 801bb4e:	2b00      	cmp	r3, #0
 801bb50:	d1e3      	bne.n	801bb1a <ip_reass_tmr+0x12>
    }
  }
}
 801bb52:	bf00      	nop
 801bb54:	bf00      	nop
 801bb56:	3710      	adds	r7, #16
 801bb58:	46bd      	mov	sp, r7
 801bb5a:	bd80      	pop	{r7, pc}
 801bb5c:	2000e598 	.word	0x2000e598

0801bb60 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801bb60:	b580      	push	{r7, lr}
 801bb62:	b088      	sub	sp, #32
 801bb64:	af00      	add	r7, sp, #0
 801bb66:	6078      	str	r0, [r7, #4]
 801bb68:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801bb6a:	2300      	movs	r3, #0
 801bb6c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801bb6e:	683a      	ldr	r2, [r7, #0]
 801bb70:	687b      	ldr	r3, [r7, #4]
 801bb72:	429a      	cmp	r2, r3
 801bb74:	d105      	bne.n	801bb82 <ip_reass_free_complete_datagram+0x22>
 801bb76:	4b45      	ldr	r3, [pc, #276]	@ (801bc8c <ip_reass_free_complete_datagram+0x12c>)
 801bb78:	22ab      	movs	r2, #171	@ 0xab
 801bb7a:	4945      	ldr	r1, [pc, #276]	@ (801bc90 <ip_reass_free_complete_datagram+0x130>)
 801bb7c:	4845      	ldr	r0, [pc, #276]	@ (801bc94 <ip_reass_free_complete_datagram+0x134>)
 801bb7e:	f001 fa77 	bl	801d070 <iprintf>
  if (prev != NULL) {
 801bb82:	683b      	ldr	r3, [r7, #0]
 801bb84:	2b00      	cmp	r3, #0
 801bb86:	d00a      	beq.n	801bb9e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801bb88:	683b      	ldr	r3, [r7, #0]
 801bb8a:	681b      	ldr	r3, [r3, #0]
 801bb8c:	687a      	ldr	r2, [r7, #4]
 801bb8e:	429a      	cmp	r2, r3
 801bb90:	d005      	beq.n	801bb9e <ip_reass_free_complete_datagram+0x3e>
 801bb92:	4b3e      	ldr	r3, [pc, #248]	@ (801bc8c <ip_reass_free_complete_datagram+0x12c>)
 801bb94:	22ad      	movs	r2, #173	@ 0xad
 801bb96:	4940      	ldr	r1, [pc, #256]	@ (801bc98 <ip_reass_free_complete_datagram+0x138>)
 801bb98:	483e      	ldr	r0, [pc, #248]	@ (801bc94 <ip_reass_free_complete_datagram+0x134>)
 801bb9a:	f001 fa69 	bl	801d070 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801bb9e:	687b      	ldr	r3, [r7, #4]
 801bba0:	685b      	ldr	r3, [r3, #4]
 801bba2:	685b      	ldr	r3, [r3, #4]
 801bba4:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801bba6:	697b      	ldr	r3, [r7, #20]
 801bba8:	889b      	ldrh	r3, [r3, #4]
 801bbaa:	b29b      	uxth	r3, r3
 801bbac:	2b00      	cmp	r3, #0
 801bbae:	d12a      	bne.n	801bc06 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801bbb0:	687b      	ldr	r3, [r7, #4]
 801bbb2:	685b      	ldr	r3, [r3, #4]
 801bbb4:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801bbb6:	697b      	ldr	r3, [r7, #20]
 801bbb8:	681a      	ldr	r2, [r3, #0]
 801bbba:	687b      	ldr	r3, [r7, #4]
 801bbbc:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801bbbe:	69bb      	ldr	r3, [r7, #24]
 801bbc0:	6858      	ldr	r0, [r3, #4]
 801bbc2:	687b      	ldr	r3, [r7, #4]
 801bbc4:	3308      	adds	r3, #8
 801bbc6:	2214      	movs	r2, #20
 801bbc8:	4619      	mov	r1, r3
 801bbca:	f001 fb37 	bl	801d23c <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801bbce:	2101      	movs	r1, #1
 801bbd0:	69b8      	ldr	r0, [r7, #24]
 801bbd2:	f7ff fc29 	bl	801b428 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801bbd6:	69b8      	ldr	r0, [r7, #24]
 801bbd8:	f7f5 fb90 	bl	80112fc <pbuf_clen>
 801bbdc:	4603      	mov	r3, r0
 801bbde:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801bbe0:	8bfa      	ldrh	r2, [r7, #30]
 801bbe2:	8a7b      	ldrh	r3, [r7, #18]
 801bbe4:	4413      	add	r3, r2
 801bbe6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801bbea:	db05      	blt.n	801bbf8 <ip_reass_free_complete_datagram+0x98>
 801bbec:	4b27      	ldr	r3, [pc, #156]	@ (801bc8c <ip_reass_free_complete_datagram+0x12c>)
 801bbee:	22bc      	movs	r2, #188	@ 0xbc
 801bbf0:	492a      	ldr	r1, [pc, #168]	@ (801bc9c <ip_reass_free_complete_datagram+0x13c>)
 801bbf2:	4828      	ldr	r0, [pc, #160]	@ (801bc94 <ip_reass_free_complete_datagram+0x134>)
 801bbf4:	f001 fa3c 	bl	801d070 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801bbf8:	8bfa      	ldrh	r2, [r7, #30]
 801bbfa:	8a7b      	ldrh	r3, [r7, #18]
 801bbfc:	4413      	add	r3, r2
 801bbfe:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801bc00:	69b8      	ldr	r0, [r7, #24]
 801bc02:	f7f5 faed 	bl	80111e0 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801bc06:	687b      	ldr	r3, [r7, #4]
 801bc08:	685b      	ldr	r3, [r3, #4]
 801bc0a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801bc0c:	e01f      	b.n	801bc4e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801bc0e:	69bb      	ldr	r3, [r7, #24]
 801bc10:	685b      	ldr	r3, [r3, #4]
 801bc12:	617b      	str	r3, [r7, #20]
    pcur = p;
 801bc14:	69bb      	ldr	r3, [r7, #24]
 801bc16:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801bc18:	697b      	ldr	r3, [r7, #20]
 801bc1a:	681b      	ldr	r3, [r3, #0]
 801bc1c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801bc1e:	68f8      	ldr	r0, [r7, #12]
 801bc20:	f7f5 fb6c 	bl	80112fc <pbuf_clen>
 801bc24:	4603      	mov	r3, r0
 801bc26:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801bc28:	8bfa      	ldrh	r2, [r7, #30]
 801bc2a:	8a7b      	ldrh	r3, [r7, #18]
 801bc2c:	4413      	add	r3, r2
 801bc2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801bc32:	db05      	blt.n	801bc40 <ip_reass_free_complete_datagram+0xe0>
 801bc34:	4b15      	ldr	r3, [pc, #84]	@ (801bc8c <ip_reass_free_complete_datagram+0x12c>)
 801bc36:	22cc      	movs	r2, #204	@ 0xcc
 801bc38:	4918      	ldr	r1, [pc, #96]	@ (801bc9c <ip_reass_free_complete_datagram+0x13c>)
 801bc3a:	4816      	ldr	r0, [pc, #88]	@ (801bc94 <ip_reass_free_complete_datagram+0x134>)
 801bc3c:	f001 fa18 	bl	801d070 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801bc40:	8bfa      	ldrh	r2, [r7, #30]
 801bc42:	8a7b      	ldrh	r3, [r7, #18]
 801bc44:	4413      	add	r3, r2
 801bc46:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801bc48:	68f8      	ldr	r0, [r7, #12]
 801bc4a:	f7f5 fac9 	bl	80111e0 <pbuf_free>
  while (p != NULL) {
 801bc4e:	69bb      	ldr	r3, [r7, #24]
 801bc50:	2b00      	cmp	r3, #0
 801bc52:	d1dc      	bne.n	801bc0e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801bc54:	6839      	ldr	r1, [r7, #0]
 801bc56:	6878      	ldr	r0, [r7, #4]
 801bc58:	f000 f8c2 	bl	801bde0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801bc5c:	4b10      	ldr	r3, [pc, #64]	@ (801bca0 <ip_reass_free_complete_datagram+0x140>)
 801bc5e:	881b      	ldrh	r3, [r3, #0]
 801bc60:	8bfa      	ldrh	r2, [r7, #30]
 801bc62:	429a      	cmp	r2, r3
 801bc64:	d905      	bls.n	801bc72 <ip_reass_free_complete_datagram+0x112>
 801bc66:	4b09      	ldr	r3, [pc, #36]	@ (801bc8c <ip_reass_free_complete_datagram+0x12c>)
 801bc68:	22d2      	movs	r2, #210	@ 0xd2
 801bc6a:	490e      	ldr	r1, [pc, #56]	@ (801bca4 <ip_reass_free_complete_datagram+0x144>)
 801bc6c:	4809      	ldr	r0, [pc, #36]	@ (801bc94 <ip_reass_free_complete_datagram+0x134>)
 801bc6e:	f001 f9ff 	bl	801d070 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801bc72:	4b0b      	ldr	r3, [pc, #44]	@ (801bca0 <ip_reass_free_complete_datagram+0x140>)
 801bc74:	881a      	ldrh	r2, [r3, #0]
 801bc76:	8bfb      	ldrh	r3, [r7, #30]
 801bc78:	1ad3      	subs	r3, r2, r3
 801bc7a:	b29a      	uxth	r2, r3
 801bc7c:	4b08      	ldr	r3, [pc, #32]	@ (801bca0 <ip_reass_free_complete_datagram+0x140>)
 801bc7e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801bc80:	8bfb      	ldrh	r3, [r7, #30]
}
 801bc82:	4618      	mov	r0, r3
 801bc84:	3720      	adds	r7, #32
 801bc86:	46bd      	mov	sp, r7
 801bc88:	bd80      	pop	{r7, pc}
 801bc8a:	bf00      	nop
 801bc8c:	08021ec4 	.word	0x08021ec4
 801bc90:	08021f00 	.word	0x08021f00
 801bc94:	08021f0c 	.word	0x08021f0c
 801bc98:	08021f34 	.word	0x08021f34
 801bc9c:	08021f48 	.word	0x08021f48
 801bca0:	2000e59c 	.word	0x2000e59c
 801bca4:	08021f68 	.word	0x08021f68

0801bca8 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801bca8:	b580      	push	{r7, lr}
 801bcaa:	b08a      	sub	sp, #40	@ 0x28
 801bcac:	af00      	add	r7, sp, #0
 801bcae:	6078      	str	r0, [r7, #4]
 801bcb0:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801bcb2:	2300      	movs	r3, #0
 801bcb4:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801bcb6:	2300      	movs	r3, #0
 801bcb8:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801bcba:	2300      	movs	r3, #0
 801bcbc:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801bcbe:	2300      	movs	r3, #0
 801bcc0:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801bcc2:	2300      	movs	r3, #0
 801bcc4:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801bcc6:	4b28      	ldr	r3, [pc, #160]	@ (801bd68 <ip_reass_remove_oldest_datagram+0xc0>)
 801bcc8:	681b      	ldr	r3, [r3, #0]
 801bcca:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801bccc:	e030      	b.n	801bd30 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801bcce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bcd0:	695a      	ldr	r2, [r3, #20]
 801bcd2:	687b      	ldr	r3, [r7, #4]
 801bcd4:	68db      	ldr	r3, [r3, #12]
 801bcd6:	429a      	cmp	r2, r3
 801bcd8:	d10c      	bne.n	801bcf4 <ip_reass_remove_oldest_datagram+0x4c>
 801bcda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bcdc:	699a      	ldr	r2, [r3, #24]
 801bcde:	687b      	ldr	r3, [r7, #4]
 801bce0:	691b      	ldr	r3, [r3, #16]
 801bce2:	429a      	cmp	r2, r3
 801bce4:	d106      	bne.n	801bcf4 <ip_reass_remove_oldest_datagram+0x4c>
 801bce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bce8:	899a      	ldrh	r2, [r3, #12]
 801bcea:	687b      	ldr	r3, [r7, #4]
 801bcec:	889b      	ldrh	r3, [r3, #4]
 801bcee:	b29b      	uxth	r3, r3
 801bcf0:	429a      	cmp	r2, r3
 801bcf2:	d014      	beq.n	801bd1e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801bcf4:	693b      	ldr	r3, [r7, #16]
 801bcf6:	3301      	adds	r3, #1
 801bcf8:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801bcfa:	6a3b      	ldr	r3, [r7, #32]
 801bcfc:	2b00      	cmp	r3, #0
 801bcfe:	d104      	bne.n	801bd0a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801bd00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd02:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801bd04:	69fb      	ldr	r3, [r7, #28]
 801bd06:	61bb      	str	r3, [r7, #24]
 801bd08:	e009      	b.n	801bd1e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801bd0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd0c:	7fda      	ldrb	r2, [r3, #31]
 801bd0e:	6a3b      	ldr	r3, [r7, #32]
 801bd10:	7fdb      	ldrb	r3, [r3, #31]
 801bd12:	429a      	cmp	r2, r3
 801bd14:	d803      	bhi.n	801bd1e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801bd16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd18:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801bd1a:	69fb      	ldr	r3, [r7, #28]
 801bd1c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801bd1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd20:	681b      	ldr	r3, [r3, #0]
 801bd22:	2b00      	cmp	r3, #0
 801bd24:	d001      	beq.n	801bd2a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801bd26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd28:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801bd2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd2c:	681b      	ldr	r3, [r3, #0]
 801bd2e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801bd30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd32:	2b00      	cmp	r3, #0
 801bd34:	d1cb      	bne.n	801bcce <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801bd36:	6a3b      	ldr	r3, [r7, #32]
 801bd38:	2b00      	cmp	r3, #0
 801bd3a:	d008      	beq.n	801bd4e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801bd3c:	69b9      	ldr	r1, [r7, #24]
 801bd3e:	6a38      	ldr	r0, [r7, #32]
 801bd40:	f7ff ff0e 	bl	801bb60 <ip_reass_free_complete_datagram>
 801bd44:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801bd46:	697a      	ldr	r2, [r7, #20]
 801bd48:	68fb      	ldr	r3, [r7, #12]
 801bd4a:	4413      	add	r3, r2
 801bd4c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801bd4e:	697a      	ldr	r2, [r7, #20]
 801bd50:	683b      	ldr	r3, [r7, #0]
 801bd52:	429a      	cmp	r2, r3
 801bd54:	da02      	bge.n	801bd5c <ip_reass_remove_oldest_datagram+0xb4>
 801bd56:	693b      	ldr	r3, [r7, #16]
 801bd58:	2b01      	cmp	r3, #1
 801bd5a:	dcac      	bgt.n	801bcb6 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801bd5c:	697b      	ldr	r3, [r7, #20]
}
 801bd5e:	4618      	mov	r0, r3
 801bd60:	3728      	adds	r7, #40	@ 0x28
 801bd62:	46bd      	mov	sp, r7
 801bd64:	bd80      	pop	{r7, pc}
 801bd66:	bf00      	nop
 801bd68:	2000e598 	.word	0x2000e598

0801bd6c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801bd6c:	b580      	push	{r7, lr}
 801bd6e:	b084      	sub	sp, #16
 801bd70:	af00      	add	r7, sp, #0
 801bd72:	6078      	str	r0, [r7, #4]
 801bd74:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801bd76:	2004      	movs	r0, #4
 801bd78:	f7f4 faa2 	bl	80102c0 <memp_malloc>
 801bd7c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801bd7e:	68fb      	ldr	r3, [r7, #12]
 801bd80:	2b00      	cmp	r3, #0
 801bd82:	d110      	bne.n	801bda6 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801bd84:	6839      	ldr	r1, [r7, #0]
 801bd86:	6878      	ldr	r0, [r7, #4]
 801bd88:	f7ff ff8e 	bl	801bca8 <ip_reass_remove_oldest_datagram>
 801bd8c:	4602      	mov	r2, r0
 801bd8e:	683b      	ldr	r3, [r7, #0]
 801bd90:	4293      	cmp	r3, r2
 801bd92:	dc03      	bgt.n	801bd9c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801bd94:	2004      	movs	r0, #4
 801bd96:	f7f4 fa93 	bl	80102c0 <memp_malloc>
 801bd9a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801bd9c:	68fb      	ldr	r3, [r7, #12]
 801bd9e:	2b00      	cmp	r3, #0
 801bda0:	d101      	bne.n	801bda6 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801bda2:	2300      	movs	r3, #0
 801bda4:	e016      	b.n	801bdd4 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801bda6:	2220      	movs	r2, #32
 801bda8:	2100      	movs	r1, #0
 801bdaa:	68f8      	ldr	r0, [r7, #12]
 801bdac:	f001 f99c 	bl	801d0e8 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801bdb0:	68fb      	ldr	r3, [r7, #12]
 801bdb2:	220f      	movs	r2, #15
 801bdb4:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801bdb6:	4b09      	ldr	r3, [pc, #36]	@ (801bddc <ip_reass_enqueue_new_datagram+0x70>)
 801bdb8:	681a      	ldr	r2, [r3, #0]
 801bdba:	68fb      	ldr	r3, [r7, #12]
 801bdbc:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801bdbe:	4a07      	ldr	r2, [pc, #28]	@ (801bddc <ip_reass_enqueue_new_datagram+0x70>)
 801bdc0:	68fb      	ldr	r3, [r7, #12]
 801bdc2:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801bdc4:	68fb      	ldr	r3, [r7, #12]
 801bdc6:	3308      	adds	r3, #8
 801bdc8:	2214      	movs	r2, #20
 801bdca:	6879      	ldr	r1, [r7, #4]
 801bdcc:	4618      	mov	r0, r3
 801bdce:	f001 fa35 	bl	801d23c <memcpy>
  return ipr;
 801bdd2:	68fb      	ldr	r3, [r7, #12]
}
 801bdd4:	4618      	mov	r0, r3
 801bdd6:	3710      	adds	r7, #16
 801bdd8:	46bd      	mov	sp, r7
 801bdda:	bd80      	pop	{r7, pc}
 801bddc:	2000e598 	.word	0x2000e598

0801bde0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801bde0:	b580      	push	{r7, lr}
 801bde2:	b082      	sub	sp, #8
 801bde4:	af00      	add	r7, sp, #0
 801bde6:	6078      	str	r0, [r7, #4]
 801bde8:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801bdea:	4b10      	ldr	r3, [pc, #64]	@ (801be2c <ip_reass_dequeue_datagram+0x4c>)
 801bdec:	681b      	ldr	r3, [r3, #0]
 801bdee:	687a      	ldr	r2, [r7, #4]
 801bdf0:	429a      	cmp	r2, r3
 801bdf2:	d104      	bne.n	801bdfe <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801bdf4:	687b      	ldr	r3, [r7, #4]
 801bdf6:	681b      	ldr	r3, [r3, #0]
 801bdf8:	4a0c      	ldr	r2, [pc, #48]	@ (801be2c <ip_reass_dequeue_datagram+0x4c>)
 801bdfa:	6013      	str	r3, [r2, #0]
 801bdfc:	e00d      	b.n	801be1a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801bdfe:	683b      	ldr	r3, [r7, #0]
 801be00:	2b00      	cmp	r3, #0
 801be02:	d106      	bne.n	801be12 <ip_reass_dequeue_datagram+0x32>
 801be04:	4b0a      	ldr	r3, [pc, #40]	@ (801be30 <ip_reass_dequeue_datagram+0x50>)
 801be06:	f240 1245 	movw	r2, #325	@ 0x145
 801be0a:	490a      	ldr	r1, [pc, #40]	@ (801be34 <ip_reass_dequeue_datagram+0x54>)
 801be0c:	480a      	ldr	r0, [pc, #40]	@ (801be38 <ip_reass_dequeue_datagram+0x58>)
 801be0e:	f001 f92f 	bl	801d070 <iprintf>
    prev->next = ipr->next;
 801be12:	687b      	ldr	r3, [r7, #4]
 801be14:	681a      	ldr	r2, [r3, #0]
 801be16:	683b      	ldr	r3, [r7, #0]
 801be18:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801be1a:	6879      	ldr	r1, [r7, #4]
 801be1c:	2004      	movs	r0, #4
 801be1e:	f7f4 fac5 	bl	80103ac <memp_free>
}
 801be22:	bf00      	nop
 801be24:	3708      	adds	r7, #8
 801be26:	46bd      	mov	sp, r7
 801be28:	bd80      	pop	{r7, pc}
 801be2a:	bf00      	nop
 801be2c:	2000e598 	.word	0x2000e598
 801be30:	08021ec4 	.word	0x08021ec4
 801be34:	08021f8c 	.word	0x08021f8c
 801be38:	08021f0c 	.word	0x08021f0c

0801be3c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801be3c:	b580      	push	{r7, lr}
 801be3e:	b08c      	sub	sp, #48	@ 0x30
 801be40:	af00      	add	r7, sp, #0
 801be42:	60f8      	str	r0, [r7, #12]
 801be44:	60b9      	str	r1, [r7, #8]
 801be46:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801be48:	2300      	movs	r3, #0
 801be4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801be4c:	2301      	movs	r3, #1
 801be4e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801be50:	68bb      	ldr	r3, [r7, #8]
 801be52:	685b      	ldr	r3, [r3, #4]
 801be54:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801be56:	69fb      	ldr	r3, [r7, #28]
 801be58:	885b      	ldrh	r3, [r3, #2]
 801be5a:	b29b      	uxth	r3, r3
 801be5c:	4618      	mov	r0, r3
 801be5e:	f7f3 fd5b 	bl	800f918 <lwip_htons>
 801be62:	4603      	mov	r3, r0
 801be64:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801be66:	69fb      	ldr	r3, [r7, #28]
 801be68:	781b      	ldrb	r3, [r3, #0]
 801be6a:	f003 030f 	and.w	r3, r3, #15
 801be6e:	b2db      	uxtb	r3, r3
 801be70:	009b      	lsls	r3, r3, #2
 801be72:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801be74:	7e7b      	ldrb	r3, [r7, #25]
 801be76:	b29b      	uxth	r3, r3
 801be78:	8b7a      	ldrh	r2, [r7, #26]
 801be7a:	429a      	cmp	r2, r3
 801be7c:	d202      	bcs.n	801be84 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801be7e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801be82:	e135      	b.n	801c0f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801be84:	7e7b      	ldrb	r3, [r7, #25]
 801be86:	b29b      	uxth	r3, r3
 801be88:	8b7a      	ldrh	r2, [r7, #26]
 801be8a:	1ad3      	subs	r3, r2, r3
 801be8c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801be8e:	69fb      	ldr	r3, [r7, #28]
 801be90:	88db      	ldrh	r3, [r3, #6]
 801be92:	b29b      	uxth	r3, r3
 801be94:	4618      	mov	r0, r3
 801be96:	f7f3 fd3f 	bl	800f918 <lwip_htons>
 801be9a:	4603      	mov	r3, r0
 801be9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bea0:	b29b      	uxth	r3, r3
 801bea2:	00db      	lsls	r3, r3, #3
 801bea4:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801bea6:	68bb      	ldr	r3, [r7, #8]
 801bea8:	685b      	ldr	r3, [r3, #4]
 801beaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801beac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801beae:	2200      	movs	r2, #0
 801beb0:	701a      	strb	r2, [r3, #0]
 801beb2:	2200      	movs	r2, #0
 801beb4:	705a      	strb	r2, [r3, #1]
 801beb6:	2200      	movs	r2, #0
 801beb8:	709a      	strb	r2, [r3, #2]
 801beba:	2200      	movs	r2, #0
 801bebc:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801bebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bec0:	8afa      	ldrh	r2, [r7, #22]
 801bec2:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801bec4:	8afa      	ldrh	r2, [r7, #22]
 801bec6:	8b7b      	ldrh	r3, [r7, #26]
 801bec8:	4413      	add	r3, r2
 801beca:	b29a      	uxth	r2, r3
 801becc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bece:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801bed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bed2:	88db      	ldrh	r3, [r3, #6]
 801bed4:	b29b      	uxth	r3, r3
 801bed6:	8afa      	ldrh	r2, [r7, #22]
 801bed8:	429a      	cmp	r2, r3
 801beda:	d902      	bls.n	801bee2 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801bedc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801bee0:	e106      	b.n	801c0f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801bee2:	68fb      	ldr	r3, [r7, #12]
 801bee4:	685b      	ldr	r3, [r3, #4]
 801bee6:	627b      	str	r3, [r7, #36]	@ 0x24
 801bee8:	e068      	b.n	801bfbc <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801beea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801beec:	685b      	ldr	r3, [r3, #4]
 801beee:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801bef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bef2:	889b      	ldrh	r3, [r3, #4]
 801bef4:	b29a      	uxth	r2, r3
 801bef6:	693b      	ldr	r3, [r7, #16]
 801bef8:	889b      	ldrh	r3, [r3, #4]
 801befa:	b29b      	uxth	r3, r3
 801befc:	429a      	cmp	r2, r3
 801befe:	d235      	bcs.n	801bf6c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801bf00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bf02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801bf04:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801bf06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bf08:	2b00      	cmp	r3, #0
 801bf0a:	d020      	beq.n	801bf4e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801bf0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bf0e:	889b      	ldrh	r3, [r3, #4]
 801bf10:	b29a      	uxth	r2, r3
 801bf12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bf14:	88db      	ldrh	r3, [r3, #6]
 801bf16:	b29b      	uxth	r3, r3
 801bf18:	429a      	cmp	r2, r3
 801bf1a:	d307      	bcc.n	801bf2c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801bf1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bf1e:	88db      	ldrh	r3, [r3, #6]
 801bf20:	b29a      	uxth	r2, r3
 801bf22:	693b      	ldr	r3, [r7, #16]
 801bf24:	889b      	ldrh	r3, [r3, #4]
 801bf26:	b29b      	uxth	r3, r3
 801bf28:	429a      	cmp	r2, r3
 801bf2a:	d902      	bls.n	801bf32 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801bf2c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801bf30:	e0de      	b.n	801c0f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801bf32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bf34:	68ba      	ldr	r2, [r7, #8]
 801bf36:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801bf38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bf3a:	88db      	ldrh	r3, [r3, #6]
 801bf3c:	b29a      	uxth	r2, r3
 801bf3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bf40:	889b      	ldrh	r3, [r3, #4]
 801bf42:	b29b      	uxth	r3, r3
 801bf44:	429a      	cmp	r2, r3
 801bf46:	d03d      	beq.n	801bfc4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801bf48:	2300      	movs	r3, #0
 801bf4a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801bf4c:	e03a      	b.n	801bfc4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801bf4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bf50:	88db      	ldrh	r3, [r3, #6]
 801bf52:	b29a      	uxth	r2, r3
 801bf54:	693b      	ldr	r3, [r7, #16]
 801bf56:	889b      	ldrh	r3, [r3, #4]
 801bf58:	b29b      	uxth	r3, r3
 801bf5a:	429a      	cmp	r2, r3
 801bf5c:	d902      	bls.n	801bf64 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801bf5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801bf62:	e0c5      	b.n	801c0f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801bf64:	68fb      	ldr	r3, [r7, #12]
 801bf66:	68ba      	ldr	r2, [r7, #8]
 801bf68:	605a      	str	r2, [r3, #4]
      break;
 801bf6a:	e02b      	b.n	801bfc4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801bf6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bf6e:	889b      	ldrh	r3, [r3, #4]
 801bf70:	b29a      	uxth	r2, r3
 801bf72:	693b      	ldr	r3, [r7, #16]
 801bf74:	889b      	ldrh	r3, [r3, #4]
 801bf76:	b29b      	uxth	r3, r3
 801bf78:	429a      	cmp	r2, r3
 801bf7a:	d102      	bne.n	801bf82 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801bf7c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801bf80:	e0b6      	b.n	801c0f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801bf82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bf84:	889b      	ldrh	r3, [r3, #4]
 801bf86:	b29a      	uxth	r2, r3
 801bf88:	693b      	ldr	r3, [r7, #16]
 801bf8a:	88db      	ldrh	r3, [r3, #6]
 801bf8c:	b29b      	uxth	r3, r3
 801bf8e:	429a      	cmp	r2, r3
 801bf90:	d202      	bcs.n	801bf98 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801bf92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801bf96:	e0ab      	b.n	801c0f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801bf98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bf9a:	2b00      	cmp	r3, #0
 801bf9c:	d009      	beq.n	801bfb2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801bf9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bfa0:	88db      	ldrh	r3, [r3, #6]
 801bfa2:	b29a      	uxth	r2, r3
 801bfa4:	693b      	ldr	r3, [r7, #16]
 801bfa6:	889b      	ldrh	r3, [r3, #4]
 801bfa8:	b29b      	uxth	r3, r3
 801bfaa:	429a      	cmp	r2, r3
 801bfac:	d001      	beq.n	801bfb2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801bfae:	2300      	movs	r3, #0
 801bfb0:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801bfb2:	693b      	ldr	r3, [r7, #16]
 801bfb4:	681b      	ldr	r3, [r3, #0]
 801bfb6:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801bfb8:	693b      	ldr	r3, [r7, #16]
 801bfba:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801bfbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bfbe:	2b00      	cmp	r3, #0
 801bfc0:	d193      	bne.n	801beea <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801bfc2:	e000      	b.n	801bfc6 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801bfc4:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801bfc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bfc8:	2b00      	cmp	r3, #0
 801bfca:	d12d      	bne.n	801c028 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801bfcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bfce:	2b00      	cmp	r3, #0
 801bfd0:	d01c      	beq.n	801c00c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801bfd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bfd4:	88db      	ldrh	r3, [r3, #6]
 801bfd6:	b29a      	uxth	r2, r3
 801bfd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bfda:	889b      	ldrh	r3, [r3, #4]
 801bfdc:	b29b      	uxth	r3, r3
 801bfde:	429a      	cmp	r2, r3
 801bfe0:	d906      	bls.n	801bff0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801bfe2:	4b45      	ldr	r3, [pc, #276]	@ (801c0f8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801bfe4:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801bfe8:	4944      	ldr	r1, [pc, #272]	@ (801c0fc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801bfea:	4845      	ldr	r0, [pc, #276]	@ (801c100 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801bfec:	f001 f840 	bl	801d070 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801bff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bff2:	68ba      	ldr	r2, [r7, #8]
 801bff4:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801bff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bff8:	88db      	ldrh	r3, [r3, #6]
 801bffa:	b29a      	uxth	r2, r3
 801bffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801bffe:	889b      	ldrh	r3, [r3, #4]
 801c000:	b29b      	uxth	r3, r3
 801c002:	429a      	cmp	r2, r3
 801c004:	d010      	beq.n	801c028 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801c006:	2300      	movs	r3, #0
 801c008:	623b      	str	r3, [r7, #32]
 801c00a:	e00d      	b.n	801c028 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801c00c:	68fb      	ldr	r3, [r7, #12]
 801c00e:	685b      	ldr	r3, [r3, #4]
 801c010:	2b00      	cmp	r3, #0
 801c012:	d006      	beq.n	801c022 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801c014:	4b38      	ldr	r3, [pc, #224]	@ (801c0f8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c016:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801c01a:	493a      	ldr	r1, [pc, #232]	@ (801c104 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801c01c:	4838      	ldr	r0, [pc, #224]	@ (801c100 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c01e:	f001 f827 	bl	801d070 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801c022:	68fb      	ldr	r3, [r7, #12]
 801c024:	68ba      	ldr	r2, [r7, #8]
 801c026:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801c028:	687b      	ldr	r3, [r7, #4]
 801c02a:	2b00      	cmp	r3, #0
 801c02c:	d105      	bne.n	801c03a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801c02e:	68fb      	ldr	r3, [r7, #12]
 801c030:	7f9b      	ldrb	r3, [r3, #30]
 801c032:	f003 0301 	and.w	r3, r3, #1
 801c036:	2b00      	cmp	r3, #0
 801c038:	d059      	beq.n	801c0ee <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801c03a:	6a3b      	ldr	r3, [r7, #32]
 801c03c:	2b00      	cmp	r3, #0
 801c03e:	d04f      	beq.n	801c0e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801c040:	68fb      	ldr	r3, [r7, #12]
 801c042:	685b      	ldr	r3, [r3, #4]
 801c044:	2b00      	cmp	r3, #0
 801c046:	d006      	beq.n	801c056 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801c048:	68fb      	ldr	r3, [r7, #12]
 801c04a:	685b      	ldr	r3, [r3, #4]
 801c04c:	685b      	ldr	r3, [r3, #4]
 801c04e:	889b      	ldrh	r3, [r3, #4]
 801c050:	b29b      	uxth	r3, r3
 801c052:	2b00      	cmp	r3, #0
 801c054:	d002      	beq.n	801c05c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801c056:	2300      	movs	r3, #0
 801c058:	623b      	str	r3, [r7, #32]
 801c05a:	e041      	b.n	801c0e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801c05c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c05e:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801c060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c062:	681b      	ldr	r3, [r3, #0]
 801c064:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801c066:	e012      	b.n	801c08e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801c068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c06a:	685b      	ldr	r3, [r3, #4]
 801c06c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801c06e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c070:	88db      	ldrh	r3, [r3, #6]
 801c072:	b29a      	uxth	r2, r3
 801c074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c076:	889b      	ldrh	r3, [r3, #4]
 801c078:	b29b      	uxth	r3, r3
 801c07a:	429a      	cmp	r2, r3
 801c07c:	d002      	beq.n	801c084 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801c07e:	2300      	movs	r3, #0
 801c080:	623b      	str	r3, [r7, #32]
            break;
 801c082:	e007      	b.n	801c094 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801c084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c086:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801c088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c08a:	681b      	ldr	r3, [r3, #0]
 801c08c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801c08e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c090:	2b00      	cmp	r3, #0
 801c092:	d1e9      	bne.n	801c068 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801c094:	6a3b      	ldr	r3, [r7, #32]
 801c096:	2b00      	cmp	r3, #0
 801c098:	d022      	beq.n	801c0e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801c09a:	68fb      	ldr	r3, [r7, #12]
 801c09c:	685b      	ldr	r3, [r3, #4]
 801c09e:	2b00      	cmp	r3, #0
 801c0a0:	d106      	bne.n	801c0b0 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801c0a2:	4b15      	ldr	r3, [pc, #84]	@ (801c0f8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c0a4:	f240 12df 	movw	r2, #479	@ 0x1df
 801c0a8:	4917      	ldr	r1, [pc, #92]	@ (801c108 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801c0aa:	4815      	ldr	r0, [pc, #84]	@ (801c100 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c0ac:	f000 ffe0 	bl	801d070 <iprintf>
          LWIP_ASSERT("sanity check",
 801c0b0:	68fb      	ldr	r3, [r7, #12]
 801c0b2:	685b      	ldr	r3, [r3, #4]
 801c0b4:	685b      	ldr	r3, [r3, #4]
 801c0b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c0b8:	429a      	cmp	r2, r3
 801c0ba:	d106      	bne.n	801c0ca <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801c0bc:	4b0e      	ldr	r3, [pc, #56]	@ (801c0f8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c0be:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801c0c2:	4911      	ldr	r1, [pc, #68]	@ (801c108 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801c0c4:	480e      	ldr	r0, [pc, #56]	@ (801c100 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c0c6:	f000 ffd3 	bl	801d070 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801c0ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c0cc:	681b      	ldr	r3, [r3, #0]
 801c0ce:	2b00      	cmp	r3, #0
 801c0d0:	d006      	beq.n	801c0e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801c0d2:	4b09      	ldr	r3, [pc, #36]	@ (801c0f8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c0d4:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801c0d8:	490c      	ldr	r1, [pc, #48]	@ (801c10c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801c0da:	4809      	ldr	r0, [pc, #36]	@ (801c100 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c0dc:	f000 ffc8 	bl	801d070 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801c0e0:	6a3b      	ldr	r3, [r7, #32]
 801c0e2:	2b00      	cmp	r3, #0
 801c0e4:	bf14      	ite	ne
 801c0e6:	2301      	movne	r3, #1
 801c0e8:	2300      	moveq	r3, #0
 801c0ea:	b2db      	uxtb	r3, r3
 801c0ec:	e000      	b.n	801c0f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801c0ee:	2300      	movs	r3, #0
}
 801c0f0:	4618      	mov	r0, r3
 801c0f2:	3730      	adds	r7, #48	@ 0x30
 801c0f4:	46bd      	mov	sp, r7
 801c0f6:	bd80      	pop	{r7, pc}
 801c0f8:	08021ec4 	.word	0x08021ec4
 801c0fc:	08021fa8 	.word	0x08021fa8
 801c100:	08021f0c 	.word	0x08021f0c
 801c104:	08021fc8 	.word	0x08021fc8
 801c108:	08022000 	.word	0x08022000
 801c10c:	08022010 	.word	0x08022010

0801c110 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801c110:	b580      	push	{r7, lr}
 801c112:	b08e      	sub	sp, #56	@ 0x38
 801c114:	af00      	add	r7, sp, #0
 801c116:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801c118:	687b      	ldr	r3, [r7, #4]
 801c11a:	685b      	ldr	r3, [r3, #4]
 801c11c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801c11e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c120:	781b      	ldrb	r3, [r3, #0]
 801c122:	f003 030f 	and.w	r3, r3, #15
 801c126:	b2db      	uxtb	r3, r3
 801c128:	009b      	lsls	r3, r3, #2
 801c12a:	b2db      	uxtb	r3, r3
 801c12c:	2b14      	cmp	r3, #20
 801c12e:	f040 8171 	bne.w	801c414 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801c132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c134:	88db      	ldrh	r3, [r3, #6]
 801c136:	b29b      	uxth	r3, r3
 801c138:	4618      	mov	r0, r3
 801c13a:	f7f3 fbed 	bl	800f918 <lwip_htons>
 801c13e:	4603      	mov	r3, r0
 801c140:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c144:	b29b      	uxth	r3, r3
 801c146:	00db      	lsls	r3, r3, #3
 801c148:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801c14a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c14c:	885b      	ldrh	r3, [r3, #2]
 801c14e:	b29b      	uxth	r3, r3
 801c150:	4618      	mov	r0, r3
 801c152:	f7f3 fbe1 	bl	800f918 <lwip_htons>
 801c156:	4603      	mov	r3, r0
 801c158:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801c15a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c15c:	781b      	ldrb	r3, [r3, #0]
 801c15e:	f003 030f 	and.w	r3, r3, #15
 801c162:	b2db      	uxtb	r3, r3
 801c164:	009b      	lsls	r3, r3, #2
 801c166:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801c16a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801c16e:	b29b      	uxth	r3, r3
 801c170:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801c172:	429a      	cmp	r2, r3
 801c174:	f0c0 8150 	bcc.w	801c418 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801c178:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801c17c:	b29b      	uxth	r3, r3
 801c17e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801c180:	1ad3      	subs	r3, r2, r3
 801c182:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801c184:	6878      	ldr	r0, [r7, #4]
 801c186:	f7f5 f8b9 	bl	80112fc <pbuf_clen>
 801c18a:	4603      	mov	r3, r0
 801c18c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801c18e:	4b8c      	ldr	r3, [pc, #560]	@ (801c3c0 <ip4_reass+0x2b0>)
 801c190:	881b      	ldrh	r3, [r3, #0]
 801c192:	461a      	mov	r2, r3
 801c194:	8c3b      	ldrh	r3, [r7, #32]
 801c196:	4413      	add	r3, r2
 801c198:	2b0a      	cmp	r3, #10
 801c19a:	dd10      	ble.n	801c1be <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801c19c:	8c3b      	ldrh	r3, [r7, #32]
 801c19e:	4619      	mov	r1, r3
 801c1a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801c1a2:	f7ff fd81 	bl	801bca8 <ip_reass_remove_oldest_datagram>
 801c1a6:	4603      	mov	r3, r0
 801c1a8:	2b00      	cmp	r3, #0
 801c1aa:	f000 8137 	beq.w	801c41c <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801c1ae:	4b84      	ldr	r3, [pc, #528]	@ (801c3c0 <ip4_reass+0x2b0>)
 801c1b0:	881b      	ldrh	r3, [r3, #0]
 801c1b2:	461a      	mov	r2, r3
 801c1b4:	8c3b      	ldrh	r3, [r7, #32]
 801c1b6:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801c1b8:	2b0a      	cmp	r3, #10
 801c1ba:	f300 812f 	bgt.w	801c41c <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801c1be:	4b81      	ldr	r3, [pc, #516]	@ (801c3c4 <ip4_reass+0x2b4>)
 801c1c0:	681b      	ldr	r3, [r3, #0]
 801c1c2:	633b      	str	r3, [r7, #48]	@ 0x30
 801c1c4:	e015      	b.n	801c1f2 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801c1c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c1c8:	695a      	ldr	r2, [r3, #20]
 801c1ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c1cc:	68db      	ldr	r3, [r3, #12]
 801c1ce:	429a      	cmp	r2, r3
 801c1d0:	d10c      	bne.n	801c1ec <ip4_reass+0xdc>
 801c1d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c1d4:	699a      	ldr	r2, [r3, #24]
 801c1d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c1d8:	691b      	ldr	r3, [r3, #16]
 801c1da:	429a      	cmp	r2, r3
 801c1dc:	d106      	bne.n	801c1ec <ip4_reass+0xdc>
 801c1de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c1e0:	899a      	ldrh	r2, [r3, #12]
 801c1e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c1e4:	889b      	ldrh	r3, [r3, #4]
 801c1e6:	b29b      	uxth	r3, r3
 801c1e8:	429a      	cmp	r2, r3
 801c1ea:	d006      	beq.n	801c1fa <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801c1ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c1ee:	681b      	ldr	r3, [r3, #0]
 801c1f0:	633b      	str	r3, [r7, #48]	@ 0x30
 801c1f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c1f4:	2b00      	cmp	r3, #0
 801c1f6:	d1e6      	bne.n	801c1c6 <ip4_reass+0xb6>
 801c1f8:	e000      	b.n	801c1fc <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801c1fa:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801c1fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c1fe:	2b00      	cmp	r3, #0
 801c200:	d109      	bne.n	801c216 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801c202:	8c3b      	ldrh	r3, [r7, #32]
 801c204:	4619      	mov	r1, r3
 801c206:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801c208:	f7ff fdb0 	bl	801bd6c <ip_reass_enqueue_new_datagram>
 801c20c:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801c20e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c210:	2b00      	cmp	r3, #0
 801c212:	d11c      	bne.n	801c24e <ip4_reass+0x13e>
      goto nullreturn;
 801c214:	e105      	b.n	801c422 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801c216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c218:	88db      	ldrh	r3, [r3, #6]
 801c21a:	b29b      	uxth	r3, r3
 801c21c:	4618      	mov	r0, r3
 801c21e:	f7f3 fb7b 	bl	800f918 <lwip_htons>
 801c222:	4603      	mov	r3, r0
 801c224:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c228:	2b00      	cmp	r3, #0
 801c22a:	d110      	bne.n	801c24e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801c22c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c22e:	89db      	ldrh	r3, [r3, #14]
 801c230:	4618      	mov	r0, r3
 801c232:	f7f3 fb71 	bl	800f918 <lwip_htons>
 801c236:	4603      	mov	r3, r0
 801c238:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801c23c:	2b00      	cmp	r3, #0
 801c23e:	d006      	beq.n	801c24e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801c240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c242:	3308      	adds	r3, #8
 801c244:	2214      	movs	r2, #20
 801c246:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801c248:	4618      	mov	r0, r3
 801c24a:	f000 fff7 	bl	801d23c <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801c24e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c250:	88db      	ldrh	r3, [r3, #6]
 801c252:	b29b      	uxth	r3, r3
 801c254:	f003 0320 	and.w	r3, r3, #32
 801c258:	2b00      	cmp	r3, #0
 801c25a:	bf0c      	ite	eq
 801c25c:	2301      	moveq	r3, #1
 801c25e:	2300      	movne	r3, #0
 801c260:	b2db      	uxtb	r3, r3
 801c262:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801c264:	69fb      	ldr	r3, [r7, #28]
 801c266:	2b00      	cmp	r3, #0
 801c268:	d00e      	beq.n	801c288 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801c26a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801c26c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c26e:	4413      	add	r3, r2
 801c270:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801c272:	8b7a      	ldrh	r2, [r7, #26]
 801c274:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801c276:	429a      	cmp	r2, r3
 801c278:	f0c0 80a0 	bcc.w	801c3bc <ip4_reass+0x2ac>
 801c27c:	8b7b      	ldrh	r3, [r7, #26]
 801c27e:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801c282:	4293      	cmp	r3, r2
 801c284:	f200 809a 	bhi.w	801c3bc <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801c288:	69fa      	ldr	r2, [r7, #28]
 801c28a:	6879      	ldr	r1, [r7, #4]
 801c28c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c28e:	f7ff fdd5 	bl	801be3c <ip_reass_chain_frag_into_datagram_and_validate>
 801c292:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801c294:	697b      	ldr	r3, [r7, #20]
 801c296:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801c29a:	f000 809b 	beq.w	801c3d4 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801c29e:	4b48      	ldr	r3, [pc, #288]	@ (801c3c0 <ip4_reass+0x2b0>)
 801c2a0:	881a      	ldrh	r2, [r3, #0]
 801c2a2:	8c3b      	ldrh	r3, [r7, #32]
 801c2a4:	4413      	add	r3, r2
 801c2a6:	b29a      	uxth	r2, r3
 801c2a8:	4b45      	ldr	r3, [pc, #276]	@ (801c3c0 <ip4_reass+0x2b0>)
 801c2aa:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801c2ac:	69fb      	ldr	r3, [r7, #28]
 801c2ae:	2b00      	cmp	r3, #0
 801c2b0:	d00d      	beq.n	801c2ce <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801c2b2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801c2b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c2b6:	4413      	add	r3, r2
 801c2b8:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801c2ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c2bc:	8a7a      	ldrh	r2, [r7, #18]
 801c2be:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801c2c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c2c2:	7f9b      	ldrb	r3, [r3, #30]
 801c2c4:	f043 0301 	orr.w	r3, r3, #1
 801c2c8:	b2da      	uxtb	r2, r3
 801c2ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c2cc:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801c2ce:	697b      	ldr	r3, [r7, #20]
 801c2d0:	2b01      	cmp	r3, #1
 801c2d2:	d171      	bne.n	801c3b8 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801c2d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c2d6:	8b9b      	ldrh	r3, [r3, #28]
 801c2d8:	3314      	adds	r3, #20
 801c2da:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801c2dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c2de:	685b      	ldr	r3, [r3, #4]
 801c2e0:	685b      	ldr	r3, [r3, #4]
 801c2e2:	681b      	ldr	r3, [r3, #0]
 801c2e4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801c2e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c2e8:	685b      	ldr	r3, [r3, #4]
 801c2ea:	685b      	ldr	r3, [r3, #4]
 801c2ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801c2ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c2f0:	3308      	adds	r3, #8
 801c2f2:	2214      	movs	r2, #20
 801c2f4:	4619      	mov	r1, r3
 801c2f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801c2f8:	f000 ffa0 	bl	801d23c <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801c2fc:	8a3b      	ldrh	r3, [r7, #16]
 801c2fe:	4618      	mov	r0, r3
 801c300:	f7f3 fb0a 	bl	800f918 <lwip_htons>
 801c304:	4603      	mov	r3, r0
 801c306:	461a      	mov	r2, r3
 801c308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c30a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801c30c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c30e:	2200      	movs	r2, #0
 801c310:	719a      	strb	r2, [r3, #6]
 801c312:	2200      	movs	r2, #0
 801c314:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801c316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c318:	2200      	movs	r2, #0
 801c31a:	729a      	strb	r2, [r3, #10]
 801c31c:	2200      	movs	r2, #0
 801c31e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801c320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c322:	685b      	ldr	r3, [r3, #4]
 801c324:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801c326:	e00d      	b.n	801c344 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801c328:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c32a:	685b      	ldr	r3, [r3, #4]
 801c32c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801c32e:	2114      	movs	r1, #20
 801c330:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801c332:	f7f4 fe9d 	bl	8011070 <pbuf_remove_header>
      pbuf_cat(p, r);
 801c336:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801c338:	6878      	ldr	r0, [r7, #4]
 801c33a:	f7f5 f81f 	bl	801137c <pbuf_cat>
      r = iprh->next_pbuf;
 801c33e:	68fb      	ldr	r3, [r7, #12]
 801c340:	681b      	ldr	r3, [r3, #0]
 801c342:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801c344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c346:	2b00      	cmp	r3, #0
 801c348:	d1ee      	bne.n	801c328 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801c34a:	4b1e      	ldr	r3, [pc, #120]	@ (801c3c4 <ip4_reass+0x2b4>)
 801c34c:	681b      	ldr	r3, [r3, #0]
 801c34e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c350:	429a      	cmp	r2, r3
 801c352:	d102      	bne.n	801c35a <ip4_reass+0x24a>
      ipr_prev = NULL;
 801c354:	2300      	movs	r3, #0
 801c356:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c358:	e010      	b.n	801c37c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801c35a:	4b1a      	ldr	r3, [pc, #104]	@ (801c3c4 <ip4_reass+0x2b4>)
 801c35c:	681b      	ldr	r3, [r3, #0]
 801c35e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c360:	e007      	b.n	801c372 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801c362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c364:	681b      	ldr	r3, [r3, #0]
 801c366:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c368:	429a      	cmp	r2, r3
 801c36a:	d006      	beq.n	801c37a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801c36c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c36e:	681b      	ldr	r3, [r3, #0]
 801c370:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c374:	2b00      	cmp	r3, #0
 801c376:	d1f4      	bne.n	801c362 <ip4_reass+0x252>
 801c378:	e000      	b.n	801c37c <ip4_reass+0x26c>
          break;
 801c37a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801c37c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801c37e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c380:	f7ff fd2e 	bl	801bde0 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801c384:	6878      	ldr	r0, [r7, #4]
 801c386:	f7f4 ffb9 	bl	80112fc <pbuf_clen>
 801c38a:	4603      	mov	r3, r0
 801c38c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801c38e:	4b0c      	ldr	r3, [pc, #48]	@ (801c3c0 <ip4_reass+0x2b0>)
 801c390:	881b      	ldrh	r3, [r3, #0]
 801c392:	8c3a      	ldrh	r2, [r7, #32]
 801c394:	429a      	cmp	r2, r3
 801c396:	d906      	bls.n	801c3a6 <ip4_reass+0x296>
 801c398:	4b0b      	ldr	r3, [pc, #44]	@ (801c3c8 <ip4_reass+0x2b8>)
 801c39a:	f240 229b 	movw	r2, #667	@ 0x29b
 801c39e:	490b      	ldr	r1, [pc, #44]	@ (801c3cc <ip4_reass+0x2bc>)
 801c3a0:	480b      	ldr	r0, [pc, #44]	@ (801c3d0 <ip4_reass+0x2c0>)
 801c3a2:	f000 fe65 	bl	801d070 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801c3a6:	4b06      	ldr	r3, [pc, #24]	@ (801c3c0 <ip4_reass+0x2b0>)
 801c3a8:	881a      	ldrh	r2, [r3, #0]
 801c3aa:	8c3b      	ldrh	r3, [r7, #32]
 801c3ac:	1ad3      	subs	r3, r2, r3
 801c3ae:	b29a      	uxth	r2, r3
 801c3b0:	4b03      	ldr	r3, [pc, #12]	@ (801c3c0 <ip4_reass+0x2b0>)
 801c3b2:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801c3b4:	687b      	ldr	r3, [r7, #4]
 801c3b6:	e038      	b.n	801c42a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801c3b8:	2300      	movs	r3, #0
 801c3ba:	e036      	b.n	801c42a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801c3bc:	bf00      	nop
 801c3be:	e00a      	b.n	801c3d6 <ip4_reass+0x2c6>
 801c3c0:	2000e59c 	.word	0x2000e59c
 801c3c4:	2000e598 	.word	0x2000e598
 801c3c8:	08021ec4 	.word	0x08021ec4
 801c3cc:	08022034 	.word	0x08022034
 801c3d0:	08021f0c 	.word	0x08021f0c
    goto nullreturn_ipr;
 801c3d4:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801c3d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c3d8:	2b00      	cmp	r3, #0
 801c3da:	d106      	bne.n	801c3ea <ip4_reass+0x2da>
 801c3dc:	4b15      	ldr	r3, [pc, #84]	@ (801c434 <ip4_reass+0x324>)
 801c3de:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801c3e2:	4915      	ldr	r1, [pc, #84]	@ (801c438 <ip4_reass+0x328>)
 801c3e4:	4815      	ldr	r0, [pc, #84]	@ (801c43c <ip4_reass+0x32c>)
 801c3e6:	f000 fe43 	bl	801d070 <iprintf>
  if (ipr->p == NULL) {
 801c3ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c3ec:	685b      	ldr	r3, [r3, #4]
 801c3ee:	2b00      	cmp	r3, #0
 801c3f0:	d116      	bne.n	801c420 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801c3f2:	4b13      	ldr	r3, [pc, #76]	@ (801c440 <ip4_reass+0x330>)
 801c3f4:	681b      	ldr	r3, [r3, #0]
 801c3f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c3f8:	429a      	cmp	r2, r3
 801c3fa:	d006      	beq.n	801c40a <ip4_reass+0x2fa>
 801c3fc:	4b0d      	ldr	r3, [pc, #52]	@ (801c434 <ip4_reass+0x324>)
 801c3fe:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801c402:	4910      	ldr	r1, [pc, #64]	@ (801c444 <ip4_reass+0x334>)
 801c404:	480d      	ldr	r0, [pc, #52]	@ (801c43c <ip4_reass+0x32c>)
 801c406:	f000 fe33 	bl	801d070 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801c40a:	2100      	movs	r1, #0
 801c40c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c40e:	f7ff fce7 	bl	801bde0 <ip_reass_dequeue_datagram>
 801c412:	e006      	b.n	801c422 <ip4_reass+0x312>
    goto nullreturn;
 801c414:	bf00      	nop
 801c416:	e004      	b.n	801c422 <ip4_reass+0x312>
    goto nullreturn;
 801c418:	bf00      	nop
 801c41a:	e002      	b.n	801c422 <ip4_reass+0x312>
      goto nullreturn;
 801c41c:	bf00      	nop
 801c41e:	e000      	b.n	801c422 <ip4_reass+0x312>
  }

nullreturn:
 801c420:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801c422:	6878      	ldr	r0, [r7, #4]
 801c424:	f7f4 fedc 	bl	80111e0 <pbuf_free>
  return NULL;
 801c428:	2300      	movs	r3, #0
}
 801c42a:	4618      	mov	r0, r3
 801c42c:	3738      	adds	r7, #56	@ 0x38
 801c42e:	46bd      	mov	sp, r7
 801c430:	bd80      	pop	{r7, pc}
 801c432:	bf00      	nop
 801c434:	08021ec4 	.word	0x08021ec4
 801c438:	08022050 	.word	0x08022050
 801c43c:	08021f0c 	.word	0x08021f0c
 801c440:	2000e598 	.word	0x2000e598
 801c444:	0802205c 	.word	0x0802205c

0801c448 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801c448:	b580      	push	{r7, lr}
 801c44a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801c44c:	2005      	movs	r0, #5
 801c44e:	f7f3 ff37 	bl	80102c0 <memp_malloc>
 801c452:	4603      	mov	r3, r0
}
 801c454:	4618      	mov	r0, r3
 801c456:	bd80      	pop	{r7, pc}

0801c458 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801c458:	b580      	push	{r7, lr}
 801c45a:	b082      	sub	sp, #8
 801c45c:	af00      	add	r7, sp, #0
 801c45e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801c460:	687b      	ldr	r3, [r7, #4]
 801c462:	2b00      	cmp	r3, #0
 801c464:	d106      	bne.n	801c474 <ip_frag_free_pbuf_custom_ref+0x1c>
 801c466:	4b07      	ldr	r3, [pc, #28]	@ (801c484 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801c468:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801c46c:	4906      	ldr	r1, [pc, #24]	@ (801c488 <ip_frag_free_pbuf_custom_ref+0x30>)
 801c46e:	4807      	ldr	r0, [pc, #28]	@ (801c48c <ip_frag_free_pbuf_custom_ref+0x34>)
 801c470:	f000 fdfe 	bl	801d070 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801c474:	6879      	ldr	r1, [r7, #4]
 801c476:	2005      	movs	r0, #5
 801c478:	f7f3 ff98 	bl	80103ac <memp_free>
}
 801c47c:	bf00      	nop
 801c47e:	3708      	adds	r7, #8
 801c480:	46bd      	mov	sp, r7
 801c482:	bd80      	pop	{r7, pc}
 801c484:	08021ec4 	.word	0x08021ec4
 801c488:	0802207c 	.word	0x0802207c
 801c48c:	08021f0c 	.word	0x08021f0c

0801c490 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801c490:	b580      	push	{r7, lr}
 801c492:	b084      	sub	sp, #16
 801c494:	af00      	add	r7, sp, #0
 801c496:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801c498:	687b      	ldr	r3, [r7, #4]
 801c49a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801c49c:	68fb      	ldr	r3, [r7, #12]
 801c49e:	2b00      	cmp	r3, #0
 801c4a0:	d106      	bne.n	801c4b0 <ipfrag_free_pbuf_custom+0x20>
 801c4a2:	4b11      	ldr	r3, [pc, #68]	@ (801c4e8 <ipfrag_free_pbuf_custom+0x58>)
 801c4a4:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801c4a8:	4910      	ldr	r1, [pc, #64]	@ (801c4ec <ipfrag_free_pbuf_custom+0x5c>)
 801c4aa:	4811      	ldr	r0, [pc, #68]	@ (801c4f0 <ipfrag_free_pbuf_custom+0x60>)
 801c4ac:	f000 fde0 	bl	801d070 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801c4b0:	68fa      	ldr	r2, [r7, #12]
 801c4b2:	687b      	ldr	r3, [r7, #4]
 801c4b4:	429a      	cmp	r2, r3
 801c4b6:	d006      	beq.n	801c4c6 <ipfrag_free_pbuf_custom+0x36>
 801c4b8:	4b0b      	ldr	r3, [pc, #44]	@ (801c4e8 <ipfrag_free_pbuf_custom+0x58>)
 801c4ba:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801c4be:	490d      	ldr	r1, [pc, #52]	@ (801c4f4 <ipfrag_free_pbuf_custom+0x64>)
 801c4c0:	480b      	ldr	r0, [pc, #44]	@ (801c4f0 <ipfrag_free_pbuf_custom+0x60>)
 801c4c2:	f000 fdd5 	bl	801d070 <iprintf>
  if (pcr->original != NULL) {
 801c4c6:	68fb      	ldr	r3, [r7, #12]
 801c4c8:	695b      	ldr	r3, [r3, #20]
 801c4ca:	2b00      	cmp	r3, #0
 801c4cc:	d004      	beq.n	801c4d8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801c4ce:	68fb      	ldr	r3, [r7, #12]
 801c4d0:	695b      	ldr	r3, [r3, #20]
 801c4d2:	4618      	mov	r0, r3
 801c4d4:	f7f4 fe84 	bl	80111e0 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801c4d8:	68f8      	ldr	r0, [r7, #12]
 801c4da:	f7ff ffbd 	bl	801c458 <ip_frag_free_pbuf_custom_ref>
}
 801c4de:	bf00      	nop
 801c4e0:	3710      	adds	r7, #16
 801c4e2:	46bd      	mov	sp, r7
 801c4e4:	bd80      	pop	{r7, pc}
 801c4e6:	bf00      	nop
 801c4e8:	08021ec4 	.word	0x08021ec4
 801c4ec:	08022088 	.word	0x08022088
 801c4f0:	08021f0c 	.word	0x08021f0c
 801c4f4:	08022094 	.word	0x08022094

0801c4f8 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801c4f8:	b580      	push	{r7, lr}
 801c4fa:	b094      	sub	sp, #80	@ 0x50
 801c4fc:	af02      	add	r7, sp, #8
 801c4fe:	60f8      	str	r0, [r7, #12]
 801c500:	60b9      	str	r1, [r7, #8]
 801c502:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801c504:	2300      	movs	r3, #0
 801c506:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801c50a:	68bb      	ldr	r3, [r7, #8]
 801c50c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801c50e:	3b14      	subs	r3, #20
 801c510:	2b00      	cmp	r3, #0
 801c512:	da00      	bge.n	801c516 <ip4_frag+0x1e>
 801c514:	3307      	adds	r3, #7
 801c516:	10db      	asrs	r3, r3, #3
 801c518:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801c51a:	2314      	movs	r3, #20
 801c51c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801c51e:	68fb      	ldr	r3, [r7, #12]
 801c520:	685b      	ldr	r3, [r3, #4]
 801c522:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801c524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c526:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801c528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c52a:	781b      	ldrb	r3, [r3, #0]
 801c52c:	f003 030f 	and.w	r3, r3, #15
 801c530:	b2db      	uxtb	r3, r3
 801c532:	009b      	lsls	r3, r3, #2
 801c534:	b2db      	uxtb	r3, r3
 801c536:	2b14      	cmp	r3, #20
 801c538:	d002      	beq.n	801c540 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801c53a:	f06f 0305 	mvn.w	r3, #5
 801c53e:	e110      	b.n	801c762 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801c540:	68fb      	ldr	r3, [r7, #12]
 801c542:	895b      	ldrh	r3, [r3, #10]
 801c544:	2b13      	cmp	r3, #19
 801c546:	d809      	bhi.n	801c55c <ip4_frag+0x64>
 801c548:	4b88      	ldr	r3, [pc, #544]	@ (801c76c <ip4_frag+0x274>)
 801c54a:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801c54e:	4988      	ldr	r1, [pc, #544]	@ (801c770 <ip4_frag+0x278>)
 801c550:	4888      	ldr	r0, [pc, #544]	@ (801c774 <ip4_frag+0x27c>)
 801c552:	f000 fd8d 	bl	801d070 <iprintf>
 801c556:	f06f 0305 	mvn.w	r3, #5
 801c55a:	e102      	b.n	801c762 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801c55c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c55e:	88db      	ldrh	r3, [r3, #6]
 801c560:	b29b      	uxth	r3, r3
 801c562:	4618      	mov	r0, r3
 801c564:	f7f3 f9d8 	bl	800f918 <lwip_htons>
 801c568:	4603      	mov	r3, r0
 801c56a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801c56c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c56e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c572:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801c576:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c578:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801c57c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801c57e:	68fb      	ldr	r3, [r7, #12]
 801c580:	891b      	ldrh	r3, [r3, #8]
 801c582:	3b14      	subs	r3, #20
 801c584:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801c588:	e0e1      	b.n	801c74e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801c58a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801c58c:	00db      	lsls	r3, r3, #3
 801c58e:	b29b      	uxth	r3, r3
 801c590:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801c594:	4293      	cmp	r3, r2
 801c596:	bf28      	it	cs
 801c598:	4613      	movcs	r3, r2
 801c59a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801c59c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c5a0:	2114      	movs	r1, #20
 801c5a2:	200e      	movs	r0, #14
 801c5a4:	f7f4 fb06 	bl	8010bb4 <pbuf_alloc>
 801c5a8:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801c5aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5ac:	2b00      	cmp	r3, #0
 801c5ae:	f000 80d5 	beq.w	801c75c <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801c5b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5b4:	895b      	ldrh	r3, [r3, #10]
 801c5b6:	2b13      	cmp	r3, #19
 801c5b8:	d806      	bhi.n	801c5c8 <ip4_frag+0xd0>
 801c5ba:	4b6c      	ldr	r3, [pc, #432]	@ (801c76c <ip4_frag+0x274>)
 801c5bc:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801c5c0:	496d      	ldr	r1, [pc, #436]	@ (801c778 <ip4_frag+0x280>)
 801c5c2:	486c      	ldr	r0, [pc, #432]	@ (801c774 <ip4_frag+0x27c>)
 801c5c4:	f000 fd54 	bl	801d070 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801c5c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5ca:	685b      	ldr	r3, [r3, #4]
 801c5cc:	2214      	movs	r2, #20
 801c5ce:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801c5d0:	4618      	mov	r0, r3
 801c5d2:	f000 fe33 	bl	801d23c <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801c5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5d8:	685b      	ldr	r3, [r3, #4]
 801c5da:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801c5dc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801c5de:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801c5e2:	e064      	b.n	801c6ae <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801c5e4:	68fb      	ldr	r3, [r7, #12]
 801c5e6:	895a      	ldrh	r2, [r3, #10]
 801c5e8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801c5ea:	1ad3      	subs	r3, r2, r3
 801c5ec:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801c5ee:	68fb      	ldr	r3, [r7, #12]
 801c5f0:	895b      	ldrh	r3, [r3, #10]
 801c5f2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801c5f4:	429a      	cmp	r2, r3
 801c5f6:	d906      	bls.n	801c606 <ip4_frag+0x10e>
 801c5f8:	4b5c      	ldr	r3, [pc, #368]	@ (801c76c <ip4_frag+0x274>)
 801c5fa:	f240 322d 	movw	r2, #813	@ 0x32d
 801c5fe:	495f      	ldr	r1, [pc, #380]	@ (801c77c <ip4_frag+0x284>)
 801c600:	485c      	ldr	r0, [pc, #368]	@ (801c774 <ip4_frag+0x27c>)
 801c602:	f000 fd35 	bl	801d070 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801c606:	8bfa      	ldrh	r2, [r7, #30]
 801c608:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801c60c:	4293      	cmp	r3, r2
 801c60e:	bf28      	it	cs
 801c610:	4613      	movcs	r3, r2
 801c612:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801c616:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801c61a:	2b00      	cmp	r3, #0
 801c61c:	d105      	bne.n	801c62a <ip4_frag+0x132>
        poff = 0;
 801c61e:	2300      	movs	r3, #0
 801c620:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801c622:	68fb      	ldr	r3, [r7, #12]
 801c624:	681b      	ldr	r3, [r3, #0]
 801c626:	60fb      	str	r3, [r7, #12]
        continue;
 801c628:	e041      	b.n	801c6ae <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801c62a:	f7ff ff0d 	bl	801c448 <ip_frag_alloc_pbuf_custom_ref>
 801c62e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801c630:	69bb      	ldr	r3, [r7, #24]
 801c632:	2b00      	cmp	r3, #0
 801c634:	d103      	bne.n	801c63e <ip4_frag+0x146>
        pbuf_free(rambuf);
 801c636:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c638:	f7f4 fdd2 	bl	80111e0 <pbuf_free>
        goto memerr;
 801c63c:	e08f      	b.n	801c75e <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801c63e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801c640:	68fb      	ldr	r3, [r7, #12]
 801c642:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801c644:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801c646:	4413      	add	r3, r2
 801c648:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801c64c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801c650:	9201      	str	r2, [sp, #4]
 801c652:	9300      	str	r3, [sp, #0]
 801c654:	4603      	mov	r3, r0
 801c656:	2241      	movs	r2, #65	@ 0x41
 801c658:	2000      	movs	r0, #0
 801c65a:	f7f4 fbd5 	bl	8010e08 <pbuf_alloced_custom>
 801c65e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801c660:	697b      	ldr	r3, [r7, #20]
 801c662:	2b00      	cmp	r3, #0
 801c664:	d106      	bne.n	801c674 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801c666:	69b8      	ldr	r0, [r7, #24]
 801c668:	f7ff fef6 	bl	801c458 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801c66c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c66e:	f7f4 fdb7 	bl	80111e0 <pbuf_free>
        goto memerr;
 801c672:	e074      	b.n	801c75e <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801c674:	68f8      	ldr	r0, [r7, #12]
 801c676:	f7f4 fe59 	bl	801132c <pbuf_ref>
      pcr->original = p;
 801c67a:	69bb      	ldr	r3, [r7, #24]
 801c67c:	68fa      	ldr	r2, [r7, #12]
 801c67e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801c680:	69bb      	ldr	r3, [r7, #24]
 801c682:	4a3f      	ldr	r2, [pc, #252]	@ (801c780 <ip4_frag+0x288>)
 801c684:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801c686:	6979      	ldr	r1, [r7, #20]
 801c688:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c68a:	f7f4 fe77 	bl	801137c <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801c68e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801c692:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801c696:	1ad3      	subs	r3, r2, r3
 801c698:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801c69c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801c6a0:	2b00      	cmp	r3, #0
 801c6a2:	d004      	beq.n	801c6ae <ip4_frag+0x1b6>
        poff = 0;
 801c6a4:	2300      	movs	r3, #0
 801c6a6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801c6a8:	68fb      	ldr	r3, [r7, #12]
 801c6aa:	681b      	ldr	r3, [r3, #0]
 801c6ac:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801c6ae:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801c6b2:	2b00      	cmp	r3, #0
 801c6b4:	d196      	bne.n	801c5e4 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801c6b6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801c6b8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801c6bc:	4413      	add	r3, r2
 801c6be:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801c6c0:	68bb      	ldr	r3, [r7, #8]
 801c6c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801c6c4:	f1a3 0213 	sub.w	r2, r3, #19
 801c6c8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801c6cc:	429a      	cmp	r2, r3
 801c6ce:	bfcc      	ite	gt
 801c6d0:	2301      	movgt	r3, #1
 801c6d2:	2300      	movle	r3, #0
 801c6d4:	b2db      	uxtb	r3, r3
 801c6d6:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801c6d8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801c6dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c6e0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801c6e2:	6a3b      	ldr	r3, [r7, #32]
 801c6e4:	2b00      	cmp	r3, #0
 801c6e6:	d002      	beq.n	801c6ee <ip4_frag+0x1f6>
 801c6e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6ea:	2b00      	cmp	r3, #0
 801c6ec:	d003      	beq.n	801c6f6 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801c6ee:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c6f0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801c6f4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801c6f6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801c6f8:	4618      	mov	r0, r3
 801c6fa:	f7f3 f90d 	bl	800f918 <lwip_htons>
 801c6fe:	4603      	mov	r3, r0
 801c700:	461a      	mov	r2, r3
 801c702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c704:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801c706:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801c708:	3314      	adds	r3, #20
 801c70a:	b29b      	uxth	r3, r3
 801c70c:	4618      	mov	r0, r3
 801c70e:	f7f3 f903 	bl	800f918 <lwip_htons>
 801c712:	4603      	mov	r3, r0
 801c714:	461a      	mov	r2, r3
 801c716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c718:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801c71a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c71c:	2200      	movs	r2, #0
 801c71e:	729a      	strb	r2, [r3, #10]
 801c720:	2200      	movs	r2, #0
 801c722:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801c724:	68bb      	ldr	r3, [r7, #8]
 801c726:	695b      	ldr	r3, [r3, #20]
 801c728:	687a      	ldr	r2, [r7, #4]
 801c72a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801c72c:	68b8      	ldr	r0, [r7, #8]
 801c72e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801c730:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c732:	f7f4 fd55 	bl	80111e0 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801c736:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801c73a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801c73c:	1ad3      	subs	r3, r2, r3
 801c73e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801c742:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801c746:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801c748:	4413      	add	r3, r2
 801c74a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801c74e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801c752:	2b00      	cmp	r3, #0
 801c754:	f47f af19 	bne.w	801c58a <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801c758:	2300      	movs	r3, #0
 801c75a:	e002      	b.n	801c762 <ip4_frag+0x26a>
      goto memerr;
 801c75c:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801c75e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 801c762:	4618      	mov	r0, r3
 801c764:	3748      	adds	r7, #72	@ 0x48
 801c766:	46bd      	mov	sp, r7
 801c768:	bd80      	pop	{r7, pc}
 801c76a:	bf00      	nop
 801c76c:	08021ec4 	.word	0x08021ec4
 801c770:	080220a0 	.word	0x080220a0
 801c774:	08021f0c 	.word	0x08021f0c
 801c778:	080220bc 	.word	0x080220bc
 801c77c:	080220dc 	.word	0x080220dc
 801c780:	0801c491 	.word	0x0801c491

0801c784 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801c784:	b580      	push	{r7, lr}
 801c786:	b086      	sub	sp, #24
 801c788:	af00      	add	r7, sp, #0
 801c78a:	6078      	str	r0, [r7, #4]
 801c78c:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801c78e:	230e      	movs	r3, #14
 801c790:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801c792:	687b      	ldr	r3, [r7, #4]
 801c794:	895b      	ldrh	r3, [r3, #10]
 801c796:	2b0e      	cmp	r3, #14
 801c798:	d96e      	bls.n	801c878 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801c79a:	687b      	ldr	r3, [r7, #4]
 801c79c:	7bdb      	ldrb	r3, [r3, #15]
 801c79e:	2b00      	cmp	r3, #0
 801c7a0:	d106      	bne.n	801c7b0 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801c7a2:	683b      	ldr	r3, [r7, #0]
 801c7a4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 801c7a8:	3301      	adds	r3, #1
 801c7aa:	b2da      	uxtb	r2, r3
 801c7ac:	687b      	ldr	r3, [r7, #4]
 801c7ae:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801c7b0:	687b      	ldr	r3, [r7, #4]
 801c7b2:	685b      	ldr	r3, [r3, #4]
 801c7b4:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801c7b6:	693b      	ldr	r3, [r7, #16]
 801c7b8:	7b1a      	ldrb	r2, [r3, #12]
 801c7ba:	7b5b      	ldrb	r3, [r3, #13]
 801c7bc:	021b      	lsls	r3, r3, #8
 801c7be:	4313      	orrs	r3, r2
 801c7c0:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801c7c2:	693b      	ldr	r3, [r7, #16]
 801c7c4:	781b      	ldrb	r3, [r3, #0]
 801c7c6:	f003 0301 	and.w	r3, r3, #1
 801c7ca:	2b00      	cmp	r3, #0
 801c7cc:	d023      	beq.n	801c816 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801c7ce:	693b      	ldr	r3, [r7, #16]
 801c7d0:	781b      	ldrb	r3, [r3, #0]
 801c7d2:	2b01      	cmp	r3, #1
 801c7d4:	d10f      	bne.n	801c7f6 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801c7d6:	693b      	ldr	r3, [r7, #16]
 801c7d8:	785b      	ldrb	r3, [r3, #1]
 801c7da:	2b00      	cmp	r3, #0
 801c7dc:	d11b      	bne.n	801c816 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801c7de:	693b      	ldr	r3, [r7, #16]
 801c7e0:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801c7e2:	2b5e      	cmp	r3, #94	@ 0x5e
 801c7e4:	d117      	bne.n	801c816 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801c7e6:	687b      	ldr	r3, [r7, #4]
 801c7e8:	7b5b      	ldrb	r3, [r3, #13]
 801c7ea:	f043 0310 	orr.w	r3, r3, #16
 801c7ee:	b2da      	uxtb	r2, r3
 801c7f0:	687b      	ldr	r3, [r7, #4]
 801c7f2:	735a      	strb	r2, [r3, #13]
 801c7f4:	e00f      	b.n	801c816 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801c7f6:	693b      	ldr	r3, [r7, #16]
 801c7f8:	2206      	movs	r2, #6
 801c7fa:	4928      	ldr	r1, [pc, #160]	@ (801c89c <ethernet_input+0x118>)
 801c7fc:	4618      	mov	r0, r3
 801c7fe:	f000 fc49 	bl	801d094 <memcmp>
 801c802:	4603      	mov	r3, r0
 801c804:	2b00      	cmp	r3, #0
 801c806:	d106      	bne.n	801c816 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801c808:	687b      	ldr	r3, [r7, #4]
 801c80a:	7b5b      	ldrb	r3, [r3, #13]
 801c80c:	f043 0308 	orr.w	r3, r3, #8
 801c810:	b2da      	uxtb	r2, r3
 801c812:	687b      	ldr	r3, [r7, #4]
 801c814:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801c816:	89fb      	ldrh	r3, [r7, #14]
 801c818:	2b08      	cmp	r3, #8
 801c81a:	d003      	beq.n	801c824 <ethernet_input+0xa0>
 801c81c:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801c820:	d014      	beq.n	801c84c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801c822:	e032      	b.n	801c88a <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801c824:	683b      	ldr	r3, [r7, #0]
 801c826:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801c82a:	f003 0308 	and.w	r3, r3, #8
 801c82e:	2b00      	cmp	r3, #0
 801c830:	d024      	beq.n	801c87c <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801c832:	8afb      	ldrh	r3, [r7, #22]
 801c834:	4619      	mov	r1, r3
 801c836:	6878      	ldr	r0, [r7, #4]
 801c838:	f7f4 fc1a 	bl	8011070 <pbuf_remove_header>
 801c83c:	4603      	mov	r3, r0
 801c83e:	2b00      	cmp	r3, #0
 801c840:	d11e      	bne.n	801c880 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801c842:	6839      	ldr	r1, [r7, #0]
 801c844:	6878      	ldr	r0, [r7, #4]
 801c846:	f7fe ff03 	bl	801b650 <ip4_input>
      break;
 801c84a:	e013      	b.n	801c874 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801c84c:	683b      	ldr	r3, [r7, #0]
 801c84e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801c852:	f003 0308 	and.w	r3, r3, #8
 801c856:	2b00      	cmp	r3, #0
 801c858:	d014      	beq.n	801c884 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801c85a:	8afb      	ldrh	r3, [r7, #22]
 801c85c:	4619      	mov	r1, r3
 801c85e:	6878      	ldr	r0, [r7, #4]
 801c860:	f7f4 fc06 	bl	8011070 <pbuf_remove_header>
 801c864:	4603      	mov	r3, r0
 801c866:	2b00      	cmp	r3, #0
 801c868:	d10e      	bne.n	801c888 <ethernet_input+0x104>
        etharp_input(p, netif);
 801c86a:	6839      	ldr	r1, [r7, #0]
 801c86c:	6878      	ldr	r0, [r7, #4]
 801c86e:	f7fe f89f 	bl	801a9b0 <etharp_input>
      break;
 801c872:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801c874:	2300      	movs	r3, #0
 801c876:	e00c      	b.n	801c892 <ethernet_input+0x10e>
    goto free_and_return;
 801c878:	bf00      	nop
 801c87a:	e006      	b.n	801c88a <ethernet_input+0x106>
        goto free_and_return;
 801c87c:	bf00      	nop
 801c87e:	e004      	b.n	801c88a <ethernet_input+0x106>
        goto free_and_return;
 801c880:	bf00      	nop
 801c882:	e002      	b.n	801c88a <ethernet_input+0x106>
        goto free_and_return;
 801c884:	bf00      	nop
 801c886:	e000      	b.n	801c88a <ethernet_input+0x106>
        goto free_and_return;
 801c888:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801c88a:	6878      	ldr	r0, [r7, #4]
 801c88c:	f7f4 fca8 	bl	80111e0 <pbuf_free>
  return ERR_OK;
 801c890:	2300      	movs	r3, #0
}
 801c892:	4618      	mov	r0, r3
 801c894:	3718      	adds	r7, #24
 801c896:	46bd      	mov	sp, r7
 801c898:	bd80      	pop	{r7, pc}
 801c89a:	bf00      	nop
 801c89c:	0802231c 	.word	0x0802231c

0801c8a0 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801c8a0:	b580      	push	{r7, lr}
 801c8a2:	b086      	sub	sp, #24
 801c8a4:	af00      	add	r7, sp, #0
 801c8a6:	60f8      	str	r0, [r7, #12]
 801c8a8:	60b9      	str	r1, [r7, #8]
 801c8aa:	607a      	str	r2, [r7, #4]
 801c8ac:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801c8ae:	8c3b      	ldrh	r3, [r7, #32]
 801c8b0:	4618      	mov	r0, r3
 801c8b2:	f7f3 f831 	bl	800f918 <lwip_htons>
 801c8b6:	4603      	mov	r3, r0
 801c8b8:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801c8ba:	210e      	movs	r1, #14
 801c8bc:	68b8      	ldr	r0, [r7, #8]
 801c8be:	f7f4 fbc7 	bl	8011050 <pbuf_add_header>
 801c8c2:	4603      	mov	r3, r0
 801c8c4:	2b00      	cmp	r3, #0
 801c8c6:	d125      	bne.n	801c914 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801c8c8:	68bb      	ldr	r3, [r7, #8]
 801c8ca:	685b      	ldr	r3, [r3, #4]
 801c8cc:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801c8ce:	693b      	ldr	r3, [r7, #16]
 801c8d0:	8afa      	ldrh	r2, [r7, #22]
 801c8d2:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801c8d4:	693b      	ldr	r3, [r7, #16]
 801c8d6:	2206      	movs	r2, #6
 801c8d8:	6839      	ldr	r1, [r7, #0]
 801c8da:	4618      	mov	r0, r3
 801c8dc:	f000 fcae 	bl	801d23c <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801c8e0:	693b      	ldr	r3, [r7, #16]
 801c8e2:	3306      	adds	r3, #6
 801c8e4:	2206      	movs	r2, #6
 801c8e6:	6879      	ldr	r1, [r7, #4]
 801c8e8:	4618      	mov	r0, r3
 801c8ea:	f000 fca7 	bl	801d23c <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801c8ee:	68fb      	ldr	r3, [r7, #12]
 801c8f0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801c8f4:	2b06      	cmp	r3, #6
 801c8f6:	d006      	beq.n	801c906 <ethernet_output+0x66>
 801c8f8:	4b0a      	ldr	r3, [pc, #40]	@ (801c924 <ethernet_output+0x84>)
 801c8fa:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801c8fe:	490a      	ldr	r1, [pc, #40]	@ (801c928 <ethernet_output+0x88>)
 801c900:	480a      	ldr	r0, [pc, #40]	@ (801c92c <ethernet_output+0x8c>)
 801c902:	f000 fbb5 	bl	801d070 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801c906:	68fb      	ldr	r3, [r7, #12]
 801c908:	699b      	ldr	r3, [r3, #24]
 801c90a:	68b9      	ldr	r1, [r7, #8]
 801c90c:	68f8      	ldr	r0, [r7, #12]
 801c90e:	4798      	blx	r3
 801c910:	4603      	mov	r3, r0
 801c912:	e002      	b.n	801c91a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801c914:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801c916:	f06f 0301 	mvn.w	r3, #1
}
 801c91a:	4618      	mov	r0, r3
 801c91c:	3718      	adds	r7, #24
 801c91e:	46bd      	mov	sp, r7
 801c920:	bd80      	pop	{r7, pc}
 801c922:	bf00      	nop
 801c924:	080220ec 	.word	0x080220ec
 801c928:	08022124 	.word	0x08022124
 801c92c:	08022158 	.word	0x08022158

0801c930 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801c930:	b580      	push	{r7, lr}
 801c932:	b086      	sub	sp, #24
 801c934:	af00      	add	r7, sp, #0
 801c936:	6078      	str	r0, [r7, #4]
 801c938:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801c93a:	683b      	ldr	r3, [r7, #0]
 801c93c:	60bb      	str	r3, [r7, #8]
 801c93e:	2304      	movs	r3, #4
 801c940:	60fb      	str	r3, [r7, #12]
 801c942:	2300      	movs	r3, #0
 801c944:	613b      	str	r3, [r7, #16]
 801c946:	2300      	movs	r3, #0
 801c948:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801c94a:	f107 0308 	add.w	r3, r7, #8
 801c94e:	2100      	movs	r1, #0
 801c950:	4618      	mov	r0, r3
 801c952:	f7ec f8ae 	bl	8008ab2 <osMessageCreate>
 801c956:	4602      	mov	r2, r0
 801c958:	687b      	ldr	r3, [r7, #4]
 801c95a:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801c95c:	687b      	ldr	r3, [r7, #4]
 801c95e:	681b      	ldr	r3, [r3, #0]
 801c960:	2b00      	cmp	r3, #0
 801c962:	d102      	bne.n	801c96a <sys_mbox_new+0x3a>
    return ERR_MEM;
 801c964:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801c968:	e000      	b.n	801c96c <sys_mbox_new+0x3c>

  return ERR_OK;
 801c96a:	2300      	movs	r3, #0
}
 801c96c:	4618      	mov	r0, r3
 801c96e:	3718      	adds	r7, #24
 801c970:	46bd      	mov	sp, r7
 801c972:	bd80      	pop	{r7, pc}

0801c974 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801c974:	b580      	push	{r7, lr}
 801c976:	b082      	sub	sp, #8
 801c978:	af00      	add	r7, sp, #0
 801c97a:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 801c97c:	687b      	ldr	r3, [r7, #4]
 801c97e:	681b      	ldr	r3, [r3, #0]
 801c980:	4618      	mov	r0, r3
 801c982:	f7ec f973 	bl	8008c6c <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 801c986:	687b      	ldr	r3, [r7, #4]
 801c988:	681b      	ldr	r3, [r3, #0]
 801c98a:	4618      	mov	r0, r3
 801c98c:	f7ec f984 	bl	8008c98 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801c990:	bf00      	nop
 801c992:	3708      	adds	r7, #8
 801c994:	46bd      	mov	sp, r7
 801c996:	bd80      	pop	{r7, pc}

0801c998 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801c998:	b580      	push	{r7, lr}
 801c99a:	b084      	sub	sp, #16
 801c99c:	af00      	add	r7, sp, #0
 801c99e:	6078      	str	r0, [r7, #4]
 801c9a0:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801c9a2:	687b      	ldr	r3, [r7, #4]
 801c9a4:	681b      	ldr	r3, [r3, #0]
 801c9a6:	6839      	ldr	r1, [r7, #0]
 801c9a8:	2200      	movs	r2, #0
 801c9aa:	4618      	mov	r0, r3
 801c9ac:	f7ec f8aa 	bl	8008b04 <osMessagePut>
 801c9b0:	4603      	mov	r3, r0
 801c9b2:	2b00      	cmp	r3, #0
 801c9b4:	d102      	bne.n	801c9bc <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801c9b6:	2300      	movs	r3, #0
 801c9b8:	73fb      	strb	r3, [r7, #15]
 801c9ba:	e001      	b.n	801c9c0 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801c9bc:	23ff      	movs	r3, #255	@ 0xff
 801c9be:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801c9c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c9c4:	4618      	mov	r0, r3
 801c9c6:	3710      	adds	r7, #16
 801c9c8:	46bd      	mov	sp, r7
 801c9ca:	bd80      	pop	{r7, pc}

0801c9cc <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801c9cc:	b580      	push	{r7, lr}
 801c9ce:	b08c      	sub	sp, #48	@ 0x30
 801c9d0:	af00      	add	r7, sp, #0
 801c9d2:	61f8      	str	r0, [r7, #28]
 801c9d4:	61b9      	str	r1, [r7, #24]
 801c9d6:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801c9d8:	f7eb fe89 	bl	80086ee <osKernelSysTick>
 801c9dc:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801c9de:	697b      	ldr	r3, [r7, #20]
 801c9e0:	2b00      	cmp	r3, #0
 801c9e2:	d017      	beq.n	801ca14 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801c9e4:	69fb      	ldr	r3, [r7, #28]
 801c9e6:	6819      	ldr	r1, [r3, #0]
 801c9e8:	f107 0320 	add.w	r3, r7, #32
 801c9ec:	697a      	ldr	r2, [r7, #20]
 801c9ee:	4618      	mov	r0, r3
 801c9f0:	f7ec f8c8 	bl	8008b84 <osMessageGet>

    if(event.status == osEventMessage)
 801c9f4:	6a3b      	ldr	r3, [r7, #32]
 801c9f6:	2b10      	cmp	r3, #16
 801c9f8:	d109      	bne.n	801ca0e <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801c9fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9fc:	461a      	mov	r2, r3
 801c9fe:	69bb      	ldr	r3, [r7, #24]
 801ca00:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801ca02:	f7eb fe74 	bl	80086ee <osKernelSysTick>
 801ca06:	4602      	mov	r2, r0
 801ca08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ca0a:	1ad3      	subs	r3, r2, r3
 801ca0c:	e019      	b.n	801ca42 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801ca0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801ca12:	e016      	b.n	801ca42 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801ca14:	69fb      	ldr	r3, [r7, #28]
 801ca16:	6819      	ldr	r1, [r3, #0]
 801ca18:	463b      	mov	r3, r7
 801ca1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801ca1e:	4618      	mov	r0, r3
 801ca20:	f7ec f8b0 	bl	8008b84 <osMessageGet>
 801ca24:	f107 0320 	add.w	r3, r7, #32
 801ca28:	463a      	mov	r2, r7
 801ca2a:	ca07      	ldmia	r2, {r0, r1, r2}
 801ca2c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801ca30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ca32:	461a      	mov	r2, r3
 801ca34:	69bb      	ldr	r3, [r7, #24]
 801ca36:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801ca38:	f7eb fe59 	bl	80086ee <osKernelSysTick>
 801ca3c:	4602      	mov	r2, r0
 801ca3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ca40:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801ca42:	4618      	mov	r0, r3
 801ca44:	3730      	adds	r7, #48	@ 0x30
 801ca46:	46bd      	mov	sp, r7
 801ca48:	bd80      	pop	{r7, pc}

0801ca4a <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801ca4a:	b580      	push	{r7, lr}
 801ca4c:	b086      	sub	sp, #24
 801ca4e:	af00      	add	r7, sp, #0
 801ca50:	6078      	str	r0, [r7, #4]
 801ca52:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 801ca54:	687b      	ldr	r3, [r7, #4]
 801ca56:	6819      	ldr	r1, [r3, #0]
 801ca58:	f107 030c 	add.w	r3, r7, #12
 801ca5c:	2200      	movs	r2, #0
 801ca5e:	4618      	mov	r0, r3
 801ca60:	f7ec f890 	bl	8008b84 <osMessageGet>

  if(event.status == osEventMessage)
 801ca64:	68fb      	ldr	r3, [r7, #12]
 801ca66:	2b10      	cmp	r3, #16
 801ca68:	d105      	bne.n	801ca76 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 801ca6a:	693b      	ldr	r3, [r7, #16]
 801ca6c:	461a      	mov	r2, r3
 801ca6e:	683b      	ldr	r3, [r7, #0]
 801ca70:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 801ca72:	2300      	movs	r3, #0
 801ca74:	e001      	b.n	801ca7a <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801ca76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
  }
}
 801ca7a:	4618      	mov	r0, r3
 801ca7c:	3718      	adds	r7, #24
 801ca7e:	46bd      	mov	sp, r7
 801ca80:	bd80      	pop	{r7, pc}

0801ca82 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801ca82:	b480      	push	{r7}
 801ca84:	b083      	sub	sp, #12
 801ca86:	af00      	add	r7, sp, #0
 801ca88:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801ca8a:	687b      	ldr	r3, [r7, #4]
 801ca8c:	681b      	ldr	r3, [r3, #0]
 801ca8e:	2b00      	cmp	r3, #0
 801ca90:	d101      	bne.n	801ca96 <sys_mbox_valid+0x14>
    return 0;
 801ca92:	2300      	movs	r3, #0
 801ca94:	e000      	b.n	801ca98 <sys_mbox_valid+0x16>
  else
    return 1;
 801ca96:	2301      	movs	r3, #1
}
 801ca98:	4618      	mov	r0, r3
 801ca9a:	370c      	adds	r7, #12
 801ca9c:	46bd      	mov	sp, r7
 801ca9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801caa2:	4770      	bx	lr

0801caa4 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801caa4:	b480      	push	{r7}
 801caa6:	b083      	sub	sp, #12
 801caa8:	af00      	add	r7, sp, #0
 801caaa:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801caac:	687b      	ldr	r3, [r7, #4]
 801caae:	2200      	movs	r2, #0
 801cab0:	601a      	str	r2, [r3, #0]
}
 801cab2:	bf00      	nop
 801cab4:	370c      	adds	r7, #12
 801cab6:	46bd      	mov	sp, r7
 801cab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cabc:	4770      	bx	lr

0801cabe <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801cabe:	b580      	push	{r7, lr}
 801cac0:	b084      	sub	sp, #16
 801cac2:	af00      	add	r7, sp, #0
 801cac4:	6078      	str	r0, [r7, #4]
 801cac6:	460b      	mov	r3, r1
 801cac8:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 801caca:	2300      	movs	r3, #0
 801cacc:	60bb      	str	r3, [r7, #8]
 801cace:	2300      	movs	r3, #0
 801cad0:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 801cad2:	f107 0308 	add.w	r3, r7, #8
 801cad6:	2101      	movs	r1, #1
 801cad8:	4618      	mov	r0, r3
 801cada:	f7eb ff21 	bl	8008920 <osSemaphoreCreate>
 801cade:	4602      	mov	r2, r0
 801cae0:	687b      	ldr	r3, [r7, #4]
 801cae2:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 801cae4:	687b      	ldr	r3, [r7, #4]
 801cae6:	681b      	ldr	r3, [r3, #0]
 801cae8:	2b00      	cmp	r3, #0
 801caea:	d102      	bne.n	801caf2 <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801caec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801caf0:	e009      	b.n	801cb06 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 801caf2:	78fb      	ldrb	r3, [r7, #3]
 801caf4:	2b00      	cmp	r3, #0
 801caf6:	d105      	bne.n	801cb04 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 801caf8:	687b      	ldr	r3, [r7, #4]
 801cafa:	681b      	ldr	r3, [r3, #0]
 801cafc:	2100      	movs	r1, #0
 801cafe:	4618      	mov	r0, r3
 801cb00:	f7eb ff40 	bl	8008984 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801cb04:	2300      	movs	r3, #0
}
 801cb06:	4618      	mov	r0, r3
 801cb08:	3710      	adds	r7, #16
 801cb0a:	46bd      	mov	sp, r7
 801cb0c:	bd80      	pop	{r7, pc}

0801cb0e <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801cb0e:	b580      	push	{r7, lr}
 801cb10:	b084      	sub	sp, #16
 801cb12:	af00      	add	r7, sp, #0
 801cb14:	6078      	str	r0, [r7, #4]
 801cb16:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 801cb18:	f7eb fde9 	bl	80086ee <osKernelSysTick>
 801cb1c:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801cb1e:	683b      	ldr	r3, [r7, #0]
 801cb20:	2b00      	cmp	r3, #0
 801cb22:	d011      	beq.n	801cb48 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 801cb24:	687b      	ldr	r3, [r7, #4]
 801cb26:	681b      	ldr	r3, [r3, #0]
 801cb28:	6839      	ldr	r1, [r7, #0]
 801cb2a:	4618      	mov	r0, r3
 801cb2c:	f7eb ff2a 	bl	8008984 <osSemaphoreWait>
 801cb30:	4603      	mov	r3, r0
 801cb32:	2b00      	cmp	r3, #0
 801cb34:	d105      	bne.n	801cb42 <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 801cb36:	f7eb fdda 	bl	80086ee <osKernelSysTick>
 801cb3a:	4602      	mov	r2, r0
 801cb3c:	68fb      	ldr	r3, [r7, #12]
 801cb3e:	1ad3      	subs	r3, r2, r3
 801cb40:	e012      	b.n	801cb68 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 801cb42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801cb46:	e00f      	b.n	801cb68 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 801cb48:	bf00      	nop
 801cb4a:	687b      	ldr	r3, [r7, #4]
 801cb4c:	681b      	ldr	r3, [r3, #0]
 801cb4e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801cb52:	4618      	mov	r0, r3
 801cb54:	f7eb ff16 	bl	8008984 <osSemaphoreWait>
 801cb58:	4603      	mov	r3, r0
 801cb5a:	2b00      	cmp	r3, #0
 801cb5c:	d1f5      	bne.n	801cb4a <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 801cb5e:	f7eb fdc6 	bl	80086ee <osKernelSysTick>
 801cb62:	4602      	mov	r2, r0
 801cb64:	68fb      	ldr	r3, [r7, #12]
 801cb66:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801cb68:	4618      	mov	r0, r3
 801cb6a:	3710      	adds	r7, #16
 801cb6c:	46bd      	mov	sp, r7
 801cb6e:	bd80      	pop	{r7, pc}

0801cb70 <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801cb70:	b580      	push	{r7, lr}
 801cb72:	b082      	sub	sp, #8
 801cb74:	af00      	add	r7, sp, #0
 801cb76:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801cb78:	687b      	ldr	r3, [r7, #4]
 801cb7a:	681b      	ldr	r3, [r3, #0]
 801cb7c:	4618      	mov	r0, r3
 801cb7e:	f7eb ff4f 	bl	8008a20 <osSemaphoreRelease>
}
 801cb82:	bf00      	nop
 801cb84:	3708      	adds	r7, #8
 801cb86:	46bd      	mov	sp, r7
 801cb88:	bd80      	pop	{r7, pc}

0801cb8a <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801cb8a:	b580      	push	{r7, lr}
 801cb8c:	b082      	sub	sp, #8
 801cb8e:	af00      	add	r7, sp, #0
 801cb90:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801cb92:	687b      	ldr	r3, [r7, #4]
 801cb94:	681b      	ldr	r3, [r3, #0]
 801cb96:	4618      	mov	r0, r3
 801cb98:	f7eb ff78 	bl	8008a8c <osSemaphoreDelete>
}
 801cb9c:	bf00      	nop
 801cb9e:	3708      	adds	r7, #8
 801cba0:	46bd      	mov	sp, r7
 801cba2:	bd80      	pop	{r7, pc}

0801cba4 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801cba4:	b480      	push	{r7}
 801cba6:	b083      	sub	sp, #12
 801cba8:	af00      	add	r7, sp, #0
 801cbaa:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801cbac:	687b      	ldr	r3, [r7, #4]
 801cbae:	681b      	ldr	r3, [r3, #0]
 801cbb0:	2b00      	cmp	r3, #0
 801cbb2:	d101      	bne.n	801cbb8 <sys_sem_valid+0x14>
    return 0;
 801cbb4:	2300      	movs	r3, #0
 801cbb6:	e000      	b.n	801cbba <sys_sem_valid+0x16>
  else
    return 1;
 801cbb8:	2301      	movs	r3, #1
}
 801cbba:	4618      	mov	r0, r3
 801cbbc:	370c      	adds	r7, #12
 801cbbe:	46bd      	mov	sp, r7
 801cbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cbc4:	4770      	bx	lr

0801cbc6 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801cbc6:	b480      	push	{r7}
 801cbc8:	b083      	sub	sp, #12
 801cbca:	af00      	add	r7, sp, #0
 801cbcc:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801cbce:	687b      	ldr	r3, [r7, #4]
 801cbd0:	2200      	movs	r2, #0
 801cbd2:	601a      	str	r2, [r3, #0]
}
 801cbd4:	bf00      	nop
 801cbd6:	370c      	adds	r7, #12
 801cbd8:	46bd      	mov	sp, r7
 801cbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cbde:	4770      	bx	lr

0801cbe0 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801cbe0:	b580      	push	{r7, lr}
 801cbe2:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801cbe4:	4803      	ldr	r0, [pc, #12]	@ (801cbf4 <sys_init+0x14>)
 801cbe6:	f7eb fdfe 	bl	80087e6 <osMutexCreate>
 801cbea:	4603      	mov	r3, r0
 801cbec:	4a02      	ldr	r2, [pc, #8]	@ (801cbf8 <sys_init+0x18>)
 801cbee:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801cbf0:	bf00      	nop
 801cbf2:	bd80      	pop	{r7, pc}
 801cbf4:	0802232c 	.word	0x0802232c
 801cbf8:	2000e5a0 	.word	0x2000e5a0

0801cbfc <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801cbfc:	b580      	push	{r7, lr}
 801cbfe:	b084      	sub	sp, #16
 801cc00:	af00      	add	r7, sp, #0
 801cc02:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801cc04:	2300      	movs	r3, #0
 801cc06:	60bb      	str	r3, [r7, #8]
 801cc08:	2300      	movs	r3, #0
 801cc0a:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801cc0c:	f107 0308 	add.w	r3, r7, #8
 801cc10:	4618      	mov	r0, r3
 801cc12:	f7eb fde8 	bl	80087e6 <osMutexCreate>
 801cc16:	4602      	mov	r2, r0
 801cc18:	687b      	ldr	r3, [r7, #4]
 801cc1a:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801cc1c:	687b      	ldr	r3, [r7, #4]
 801cc1e:	681b      	ldr	r3, [r3, #0]
 801cc20:	2b00      	cmp	r3, #0
 801cc22:	d102      	bne.n	801cc2a <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801cc24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801cc28:	e000      	b.n	801cc2c <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801cc2a:	2300      	movs	r3, #0
}
 801cc2c:	4618      	mov	r0, r3
 801cc2e:	3710      	adds	r7, #16
 801cc30:	46bd      	mov	sp, r7
 801cc32:	bd80      	pop	{r7, pc}

0801cc34 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801cc34:	b580      	push	{r7, lr}
 801cc36:	b082      	sub	sp, #8
 801cc38:	af00      	add	r7, sp, #0
 801cc3a:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801cc3c:	687b      	ldr	r3, [r7, #4]
 801cc3e:	681b      	ldr	r3, [r3, #0]
 801cc40:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801cc44:	4618      	mov	r0, r3
 801cc46:	f7eb fde7 	bl	8008818 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801cc4a:	bf00      	nop
 801cc4c:	3708      	adds	r7, #8
 801cc4e:	46bd      	mov	sp, r7
 801cc50:	bd80      	pop	{r7, pc}

0801cc52 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801cc52:	b580      	push	{r7, lr}
 801cc54:	b082      	sub	sp, #8
 801cc56:	af00      	add	r7, sp, #0
 801cc58:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801cc5a:	687b      	ldr	r3, [r7, #4]
 801cc5c:	681b      	ldr	r3, [r3, #0]
 801cc5e:	4618      	mov	r0, r3
 801cc60:	f7eb fe28 	bl	80088b4 <osMutexRelease>
}
 801cc64:	bf00      	nop
 801cc66:	3708      	adds	r7, #8
 801cc68:	46bd      	mov	sp, r7
 801cc6a:	bd80      	pop	{r7, pc}

0801cc6c <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801cc6c:	b580      	push	{r7, lr}
 801cc6e:	b08c      	sub	sp, #48	@ 0x30
 801cc70:	af00      	add	r7, sp, #0
 801cc72:	60f8      	str	r0, [r7, #12]
 801cc74:	60b9      	str	r1, [r7, #8]
 801cc76:	607a      	str	r2, [r7, #4]
 801cc78:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801cc7a:	f107 0314 	add.w	r3, r7, #20
 801cc7e:	2200      	movs	r2, #0
 801cc80:	601a      	str	r2, [r3, #0]
 801cc82:	605a      	str	r2, [r3, #4]
 801cc84:	609a      	str	r2, [r3, #8]
 801cc86:	60da      	str	r2, [r3, #12]
 801cc88:	611a      	str	r2, [r3, #16]
 801cc8a:	615a      	str	r2, [r3, #20]
 801cc8c:	619a      	str	r2, [r3, #24]
 801cc8e:	68fb      	ldr	r3, [r7, #12]
 801cc90:	617b      	str	r3, [r7, #20]
 801cc92:	68bb      	ldr	r3, [r7, #8]
 801cc94:	61bb      	str	r3, [r7, #24]
 801cc96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cc98:	b21b      	sxth	r3, r3
 801cc9a:	83bb      	strh	r3, [r7, #28]
 801cc9c:	683b      	ldr	r3, [r7, #0]
 801cc9e:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 801cca0:	f107 0314 	add.w	r3, r7, #20
 801cca4:	6879      	ldr	r1, [r7, #4]
 801cca6:	4618      	mov	r0, r3
 801cca8:	f7eb fd31 	bl	800870e <osThreadCreate>
 801ccac:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801ccae:	4618      	mov	r0, r3
 801ccb0:	3730      	adds	r7, #48	@ 0x30
 801ccb2:	46bd      	mov	sp, r7
 801ccb4:	bd80      	pop	{r7, pc}
	...

0801ccb8 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801ccb8:	b580      	push	{r7, lr}
 801ccba:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801ccbc:	4b04      	ldr	r3, [pc, #16]	@ (801ccd0 <sys_arch_protect+0x18>)
 801ccbe:	681b      	ldr	r3, [r3, #0]
 801ccc0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801ccc4:	4618      	mov	r0, r3
 801ccc6:	f7eb fda7 	bl	8008818 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801ccca:	2301      	movs	r3, #1
}
 801cccc:	4618      	mov	r0, r3
 801ccce:	bd80      	pop	{r7, pc}
 801ccd0:	2000e5a0 	.word	0x2000e5a0

0801ccd4 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801ccd4:	b580      	push	{r7, lr}
 801ccd6:	b082      	sub	sp, #8
 801ccd8:	af00      	add	r7, sp, #0
 801ccda:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801ccdc:	4b04      	ldr	r3, [pc, #16]	@ (801ccf0 <sys_arch_unprotect+0x1c>)
 801ccde:	681b      	ldr	r3, [r3, #0]
 801cce0:	4618      	mov	r0, r3
 801cce2:	f7eb fde7 	bl	80088b4 <osMutexRelease>
}
 801cce6:	bf00      	nop
 801cce8:	3708      	adds	r7, #8
 801ccea:	46bd      	mov	sp, r7
 801ccec:	bd80      	pop	{r7, pc}
 801ccee:	bf00      	nop
 801ccf0:	2000e5a0 	.word	0x2000e5a0

0801ccf4 <atoi>:
 801ccf4:	220a      	movs	r2, #10
 801ccf6:	2100      	movs	r1, #0
 801ccf8:	f000 b992 	b.w	801d020 <strtol>

0801ccfc <sniprintf>:
 801ccfc:	b40c      	push	{r2, r3}
 801ccfe:	b530      	push	{r4, r5, lr}
 801cd00:	4b18      	ldr	r3, [pc, #96]	@ (801cd64 <sniprintf+0x68>)
 801cd02:	1e0c      	subs	r4, r1, #0
 801cd04:	681d      	ldr	r5, [r3, #0]
 801cd06:	b09d      	sub	sp, #116	@ 0x74
 801cd08:	da08      	bge.n	801cd1c <sniprintf+0x20>
 801cd0a:	238b      	movs	r3, #139	@ 0x8b
 801cd0c:	602b      	str	r3, [r5, #0]
 801cd0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cd12:	b01d      	add	sp, #116	@ 0x74
 801cd14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801cd18:	b002      	add	sp, #8
 801cd1a:	4770      	bx	lr
 801cd1c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801cd20:	f8ad 3014 	strh.w	r3, [sp, #20]
 801cd24:	f04f 0300 	mov.w	r3, #0
 801cd28:	931b      	str	r3, [sp, #108]	@ 0x6c
 801cd2a:	bf14      	ite	ne
 801cd2c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801cd30:	4623      	moveq	r3, r4
 801cd32:	9304      	str	r3, [sp, #16]
 801cd34:	9307      	str	r3, [sp, #28]
 801cd36:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801cd3a:	9002      	str	r0, [sp, #8]
 801cd3c:	9006      	str	r0, [sp, #24]
 801cd3e:	f8ad 3016 	strh.w	r3, [sp, #22]
 801cd42:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801cd44:	ab21      	add	r3, sp, #132	@ 0x84
 801cd46:	a902      	add	r1, sp, #8
 801cd48:	4628      	mov	r0, r5
 801cd4a:	9301      	str	r3, [sp, #4]
 801cd4c:	f000 fb48 	bl	801d3e0 <_svfiprintf_r>
 801cd50:	1c43      	adds	r3, r0, #1
 801cd52:	bfbc      	itt	lt
 801cd54:	238b      	movlt	r3, #139	@ 0x8b
 801cd56:	602b      	strlt	r3, [r5, #0]
 801cd58:	2c00      	cmp	r4, #0
 801cd5a:	d0da      	beq.n	801cd12 <sniprintf+0x16>
 801cd5c:	9b02      	ldr	r3, [sp, #8]
 801cd5e:	2200      	movs	r2, #0
 801cd60:	701a      	strb	r2, [r3, #0]
 801cd62:	e7d6      	b.n	801cd12 <sniprintf+0x16>
 801cd64:	20000048 	.word	0x20000048

0801cd68 <rand>:
 801cd68:	4b16      	ldr	r3, [pc, #88]	@ (801cdc4 <rand+0x5c>)
 801cd6a:	b510      	push	{r4, lr}
 801cd6c:	681c      	ldr	r4, [r3, #0]
 801cd6e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801cd70:	b9b3      	cbnz	r3, 801cda0 <rand+0x38>
 801cd72:	2018      	movs	r0, #24
 801cd74:	f000 fd72 	bl	801d85c <malloc>
 801cd78:	4602      	mov	r2, r0
 801cd7a:	6320      	str	r0, [r4, #48]	@ 0x30
 801cd7c:	b920      	cbnz	r0, 801cd88 <rand+0x20>
 801cd7e:	4b12      	ldr	r3, [pc, #72]	@ (801cdc8 <rand+0x60>)
 801cd80:	4812      	ldr	r0, [pc, #72]	@ (801cdcc <rand+0x64>)
 801cd82:	2152      	movs	r1, #82	@ 0x52
 801cd84:	f000 fa68 	bl	801d258 <__assert_func>
 801cd88:	4911      	ldr	r1, [pc, #68]	@ (801cdd0 <rand+0x68>)
 801cd8a:	4b12      	ldr	r3, [pc, #72]	@ (801cdd4 <rand+0x6c>)
 801cd8c:	e9c0 1300 	strd	r1, r3, [r0]
 801cd90:	4b11      	ldr	r3, [pc, #68]	@ (801cdd8 <rand+0x70>)
 801cd92:	6083      	str	r3, [r0, #8]
 801cd94:	230b      	movs	r3, #11
 801cd96:	8183      	strh	r3, [r0, #12]
 801cd98:	2100      	movs	r1, #0
 801cd9a:	2001      	movs	r0, #1
 801cd9c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801cda0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801cda2:	480e      	ldr	r0, [pc, #56]	@ (801cddc <rand+0x74>)
 801cda4:	690b      	ldr	r3, [r1, #16]
 801cda6:	694c      	ldr	r4, [r1, #20]
 801cda8:	4a0d      	ldr	r2, [pc, #52]	@ (801cde0 <rand+0x78>)
 801cdaa:	4358      	muls	r0, r3
 801cdac:	fb02 0004 	mla	r0, r2, r4, r0
 801cdb0:	fba3 3202 	umull	r3, r2, r3, r2
 801cdb4:	3301      	adds	r3, #1
 801cdb6:	eb40 0002 	adc.w	r0, r0, r2
 801cdba:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801cdbe:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801cdc2:	bd10      	pop	{r4, pc}
 801cdc4:	20000048 	.word	0x20000048
 801cdc8:	08022334 	.word	0x08022334
 801cdcc:	0802234b 	.word	0x0802234b
 801cdd0:	abcd330e 	.word	0xabcd330e
 801cdd4:	e66d1234 	.word	0xe66d1234
 801cdd8:	0005deec 	.word	0x0005deec
 801cddc:	5851f42d 	.word	0x5851f42d
 801cde0:	4c957f2d 	.word	0x4c957f2d

0801cde4 <std>:
 801cde4:	2300      	movs	r3, #0
 801cde6:	b510      	push	{r4, lr}
 801cde8:	4604      	mov	r4, r0
 801cdea:	e9c0 3300 	strd	r3, r3, [r0]
 801cdee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801cdf2:	6083      	str	r3, [r0, #8]
 801cdf4:	8181      	strh	r1, [r0, #12]
 801cdf6:	6643      	str	r3, [r0, #100]	@ 0x64
 801cdf8:	81c2      	strh	r2, [r0, #14]
 801cdfa:	6183      	str	r3, [r0, #24]
 801cdfc:	4619      	mov	r1, r3
 801cdfe:	2208      	movs	r2, #8
 801ce00:	305c      	adds	r0, #92	@ 0x5c
 801ce02:	f000 f971 	bl	801d0e8 <memset>
 801ce06:	4b0d      	ldr	r3, [pc, #52]	@ (801ce3c <std+0x58>)
 801ce08:	6263      	str	r3, [r4, #36]	@ 0x24
 801ce0a:	4b0d      	ldr	r3, [pc, #52]	@ (801ce40 <std+0x5c>)
 801ce0c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801ce0e:	4b0d      	ldr	r3, [pc, #52]	@ (801ce44 <std+0x60>)
 801ce10:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801ce12:	4b0d      	ldr	r3, [pc, #52]	@ (801ce48 <std+0x64>)
 801ce14:	6323      	str	r3, [r4, #48]	@ 0x30
 801ce16:	4b0d      	ldr	r3, [pc, #52]	@ (801ce4c <std+0x68>)
 801ce18:	6224      	str	r4, [r4, #32]
 801ce1a:	429c      	cmp	r4, r3
 801ce1c:	d006      	beq.n	801ce2c <std+0x48>
 801ce1e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801ce22:	4294      	cmp	r4, r2
 801ce24:	d002      	beq.n	801ce2c <std+0x48>
 801ce26:	33d0      	adds	r3, #208	@ 0xd0
 801ce28:	429c      	cmp	r4, r3
 801ce2a:	d105      	bne.n	801ce38 <std+0x54>
 801ce2c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801ce30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ce34:	f000 b9a0 	b.w	801d178 <__retarget_lock_init_recursive>
 801ce38:	bd10      	pop	{r4, pc}
 801ce3a:	bf00      	nop
 801ce3c:	0801de39 	.word	0x0801de39
 801ce40:	0801de5b 	.word	0x0801de5b
 801ce44:	0801de93 	.word	0x0801de93
 801ce48:	0801deb7 	.word	0x0801deb7
 801ce4c:	2000e5a4 	.word	0x2000e5a4

0801ce50 <stdio_exit_handler>:
 801ce50:	4a02      	ldr	r2, [pc, #8]	@ (801ce5c <stdio_exit_handler+0xc>)
 801ce52:	4903      	ldr	r1, [pc, #12]	@ (801ce60 <stdio_exit_handler+0x10>)
 801ce54:	4803      	ldr	r0, [pc, #12]	@ (801ce64 <stdio_exit_handler+0x14>)
 801ce56:	f000 b8ed 	b.w	801d034 <_fwalk_sglue>
 801ce5a:	bf00      	nop
 801ce5c:	2000003c 	.word	0x2000003c
 801ce60:	0801ddd1 	.word	0x0801ddd1
 801ce64:	2000004c 	.word	0x2000004c

0801ce68 <cleanup_stdio>:
 801ce68:	6841      	ldr	r1, [r0, #4]
 801ce6a:	4b0c      	ldr	r3, [pc, #48]	@ (801ce9c <cleanup_stdio+0x34>)
 801ce6c:	4299      	cmp	r1, r3
 801ce6e:	b510      	push	{r4, lr}
 801ce70:	4604      	mov	r4, r0
 801ce72:	d001      	beq.n	801ce78 <cleanup_stdio+0x10>
 801ce74:	f000 ffac 	bl	801ddd0 <_fflush_r>
 801ce78:	68a1      	ldr	r1, [r4, #8]
 801ce7a:	4b09      	ldr	r3, [pc, #36]	@ (801cea0 <cleanup_stdio+0x38>)
 801ce7c:	4299      	cmp	r1, r3
 801ce7e:	d002      	beq.n	801ce86 <cleanup_stdio+0x1e>
 801ce80:	4620      	mov	r0, r4
 801ce82:	f000 ffa5 	bl	801ddd0 <_fflush_r>
 801ce86:	68e1      	ldr	r1, [r4, #12]
 801ce88:	4b06      	ldr	r3, [pc, #24]	@ (801cea4 <cleanup_stdio+0x3c>)
 801ce8a:	4299      	cmp	r1, r3
 801ce8c:	d004      	beq.n	801ce98 <cleanup_stdio+0x30>
 801ce8e:	4620      	mov	r0, r4
 801ce90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ce94:	f000 bf9c 	b.w	801ddd0 <_fflush_r>
 801ce98:	bd10      	pop	{r4, pc}
 801ce9a:	bf00      	nop
 801ce9c:	2000e5a4 	.word	0x2000e5a4
 801cea0:	2000e60c 	.word	0x2000e60c
 801cea4:	2000e674 	.word	0x2000e674

0801cea8 <global_stdio_init.part.0>:
 801cea8:	b510      	push	{r4, lr}
 801ceaa:	4b0b      	ldr	r3, [pc, #44]	@ (801ced8 <global_stdio_init.part.0+0x30>)
 801ceac:	4c0b      	ldr	r4, [pc, #44]	@ (801cedc <global_stdio_init.part.0+0x34>)
 801ceae:	4a0c      	ldr	r2, [pc, #48]	@ (801cee0 <global_stdio_init.part.0+0x38>)
 801ceb0:	601a      	str	r2, [r3, #0]
 801ceb2:	4620      	mov	r0, r4
 801ceb4:	2200      	movs	r2, #0
 801ceb6:	2104      	movs	r1, #4
 801ceb8:	f7ff ff94 	bl	801cde4 <std>
 801cebc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801cec0:	2201      	movs	r2, #1
 801cec2:	2109      	movs	r1, #9
 801cec4:	f7ff ff8e 	bl	801cde4 <std>
 801cec8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801cecc:	2202      	movs	r2, #2
 801cece:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ced2:	2112      	movs	r1, #18
 801ced4:	f7ff bf86 	b.w	801cde4 <std>
 801ced8:	2000e6dc 	.word	0x2000e6dc
 801cedc:	2000e5a4 	.word	0x2000e5a4
 801cee0:	0801ce51 	.word	0x0801ce51

0801cee4 <__sfp_lock_acquire>:
 801cee4:	4801      	ldr	r0, [pc, #4]	@ (801ceec <__sfp_lock_acquire+0x8>)
 801cee6:	f000 b948 	b.w	801d17a <__retarget_lock_acquire_recursive>
 801ceea:	bf00      	nop
 801ceec:	2000e6e1 	.word	0x2000e6e1

0801cef0 <__sfp_lock_release>:
 801cef0:	4801      	ldr	r0, [pc, #4]	@ (801cef8 <__sfp_lock_release+0x8>)
 801cef2:	f000 b943 	b.w	801d17c <__retarget_lock_release_recursive>
 801cef6:	bf00      	nop
 801cef8:	2000e6e1 	.word	0x2000e6e1

0801cefc <__sinit>:
 801cefc:	b510      	push	{r4, lr}
 801cefe:	4604      	mov	r4, r0
 801cf00:	f7ff fff0 	bl	801cee4 <__sfp_lock_acquire>
 801cf04:	6a23      	ldr	r3, [r4, #32]
 801cf06:	b11b      	cbz	r3, 801cf10 <__sinit+0x14>
 801cf08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801cf0c:	f7ff bff0 	b.w	801cef0 <__sfp_lock_release>
 801cf10:	4b04      	ldr	r3, [pc, #16]	@ (801cf24 <__sinit+0x28>)
 801cf12:	6223      	str	r3, [r4, #32]
 801cf14:	4b04      	ldr	r3, [pc, #16]	@ (801cf28 <__sinit+0x2c>)
 801cf16:	681b      	ldr	r3, [r3, #0]
 801cf18:	2b00      	cmp	r3, #0
 801cf1a:	d1f5      	bne.n	801cf08 <__sinit+0xc>
 801cf1c:	f7ff ffc4 	bl	801cea8 <global_stdio_init.part.0>
 801cf20:	e7f2      	b.n	801cf08 <__sinit+0xc>
 801cf22:	bf00      	nop
 801cf24:	0801ce69 	.word	0x0801ce69
 801cf28:	2000e6dc 	.word	0x2000e6dc

0801cf2c <_strtol_l.isra.0>:
 801cf2c:	2b24      	cmp	r3, #36	@ 0x24
 801cf2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cf32:	4686      	mov	lr, r0
 801cf34:	4690      	mov	r8, r2
 801cf36:	d801      	bhi.n	801cf3c <_strtol_l.isra.0+0x10>
 801cf38:	2b01      	cmp	r3, #1
 801cf3a:	d106      	bne.n	801cf4a <_strtol_l.isra.0+0x1e>
 801cf3c:	f000 f8f2 	bl	801d124 <__errno>
 801cf40:	2316      	movs	r3, #22
 801cf42:	6003      	str	r3, [r0, #0]
 801cf44:	2000      	movs	r0, #0
 801cf46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cf4a:	4834      	ldr	r0, [pc, #208]	@ (801d01c <_strtol_l.isra.0+0xf0>)
 801cf4c:	460d      	mov	r5, r1
 801cf4e:	462a      	mov	r2, r5
 801cf50:	f815 4b01 	ldrb.w	r4, [r5], #1
 801cf54:	5d06      	ldrb	r6, [r0, r4]
 801cf56:	f016 0608 	ands.w	r6, r6, #8
 801cf5a:	d1f8      	bne.n	801cf4e <_strtol_l.isra.0+0x22>
 801cf5c:	2c2d      	cmp	r4, #45	@ 0x2d
 801cf5e:	d110      	bne.n	801cf82 <_strtol_l.isra.0+0x56>
 801cf60:	782c      	ldrb	r4, [r5, #0]
 801cf62:	2601      	movs	r6, #1
 801cf64:	1c95      	adds	r5, r2, #2
 801cf66:	f033 0210 	bics.w	r2, r3, #16
 801cf6a:	d115      	bne.n	801cf98 <_strtol_l.isra.0+0x6c>
 801cf6c:	2c30      	cmp	r4, #48	@ 0x30
 801cf6e:	d10d      	bne.n	801cf8c <_strtol_l.isra.0+0x60>
 801cf70:	782a      	ldrb	r2, [r5, #0]
 801cf72:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801cf76:	2a58      	cmp	r2, #88	@ 0x58
 801cf78:	d108      	bne.n	801cf8c <_strtol_l.isra.0+0x60>
 801cf7a:	786c      	ldrb	r4, [r5, #1]
 801cf7c:	3502      	adds	r5, #2
 801cf7e:	2310      	movs	r3, #16
 801cf80:	e00a      	b.n	801cf98 <_strtol_l.isra.0+0x6c>
 801cf82:	2c2b      	cmp	r4, #43	@ 0x2b
 801cf84:	bf04      	itt	eq
 801cf86:	782c      	ldrbeq	r4, [r5, #0]
 801cf88:	1c95      	addeq	r5, r2, #2
 801cf8a:	e7ec      	b.n	801cf66 <_strtol_l.isra.0+0x3a>
 801cf8c:	2b00      	cmp	r3, #0
 801cf8e:	d1f6      	bne.n	801cf7e <_strtol_l.isra.0+0x52>
 801cf90:	2c30      	cmp	r4, #48	@ 0x30
 801cf92:	bf14      	ite	ne
 801cf94:	230a      	movne	r3, #10
 801cf96:	2308      	moveq	r3, #8
 801cf98:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801cf9c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 801cfa0:	2200      	movs	r2, #0
 801cfa2:	fbbc f9f3 	udiv	r9, ip, r3
 801cfa6:	4610      	mov	r0, r2
 801cfa8:	fb03 ca19 	mls	sl, r3, r9, ip
 801cfac:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801cfb0:	2f09      	cmp	r7, #9
 801cfb2:	d80f      	bhi.n	801cfd4 <_strtol_l.isra.0+0xa8>
 801cfb4:	463c      	mov	r4, r7
 801cfb6:	42a3      	cmp	r3, r4
 801cfb8:	dd1b      	ble.n	801cff2 <_strtol_l.isra.0+0xc6>
 801cfba:	1c57      	adds	r7, r2, #1
 801cfbc:	d007      	beq.n	801cfce <_strtol_l.isra.0+0xa2>
 801cfbe:	4581      	cmp	r9, r0
 801cfc0:	d314      	bcc.n	801cfec <_strtol_l.isra.0+0xc0>
 801cfc2:	d101      	bne.n	801cfc8 <_strtol_l.isra.0+0x9c>
 801cfc4:	45a2      	cmp	sl, r4
 801cfc6:	db11      	blt.n	801cfec <_strtol_l.isra.0+0xc0>
 801cfc8:	fb00 4003 	mla	r0, r0, r3, r4
 801cfcc:	2201      	movs	r2, #1
 801cfce:	f815 4b01 	ldrb.w	r4, [r5], #1
 801cfd2:	e7eb      	b.n	801cfac <_strtol_l.isra.0+0x80>
 801cfd4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801cfd8:	2f19      	cmp	r7, #25
 801cfda:	d801      	bhi.n	801cfe0 <_strtol_l.isra.0+0xb4>
 801cfdc:	3c37      	subs	r4, #55	@ 0x37
 801cfde:	e7ea      	b.n	801cfb6 <_strtol_l.isra.0+0x8a>
 801cfe0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801cfe4:	2f19      	cmp	r7, #25
 801cfe6:	d804      	bhi.n	801cff2 <_strtol_l.isra.0+0xc6>
 801cfe8:	3c57      	subs	r4, #87	@ 0x57
 801cfea:	e7e4      	b.n	801cfb6 <_strtol_l.isra.0+0x8a>
 801cfec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801cff0:	e7ed      	b.n	801cfce <_strtol_l.isra.0+0xa2>
 801cff2:	1c53      	adds	r3, r2, #1
 801cff4:	d108      	bne.n	801d008 <_strtol_l.isra.0+0xdc>
 801cff6:	2322      	movs	r3, #34	@ 0x22
 801cff8:	f8ce 3000 	str.w	r3, [lr]
 801cffc:	4660      	mov	r0, ip
 801cffe:	f1b8 0f00 	cmp.w	r8, #0
 801d002:	d0a0      	beq.n	801cf46 <_strtol_l.isra.0+0x1a>
 801d004:	1e69      	subs	r1, r5, #1
 801d006:	e006      	b.n	801d016 <_strtol_l.isra.0+0xea>
 801d008:	b106      	cbz	r6, 801d00c <_strtol_l.isra.0+0xe0>
 801d00a:	4240      	negs	r0, r0
 801d00c:	f1b8 0f00 	cmp.w	r8, #0
 801d010:	d099      	beq.n	801cf46 <_strtol_l.isra.0+0x1a>
 801d012:	2a00      	cmp	r2, #0
 801d014:	d1f6      	bne.n	801d004 <_strtol_l.isra.0+0xd8>
 801d016:	f8c8 1000 	str.w	r1, [r8]
 801d01a:	e794      	b.n	801cf46 <_strtol_l.isra.0+0x1a>
 801d01c:	08022413 	.word	0x08022413

0801d020 <strtol>:
 801d020:	4613      	mov	r3, r2
 801d022:	460a      	mov	r2, r1
 801d024:	4601      	mov	r1, r0
 801d026:	4802      	ldr	r0, [pc, #8]	@ (801d030 <strtol+0x10>)
 801d028:	6800      	ldr	r0, [r0, #0]
 801d02a:	f7ff bf7f 	b.w	801cf2c <_strtol_l.isra.0>
 801d02e:	bf00      	nop
 801d030:	20000048 	.word	0x20000048

0801d034 <_fwalk_sglue>:
 801d034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d038:	4607      	mov	r7, r0
 801d03a:	4688      	mov	r8, r1
 801d03c:	4614      	mov	r4, r2
 801d03e:	2600      	movs	r6, #0
 801d040:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801d044:	f1b9 0901 	subs.w	r9, r9, #1
 801d048:	d505      	bpl.n	801d056 <_fwalk_sglue+0x22>
 801d04a:	6824      	ldr	r4, [r4, #0]
 801d04c:	2c00      	cmp	r4, #0
 801d04e:	d1f7      	bne.n	801d040 <_fwalk_sglue+0xc>
 801d050:	4630      	mov	r0, r6
 801d052:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d056:	89ab      	ldrh	r3, [r5, #12]
 801d058:	2b01      	cmp	r3, #1
 801d05a:	d907      	bls.n	801d06c <_fwalk_sglue+0x38>
 801d05c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801d060:	3301      	adds	r3, #1
 801d062:	d003      	beq.n	801d06c <_fwalk_sglue+0x38>
 801d064:	4629      	mov	r1, r5
 801d066:	4638      	mov	r0, r7
 801d068:	47c0      	blx	r8
 801d06a:	4306      	orrs	r6, r0
 801d06c:	3568      	adds	r5, #104	@ 0x68
 801d06e:	e7e9      	b.n	801d044 <_fwalk_sglue+0x10>

0801d070 <iprintf>:
 801d070:	b40f      	push	{r0, r1, r2, r3}
 801d072:	b507      	push	{r0, r1, r2, lr}
 801d074:	4906      	ldr	r1, [pc, #24]	@ (801d090 <iprintf+0x20>)
 801d076:	ab04      	add	r3, sp, #16
 801d078:	6808      	ldr	r0, [r1, #0]
 801d07a:	f853 2b04 	ldr.w	r2, [r3], #4
 801d07e:	6881      	ldr	r1, [r0, #8]
 801d080:	9301      	str	r3, [sp, #4]
 801d082:	f000 fad3 	bl	801d62c <_vfiprintf_r>
 801d086:	b003      	add	sp, #12
 801d088:	f85d eb04 	ldr.w	lr, [sp], #4
 801d08c:	b004      	add	sp, #16
 801d08e:	4770      	bx	lr
 801d090:	20000048 	.word	0x20000048

0801d094 <memcmp>:
 801d094:	b510      	push	{r4, lr}
 801d096:	3901      	subs	r1, #1
 801d098:	4402      	add	r2, r0
 801d09a:	4290      	cmp	r0, r2
 801d09c:	d101      	bne.n	801d0a2 <memcmp+0xe>
 801d09e:	2000      	movs	r0, #0
 801d0a0:	e005      	b.n	801d0ae <memcmp+0x1a>
 801d0a2:	7803      	ldrb	r3, [r0, #0]
 801d0a4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801d0a8:	42a3      	cmp	r3, r4
 801d0aa:	d001      	beq.n	801d0b0 <memcmp+0x1c>
 801d0ac:	1b18      	subs	r0, r3, r4
 801d0ae:	bd10      	pop	{r4, pc}
 801d0b0:	3001      	adds	r0, #1
 801d0b2:	e7f2      	b.n	801d09a <memcmp+0x6>

0801d0b4 <memmove>:
 801d0b4:	4288      	cmp	r0, r1
 801d0b6:	b510      	push	{r4, lr}
 801d0b8:	eb01 0402 	add.w	r4, r1, r2
 801d0bc:	d902      	bls.n	801d0c4 <memmove+0x10>
 801d0be:	4284      	cmp	r4, r0
 801d0c0:	4623      	mov	r3, r4
 801d0c2:	d807      	bhi.n	801d0d4 <memmove+0x20>
 801d0c4:	1e43      	subs	r3, r0, #1
 801d0c6:	42a1      	cmp	r1, r4
 801d0c8:	d008      	beq.n	801d0dc <memmove+0x28>
 801d0ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 801d0ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 801d0d2:	e7f8      	b.n	801d0c6 <memmove+0x12>
 801d0d4:	4402      	add	r2, r0
 801d0d6:	4601      	mov	r1, r0
 801d0d8:	428a      	cmp	r2, r1
 801d0da:	d100      	bne.n	801d0de <memmove+0x2a>
 801d0dc:	bd10      	pop	{r4, pc}
 801d0de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801d0e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801d0e6:	e7f7      	b.n	801d0d8 <memmove+0x24>

0801d0e8 <memset>:
 801d0e8:	4402      	add	r2, r0
 801d0ea:	4603      	mov	r3, r0
 801d0ec:	4293      	cmp	r3, r2
 801d0ee:	d100      	bne.n	801d0f2 <memset+0xa>
 801d0f0:	4770      	bx	lr
 801d0f2:	f803 1b01 	strb.w	r1, [r3], #1
 801d0f6:	e7f9      	b.n	801d0ec <memset+0x4>

0801d0f8 <strstr>:
 801d0f8:	780a      	ldrb	r2, [r1, #0]
 801d0fa:	b570      	push	{r4, r5, r6, lr}
 801d0fc:	b96a      	cbnz	r2, 801d11a <strstr+0x22>
 801d0fe:	bd70      	pop	{r4, r5, r6, pc}
 801d100:	429a      	cmp	r2, r3
 801d102:	d109      	bne.n	801d118 <strstr+0x20>
 801d104:	460c      	mov	r4, r1
 801d106:	4605      	mov	r5, r0
 801d108:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801d10c:	2b00      	cmp	r3, #0
 801d10e:	d0f6      	beq.n	801d0fe <strstr+0x6>
 801d110:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801d114:	429e      	cmp	r6, r3
 801d116:	d0f7      	beq.n	801d108 <strstr+0x10>
 801d118:	3001      	adds	r0, #1
 801d11a:	7803      	ldrb	r3, [r0, #0]
 801d11c:	2b00      	cmp	r3, #0
 801d11e:	d1ef      	bne.n	801d100 <strstr+0x8>
 801d120:	4618      	mov	r0, r3
 801d122:	e7ec      	b.n	801d0fe <strstr+0x6>

0801d124 <__errno>:
 801d124:	4b01      	ldr	r3, [pc, #4]	@ (801d12c <__errno+0x8>)
 801d126:	6818      	ldr	r0, [r3, #0]
 801d128:	4770      	bx	lr
 801d12a:	bf00      	nop
 801d12c:	20000048 	.word	0x20000048

0801d130 <__libc_init_array>:
 801d130:	b570      	push	{r4, r5, r6, lr}
 801d132:	4d0d      	ldr	r5, [pc, #52]	@ (801d168 <__libc_init_array+0x38>)
 801d134:	4c0d      	ldr	r4, [pc, #52]	@ (801d16c <__libc_init_array+0x3c>)
 801d136:	1b64      	subs	r4, r4, r5
 801d138:	10a4      	asrs	r4, r4, #2
 801d13a:	2600      	movs	r6, #0
 801d13c:	42a6      	cmp	r6, r4
 801d13e:	d109      	bne.n	801d154 <__libc_init_array+0x24>
 801d140:	4d0b      	ldr	r5, [pc, #44]	@ (801d170 <__libc_init_array+0x40>)
 801d142:	4c0c      	ldr	r4, [pc, #48]	@ (801d174 <__libc_init_array+0x44>)
 801d144:	f001 f8be 	bl	801e2c4 <_init>
 801d148:	1b64      	subs	r4, r4, r5
 801d14a:	10a4      	asrs	r4, r4, #2
 801d14c:	2600      	movs	r6, #0
 801d14e:	42a6      	cmp	r6, r4
 801d150:	d105      	bne.n	801d15e <__libc_init_array+0x2e>
 801d152:	bd70      	pop	{r4, r5, r6, pc}
 801d154:	f855 3b04 	ldr.w	r3, [r5], #4
 801d158:	4798      	blx	r3
 801d15a:	3601      	adds	r6, #1
 801d15c:	e7ee      	b.n	801d13c <__libc_init_array+0xc>
 801d15e:	f855 3b04 	ldr.w	r3, [r5], #4
 801d162:	4798      	blx	r3
 801d164:	3601      	adds	r6, #1
 801d166:	e7f2      	b.n	801d14e <__libc_init_array+0x1e>
 801d168:	0802251c 	.word	0x0802251c
 801d16c:	0802251c 	.word	0x0802251c
 801d170:	0802251c 	.word	0x0802251c
 801d174:	08022520 	.word	0x08022520

0801d178 <__retarget_lock_init_recursive>:
 801d178:	4770      	bx	lr

0801d17a <__retarget_lock_acquire_recursive>:
 801d17a:	4770      	bx	lr

0801d17c <__retarget_lock_release_recursive>:
 801d17c:	4770      	bx	lr
	...

0801d180 <_reclaim_reent>:
 801d180:	4b2d      	ldr	r3, [pc, #180]	@ (801d238 <_reclaim_reent+0xb8>)
 801d182:	681b      	ldr	r3, [r3, #0]
 801d184:	4283      	cmp	r3, r0
 801d186:	b570      	push	{r4, r5, r6, lr}
 801d188:	4604      	mov	r4, r0
 801d18a:	d053      	beq.n	801d234 <_reclaim_reent+0xb4>
 801d18c:	69c3      	ldr	r3, [r0, #28]
 801d18e:	b31b      	cbz	r3, 801d1d8 <_reclaim_reent+0x58>
 801d190:	68db      	ldr	r3, [r3, #12]
 801d192:	b163      	cbz	r3, 801d1ae <_reclaim_reent+0x2e>
 801d194:	2500      	movs	r5, #0
 801d196:	69e3      	ldr	r3, [r4, #28]
 801d198:	68db      	ldr	r3, [r3, #12]
 801d19a:	5959      	ldr	r1, [r3, r5]
 801d19c:	b9b1      	cbnz	r1, 801d1cc <_reclaim_reent+0x4c>
 801d19e:	3504      	adds	r5, #4
 801d1a0:	2d80      	cmp	r5, #128	@ 0x80
 801d1a2:	d1f8      	bne.n	801d196 <_reclaim_reent+0x16>
 801d1a4:	69e3      	ldr	r3, [r4, #28]
 801d1a6:	4620      	mov	r0, r4
 801d1a8:	68d9      	ldr	r1, [r3, #12]
 801d1aa:	f000 f873 	bl	801d294 <_free_r>
 801d1ae:	69e3      	ldr	r3, [r4, #28]
 801d1b0:	6819      	ldr	r1, [r3, #0]
 801d1b2:	b111      	cbz	r1, 801d1ba <_reclaim_reent+0x3a>
 801d1b4:	4620      	mov	r0, r4
 801d1b6:	f000 f86d 	bl	801d294 <_free_r>
 801d1ba:	69e3      	ldr	r3, [r4, #28]
 801d1bc:	689d      	ldr	r5, [r3, #8]
 801d1be:	b15d      	cbz	r5, 801d1d8 <_reclaim_reent+0x58>
 801d1c0:	4629      	mov	r1, r5
 801d1c2:	4620      	mov	r0, r4
 801d1c4:	682d      	ldr	r5, [r5, #0]
 801d1c6:	f000 f865 	bl	801d294 <_free_r>
 801d1ca:	e7f8      	b.n	801d1be <_reclaim_reent+0x3e>
 801d1cc:	680e      	ldr	r6, [r1, #0]
 801d1ce:	4620      	mov	r0, r4
 801d1d0:	f000 f860 	bl	801d294 <_free_r>
 801d1d4:	4631      	mov	r1, r6
 801d1d6:	e7e1      	b.n	801d19c <_reclaim_reent+0x1c>
 801d1d8:	6961      	ldr	r1, [r4, #20]
 801d1da:	b111      	cbz	r1, 801d1e2 <_reclaim_reent+0x62>
 801d1dc:	4620      	mov	r0, r4
 801d1de:	f000 f859 	bl	801d294 <_free_r>
 801d1e2:	69e1      	ldr	r1, [r4, #28]
 801d1e4:	b111      	cbz	r1, 801d1ec <_reclaim_reent+0x6c>
 801d1e6:	4620      	mov	r0, r4
 801d1e8:	f000 f854 	bl	801d294 <_free_r>
 801d1ec:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801d1ee:	b111      	cbz	r1, 801d1f6 <_reclaim_reent+0x76>
 801d1f0:	4620      	mov	r0, r4
 801d1f2:	f000 f84f 	bl	801d294 <_free_r>
 801d1f6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801d1f8:	b111      	cbz	r1, 801d200 <_reclaim_reent+0x80>
 801d1fa:	4620      	mov	r0, r4
 801d1fc:	f000 f84a 	bl	801d294 <_free_r>
 801d200:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801d202:	b111      	cbz	r1, 801d20a <_reclaim_reent+0x8a>
 801d204:	4620      	mov	r0, r4
 801d206:	f000 f845 	bl	801d294 <_free_r>
 801d20a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801d20c:	b111      	cbz	r1, 801d214 <_reclaim_reent+0x94>
 801d20e:	4620      	mov	r0, r4
 801d210:	f000 f840 	bl	801d294 <_free_r>
 801d214:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801d216:	b111      	cbz	r1, 801d21e <_reclaim_reent+0x9e>
 801d218:	4620      	mov	r0, r4
 801d21a:	f000 f83b 	bl	801d294 <_free_r>
 801d21e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801d220:	b111      	cbz	r1, 801d228 <_reclaim_reent+0xa8>
 801d222:	4620      	mov	r0, r4
 801d224:	f000 f836 	bl	801d294 <_free_r>
 801d228:	6a23      	ldr	r3, [r4, #32]
 801d22a:	b11b      	cbz	r3, 801d234 <_reclaim_reent+0xb4>
 801d22c:	4620      	mov	r0, r4
 801d22e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801d232:	4718      	bx	r3
 801d234:	bd70      	pop	{r4, r5, r6, pc}
 801d236:	bf00      	nop
 801d238:	20000048 	.word	0x20000048

0801d23c <memcpy>:
 801d23c:	440a      	add	r2, r1
 801d23e:	4291      	cmp	r1, r2
 801d240:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801d244:	d100      	bne.n	801d248 <memcpy+0xc>
 801d246:	4770      	bx	lr
 801d248:	b510      	push	{r4, lr}
 801d24a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801d24e:	f803 4f01 	strb.w	r4, [r3, #1]!
 801d252:	4291      	cmp	r1, r2
 801d254:	d1f9      	bne.n	801d24a <memcpy+0xe>
 801d256:	bd10      	pop	{r4, pc}

0801d258 <__assert_func>:
 801d258:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801d25a:	4614      	mov	r4, r2
 801d25c:	461a      	mov	r2, r3
 801d25e:	4b09      	ldr	r3, [pc, #36]	@ (801d284 <__assert_func+0x2c>)
 801d260:	681b      	ldr	r3, [r3, #0]
 801d262:	4605      	mov	r5, r0
 801d264:	68d8      	ldr	r0, [r3, #12]
 801d266:	b14c      	cbz	r4, 801d27c <__assert_func+0x24>
 801d268:	4b07      	ldr	r3, [pc, #28]	@ (801d288 <__assert_func+0x30>)
 801d26a:	9100      	str	r1, [sp, #0]
 801d26c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801d270:	4906      	ldr	r1, [pc, #24]	@ (801d28c <__assert_func+0x34>)
 801d272:	462b      	mov	r3, r5
 801d274:	f000 fe24 	bl	801dec0 <fiprintf>
 801d278:	f000 ffd0 	bl	801e21c <abort>
 801d27c:	4b04      	ldr	r3, [pc, #16]	@ (801d290 <__assert_func+0x38>)
 801d27e:	461c      	mov	r4, r3
 801d280:	e7f3      	b.n	801d26a <__assert_func+0x12>
 801d282:	bf00      	nop
 801d284:	20000048 	.word	0x20000048
 801d288:	080223a3 	.word	0x080223a3
 801d28c:	080223b0 	.word	0x080223b0
 801d290:	080223de 	.word	0x080223de

0801d294 <_free_r>:
 801d294:	b538      	push	{r3, r4, r5, lr}
 801d296:	4605      	mov	r5, r0
 801d298:	2900      	cmp	r1, #0
 801d29a:	d041      	beq.n	801d320 <_free_r+0x8c>
 801d29c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801d2a0:	1f0c      	subs	r4, r1, #4
 801d2a2:	2b00      	cmp	r3, #0
 801d2a4:	bfb8      	it	lt
 801d2a6:	18e4      	addlt	r4, r4, r3
 801d2a8:	f000 fdba 	bl	801de20 <__malloc_lock>
 801d2ac:	4a1d      	ldr	r2, [pc, #116]	@ (801d324 <_free_r+0x90>)
 801d2ae:	6813      	ldr	r3, [r2, #0]
 801d2b0:	b933      	cbnz	r3, 801d2c0 <_free_r+0x2c>
 801d2b2:	6063      	str	r3, [r4, #4]
 801d2b4:	6014      	str	r4, [r2, #0]
 801d2b6:	4628      	mov	r0, r5
 801d2b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d2bc:	f000 bdb6 	b.w	801de2c <__malloc_unlock>
 801d2c0:	42a3      	cmp	r3, r4
 801d2c2:	d908      	bls.n	801d2d6 <_free_r+0x42>
 801d2c4:	6820      	ldr	r0, [r4, #0]
 801d2c6:	1821      	adds	r1, r4, r0
 801d2c8:	428b      	cmp	r3, r1
 801d2ca:	bf01      	itttt	eq
 801d2cc:	6819      	ldreq	r1, [r3, #0]
 801d2ce:	685b      	ldreq	r3, [r3, #4]
 801d2d0:	1809      	addeq	r1, r1, r0
 801d2d2:	6021      	streq	r1, [r4, #0]
 801d2d4:	e7ed      	b.n	801d2b2 <_free_r+0x1e>
 801d2d6:	461a      	mov	r2, r3
 801d2d8:	685b      	ldr	r3, [r3, #4]
 801d2da:	b10b      	cbz	r3, 801d2e0 <_free_r+0x4c>
 801d2dc:	42a3      	cmp	r3, r4
 801d2de:	d9fa      	bls.n	801d2d6 <_free_r+0x42>
 801d2e0:	6811      	ldr	r1, [r2, #0]
 801d2e2:	1850      	adds	r0, r2, r1
 801d2e4:	42a0      	cmp	r0, r4
 801d2e6:	d10b      	bne.n	801d300 <_free_r+0x6c>
 801d2e8:	6820      	ldr	r0, [r4, #0]
 801d2ea:	4401      	add	r1, r0
 801d2ec:	1850      	adds	r0, r2, r1
 801d2ee:	4283      	cmp	r3, r0
 801d2f0:	6011      	str	r1, [r2, #0]
 801d2f2:	d1e0      	bne.n	801d2b6 <_free_r+0x22>
 801d2f4:	6818      	ldr	r0, [r3, #0]
 801d2f6:	685b      	ldr	r3, [r3, #4]
 801d2f8:	6053      	str	r3, [r2, #4]
 801d2fa:	4408      	add	r0, r1
 801d2fc:	6010      	str	r0, [r2, #0]
 801d2fe:	e7da      	b.n	801d2b6 <_free_r+0x22>
 801d300:	d902      	bls.n	801d308 <_free_r+0x74>
 801d302:	230c      	movs	r3, #12
 801d304:	602b      	str	r3, [r5, #0]
 801d306:	e7d6      	b.n	801d2b6 <_free_r+0x22>
 801d308:	6820      	ldr	r0, [r4, #0]
 801d30a:	1821      	adds	r1, r4, r0
 801d30c:	428b      	cmp	r3, r1
 801d30e:	bf04      	itt	eq
 801d310:	6819      	ldreq	r1, [r3, #0]
 801d312:	685b      	ldreq	r3, [r3, #4]
 801d314:	6063      	str	r3, [r4, #4]
 801d316:	bf04      	itt	eq
 801d318:	1809      	addeq	r1, r1, r0
 801d31a:	6021      	streq	r1, [r4, #0]
 801d31c:	6054      	str	r4, [r2, #4]
 801d31e:	e7ca      	b.n	801d2b6 <_free_r+0x22>
 801d320:	bd38      	pop	{r3, r4, r5, pc}
 801d322:	bf00      	nop
 801d324:	2000e6ec 	.word	0x2000e6ec

0801d328 <__ssputs_r>:
 801d328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d32c:	688e      	ldr	r6, [r1, #8]
 801d32e:	461f      	mov	r7, r3
 801d330:	42be      	cmp	r6, r7
 801d332:	680b      	ldr	r3, [r1, #0]
 801d334:	4682      	mov	sl, r0
 801d336:	460c      	mov	r4, r1
 801d338:	4690      	mov	r8, r2
 801d33a:	d82d      	bhi.n	801d398 <__ssputs_r+0x70>
 801d33c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d340:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801d344:	d026      	beq.n	801d394 <__ssputs_r+0x6c>
 801d346:	6965      	ldr	r5, [r4, #20]
 801d348:	6909      	ldr	r1, [r1, #16]
 801d34a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801d34e:	eba3 0901 	sub.w	r9, r3, r1
 801d352:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801d356:	1c7b      	adds	r3, r7, #1
 801d358:	444b      	add	r3, r9
 801d35a:	106d      	asrs	r5, r5, #1
 801d35c:	429d      	cmp	r5, r3
 801d35e:	bf38      	it	cc
 801d360:	461d      	movcc	r5, r3
 801d362:	0553      	lsls	r3, r2, #21
 801d364:	d527      	bpl.n	801d3b6 <__ssputs_r+0x8e>
 801d366:	4629      	mov	r1, r5
 801d368:	f000 faa2 	bl	801d8b0 <_malloc_r>
 801d36c:	4606      	mov	r6, r0
 801d36e:	b360      	cbz	r0, 801d3ca <__ssputs_r+0xa2>
 801d370:	6921      	ldr	r1, [r4, #16]
 801d372:	464a      	mov	r2, r9
 801d374:	f7ff ff62 	bl	801d23c <memcpy>
 801d378:	89a3      	ldrh	r3, [r4, #12]
 801d37a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801d37e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d382:	81a3      	strh	r3, [r4, #12]
 801d384:	6126      	str	r6, [r4, #16]
 801d386:	6165      	str	r5, [r4, #20]
 801d388:	444e      	add	r6, r9
 801d38a:	eba5 0509 	sub.w	r5, r5, r9
 801d38e:	6026      	str	r6, [r4, #0]
 801d390:	60a5      	str	r5, [r4, #8]
 801d392:	463e      	mov	r6, r7
 801d394:	42be      	cmp	r6, r7
 801d396:	d900      	bls.n	801d39a <__ssputs_r+0x72>
 801d398:	463e      	mov	r6, r7
 801d39a:	6820      	ldr	r0, [r4, #0]
 801d39c:	4632      	mov	r2, r6
 801d39e:	4641      	mov	r1, r8
 801d3a0:	f7ff fe88 	bl	801d0b4 <memmove>
 801d3a4:	68a3      	ldr	r3, [r4, #8]
 801d3a6:	1b9b      	subs	r3, r3, r6
 801d3a8:	60a3      	str	r3, [r4, #8]
 801d3aa:	6823      	ldr	r3, [r4, #0]
 801d3ac:	4433      	add	r3, r6
 801d3ae:	6023      	str	r3, [r4, #0]
 801d3b0:	2000      	movs	r0, #0
 801d3b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d3b6:	462a      	mov	r2, r5
 801d3b8:	f000 fd94 	bl	801dee4 <_realloc_r>
 801d3bc:	4606      	mov	r6, r0
 801d3be:	2800      	cmp	r0, #0
 801d3c0:	d1e0      	bne.n	801d384 <__ssputs_r+0x5c>
 801d3c2:	6921      	ldr	r1, [r4, #16]
 801d3c4:	4650      	mov	r0, sl
 801d3c6:	f7ff ff65 	bl	801d294 <_free_r>
 801d3ca:	230c      	movs	r3, #12
 801d3cc:	f8ca 3000 	str.w	r3, [sl]
 801d3d0:	89a3      	ldrh	r3, [r4, #12]
 801d3d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d3d6:	81a3      	strh	r3, [r4, #12]
 801d3d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d3dc:	e7e9      	b.n	801d3b2 <__ssputs_r+0x8a>
	...

0801d3e0 <_svfiprintf_r>:
 801d3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d3e4:	4698      	mov	r8, r3
 801d3e6:	898b      	ldrh	r3, [r1, #12]
 801d3e8:	061b      	lsls	r3, r3, #24
 801d3ea:	b09d      	sub	sp, #116	@ 0x74
 801d3ec:	4607      	mov	r7, r0
 801d3ee:	460d      	mov	r5, r1
 801d3f0:	4614      	mov	r4, r2
 801d3f2:	d510      	bpl.n	801d416 <_svfiprintf_r+0x36>
 801d3f4:	690b      	ldr	r3, [r1, #16]
 801d3f6:	b973      	cbnz	r3, 801d416 <_svfiprintf_r+0x36>
 801d3f8:	2140      	movs	r1, #64	@ 0x40
 801d3fa:	f000 fa59 	bl	801d8b0 <_malloc_r>
 801d3fe:	6028      	str	r0, [r5, #0]
 801d400:	6128      	str	r0, [r5, #16]
 801d402:	b930      	cbnz	r0, 801d412 <_svfiprintf_r+0x32>
 801d404:	230c      	movs	r3, #12
 801d406:	603b      	str	r3, [r7, #0]
 801d408:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d40c:	b01d      	add	sp, #116	@ 0x74
 801d40e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d412:	2340      	movs	r3, #64	@ 0x40
 801d414:	616b      	str	r3, [r5, #20]
 801d416:	2300      	movs	r3, #0
 801d418:	9309      	str	r3, [sp, #36]	@ 0x24
 801d41a:	2320      	movs	r3, #32
 801d41c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d420:	f8cd 800c 	str.w	r8, [sp, #12]
 801d424:	2330      	movs	r3, #48	@ 0x30
 801d426:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801d5c4 <_svfiprintf_r+0x1e4>
 801d42a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d42e:	f04f 0901 	mov.w	r9, #1
 801d432:	4623      	mov	r3, r4
 801d434:	469a      	mov	sl, r3
 801d436:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d43a:	b10a      	cbz	r2, 801d440 <_svfiprintf_r+0x60>
 801d43c:	2a25      	cmp	r2, #37	@ 0x25
 801d43e:	d1f9      	bne.n	801d434 <_svfiprintf_r+0x54>
 801d440:	ebba 0b04 	subs.w	fp, sl, r4
 801d444:	d00b      	beq.n	801d45e <_svfiprintf_r+0x7e>
 801d446:	465b      	mov	r3, fp
 801d448:	4622      	mov	r2, r4
 801d44a:	4629      	mov	r1, r5
 801d44c:	4638      	mov	r0, r7
 801d44e:	f7ff ff6b 	bl	801d328 <__ssputs_r>
 801d452:	3001      	adds	r0, #1
 801d454:	f000 80a7 	beq.w	801d5a6 <_svfiprintf_r+0x1c6>
 801d458:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d45a:	445a      	add	r2, fp
 801d45c:	9209      	str	r2, [sp, #36]	@ 0x24
 801d45e:	f89a 3000 	ldrb.w	r3, [sl]
 801d462:	2b00      	cmp	r3, #0
 801d464:	f000 809f 	beq.w	801d5a6 <_svfiprintf_r+0x1c6>
 801d468:	2300      	movs	r3, #0
 801d46a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801d46e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d472:	f10a 0a01 	add.w	sl, sl, #1
 801d476:	9304      	str	r3, [sp, #16]
 801d478:	9307      	str	r3, [sp, #28]
 801d47a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d47e:	931a      	str	r3, [sp, #104]	@ 0x68
 801d480:	4654      	mov	r4, sl
 801d482:	2205      	movs	r2, #5
 801d484:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d488:	484e      	ldr	r0, [pc, #312]	@ (801d5c4 <_svfiprintf_r+0x1e4>)
 801d48a:	f7e2 fee1 	bl	8000250 <memchr>
 801d48e:	9a04      	ldr	r2, [sp, #16]
 801d490:	b9d8      	cbnz	r0, 801d4ca <_svfiprintf_r+0xea>
 801d492:	06d0      	lsls	r0, r2, #27
 801d494:	bf44      	itt	mi
 801d496:	2320      	movmi	r3, #32
 801d498:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d49c:	0711      	lsls	r1, r2, #28
 801d49e:	bf44      	itt	mi
 801d4a0:	232b      	movmi	r3, #43	@ 0x2b
 801d4a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d4a6:	f89a 3000 	ldrb.w	r3, [sl]
 801d4aa:	2b2a      	cmp	r3, #42	@ 0x2a
 801d4ac:	d015      	beq.n	801d4da <_svfiprintf_r+0xfa>
 801d4ae:	9a07      	ldr	r2, [sp, #28]
 801d4b0:	4654      	mov	r4, sl
 801d4b2:	2000      	movs	r0, #0
 801d4b4:	f04f 0c0a 	mov.w	ip, #10
 801d4b8:	4621      	mov	r1, r4
 801d4ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d4be:	3b30      	subs	r3, #48	@ 0x30
 801d4c0:	2b09      	cmp	r3, #9
 801d4c2:	d94b      	bls.n	801d55c <_svfiprintf_r+0x17c>
 801d4c4:	b1b0      	cbz	r0, 801d4f4 <_svfiprintf_r+0x114>
 801d4c6:	9207      	str	r2, [sp, #28]
 801d4c8:	e014      	b.n	801d4f4 <_svfiprintf_r+0x114>
 801d4ca:	eba0 0308 	sub.w	r3, r0, r8
 801d4ce:	fa09 f303 	lsl.w	r3, r9, r3
 801d4d2:	4313      	orrs	r3, r2
 801d4d4:	9304      	str	r3, [sp, #16]
 801d4d6:	46a2      	mov	sl, r4
 801d4d8:	e7d2      	b.n	801d480 <_svfiprintf_r+0xa0>
 801d4da:	9b03      	ldr	r3, [sp, #12]
 801d4dc:	1d19      	adds	r1, r3, #4
 801d4de:	681b      	ldr	r3, [r3, #0]
 801d4e0:	9103      	str	r1, [sp, #12]
 801d4e2:	2b00      	cmp	r3, #0
 801d4e4:	bfbb      	ittet	lt
 801d4e6:	425b      	neglt	r3, r3
 801d4e8:	f042 0202 	orrlt.w	r2, r2, #2
 801d4ec:	9307      	strge	r3, [sp, #28]
 801d4ee:	9307      	strlt	r3, [sp, #28]
 801d4f0:	bfb8      	it	lt
 801d4f2:	9204      	strlt	r2, [sp, #16]
 801d4f4:	7823      	ldrb	r3, [r4, #0]
 801d4f6:	2b2e      	cmp	r3, #46	@ 0x2e
 801d4f8:	d10a      	bne.n	801d510 <_svfiprintf_r+0x130>
 801d4fa:	7863      	ldrb	r3, [r4, #1]
 801d4fc:	2b2a      	cmp	r3, #42	@ 0x2a
 801d4fe:	d132      	bne.n	801d566 <_svfiprintf_r+0x186>
 801d500:	9b03      	ldr	r3, [sp, #12]
 801d502:	1d1a      	adds	r2, r3, #4
 801d504:	681b      	ldr	r3, [r3, #0]
 801d506:	9203      	str	r2, [sp, #12]
 801d508:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d50c:	3402      	adds	r4, #2
 801d50e:	9305      	str	r3, [sp, #20]
 801d510:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801d5d4 <_svfiprintf_r+0x1f4>
 801d514:	7821      	ldrb	r1, [r4, #0]
 801d516:	2203      	movs	r2, #3
 801d518:	4650      	mov	r0, sl
 801d51a:	f7e2 fe99 	bl	8000250 <memchr>
 801d51e:	b138      	cbz	r0, 801d530 <_svfiprintf_r+0x150>
 801d520:	9b04      	ldr	r3, [sp, #16]
 801d522:	eba0 000a 	sub.w	r0, r0, sl
 801d526:	2240      	movs	r2, #64	@ 0x40
 801d528:	4082      	lsls	r2, r0
 801d52a:	4313      	orrs	r3, r2
 801d52c:	3401      	adds	r4, #1
 801d52e:	9304      	str	r3, [sp, #16]
 801d530:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d534:	4824      	ldr	r0, [pc, #144]	@ (801d5c8 <_svfiprintf_r+0x1e8>)
 801d536:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d53a:	2206      	movs	r2, #6
 801d53c:	f7e2 fe88 	bl	8000250 <memchr>
 801d540:	2800      	cmp	r0, #0
 801d542:	d036      	beq.n	801d5b2 <_svfiprintf_r+0x1d2>
 801d544:	4b21      	ldr	r3, [pc, #132]	@ (801d5cc <_svfiprintf_r+0x1ec>)
 801d546:	bb1b      	cbnz	r3, 801d590 <_svfiprintf_r+0x1b0>
 801d548:	9b03      	ldr	r3, [sp, #12]
 801d54a:	3307      	adds	r3, #7
 801d54c:	f023 0307 	bic.w	r3, r3, #7
 801d550:	3308      	adds	r3, #8
 801d552:	9303      	str	r3, [sp, #12]
 801d554:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d556:	4433      	add	r3, r6
 801d558:	9309      	str	r3, [sp, #36]	@ 0x24
 801d55a:	e76a      	b.n	801d432 <_svfiprintf_r+0x52>
 801d55c:	fb0c 3202 	mla	r2, ip, r2, r3
 801d560:	460c      	mov	r4, r1
 801d562:	2001      	movs	r0, #1
 801d564:	e7a8      	b.n	801d4b8 <_svfiprintf_r+0xd8>
 801d566:	2300      	movs	r3, #0
 801d568:	3401      	adds	r4, #1
 801d56a:	9305      	str	r3, [sp, #20]
 801d56c:	4619      	mov	r1, r3
 801d56e:	f04f 0c0a 	mov.w	ip, #10
 801d572:	4620      	mov	r0, r4
 801d574:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d578:	3a30      	subs	r2, #48	@ 0x30
 801d57a:	2a09      	cmp	r2, #9
 801d57c:	d903      	bls.n	801d586 <_svfiprintf_r+0x1a6>
 801d57e:	2b00      	cmp	r3, #0
 801d580:	d0c6      	beq.n	801d510 <_svfiprintf_r+0x130>
 801d582:	9105      	str	r1, [sp, #20]
 801d584:	e7c4      	b.n	801d510 <_svfiprintf_r+0x130>
 801d586:	fb0c 2101 	mla	r1, ip, r1, r2
 801d58a:	4604      	mov	r4, r0
 801d58c:	2301      	movs	r3, #1
 801d58e:	e7f0      	b.n	801d572 <_svfiprintf_r+0x192>
 801d590:	ab03      	add	r3, sp, #12
 801d592:	9300      	str	r3, [sp, #0]
 801d594:	462a      	mov	r2, r5
 801d596:	4b0e      	ldr	r3, [pc, #56]	@ (801d5d0 <_svfiprintf_r+0x1f0>)
 801d598:	a904      	add	r1, sp, #16
 801d59a:	4638      	mov	r0, r7
 801d59c:	f3af 8000 	nop.w
 801d5a0:	1c42      	adds	r2, r0, #1
 801d5a2:	4606      	mov	r6, r0
 801d5a4:	d1d6      	bne.n	801d554 <_svfiprintf_r+0x174>
 801d5a6:	89ab      	ldrh	r3, [r5, #12]
 801d5a8:	065b      	lsls	r3, r3, #25
 801d5aa:	f53f af2d 	bmi.w	801d408 <_svfiprintf_r+0x28>
 801d5ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d5b0:	e72c      	b.n	801d40c <_svfiprintf_r+0x2c>
 801d5b2:	ab03      	add	r3, sp, #12
 801d5b4:	9300      	str	r3, [sp, #0]
 801d5b6:	462a      	mov	r2, r5
 801d5b8:	4b05      	ldr	r3, [pc, #20]	@ (801d5d0 <_svfiprintf_r+0x1f0>)
 801d5ba:	a904      	add	r1, sp, #16
 801d5bc:	4638      	mov	r0, r7
 801d5be:	f000 fa65 	bl	801da8c <_printf_i>
 801d5c2:	e7ed      	b.n	801d5a0 <_svfiprintf_r+0x1c0>
 801d5c4:	080223df 	.word	0x080223df
 801d5c8:	080223e9 	.word	0x080223e9
 801d5cc:	00000000 	.word	0x00000000
 801d5d0:	0801d329 	.word	0x0801d329
 801d5d4:	080223e5 	.word	0x080223e5

0801d5d8 <__sfputc_r>:
 801d5d8:	6893      	ldr	r3, [r2, #8]
 801d5da:	3b01      	subs	r3, #1
 801d5dc:	2b00      	cmp	r3, #0
 801d5de:	b410      	push	{r4}
 801d5e0:	6093      	str	r3, [r2, #8]
 801d5e2:	da08      	bge.n	801d5f6 <__sfputc_r+0x1e>
 801d5e4:	6994      	ldr	r4, [r2, #24]
 801d5e6:	42a3      	cmp	r3, r4
 801d5e8:	db01      	blt.n	801d5ee <__sfputc_r+0x16>
 801d5ea:	290a      	cmp	r1, #10
 801d5ec:	d103      	bne.n	801d5f6 <__sfputc_r+0x1e>
 801d5ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d5f2:	f000 bca5 	b.w	801df40 <__swbuf_r>
 801d5f6:	6813      	ldr	r3, [r2, #0]
 801d5f8:	1c58      	adds	r0, r3, #1
 801d5fa:	6010      	str	r0, [r2, #0]
 801d5fc:	7019      	strb	r1, [r3, #0]
 801d5fe:	4608      	mov	r0, r1
 801d600:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d604:	4770      	bx	lr

0801d606 <__sfputs_r>:
 801d606:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d608:	4606      	mov	r6, r0
 801d60a:	460f      	mov	r7, r1
 801d60c:	4614      	mov	r4, r2
 801d60e:	18d5      	adds	r5, r2, r3
 801d610:	42ac      	cmp	r4, r5
 801d612:	d101      	bne.n	801d618 <__sfputs_r+0x12>
 801d614:	2000      	movs	r0, #0
 801d616:	e007      	b.n	801d628 <__sfputs_r+0x22>
 801d618:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d61c:	463a      	mov	r2, r7
 801d61e:	4630      	mov	r0, r6
 801d620:	f7ff ffda 	bl	801d5d8 <__sfputc_r>
 801d624:	1c43      	adds	r3, r0, #1
 801d626:	d1f3      	bne.n	801d610 <__sfputs_r+0xa>
 801d628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801d62c <_vfiprintf_r>:
 801d62c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d630:	460d      	mov	r5, r1
 801d632:	b09d      	sub	sp, #116	@ 0x74
 801d634:	4614      	mov	r4, r2
 801d636:	4698      	mov	r8, r3
 801d638:	4606      	mov	r6, r0
 801d63a:	b118      	cbz	r0, 801d644 <_vfiprintf_r+0x18>
 801d63c:	6a03      	ldr	r3, [r0, #32]
 801d63e:	b90b      	cbnz	r3, 801d644 <_vfiprintf_r+0x18>
 801d640:	f7ff fc5c 	bl	801cefc <__sinit>
 801d644:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d646:	07d9      	lsls	r1, r3, #31
 801d648:	d405      	bmi.n	801d656 <_vfiprintf_r+0x2a>
 801d64a:	89ab      	ldrh	r3, [r5, #12]
 801d64c:	059a      	lsls	r2, r3, #22
 801d64e:	d402      	bmi.n	801d656 <_vfiprintf_r+0x2a>
 801d650:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d652:	f7ff fd92 	bl	801d17a <__retarget_lock_acquire_recursive>
 801d656:	89ab      	ldrh	r3, [r5, #12]
 801d658:	071b      	lsls	r3, r3, #28
 801d65a:	d501      	bpl.n	801d660 <_vfiprintf_r+0x34>
 801d65c:	692b      	ldr	r3, [r5, #16]
 801d65e:	b99b      	cbnz	r3, 801d688 <_vfiprintf_r+0x5c>
 801d660:	4629      	mov	r1, r5
 801d662:	4630      	mov	r0, r6
 801d664:	f000 fcaa 	bl	801dfbc <__swsetup_r>
 801d668:	b170      	cbz	r0, 801d688 <_vfiprintf_r+0x5c>
 801d66a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d66c:	07dc      	lsls	r4, r3, #31
 801d66e:	d504      	bpl.n	801d67a <_vfiprintf_r+0x4e>
 801d670:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d674:	b01d      	add	sp, #116	@ 0x74
 801d676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d67a:	89ab      	ldrh	r3, [r5, #12]
 801d67c:	0598      	lsls	r0, r3, #22
 801d67e:	d4f7      	bmi.n	801d670 <_vfiprintf_r+0x44>
 801d680:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d682:	f7ff fd7b 	bl	801d17c <__retarget_lock_release_recursive>
 801d686:	e7f3      	b.n	801d670 <_vfiprintf_r+0x44>
 801d688:	2300      	movs	r3, #0
 801d68a:	9309      	str	r3, [sp, #36]	@ 0x24
 801d68c:	2320      	movs	r3, #32
 801d68e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d692:	f8cd 800c 	str.w	r8, [sp, #12]
 801d696:	2330      	movs	r3, #48	@ 0x30
 801d698:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801d848 <_vfiprintf_r+0x21c>
 801d69c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d6a0:	f04f 0901 	mov.w	r9, #1
 801d6a4:	4623      	mov	r3, r4
 801d6a6:	469a      	mov	sl, r3
 801d6a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d6ac:	b10a      	cbz	r2, 801d6b2 <_vfiprintf_r+0x86>
 801d6ae:	2a25      	cmp	r2, #37	@ 0x25
 801d6b0:	d1f9      	bne.n	801d6a6 <_vfiprintf_r+0x7a>
 801d6b2:	ebba 0b04 	subs.w	fp, sl, r4
 801d6b6:	d00b      	beq.n	801d6d0 <_vfiprintf_r+0xa4>
 801d6b8:	465b      	mov	r3, fp
 801d6ba:	4622      	mov	r2, r4
 801d6bc:	4629      	mov	r1, r5
 801d6be:	4630      	mov	r0, r6
 801d6c0:	f7ff ffa1 	bl	801d606 <__sfputs_r>
 801d6c4:	3001      	adds	r0, #1
 801d6c6:	f000 80a7 	beq.w	801d818 <_vfiprintf_r+0x1ec>
 801d6ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d6cc:	445a      	add	r2, fp
 801d6ce:	9209      	str	r2, [sp, #36]	@ 0x24
 801d6d0:	f89a 3000 	ldrb.w	r3, [sl]
 801d6d4:	2b00      	cmp	r3, #0
 801d6d6:	f000 809f 	beq.w	801d818 <_vfiprintf_r+0x1ec>
 801d6da:	2300      	movs	r3, #0
 801d6dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801d6e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d6e4:	f10a 0a01 	add.w	sl, sl, #1
 801d6e8:	9304      	str	r3, [sp, #16]
 801d6ea:	9307      	str	r3, [sp, #28]
 801d6ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d6f0:	931a      	str	r3, [sp, #104]	@ 0x68
 801d6f2:	4654      	mov	r4, sl
 801d6f4:	2205      	movs	r2, #5
 801d6f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d6fa:	4853      	ldr	r0, [pc, #332]	@ (801d848 <_vfiprintf_r+0x21c>)
 801d6fc:	f7e2 fda8 	bl	8000250 <memchr>
 801d700:	9a04      	ldr	r2, [sp, #16]
 801d702:	b9d8      	cbnz	r0, 801d73c <_vfiprintf_r+0x110>
 801d704:	06d1      	lsls	r1, r2, #27
 801d706:	bf44      	itt	mi
 801d708:	2320      	movmi	r3, #32
 801d70a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d70e:	0713      	lsls	r3, r2, #28
 801d710:	bf44      	itt	mi
 801d712:	232b      	movmi	r3, #43	@ 0x2b
 801d714:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d718:	f89a 3000 	ldrb.w	r3, [sl]
 801d71c:	2b2a      	cmp	r3, #42	@ 0x2a
 801d71e:	d015      	beq.n	801d74c <_vfiprintf_r+0x120>
 801d720:	9a07      	ldr	r2, [sp, #28]
 801d722:	4654      	mov	r4, sl
 801d724:	2000      	movs	r0, #0
 801d726:	f04f 0c0a 	mov.w	ip, #10
 801d72a:	4621      	mov	r1, r4
 801d72c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d730:	3b30      	subs	r3, #48	@ 0x30
 801d732:	2b09      	cmp	r3, #9
 801d734:	d94b      	bls.n	801d7ce <_vfiprintf_r+0x1a2>
 801d736:	b1b0      	cbz	r0, 801d766 <_vfiprintf_r+0x13a>
 801d738:	9207      	str	r2, [sp, #28]
 801d73a:	e014      	b.n	801d766 <_vfiprintf_r+0x13a>
 801d73c:	eba0 0308 	sub.w	r3, r0, r8
 801d740:	fa09 f303 	lsl.w	r3, r9, r3
 801d744:	4313      	orrs	r3, r2
 801d746:	9304      	str	r3, [sp, #16]
 801d748:	46a2      	mov	sl, r4
 801d74a:	e7d2      	b.n	801d6f2 <_vfiprintf_r+0xc6>
 801d74c:	9b03      	ldr	r3, [sp, #12]
 801d74e:	1d19      	adds	r1, r3, #4
 801d750:	681b      	ldr	r3, [r3, #0]
 801d752:	9103      	str	r1, [sp, #12]
 801d754:	2b00      	cmp	r3, #0
 801d756:	bfbb      	ittet	lt
 801d758:	425b      	neglt	r3, r3
 801d75a:	f042 0202 	orrlt.w	r2, r2, #2
 801d75e:	9307      	strge	r3, [sp, #28]
 801d760:	9307      	strlt	r3, [sp, #28]
 801d762:	bfb8      	it	lt
 801d764:	9204      	strlt	r2, [sp, #16]
 801d766:	7823      	ldrb	r3, [r4, #0]
 801d768:	2b2e      	cmp	r3, #46	@ 0x2e
 801d76a:	d10a      	bne.n	801d782 <_vfiprintf_r+0x156>
 801d76c:	7863      	ldrb	r3, [r4, #1]
 801d76e:	2b2a      	cmp	r3, #42	@ 0x2a
 801d770:	d132      	bne.n	801d7d8 <_vfiprintf_r+0x1ac>
 801d772:	9b03      	ldr	r3, [sp, #12]
 801d774:	1d1a      	adds	r2, r3, #4
 801d776:	681b      	ldr	r3, [r3, #0]
 801d778:	9203      	str	r2, [sp, #12]
 801d77a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d77e:	3402      	adds	r4, #2
 801d780:	9305      	str	r3, [sp, #20]
 801d782:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801d858 <_vfiprintf_r+0x22c>
 801d786:	7821      	ldrb	r1, [r4, #0]
 801d788:	2203      	movs	r2, #3
 801d78a:	4650      	mov	r0, sl
 801d78c:	f7e2 fd60 	bl	8000250 <memchr>
 801d790:	b138      	cbz	r0, 801d7a2 <_vfiprintf_r+0x176>
 801d792:	9b04      	ldr	r3, [sp, #16]
 801d794:	eba0 000a 	sub.w	r0, r0, sl
 801d798:	2240      	movs	r2, #64	@ 0x40
 801d79a:	4082      	lsls	r2, r0
 801d79c:	4313      	orrs	r3, r2
 801d79e:	3401      	adds	r4, #1
 801d7a0:	9304      	str	r3, [sp, #16]
 801d7a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d7a6:	4829      	ldr	r0, [pc, #164]	@ (801d84c <_vfiprintf_r+0x220>)
 801d7a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d7ac:	2206      	movs	r2, #6
 801d7ae:	f7e2 fd4f 	bl	8000250 <memchr>
 801d7b2:	2800      	cmp	r0, #0
 801d7b4:	d03f      	beq.n	801d836 <_vfiprintf_r+0x20a>
 801d7b6:	4b26      	ldr	r3, [pc, #152]	@ (801d850 <_vfiprintf_r+0x224>)
 801d7b8:	bb1b      	cbnz	r3, 801d802 <_vfiprintf_r+0x1d6>
 801d7ba:	9b03      	ldr	r3, [sp, #12]
 801d7bc:	3307      	adds	r3, #7
 801d7be:	f023 0307 	bic.w	r3, r3, #7
 801d7c2:	3308      	adds	r3, #8
 801d7c4:	9303      	str	r3, [sp, #12]
 801d7c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d7c8:	443b      	add	r3, r7
 801d7ca:	9309      	str	r3, [sp, #36]	@ 0x24
 801d7cc:	e76a      	b.n	801d6a4 <_vfiprintf_r+0x78>
 801d7ce:	fb0c 3202 	mla	r2, ip, r2, r3
 801d7d2:	460c      	mov	r4, r1
 801d7d4:	2001      	movs	r0, #1
 801d7d6:	e7a8      	b.n	801d72a <_vfiprintf_r+0xfe>
 801d7d8:	2300      	movs	r3, #0
 801d7da:	3401      	adds	r4, #1
 801d7dc:	9305      	str	r3, [sp, #20]
 801d7de:	4619      	mov	r1, r3
 801d7e0:	f04f 0c0a 	mov.w	ip, #10
 801d7e4:	4620      	mov	r0, r4
 801d7e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d7ea:	3a30      	subs	r2, #48	@ 0x30
 801d7ec:	2a09      	cmp	r2, #9
 801d7ee:	d903      	bls.n	801d7f8 <_vfiprintf_r+0x1cc>
 801d7f0:	2b00      	cmp	r3, #0
 801d7f2:	d0c6      	beq.n	801d782 <_vfiprintf_r+0x156>
 801d7f4:	9105      	str	r1, [sp, #20]
 801d7f6:	e7c4      	b.n	801d782 <_vfiprintf_r+0x156>
 801d7f8:	fb0c 2101 	mla	r1, ip, r1, r2
 801d7fc:	4604      	mov	r4, r0
 801d7fe:	2301      	movs	r3, #1
 801d800:	e7f0      	b.n	801d7e4 <_vfiprintf_r+0x1b8>
 801d802:	ab03      	add	r3, sp, #12
 801d804:	9300      	str	r3, [sp, #0]
 801d806:	462a      	mov	r2, r5
 801d808:	4b12      	ldr	r3, [pc, #72]	@ (801d854 <_vfiprintf_r+0x228>)
 801d80a:	a904      	add	r1, sp, #16
 801d80c:	4630      	mov	r0, r6
 801d80e:	f3af 8000 	nop.w
 801d812:	4607      	mov	r7, r0
 801d814:	1c78      	adds	r0, r7, #1
 801d816:	d1d6      	bne.n	801d7c6 <_vfiprintf_r+0x19a>
 801d818:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d81a:	07d9      	lsls	r1, r3, #31
 801d81c:	d405      	bmi.n	801d82a <_vfiprintf_r+0x1fe>
 801d81e:	89ab      	ldrh	r3, [r5, #12]
 801d820:	059a      	lsls	r2, r3, #22
 801d822:	d402      	bmi.n	801d82a <_vfiprintf_r+0x1fe>
 801d824:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d826:	f7ff fca9 	bl	801d17c <__retarget_lock_release_recursive>
 801d82a:	89ab      	ldrh	r3, [r5, #12]
 801d82c:	065b      	lsls	r3, r3, #25
 801d82e:	f53f af1f 	bmi.w	801d670 <_vfiprintf_r+0x44>
 801d832:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d834:	e71e      	b.n	801d674 <_vfiprintf_r+0x48>
 801d836:	ab03      	add	r3, sp, #12
 801d838:	9300      	str	r3, [sp, #0]
 801d83a:	462a      	mov	r2, r5
 801d83c:	4b05      	ldr	r3, [pc, #20]	@ (801d854 <_vfiprintf_r+0x228>)
 801d83e:	a904      	add	r1, sp, #16
 801d840:	4630      	mov	r0, r6
 801d842:	f000 f923 	bl	801da8c <_printf_i>
 801d846:	e7e4      	b.n	801d812 <_vfiprintf_r+0x1e6>
 801d848:	080223df 	.word	0x080223df
 801d84c:	080223e9 	.word	0x080223e9
 801d850:	00000000 	.word	0x00000000
 801d854:	0801d607 	.word	0x0801d607
 801d858:	080223e5 	.word	0x080223e5

0801d85c <malloc>:
 801d85c:	4b02      	ldr	r3, [pc, #8]	@ (801d868 <malloc+0xc>)
 801d85e:	4601      	mov	r1, r0
 801d860:	6818      	ldr	r0, [r3, #0]
 801d862:	f000 b825 	b.w	801d8b0 <_malloc_r>
 801d866:	bf00      	nop
 801d868:	20000048 	.word	0x20000048

0801d86c <sbrk_aligned>:
 801d86c:	b570      	push	{r4, r5, r6, lr}
 801d86e:	4e0f      	ldr	r6, [pc, #60]	@ (801d8ac <sbrk_aligned+0x40>)
 801d870:	460c      	mov	r4, r1
 801d872:	6831      	ldr	r1, [r6, #0]
 801d874:	4605      	mov	r5, r0
 801d876:	b911      	cbnz	r1, 801d87e <sbrk_aligned+0x12>
 801d878:	f000 fc8c 	bl	801e194 <_sbrk_r>
 801d87c:	6030      	str	r0, [r6, #0]
 801d87e:	4621      	mov	r1, r4
 801d880:	4628      	mov	r0, r5
 801d882:	f000 fc87 	bl	801e194 <_sbrk_r>
 801d886:	1c43      	adds	r3, r0, #1
 801d888:	d103      	bne.n	801d892 <sbrk_aligned+0x26>
 801d88a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801d88e:	4620      	mov	r0, r4
 801d890:	bd70      	pop	{r4, r5, r6, pc}
 801d892:	1cc4      	adds	r4, r0, #3
 801d894:	f024 0403 	bic.w	r4, r4, #3
 801d898:	42a0      	cmp	r0, r4
 801d89a:	d0f8      	beq.n	801d88e <sbrk_aligned+0x22>
 801d89c:	1a21      	subs	r1, r4, r0
 801d89e:	4628      	mov	r0, r5
 801d8a0:	f000 fc78 	bl	801e194 <_sbrk_r>
 801d8a4:	3001      	adds	r0, #1
 801d8a6:	d1f2      	bne.n	801d88e <sbrk_aligned+0x22>
 801d8a8:	e7ef      	b.n	801d88a <sbrk_aligned+0x1e>
 801d8aa:	bf00      	nop
 801d8ac:	2000e6e8 	.word	0x2000e6e8

0801d8b0 <_malloc_r>:
 801d8b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d8b4:	1ccd      	adds	r5, r1, #3
 801d8b6:	f025 0503 	bic.w	r5, r5, #3
 801d8ba:	3508      	adds	r5, #8
 801d8bc:	2d0c      	cmp	r5, #12
 801d8be:	bf38      	it	cc
 801d8c0:	250c      	movcc	r5, #12
 801d8c2:	2d00      	cmp	r5, #0
 801d8c4:	4606      	mov	r6, r0
 801d8c6:	db01      	blt.n	801d8cc <_malloc_r+0x1c>
 801d8c8:	42a9      	cmp	r1, r5
 801d8ca:	d904      	bls.n	801d8d6 <_malloc_r+0x26>
 801d8cc:	230c      	movs	r3, #12
 801d8ce:	6033      	str	r3, [r6, #0]
 801d8d0:	2000      	movs	r0, #0
 801d8d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d8d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801d9ac <_malloc_r+0xfc>
 801d8da:	f000 faa1 	bl	801de20 <__malloc_lock>
 801d8de:	f8d8 3000 	ldr.w	r3, [r8]
 801d8e2:	461c      	mov	r4, r3
 801d8e4:	bb44      	cbnz	r4, 801d938 <_malloc_r+0x88>
 801d8e6:	4629      	mov	r1, r5
 801d8e8:	4630      	mov	r0, r6
 801d8ea:	f7ff ffbf 	bl	801d86c <sbrk_aligned>
 801d8ee:	1c43      	adds	r3, r0, #1
 801d8f0:	4604      	mov	r4, r0
 801d8f2:	d158      	bne.n	801d9a6 <_malloc_r+0xf6>
 801d8f4:	f8d8 4000 	ldr.w	r4, [r8]
 801d8f8:	4627      	mov	r7, r4
 801d8fa:	2f00      	cmp	r7, #0
 801d8fc:	d143      	bne.n	801d986 <_malloc_r+0xd6>
 801d8fe:	2c00      	cmp	r4, #0
 801d900:	d04b      	beq.n	801d99a <_malloc_r+0xea>
 801d902:	6823      	ldr	r3, [r4, #0]
 801d904:	4639      	mov	r1, r7
 801d906:	4630      	mov	r0, r6
 801d908:	eb04 0903 	add.w	r9, r4, r3
 801d90c:	f000 fc42 	bl	801e194 <_sbrk_r>
 801d910:	4581      	cmp	r9, r0
 801d912:	d142      	bne.n	801d99a <_malloc_r+0xea>
 801d914:	6821      	ldr	r1, [r4, #0]
 801d916:	1a6d      	subs	r5, r5, r1
 801d918:	4629      	mov	r1, r5
 801d91a:	4630      	mov	r0, r6
 801d91c:	f7ff ffa6 	bl	801d86c <sbrk_aligned>
 801d920:	3001      	adds	r0, #1
 801d922:	d03a      	beq.n	801d99a <_malloc_r+0xea>
 801d924:	6823      	ldr	r3, [r4, #0]
 801d926:	442b      	add	r3, r5
 801d928:	6023      	str	r3, [r4, #0]
 801d92a:	f8d8 3000 	ldr.w	r3, [r8]
 801d92e:	685a      	ldr	r2, [r3, #4]
 801d930:	bb62      	cbnz	r2, 801d98c <_malloc_r+0xdc>
 801d932:	f8c8 7000 	str.w	r7, [r8]
 801d936:	e00f      	b.n	801d958 <_malloc_r+0xa8>
 801d938:	6822      	ldr	r2, [r4, #0]
 801d93a:	1b52      	subs	r2, r2, r5
 801d93c:	d420      	bmi.n	801d980 <_malloc_r+0xd0>
 801d93e:	2a0b      	cmp	r2, #11
 801d940:	d917      	bls.n	801d972 <_malloc_r+0xc2>
 801d942:	1961      	adds	r1, r4, r5
 801d944:	42a3      	cmp	r3, r4
 801d946:	6025      	str	r5, [r4, #0]
 801d948:	bf18      	it	ne
 801d94a:	6059      	strne	r1, [r3, #4]
 801d94c:	6863      	ldr	r3, [r4, #4]
 801d94e:	bf08      	it	eq
 801d950:	f8c8 1000 	streq.w	r1, [r8]
 801d954:	5162      	str	r2, [r4, r5]
 801d956:	604b      	str	r3, [r1, #4]
 801d958:	4630      	mov	r0, r6
 801d95a:	f000 fa67 	bl	801de2c <__malloc_unlock>
 801d95e:	f104 000b 	add.w	r0, r4, #11
 801d962:	1d23      	adds	r3, r4, #4
 801d964:	f020 0007 	bic.w	r0, r0, #7
 801d968:	1ac2      	subs	r2, r0, r3
 801d96a:	bf1c      	itt	ne
 801d96c:	1a1b      	subne	r3, r3, r0
 801d96e:	50a3      	strne	r3, [r4, r2]
 801d970:	e7af      	b.n	801d8d2 <_malloc_r+0x22>
 801d972:	6862      	ldr	r2, [r4, #4]
 801d974:	42a3      	cmp	r3, r4
 801d976:	bf0c      	ite	eq
 801d978:	f8c8 2000 	streq.w	r2, [r8]
 801d97c:	605a      	strne	r2, [r3, #4]
 801d97e:	e7eb      	b.n	801d958 <_malloc_r+0xa8>
 801d980:	4623      	mov	r3, r4
 801d982:	6864      	ldr	r4, [r4, #4]
 801d984:	e7ae      	b.n	801d8e4 <_malloc_r+0x34>
 801d986:	463c      	mov	r4, r7
 801d988:	687f      	ldr	r7, [r7, #4]
 801d98a:	e7b6      	b.n	801d8fa <_malloc_r+0x4a>
 801d98c:	461a      	mov	r2, r3
 801d98e:	685b      	ldr	r3, [r3, #4]
 801d990:	42a3      	cmp	r3, r4
 801d992:	d1fb      	bne.n	801d98c <_malloc_r+0xdc>
 801d994:	2300      	movs	r3, #0
 801d996:	6053      	str	r3, [r2, #4]
 801d998:	e7de      	b.n	801d958 <_malloc_r+0xa8>
 801d99a:	230c      	movs	r3, #12
 801d99c:	6033      	str	r3, [r6, #0]
 801d99e:	4630      	mov	r0, r6
 801d9a0:	f000 fa44 	bl	801de2c <__malloc_unlock>
 801d9a4:	e794      	b.n	801d8d0 <_malloc_r+0x20>
 801d9a6:	6005      	str	r5, [r0, #0]
 801d9a8:	e7d6      	b.n	801d958 <_malloc_r+0xa8>
 801d9aa:	bf00      	nop
 801d9ac:	2000e6ec 	.word	0x2000e6ec

0801d9b0 <_printf_common>:
 801d9b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d9b4:	4616      	mov	r6, r2
 801d9b6:	4698      	mov	r8, r3
 801d9b8:	688a      	ldr	r2, [r1, #8]
 801d9ba:	690b      	ldr	r3, [r1, #16]
 801d9bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801d9c0:	4293      	cmp	r3, r2
 801d9c2:	bfb8      	it	lt
 801d9c4:	4613      	movlt	r3, r2
 801d9c6:	6033      	str	r3, [r6, #0]
 801d9c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801d9cc:	4607      	mov	r7, r0
 801d9ce:	460c      	mov	r4, r1
 801d9d0:	b10a      	cbz	r2, 801d9d6 <_printf_common+0x26>
 801d9d2:	3301      	adds	r3, #1
 801d9d4:	6033      	str	r3, [r6, #0]
 801d9d6:	6823      	ldr	r3, [r4, #0]
 801d9d8:	0699      	lsls	r1, r3, #26
 801d9da:	bf42      	ittt	mi
 801d9dc:	6833      	ldrmi	r3, [r6, #0]
 801d9de:	3302      	addmi	r3, #2
 801d9e0:	6033      	strmi	r3, [r6, #0]
 801d9e2:	6825      	ldr	r5, [r4, #0]
 801d9e4:	f015 0506 	ands.w	r5, r5, #6
 801d9e8:	d106      	bne.n	801d9f8 <_printf_common+0x48>
 801d9ea:	f104 0a19 	add.w	sl, r4, #25
 801d9ee:	68e3      	ldr	r3, [r4, #12]
 801d9f0:	6832      	ldr	r2, [r6, #0]
 801d9f2:	1a9b      	subs	r3, r3, r2
 801d9f4:	42ab      	cmp	r3, r5
 801d9f6:	dc26      	bgt.n	801da46 <_printf_common+0x96>
 801d9f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801d9fc:	6822      	ldr	r2, [r4, #0]
 801d9fe:	3b00      	subs	r3, #0
 801da00:	bf18      	it	ne
 801da02:	2301      	movne	r3, #1
 801da04:	0692      	lsls	r2, r2, #26
 801da06:	d42b      	bmi.n	801da60 <_printf_common+0xb0>
 801da08:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801da0c:	4641      	mov	r1, r8
 801da0e:	4638      	mov	r0, r7
 801da10:	47c8      	blx	r9
 801da12:	3001      	adds	r0, #1
 801da14:	d01e      	beq.n	801da54 <_printf_common+0xa4>
 801da16:	6823      	ldr	r3, [r4, #0]
 801da18:	6922      	ldr	r2, [r4, #16]
 801da1a:	f003 0306 	and.w	r3, r3, #6
 801da1e:	2b04      	cmp	r3, #4
 801da20:	bf02      	ittt	eq
 801da22:	68e5      	ldreq	r5, [r4, #12]
 801da24:	6833      	ldreq	r3, [r6, #0]
 801da26:	1aed      	subeq	r5, r5, r3
 801da28:	68a3      	ldr	r3, [r4, #8]
 801da2a:	bf0c      	ite	eq
 801da2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801da30:	2500      	movne	r5, #0
 801da32:	4293      	cmp	r3, r2
 801da34:	bfc4      	itt	gt
 801da36:	1a9b      	subgt	r3, r3, r2
 801da38:	18ed      	addgt	r5, r5, r3
 801da3a:	2600      	movs	r6, #0
 801da3c:	341a      	adds	r4, #26
 801da3e:	42b5      	cmp	r5, r6
 801da40:	d11a      	bne.n	801da78 <_printf_common+0xc8>
 801da42:	2000      	movs	r0, #0
 801da44:	e008      	b.n	801da58 <_printf_common+0xa8>
 801da46:	2301      	movs	r3, #1
 801da48:	4652      	mov	r2, sl
 801da4a:	4641      	mov	r1, r8
 801da4c:	4638      	mov	r0, r7
 801da4e:	47c8      	blx	r9
 801da50:	3001      	adds	r0, #1
 801da52:	d103      	bne.n	801da5c <_printf_common+0xac>
 801da54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801da58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801da5c:	3501      	adds	r5, #1
 801da5e:	e7c6      	b.n	801d9ee <_printf_common+0x3e>
 801da60:	18e1      	adds	r1, r4, r3
 801da62:	1c5a      	adds	r2, r3, #1
 801da64:	2030      	movs	r0, #48	@ 0x30
 801da66:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801da6a:	4422      	add	r2, r4
 801da6c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801da70:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801da74:	3302      	adds	r3, #2
 801da76:	e7c7      	b.n	801da08 <_printf_common+0x58>
 801da78:	2301      	movs	r3, #1
 801da7a:	4622      	mov	r2, r4
 801da7c:	4641      	mov	r1, r8
 801da7e:	4638      	mov	r0, r7
 801da80:	47c8      	blx	r9
 801da82:	3001      	adds	r0, #1
 801da84:	d0e6      	beq.n	801da54 <_printf_common+0xa4>
 801da86:	3601      	adds	r6, #1
 801da88:	e7d9      	b.n	801da3e <_printf_common+0x8e>
	...

0801da8c <_printf_i>:
 801da8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801da90:	7e0f      	ldrb	r7, [r1, #24]
 801da92:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801da94:	2f78      	cmp	r7, #120	@ 0x78
 801da96:	4691      	mov	r9, r2
 801da98:	4680      	mov	r8, r0
 801da9a:	460c      	mov	r4, r1
 801da9c:	469a      	mov	sl, r3
 801da9e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801daa2:	d807      	bhi.n	801dab4 <_printf_i+0x28>
 801daa4:	2f62      	cmp	r7, #98	@ 0x62
 801daa6:	d80a      	bhi.n	801dabe <_printf_i+0x32>
 801daa8:	2f00      	cmp	r7, #0
 801daaa:	f000 80d1 	beq.w	801dc50 <_printf_i+0x1c4>
 801daae:	2f58      	cmp	r7, #88	@ 0x58
 801dab0:	f000 80b8 	beq.w	801dc24 <_printf_i+0x198>
 801dab4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801dab8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801dabc:	e03a      	b.n	801db34 <_printf_i+0xa8>
 801dabe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801dac2:	2b15      	cmp	r3, #21
 801dac4:	d8f6      	bhi.n	801dab4 <_printf_i+0x28>
 801dac6:	a101      	add	r1, pc, #4	@ (adr r1, 801dacc <_printf_i+0x40>)
 801dac8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801dacc:	0801db25 	.word	0x0801db25
 801dad0:	0801db39 	.word	0x0801db39
 801dad4:	0801dab5 	.word	0x0801dab5
 801dad8:	0801dab5 	.word	0x0801dab5
 801dadc:	0801dab5 	.word	0x0801dab5
 801dae0:	0801dab5 	.word	0x0801dab5
 801dae4:	0801db39 	.word	0x0801db39
 801dae8:	0801dab5 	.word	0x0801dab5
 801daec:	0801dab5 	.word	0x0801dab5
 801daf0:	0801dab5 	.word	0x0801dab5
 801daf4:	0801dab5 	.word	0x0801dab5
 801daf8:	0801dc37 	.word	0x0801dc37
 801dafc:	0801db63 	.word	0x0801db63
 801db00:	0801dbf1 	.word	0x0801dbf1
 801db04:	0801dab5 	.word	0x0801dab5
 801db08:	0801dab5 	.word	0x0801dab5
 801db0c:	0801dc59 	.word	0x0801dc59
 801db10:	0801dab5 	.word	0x0801dab5
 801db14:	0801db63 	.word	0x0801db63
 801db18:	0801dab5 	.word	0x0801dab5
 801db1c:	0801dab5 	.word	0x0801dab5
 801db20:	0801dbf9 	.word	0x0801dbf9
 801db24:	6833      	ldr	r3, [r6, #0]
 801db26:	1d1a      	adds	r2, r3, #4
 801db28:	681b      	ldr	r3, [r3, #0]
 801db2a:	6032      	str	r2, [r6, #0]
 801db2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801db30:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801db34:	2301      	movs	r3, #1
 801db36:	e09c      	b.n	801dc72 <_printf_i+0x1e6>
 801db38:	6833      	ldr	r3, [r6, #0]
 801db3a:	6820      	ldr	r0, [r4, #0]
 801db3c:	1d19      	adds	r1, r3, #4
 801db3e:	6031      	str	r1, [r6, #0]
 801db40:	0606      	lsls	r6, r0, #24
 801db42:	d501      	bpl.n	801db48 <_printf_i+0xbc>
 801db44:	681d      	ldr	r5, [r3, #0]
 801db46:	e003      	b.n	801db50 <_printf_i+0xc4>
 801db48:	0645      	lsls	r5, r0, #25
 801db4a:	d5fb      	bpl.n	801db44 <_printf_i+0xb8>
 801db4c:	f9b3 5000 	ldrsh.w	r5, [r3]
 801db50:	2d00      	cmp	r5, #0
 801db52:	da03      	bge.n	801db5c <_printf_i+0xd0>
 801db54:	232d      	movs	r3, #45	@ 0x2d
 801db56:	426d      	negs	r5, r5
 801db58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801db5c:	4858      	ldr	r0, [pc, #352]	@ (801dcc0 <_printf_i+0x234>)
 801db5e:	230a      	movs	r3, #10
 801db60:	e011      	b.n	801db86 <_printf_i+0xfa>
 801db62:	6821      	ldr	r1, [r4, #0]
 801db64:	6833      	ldr	r3, [r6, #0]
 801db66:	0608      	lsls	r0, r1, #24
 801db68:	f853 5b04 	ldr.w	r5, [r3], #4
 801db6c:	d402      	bmi.n	801db74 <_printf_i+0xe8>
 801db6e:	0649      	lsls	r1, r1, #25
 801db70:	bf48      	it	mi
 801db72:	b2ad      	uxthmi	r5, r5
 801db74:	2f6f      	cmp	r7, #111	@ 0x6f
 801db76:	4852      	ldr	r0, [pc, #328]	@ (801dcc0 <_printf_i+0x234>)
 801db78:	6033      	str	r3, [r6, #0]
 801db7a:	bf14      	ite	ne
 801db7c:	230a      	movne	r3, #10
 801db7e:	2308      	moveq	r3, #8
 801db80:	2100      	movs	r1, #0
 801db82:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801db86:	6866      	ldr	r6, [r4, #4]
 801db88:	60a6      	str	r6, [r4, #8]
 801db8a:	2e00      	cmp	r6, #0
 801db8c:	db05      	blt.n	801db9a <_printf_i+0x10e>
 801db8e:	6821      	ldr	r1, [r4, #0]
 801db90:	432e      	orrs	r6, r5
 801db92:	f021 0104 	bic.w	r1, r1, #4
 801db96:	6021      	str	r1, [r4, #0]
 801db98:	d04b      	beq.n	801dc32 <_printf_i+0x1a6>
 801db9a:	4616      	mov	r6, r2
 801db9c:	fbb5 f1f3 	udiv	r1, r5, r3
 801dba0:	fb03 5711 	mls	r7, r3, r1, r5
 801dba4:	5dc7      	ldrb	r7, [r0, r7]
 801dba6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801dbaa:	462f      	mov	r7, r5
 801dbac:	42bb      	cmp	r3, r7
 801dbae:	460d      	mov	r5, r1
 801dbb0:	d9f4      	bls.n	801db9c <_printf_i+0x110>
 801dbb2:	2b08      	cmp	r3, #8
 801dbb4:	d10b      	bne.n	801dbce <_printf_i+0x142>
 801dbb6:	6823      	ldr	r3, [r4, #0]
 801dbb8:	07df      	lsls	r7, r3, #31
 801dbba:	d508      	bpl.n	801dbce <_printf_i+0x142>
 801dbbc:	6923      	ldr	r3, [r4, #16]
 801dbbe:	6861      	ldr	r1, [r4, #4]
 801dbc0:	4299      	cmp	r1, r3
 801dbc2:	bfde      	ittt	le
 801dbc4:	2330      	movle	r3, #48	@ 0x30
 801dbc6:	f806 3c01 	strble.w	r3, [r6, #-1]
 801dbca:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801dbce:	1b92      	subs	r2, r2, r6
 801dbd0:	6122      	str	r2, [r4, #16]
 801dbd2:	f8cd a000 	str.w	sl, [sp]
 801dbd6:	464b      	mov	r3, r9
 801dbd8:	aa03      	add	r2, sp, #12
 801dbda:	4621      	mov	r1, r4
 801dbdc:	4640      	mov	r0, r8
 801dbde:	f7ff fee7 	bl	801d9b0 <_printf_common>
 801dbe2:	3001      	adds	r0, #1
 801dbe4:	d14a      	bne.n	801dc7c <_printf_i+0x1f0>
 801dbe6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801dbea:	b004      	add	sp, #16
 801dbec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801dbf0:	6823      	ldr	r3, [r4, #0]
 801dbf2:	f043 0320 	orr.w	r3, r3, #32
 801dbf6:	6023      	str	r3, [r4, #0]
 801dbf8:	4832      	ldr	r0, [pc, #200]	@ (801dcc4 <_printf_i+0x238>)
 801dbfa:	2778      	movs	r7, #120	@ 0x78
 801dbfc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801dc00:	6823      	ldr	r3, [r4, #0]
 801dc02:	6831      	ldr	r1, [r6, #0]
 801dc04:	061f      	lsls	r7, r3, #24
 801dc06:	f851 5b04 	ldr.w	r5, [r1], #4
 801dc0a:	d402      	bmi.n	801dc12 <_printf_i+0x186>
 801dc0c:	065f      	lsls	r7, r3, #25
 801dc0e:	bf48      	it	mi
 801dc10:	b2ad      	uxthmi	r5, r5
 801dc12:	6031      	str	r1, [r6, #0]
 801dc14:	07d9      	lsls	r1, r3, #31
 801dc16:	bf44      	itt	mi
 801dc18:	f043 0320 	orrmi.w	r3, r3, #32
 801dc1c:	6023      	strmi	r3, [r4, #0]
 801dc1e:	b11d      	cbz	r5, 801dc28 <_printf_i+0x19c>
 801dc20:	2310      	movs	r3, #16
 801dc22:	e7ad      	b.n	801db80 <_printf_i+0xf4>
 801dc24:	4826      	ldr	r0, [pc, #152]	@ (801dcc0 <_printf_i+0x234>)
 801dc26:	e7e9      	b.n	801dbfc <_printf_i+0x170>
 801dc28:	6823      	ldr	r3, [r4, #0]
 801dc2a:	f023 0320 	bic.w	r3, r3, #32
 801dc2e:	6023      	str	r3, [r4, #0]
 801dc30:	e7f6      	b.n	801dc20 <_printf_i+0x194>
 801dc32:	4616      	mov	r6, r2
 801dc34:	e7bd      	b.n	801dbb2 <_printf_i+0x126>
 801dc36:	6833      	ldr	r3, [r6, #0]
 801dc38:	6825      	ldr	r5, [r4, #0]
 801dc3a:	6961      	ldr	r1, [r4, #20]
 801dc3c:	1d18      	adds	r0, r3, #4
 801dc3e:	6030      	str	r0, [r6, #0]
 801dc40:	062e      	lsls	r6, r5, #24
 801dc42:	681b      	ldr	r3, [r3, #0]
 801dc44:	d501      	bpl.n	801dc4a <_printf_i+0x1be>
 801dc46:	6019      	str	r1, [r3, #0]
 801dc48:	e002      	b.n	801dc50 <_printf_i+0x1c4>
 801dc4a:	0668      	lsls	r0, r5, #25
 801dc4c:	d5fb      	bpl.n	801dc46 <_printf_i+0x1ba>
 801dc4e:	8019      	strh	r1, [r3, #0]
 801dc50:	2300      	movs	r3, #0
 801dc52:	6123      	str	r3, [r4, #16]
 801dc54:	4616      	mov	r6, r2
 801dc56:	e7bc      	b.n	801dbd2 <_printf_i+0x146>
 801dc58:	6833      	ldr	r3, [r6, #0]
 801dc5a:	1d1a      	adds	r2, r3, #4
 801dc5c:	6032      	str	r2, [r6, #0]
 801dc5e:	681e      	ldr	r6, [r3, #0]
 801dc60:	6862      	ldr	r2, [r4, #4]
 801dc62:	2100      	movs	r1, #0
 801dc64:	4630      	mov	r0, r6
 801dc66:	f7e2 faf3 	bl	8000250 <memchr>
 801dc6a:	b108      	cbz	r0, 801dc70 <_printf_i+0x1e4>
 801dc6c:	1b80      	subs	r0, r0, r6
 801dc6e:	6060      	str	r0, [r4, #4]
 801dc70:	6863      	ldr	r3, [r4, #4]
 801dc72:	6123      	str	r3, [r4, #16]
 801dc74:	2300      	movs	r3, #0
 801dc76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801dc7a:	e7aa      	b.n	801dbd2 <_printf_i+0x146>
 801dc7c:	6923      	ldr	r3, [r4, #16]
 801dc7e:	4632      	mov	r2, r6
 801dc80:	4649      	mov	r1, r9
 801dc82:	4640      	mov	r0, r8
 801dc84:	47d0      	blx	sl
 801dc86:	3001      	adds	r0, #1
 801dc88:	d0ad      	beq.n	801dbe6 <_printf_i+0x15a>
 801dc8a:	6823      	ldr	r3, [r4, #0]
 801dc8c:	079b      	lsls	r3, r3, #30
 801dc8e:	d413      	bmi.n	801dcb8 <_printf_i+0x22c>
 801dc90:	68e0      	ldr	r0, [r4, #12]
 801dc92:	9b03      	ldr	r3, [sp, #12]
 801dc94:	4298      	cmp	r0, r3
 801dc96:	bfb8      	it	lt
 801dc98:	4618      	movlt	r0, r3
 801dc9a:	e7a6      	b.n	801dbea <_printf_i+0x15e>
 801dc9c:	2301      	movs	r3, #1
 801dc9e:	4632      	mov	r2, r6
 801dca0:	4649      	mov	r1, r9
 801dca2:	4640      	mov	r0, r8
 801dca4:	47d0      	blx	sl
 801dca6:	3001      	adds	r0, #1
 801dca8:	d09d      	beq.n	801dbe6 <_printf_i+0x15a>
 801dcaa:	3501      	adds	r5, #1
 801dcac:	68e3      	ldr	r3, [r4, #12]
 801dcae:	9903      	ldr	r1, [sp, #12]
 801dcb0:	1a5b      	subs	r3, r3, r1
 801dcb2:	42ab      	cmp	r3, r5
 801dcb4:	dcf2      	bgt.n	801dc9c <_printf_i+0x210>
 801dcb6:	e7eb      	b.n	801dc90 <_printf_i+0x204>
 801dcb8:	2500      	movs	r5, #0
 801dcba:	f104 0619 	add.w	r6, r4, #25
 801dcbe:	e7f5      	b.n	801dcac <_printf_i+0x220>
 801dcc0:	080223f0 	.word	0x080223f0
 801dcc4:	08022401 	.word	0x08022401

0801dcc8 <__sflush_r>:
 801dcc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801dccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dcd0:	0716      	lsls	r6, r2, #28
 801dcd2:	4605      	mov	r5, r0
 801dcd4:	460c      	mov	r4, r1
 801dcd6:	d454      	bmi.n	801dd82 <__sflush_r+0xba>
 801dcd8:	684b      	ldr	r3, [r1, #4]
 801dcda:	2b00      	cmp	r3, #0
 801dcdc:	dc02      	bgt.n	801dce4 <__sflush_r+0x1c>
 801dcde:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801dce0:	2b00      	cmp	r3, #0
 801dce2:	dd48      	ble.n	801dd76 <__sflush_r+0xae>
 801dce4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801dce6:	2e00      	cmp	r6, #0
 801dce8:	d045      	beq.n	801dd76 <__sflush_r+0xae>
 801dcea:	2300      	movs	r3, #0
 801dcec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801dcf0:	682f      	ldr	r7, [r5, #0]
 801dcf2:	6a21      	ldr	r1, [r4, #32]
 801dcf4:	602b      	str	r3, [r5, #0]
 801dcf6:	d030      	beq.n	801dd5a <__sflush_r+0x92>
 801dcf8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801dcfa:	89a3      	ldrh	r3, [r4, #12]
 801dcfc:	0759      	lsls	r1, r3, #29
 801dcfe:	d505      	bpl.n	801dd0c <__sflush_r+0x44>
 801dd00:	6863      	ldr	r3, [r4, #4]
 801dd02:	1ad2      	subs	r2, r2, r3
 801dd04:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801dd06:	b10b      	cbz	r3, 801dd0c <__sflush_r+0x44>
 801dd08:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801dd0a:	1ad2      	subs	r2, r2, r3
 801dd0c:	2300      	movs	r3, #0
 801dd0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801dd10:	6a21      	ldr	r1, [r4, #32]
 801dd12:	4628      	mov	r0, r5
 801dd14:	47b0      	blx	r6
 801dd16:	1c43      	adds	r3, r0, #1
 801dd18:	89a3      	ldrh	r3, [r4, #12]
 801dd1a:	d106      	bne.n	801dd2a <__sflush_r+0x62>
 801dd1c:	6829      	ldr	r1, [r5, #0]
 801dd1e:	291d      	cmp	r1, #29
 801dd20:	d82b      	bhi.n	801dd7a <__sflush_r+0xb2>
 801dd22:	4a2a      	ldr	r2, [pc, #168]	@ (801ddcc <__sflush_r+0x104>)
 801dd24:	40ca      	lsrs	r2, r1
 801dd26:	07d6      	lsls	r6, r2, #31
 801dd28:	d527      	bpl.n	801dd7a <__sflush_r+0xb2>
 801dd2a:	2200      	movs	r2, #0
 801dd2c:	6062      	str	r2, [r4, #4]
 801dd2e:	04d9      	lsls	r1, r3, #19
 801dd30:	6922      	ldr	r2, [r4, #16]
 801dd32:	6022      	str	r2, [r4, #0]
 801dd34:	d504      	bpl.n	801dd40 <__sflush_r+0x78>
 801dd36:	1c42      	adds	r2, r0, #1
 801dd38:	d101      	bne.n	801dd3e <__sflush_r+0x76>
 801dd3a:	682b      	ldr	r3, [r5, #0]
 801dd3c:	b903      	cbnz	r3, 801dd40 <__sflush_r+0x78>
 801dd3e:	6560      	str	r0, [r4, #84]	@ 0x54
 801dd40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801dd42:	602f      	str	r7, [r5, #0]
 801dd44:	b1b9      	cbz	r1, 801dd76 <__sflush_r+0xae>
 801dd46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801dd4a:	4299      	cmp	r1, r3
 801dd4c:	d002      	beq.n	801dd54 <__sflush_r+0x8c>
 801dd4e:	4628      	mov	r0, r5
 801dd50:	f7ff faa0 	bl	801d294 <_free_r>
 801dd54:	2300      	movs	r3, #0
 801dd56:	6363      	str	r3, [r4, #52]	@ 0x34
 801dd58:	e00d      	b.n	801dd76 <__sflush_r+0xae>
 801dd5a:	2301      	movs	r3, #1
 801dd5c:	4628      	mov	r0, r5
 801dd5e:	47b0      	blx	r6
 801dd60:	4602      	mov	r2, r0
 801dd62:	1c50      	adds	r0, r2, #1
 801dd64:	d1c9      	bne.n	801dcfa <__sflush_r+0x32>
 801dd66:	682b      	ldr	r3, [r5, #0]
 801dd68:	2b00      	cmp	r3, #0
 801dd6a:	d0c6      	beq.n	801dcfa <__sflush_r+0x32>
 801dd6c:	2b1d      	cmp	r3, #29
 801dd6e:	d001      	beq.n	801dd74 <__sflush_r+0xac>
 801dd70:	2b16      	cmp	r3, #22
 801dd72:	d11e      	bne.n	801ddb2 <__sflush_r+0xea>
 801dd74:	602f      	str	r7, [r5, #0]
 801dd76:	2000      	movs	r0, #0
 801dd78:	e022      	b.n	801ddc0 <__sflush_r+0xf8>
 801dd7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dd7e:	b21b      	sxth	r3, r3
 801dd80:	e01b      	b.n	801ddba <__sflush_r+0xf2>
 801dd82:	690f      	ldr	r7, [r1, #16]
 801dd84:	2f00      	cmp	r7, #0
 801dd86:	d0f6      	beq.n	801dd76 <__sflush_r+0xae>
 801dd88:	0793      	lsls	r3, r2, #30
 801dd8a:	680e      	ldr	r6, [r1, #0]
 801dd8c:	bf08      	it	eq
 801dd8e:	694b      	ldreq	r3, [r1, #20]
 801dd90:	600f      	str	r7, [r1, #0]
 801dd92:	bf18      	it	ne
 801dd94:	2300      	movne	r3, #0
 801dd96:	eba6 0807 	sub.w	r8, r6, r7
 801dd9a:	608b      	str	r3, [r1, #8]
 801dd9c:	f1b8 0f00 	cmp.w	r8, #0
 801dda0:	dde9      	ble.n	801dd76 <__sflush_r+0xae>
 801dda2:	6a21      	ldr	r1, [r4, #32]
 801dda4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801dda6:	4643      	mov	r3, r8
 801dda8:	463a      	mov	r2, r7
 801ddaa:	4628      	mov	r0, r5
 801ddac:	47b0      	blx	r6
 801ddae:	2800      	cmp	r0, #0
 801ddb0:	dc08      	bgt.n	801ddc4 <__sflush_r+0xfc>
 801ddb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ddb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ddba:	81a3      	strh	r3, [r4, #12]
 801ddbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801ddc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ddc4:	4407      	add	r7, r0
 801ddc6:	eba8 0800 	sub.w	r8, r8, r0
 801ddca:	e7e7      	b.n	801dd9c <__sflush_r+0xd4>
 801ddcc:	20400001 	.word	0x20400001

0801ddd0 <_fflush_r>:
 801ddd0:	b538      	push	{r3, r4, r5, lr}
 801ddd2:	690b      	ldr	r3, [r1, #16]
 801ddd4:	4605      	mov	r5, r0
 801ddd6:	460c      	mov	r4, r1
 801ddd8:	b913      	cbnz	r3, 801dde0 <_fflush_r+0x10>
 801ddda:	2500      	movs	r5, #0
 801dddc:	4628      	mov	r0, r5
 801ddde:	bd38      	pop	{r3, r4, r5, pc}
 801dde0:	b118      	cbz	r0, 801ddea <_fflush_r+0x1a>
 801dde2:	6a03      	ldr	r3, [r0, #32]
 801dde4:	b90b      	cbnz	r3, 801ddea <_fflush_r+0x1a>
 801dde6:	f7ff f889 	bl	801cefc <__sinit>
 801ddea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ddee:	2b00      	cmp	r3, #0
 801ddf0:	d0f3      	beq.n	801ddda <_fflush_r+0xa>
 801ddf2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801ddf4:	07d0      	lsls	r0, r2, #31
 801ddf6:	d404      	bmi.n	801de02 <_fflush_r+0x32>
 801ddf8:	0599      	lsls	r1, r3, #22
 801ddfa:	d402      	bmi.n	801de02 <_fflush_r+0x32>
 801ddfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ddfe:	f7ff f9bc 	bl	801d17a <__retarget_lock_acquire_recursive>
 801de02:	4628      	mov	r0, r5
 801de04:	4621      	mov	r1, r4
 801de06:	f7ff ff5f 	bl	801dcc8 <__sflush_r>
 801de0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801de0c:	07da      	lsls	r2, r3, #31
 801de0e:	4605      	mov	r5, r0
 801de10:	d4e4      	bmi.n	801dddc <_fflush_r+0xc>
 801de12:	89a3      	ldrh	r3, [r4, #12]
 801de14:	059b      	lsls	r3, r3, #22
 801de16:	d4e1      	bmi.n	801dddc <_fflush_r+0xc>
 801de18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801de1a:	f7ff f9af 	bl	801d17c <__retarget_lock_release_recursive>
 801de1e:	e7dd      	b.n	801dddc <_fflush_r+0xc>

0801de20 <__malloc_lock>:
 801de20:	4801      	ldr	r0, [pc, #4]	@ (801de28 <__malloc_lock+0x8>)
 801de22:	f7ff b9aa 	b.w	801d17a <__retarget_lock_acquire_recursive>
 801de26:	bf00      	nop
 801de28:	2000e6e0 	.word	0x2000e6e0

0801de2c <__malloc_unlock>:
 801de2c:	4801      	ldr	r0, [pc, #4]	@ (801de34 <__malloc_unlock+0x8>)
 801de2e:	f7ff b9a5 	b.w	801d17c <__retarget_lock_release_recursive>
 801de32:	bf00      	nop
 801de34:	2000e6e0 	.word	0x2000e6e0

0801de38 <__sread>:
 801de38:	b510      	push	{r4, lr}
 801de3a:	460c      	mov	r4, r1
 801de3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801de40:	f000 f996 	bl	801e170 <_read_r>
 801de44:	2800      	cmp	r0, #0
 801de46:	bfab      	itete	ge
 801de48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801de4a:	89a3      	ldrhlt	r3, [r4, #12]
 801de4c:	181b      	addge	r3, r3, r0
 801de4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801de52:	bfac      	ite	ge
 801de54:	6563      	strge	r3, [r4, #84]	@ 0x54
 801de56:	81a3      	strhlt	r3, [r4, #12]
 801de58:	bd10      	pop	{r4, pc}

0801de5a <__swrite>:
 801de5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801de5e:	461f      	mov	r7, r3
 801de60:	898b      	ldrh	r3, [r1, #12]
 801de62:	05db      	lsls	r3, r3, #23
 801de64:	4605      	mov	r5, r0
 801de66:	460c      	mov	r4, r1
 801de68:	4616      	mov	r6, r2
 801de6a:	d505      	bpl.n	801de78 <__swrite+0x1e>
 801de6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801de70:	2302      	movs	r3, #2
 801de72:	2200      	movs	r2, #0
 801de74:	f000 f96a 	bl	801e14c <_lseek_r>
 801de78:	89a3      	ldrh	r3, [r4, #12]
 801de7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801de7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801de82:	81a3      	strh	r3, [r4, #12]
 801de84:	4632      	mov	r2, r6
 801de86:	463b      	mov	r3, r7
 801de88:	4628      	mov	r0, r5
 801de8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801de8e:	f000 b991 	b.w	801e1b4 <_write_r>

0801de92 <__sseek>:
 801de92:	b510      	push	{r4, lr}
 801de94:	460c      	mov	r4, r1
 801de96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801de9a:	f000 f957 	bl	801e14c <_lseek_r>
 801de9e:	1c43      	adds	r3, r0, #1
 801dea0:	89a3      	ldrh	r3, [r4, #12]
 801dea2:	bf15      	itete	ne
 801dea4:	6560      	strne	r0, [r4, #84]	@ 0x54
 801dea6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801deaa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801deae:	81a3      	strheq	r3, [r4, #12]
 801deb0:	bf18      	it	ne
 801deb2:	81a3      	strhne	r3, [r4, #12]
 801deb4:	bd10      	pop	{r4, pc}

0801deb6 <__sclose>:
 801deb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801deba:	f000 b98d 	b.w	801e1d8 <_close_r>
	...

0801dec0 <fiprintf>:
 801dec0:	b40e      	push	{r1, r2, r3}
 801dec2:	b503      	push	{r0, r1, lr}
 801dec4:	4601      	mov	r1, r0
 801dec6:	ab03      	add	r3, sp, #12
 801dec8:	4805      	ldr	r0, [pc, #20]	@ (801dee0 <fiprintf+0x20>)
 801deca:	f853 2b04 	ldr.w	r2, [r3], #4
 801dece:	6800      	ldr	r0, [r0, #0]
 801ded0:	9301      	str	r3, [sp, #4]
 801ded2:	f7ff fbab 	bl	801d62c <_vfiprintf_r>
 801ded6:	b002      	add	sp, #8
 801ded8:	f85d eb04 	ldr.w	lr, [sp], #4
 801dedc:	b003      	add	sp, #12
 801dede:	4770      	bx	lr
 801dee0:	20000048 	.word	0x20000048

0801dee4 <_realloc_r>:
 801dee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dee8:	4607      	mov	r7, r0
 801deea:	4614      	mov	r4, r2
 801deec:	460d      	mov	r5, r1
 801deee:	b921      	cbnz	r1, 801defa <_realloc_r+0x16>
 801def0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801def4:	4611      	mov	r1, r2
 801def6:	f7ff bcdb 	b.w	801d8b0 <_malloc_r>
 801defa:	b92a      	cbnz	r2, 801df08 <_realloc_r+0x24>
 801defc:	f7ff f9ca 	bl	801d294 <_free_r>
 801df00:	4625      	mov	r5, r4
 801df02:	4628      	mov	r0, r5
 801df04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801df08:	f000 f98f 	bl	801e22a <_malloc_usable_size_r>
 801df0c:	4284      	cmp	r4, r0
 801df0e:	4606      	mov	r6, r0
 801df10:	d802      	bhi.n	801df18 <_realloc_r+0x34>
 801df12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801df16:	d8f4      	bhi.n	801df02 <_realloc_r+0x1e>
 801df18:	4621      	mov	r1, r4
 801df1a:	4638      	mov	r0, r7
 801df1c:	f7ff fcc8 	bl	801d8b0 <_malloc_r>
 801df20:	4680      	mov	r8, r0
 801df22:	b908      	cbnz	r0, 801df28 <_realloc_r+0x44>
 801df24:	4645      	mov	r5, r8
 801df26:	e7ec      	b.n	801df02 <_realloc_r+0x1e>
 801df28:	42b4      	cmp	r4, r6
 801df2a:	4622      	mov	r2, r4
 801df2c:	4629      	mov	r1, r5
 801df2e:	bf28      	it	cs
 801df30:	4632      	movcs	r2, r6
 801df32:	f7ff f983 	bl	801d23c <memcpy>
 801df36:	4629      	mov	r1, r5
 801df38:	4638      	mov	r0, r7
 801df3a:	f7ff f9ab 	bl	801d294 <_free_r>
 801df3e:	e7f1      	b.n	801df24 <_realloc_r+0x40>

0801df40 <__swbuf_r>:
 801df40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801df42:	460e      	mov	r6, r1
 801df44:	4614      	mov	r4, r2
 801df46:	4605      	mov	r5, r0
 801df48:	b118      	cbz	r0, 801df52 <__swbuf_r+0x12>
 801df4a:	6a03      	ldr	r3, [r0, #32]
 801df4c:	b90b      	cbnz	r3, 801df52 <__swbuf_r+0x12>
 801df4e:	f7fe ffd5 	bl	801cefc <__sinit>
 801df52:	69a3      	ldr	r3, [r4, #24]
 801df54:	60a3      	str	r3, [r4, #8]
 801df56:	89a3      	ldrh	r3, [r4, #12]
 801df58:	071a      	lsls	r2, r3, #28
 801df5a:	d501      	bpl.n	801df60 <__swbuf_r+0x20>
 801df5c:	6923      	ldr	r3, [r4, #16]
 801df5e:	b943      	cbnz	r3, 801df72 <__swbuf_r+0x32>
 801df60:	4621      	mov	r1, r4
 801df62:	4628      	mov	r0, r5
 801df64:	f000 f82a 	bl	801dfbc <__swsetup_r>
 801df68:	b118      	cbz	r0, 801df72 <__swbuf_r+0x32>
 801df6a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801df6e:	4638      	mov	r0, r7
 801df70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801df72:	6823      	ldr	r3, [r4, #0]
 801df74:	6922      	ldr	r2, [r4, #16]
 801df76:	1a98      	subs	r0, r3, r2
 801df78:	6963      	ldr	r3, [r4, #20]
 801df7a:	b2f6      	uxtb	r6, r6
 801df7c:	4283      	cmp	r3, r0
 801df7e:	4637      	mov	r7, r6
 801df80:	dc05      	bgt.n	801df8e <__swbuf_r+0x4e>
 801df82:	4621      	mov	r1, r4
 801df84:	4628      	mov	r0, r5
 801df86:	f7ff ff23 	bl	801ddd0 <_fflush_r>
 801df8a:	2800      	cmp	r0, #0
 801df8c:	d1ed      	bne.n	801df6a <__swbuf_r+0x2a>
 801df8e:	68a3      	ldr	r3, [r4, #8]
 801df90:	3b01      	subs	r3, #1
 801df92:	60a3      	str	r3, [r4, #8]
 801df94:	6823      	ldr	r3, [r4, #0]
 801df96:	1c5a      	adds	r2, r3, #1
 801df98:	6022      	str	r2, [r4, #0]
 801df9a:	701e      	strb	r6, [r3, #0]
 801df9c:	6962      	ldr	r2, [r4, #20]
 801df9e:	1c43      	adds	r3, r0, #1
 801dfa0:	429a      	cmp	r2, r3
 801dfa2:	d004      	beq.n	801dfae <__swbuf_r+0x6e>
 801dfa4:	89a3      	ldrh	r3, [r4, #12]
 801dfa6:	07db      	lsls	r3, r3, #31
 801dfa8:	d5e1      	bpl.n	801df6e <__swbuf_r+0x2e>
 801dfaa:	2e0a      	cmp	r6, #10
 801dfac:	d1df      	bne.n	801df6e <__swbuf_r+0x2e>
 801dfae:	4621      	mov	r1, r4
 801dfb0:	4628      	mov	r0, r5
 801dfb2:	f7ff ff0d 	bl	801ddd0 <_fflush_r>
 801dfb6:	2800      	cmp	r0, #0
 801dfb8:	d0d9      	beq.n	801df6e <__swbuf_r+0x2e>
 801dfba:	e7d6      	b.n	801df6a <__swbuf_r+0x2a>

0801dfbc <__swsetup_r>:
 801dfbc:	b538      	push	{r3, r4, r5, lr}
 801dfbe:	4b29      	ldr	r3, [pc, #164]	@ (801e064 <__swsetup_r+0xa8>)
 801dfc0:	4605      	mov	r5, r0
 801dfc2:	6818      	ldr	r0, [r3, #0]
 801dfc4:	460c      	mov	r4, r1
 801dfc6:	b118      	cbz	r0, 801dfd0 <__swsetup_r+0x14>
 801dfc8:	6a03      	ldr	r3, [r0, #32]
 801dfca:	b90b      	cbnz	r3, 801dfd0 <__swsetup_r+0x14>
 801dfcc:	f7fe ff96 	bl	801cefc <__sinit>
 801dfd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801dfd4:	0719      	lsls	r1, r3, #28
 801dfd6:	d422      	bmi.n	801e01e <__swsetup_r+0x62>
 801dfd8:	06da      	lsls	r2, r3, #27
 801dfda:	d407      	bmi.n	801dfec <__swsetup_r+0x30>
 801dfdc:	2209      	movs	r2, #9
 801dfde:	602a      	str	r2, [r5, #0]
 801dfe0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dfe4:	81a3      	strh	r3, [r4, #12]
 801dfe6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801dfea:	e033      	b.n	801e054 <__swsetup_r+0x98>
 801dfec:	0758      	lsls	r0, r3, #29
 801dfee:	d512      	bpl.n	801e016 <__swsetup_r+0x5a>
 801dff0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801dff2:	b141      	cbz	r1, 801e006 <__swsetup_r+0x4a>
 801dff4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801dff8:	4299      	cmp	r1, r3
 801dffa:	d002      	beq.n	801e002 <__swsetup_r+0x46>
 801dffc:	4628      	mov	r0, r5
 801dffe:	f7ff f949 	bl	801d294 <_free_r>
 801e002:	2300      	movs	r3, #0
 801e004:	6363      	str	r3, [r4, #52]	@ 0x34
 801e006:	89a3      	ldrh	r3, [r4, #12]
 801e008:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801e00c:	81a3      	strh	r3, [r4, #12]
 801e00e:	2300      	movs	r3, #0
 801e010:	6063      	str	r3, [r4, #4]
 801e012:	6923      	ldr	r3, [r4, #16]
 801e014:	6023      	str	r3, [r4, #0]
 801e016:	89a3      	ldrh	r3, [r4, #12]
 801e018:	f043 0308 	orr.w	r3, r3, #8
 801e01c:	81a3      	strh	r3, [r4, #12]
 801e01e:	6923      	ldr	r3, [r4, #16]
 801e020:	b94b      	cbnz	r3, 801e036 <__swsetup_r+0x7a>
 801e022:	89a3      	ldrh	r3, [r4, #12]
 801e024:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801e028:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801e02c:	d003      	beq.n	801e036 <__swsetup_r+0x7a>
 801e02e:	4621      	mov	r1, r4
 801e030:	4628      	mov	r0, r5
 801e032:	f000 f83f 	bl	801e0b4 <__smakebuf_r>
 801e036:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e03a:	f013 0201 	ands.w	r2, r3, #1
 801e03e:	d00a      	beq.n	801e056 <__swsetup_r+0x9a>
 801e040:	2200      	movs	r2, #0
 801e042:	60a2      	str	r2, [r4, #8]
 801e044:	6962      	ldr	r2, [r4, #20]
 801e046:	4252      	negs	r2, r2
 801e048:	61a2      	str	r2, [r4, #24]
 801e04a:	6922      	ldr	r2, [r4, #16]
 801e04c:	b942      	cbnz	r2, 801e060 <__swsetup_r+0xa4>
 801e04e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801e052:	d1c5      	bne.n	801dfe0 <__swsetup_r+0x24>
 801e054:	bd38      	pop	{r3, r4, r5, pc}
 801e056:	0799      	lsls	r1, r3, #30
 801e058:	bf58      	it	pl
 801e05a:	6962      	ldrpl	r2, [r4, #20]
 801e05c:	60a2      	str	r2, [r4, #8]
 801e05e:	e7f4      	b.n	801e04a <__swsetup_r+0x8e>
 801e060:	2000      	movs	r0, #0
 801e062:	e7f7      	b.n	801e054 <__swsetup_r+0x98>
 801e064:	20000048 	.word	0x20000048

0801e068 <__swhatbuf_r>:
 801e068:	b570      	push	{r4, r5, r6, lr}
 801e06a:	460c      	mov	r4, r1
 801e06c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e070:	2900      	cmp	r1, #0
 801e072:	b096      	sub	sp, #88	@ 0x58
 801e074:	4615      	mov	r5, r2
 801e076:	461e      	mov	r6, r3
 801e078:	da0d      	bge.n	801e096 <__swhatbuf_r+0x2e>
 801e07a:	89a3      	ldrh	r3, [r4, #12]
 801e07c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801e080:	f04f 0100 	mov.w	r1, #0
 801e084:	bf14      	ite	ne
 801e086:	2340      	movne	r3, #64	@ 0x40
 801e088:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801e08c:	2000      	movs	r0, #0
 801e08e:	6031      	str	r1, [r6, #0]
 801e090:	602b      	str	r3, [r5, #0]
 801e092:	b016      	add	sp, #88	@ 0x58
 801e094:	bd70      	pop	{r4, r5, r6, pc}
 801e096:	466a      	mov	r2, sp
 801e098:	f000 f8ae 	bl	801e1f8 <_fstat_r>
 801e09c:	2800      	cmp	r0, #0
 801e09e:	dbec      	blt.n	801e07a <__swhatbuf_r+0x12>
 801e0a0:	9901      	ldr	r1, [sp, #4]
 801e0a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801e0a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801e0aa:	4259      	negs	r1, r3
 801e0ac:	4159      	adcs	r1, r3
 801e0ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801e0b2:	e7eb      	b.n	801e08c <__swhatbuf_r+0x24>

0801e0b4 <__smakebuf_r>:
 801e0b4:	898b      	ldrh	r3, [r1, #12]
 801e0b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801e0b8:	079d      	lsls	r5, r3, #30
 801e0ba:	4606      	mov	r6, r0
 801e0bc:	460c      	mov	r4, r1
 801e0be:	d507      	bpl.n	801e0d0 <__smakebuf_r+0x1c>
 801e0c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801e0c4:	6023      	str	r3, [r4, #0]
 801e0c6:	6123      	str	r3, [r4, #16]
 801e0c8:	2301      	movs	r3, #1
 801e0ca:	6163      	str	r3, [r4, #20]
 801e0cc:	b003      	add	sp, #12
 801e0ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e0d0:	ab01      	add	r3, sp, #4
 801e0d2:	466a      	mov	r2, sp
 801e0d4:	f7ff ffc8 	bl	801e068 <__swhatbuf_r>
 801e0d8:	9f00      	ldr	r7, [sp, #0]
 801e0da:	4605      	mov	r5, r0
 801e0dc:	4639      	mov	r1, r7
 801e0de:	4630      	mov	r0, r6
 801e0e0:	f7ff fbe6 	bl	801d8b0 <_malloc_r>
 801e0e4:	b948      	cbnz	r0, 801e0fa <__smakebuf_r+0x46>
 801e0e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e0ea:	059a      	lsls	r2, r3, #22
 801e0ec:	d4ee      	bmi.n	801e0cc <__smakebuf_r+0x18>
 801e0ee:	f023 0303 	bic.w	r3, r3, #3
 801e0f2:	f043 0302 	orr.w	r3, r3, #2
 801e0f6:	81a3      	strh	r3, [r4, #12]
 801e0f8:	e7e2      	b.n	801e0c0 <__smakebuf_r+0xc>
 801e0fa:	89a3      	ldrh	r3, [r4, #12]
 801e0fc:	6020      	str	r0, [r4, #0]
 801e0fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801e102:	81a3      	strh	r3, [r4, #12]
 801e104:	9b01      	ldr	r3, [sp, #4]
 801e106:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801e10a:	b15b      	cbz	r3, 801e124 <__smakebuf_r+0x70>
 801e10c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e110:	4630      	mov	r0, r6
 801e112:	f000 f80b 	bl	801e12c <_isatty_r>
 801e116:	b128      	cbz	r0, 801e124 <__smakebuf_r+0x70>
 801e118:	89a3      	ldrh	r3, [r4, #12]
 801e11a:	f023 0303 	bic.w	r3, r3, #3
 801e11e:	f043 0301 	orr.w	r3, r3, #1
 801e122:	81a3      	strh	r3, [r4, #12]
 801e124:	89a3      	ldrh	r3, [r4, #12]
 801e126:	431d      	orrs	r5, r3
 801e128:	81a5      	strh	r5, [r4, #12]
 801e12a:	e7cf      	b.n	801e0cc <__smakebuf_r+0x18>

0801e12c <_isatty_r>:
 801e12c:	b538      	push	{r3, r4, r5, lr}
 801e12e:	4d06      	ldr	r5, [pc, #24]	@ (801e148 <_isatty_r+0x1c>)
 801e130:	2300      	movs	r3, #0
 801e132:	4604      	mov	r4, r0
 801e134:	4608      	mov	r0, r1
 801e136:	602b      	str	r3, [r5, #0]
 801e138:	f7e3 f910 	bl	800135c <_isatty>
 801e13c:	1c43      	adds	r3, r0, #1
 801e13e:	d102      	bne.n	801e146 <_isatty_r+0x1a>
 801e140:	682b      	ldr	r3, [r5, #0]
 801e142:	b103      	cbz	r3, 801e146 <_isatty_r+0x1a>
 801e144:	6023      	str	r3, [r4, #0]
 801e146:	bd38      	pop	{r3, r4, r5, pc}
 801e148:	2000e6e4 	.word	0x2000e6e4

0801e14c <_lseek_r>:
 801e14c:	b538      	push	{r3, r4, r5, lr}
 801e14e:	4d07      	ldr	r5, [pc, #28]	@ (801e16c <_lseek_r+0x20>)
 801e150:	4604      	mov	r4, r0
 801e152:	4608      	mov	r0, r1
 801e154:	4611      	mov	r1, r2
 801e156:	2200      	movs	r2, #0
 801e158:	602a      	str	r2, [r5, #0]
 801e15a:	461a      	mov	r2, r3
 801e15c:	f7e3 f909 	bl	8001372 <_lseek>
 801e160:	1c43      	adds	r3, r0, #1
 801e162:	d102      	bne.n	801e16a <_lseek_r+0x1e>
 801e164:	682b      	ldr	r3, [r5, #0]
 801e166:	b103      	cbz	r3, 801e16a <_lseek_r+0x1e>
 801e168:	6023      	str	r3, [r4, #0]
 801e16a:	bd38      	pop	{r3, r4, r5, pc}
 801e16c:	2000e6e4 	.word	0x2000e6e4

0801e170 <_read_r>:
 801e170:	b538      	push	{r3, r4, r5, lr}
 801e172:	4d07      	ldr	r5, [pc, #28]	@ (801e190 <_read_r+0x20>)
 801e174:	4604      	mov	r4, r0
 801e176:	4608      	mov	r0, r1
 801e178:	4611      	mov	r1, r2
 801e17a:	2200      	movs	r2, #0
 801e17c:	602a      	str	r2, [r5, #0]
 801e17e:	461a      	mov	r2, r3
 801e180:	f7e3 f897 	bl	80012b2 <_read>
 801e184:	1c43      	adds	r3, r0, #1
 801e186:	d102      	bne.n	801e18e <_read_r+0x1e>
 801e188:	682b      	ldr	r3, [r5, #0]
 801e18a:	b103      	cbz	r3, 801e18e <_read_r+0x1e>
 801e18c:	6023      	str	r3, [r4, #0]
 801e18e:	bd38      	pop	{r3, r4, r5, pc}
 801e190:	2000e6e4 	.word	0x2000e6e4

0801e194 <_sbrk_r>:
 801e194:	b538      	push	{r3, r4, r5, lr}
 801e196:	4d06      	ldr	r5, [pc, #24]	@ (801e1b0 <_sbrk_r+0x1c>)
 801e198:	2300      	movs	r3, #0
 801e19a:	4604      	mov	r4, r0
 801e19c:	4608      	mov	r0, r1
 801e19e:	602b      	str	r3, [r5, #0]
 801e1a0:	f7e3 f8f4 	bl	800138c <_sbrk>
 801e1a4:	1c43      	adds	r3, r0, #1
 801e1a6:	d102      	bne.n	801e1ae <_sbrk_r+0x1a>
 801e1a8:	682b      	ldr	r3, [r5, #0]
 801e1aa:	b103      	cbz	r3, 801e1ae <_sbrk_r+0x1a>
 801e1ac:	6023      	str	r3, [r4, #0]
 801e1ae:	bd38      	pop	{r3, r4, r5, pc}
 801e1b0:	2000e6e4 	.word	0x2000e6e4

0801e1b4 <_write_r>:
 801e1b4:	b538      	push	{r3, r4, r5, lr}
 801e1b6:	4d07      	ldr	r5, [pc, #28]	@ (801e1d4 <_write_r+0x20>)
 801e1b8:	4604      	mov	r4, r0
 801e1ba:	4608      	mov	r0, r1
 801e1bc:	4611      	mov	r1, r2
 801e1be:	2200      	movs	r2, #0
 801e1c0:	602a      	str	r2, [r5, #0]
 801e1c2:	461a      	mov	r2, r3
 801e1c4:	f7e3 f892 	bl	80012ec <_write>
 801e1c8:	1c43      	adds	r3, r0, #1
 801e1ca:	d102      	bne.n	801e1d2 <_write_r+0x1e>
 801e1cc:	682b      	ldr	r3, [r5, #0]
 801e1ce:	b103      	cbz	r3, 801e1d2 <_write_r+0x1e>
 801e1d0:	6023      	str	r3, [r4, #0]
 801e1d2:	bd38      	pop	{r3, r4, r5, pc}
 801e1d4:	2000e6e4 	.word	0x2000e6e4

0801e1d8 <_close_r>:
 801e1d8:	b538      	push	{r3, r4, r5, lr}
 801e1da:	4d06      	ldr	r5, [pc, #24]	@ (801e1f4 <_close_r+0x1c>)
 801e1dc:	2300      	movs	r3, #0
 801e1de:	4604      	mov	r4, r0
 801e1e0:	4608      	mov	r0, r1
 801e1e2:	602b      	str	r3, [r5, #0]
 801e1e4:	f7e3 f89e 	bl	8001324 <_close>
 801e1e8:	1c43      	adds	r3, r0, #1
 801e1ea:	d102      	bne.n	801e1f2 <_close_r+0x1a>
 801e1ec:	682b      	ldr	r3, [r5, #0]
 801e1ee:	b103      	cbz	r3, 801e1f2 <_close_r+0x1a>
 801e1f0:	6023      	str	r3, [r4, #0]
 801e1f2:	bd38      	pop	{r3, r4, r5, pc}
 801e1f4:	2000e6e4 	.word	0x2000e6e4

0801e1f8 <_fstat_r>:
 801e1f8:	b538      	push	{r3, r4, r5, lr}
 801e1fa:	4d07      	ldr	r5, [pc, #28]	@ (801e218 <_fstat_r+0x20>)
 801e1fc:	2300      	movs	r3, #0
 801e1fe:	4604      	mov	r4, r0
 801e200:	4608      	mov	r0, r1
 801e202:	4611      	mov	r1, r2
 801e204:	602b      	str	r3, [r5, #0]
 801e206:	f7e3 f899 	bl	800133c <_fstat>
 801e20a:	1c43      	adds	r3, r0, #1
 801e20c:	d102      	bne.n	801e214 <_fstat_r+0x1c>
 801e20e:	682b      	ldr	r3, [r5, #0]
 801e210:	b103      	cbz	r3, 801e214 <_fstat_r+0x1c>
 801e212:	6023      	str	r3, [r4, #0]
 801e214:	bd38      	pop	{r3, r4, r5, pc}
 801e216:	bf00      	nop
 801e218:	2000e6e4 	.word	0x2000e6e4

0801e21c <abort>:
 801e21c:	b508      	push	{r3, lr}
 801e21e:	2006      	movs	r0, #6
 801e220:	f000 f834 	bl	801e28c <raise>
 801e224:	2001      	movs	r0, #1
 801e226:	f7e3 f839 	bl	800129c <_exit>

0801e22a <_malloc_usable_size_r>:
 801e22a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e22e:	1f18      	subs	r0, r3, #4
 801e230:	2b00      	cmp	r3, #0
 801e232:	bfbc      	itt	lt
 801e234:	580b      	ldrlt	r3, [r1, r0]
 801e236:	18c0      	addlt	r0, r0, r3
 801e238:	4770      	bx	lr

0801e23a <_raise_r>:
 801e23a:	291f      	cmp	r1, #31
 801e23c:	b538      	push	{r3, r4, r5, lr}
 801e23e:	4605      	mov	r5, r0
 801e240:	460c      	mov	r4, r1
 801e242:	d904      	bls.n	801e24e <_raise_r+0x14>
 801e244:	2316      	movs	r3, #22
 801e246:	6003      	str	r3, [r0, #0]
 801e248:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801e24c:	bd38      	pop	{r3, r4, r5, pc}
 801e24e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801e250:	b112      	cbz	r2, 801e258 <_raise_r+0x1e>
 801e252:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801e256:	b94b      	cbnz	r3, 801e26c <_raise_r+0x32>
 801e258:	4628      	mov	r0, r5
 801e25a:	f000 f831 	bl	801e2c0 <_getpid_r>
 801e25e:	4622      	mov	r2, r4
 801e260:	4601      	mov	r1, r0
 801e262:	4628      	mov	r0, r5
 801e264:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e268:	f000 b818 	b.w	801e29c <_kill_r>
 801e26c:	2b01      	cmp	r3, #1
 801e26e:	d00a      	beq.n	801e286 <_raise_r+0x4c>
 801e270:	1c59      	adds	r1, r3, #1
 801e272:	d103      	bne.n	801e27c <_raise_r+0x42>
 801e274:	2316      	movs	r3, #22
 801e276:	6003      	str	r3, [r0, #0]
 801e278:	2001      	movs	r0, #1
 801e27a:	e7e7      	b.n	801e24c <_raise_r+0x12>
 801e27c:	2100      	movs	r1, #0
 801e27e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801e282:	4620      	mov	r0, r4
 801e284:	4798      	blx	r3
 801e286:	2000      	movs	r0, #0
 801e288:	e7e0      	b.n	801e24c <_raise_r+0x12>
	...

0801e28c <raise>:
 801e28c:	4b02      	ldr	r3, [pc, #8]	@ (801e298 <raise+0xc>)
 801e28e:	4601      	mov	r1, r0
 801e290:	6818      	ldr	r0, [r3, #0]
 801e292:	f7ff bfd2 	b.w	801e23a <_raise_r>
 801e296:	bf00      	nop
 801e298:	20000048 	.word	0x20000048

0801e29c <_kill_r>:
 801e29c:	b538      	push	{r3, r4, r5, lr}
 801e29e:	4d07      	ldr	r5, [pc, #28]	@ (801e2bc <_kill_r+0x20>)
 801e2a0:	2300      	movs	r3, #0
 801e2a2:	4604      	mov	r4, r0
 801e2a4:	4608      	mov	r0, r1
 801e2a6:	4611      	mov	r1, r2
 801e2a8:	602b      	str	r3, [r5, #0]
 801e2aa:	f7e2 ffe5 	bl	8001278 <_kill>
 801e2ae:	1c43      	adds	r3, r0, #1
 801e2b0:	d102      	bne.n	801e2b8 <_kill_r+0x1c>
 801e2b2:	682b      	ldr	r3, [r5, #0]
 801e2b4:	b103      	cbz	r3, 801e2b8 <_kill_r+0x1c>
 801e2b6:	6023      	str	r3, [r4, #0]
 801e2b8:	bd38      	pop	{r3, r4, r5, pc}
 801e2ba:	bf00      	nop
 801e2bc:	2000e6e4 	.word	0x2000e6e4

0801e2c0 <_getpid_r>:
 801e2c0:	f7e2 bfd2 	b.w	8001268 <_getpid>

0801e2c4 <_init>:
 801e2c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e2c6:	bf00      	nop
 801e2c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e2ca:	bc08      	pop	{r3}
 801e2cc:	469e      	mov	lr, r3
 801e2ce:	4770      	bx	lr

0801e2d0 <_fini>:
 801e2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e2d2:	bf00      	nop
 801e2d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e2d6:	bc08      	pop	{r3}
 801e2d8:	469e      	mov	lr, r3
 801e2da:	4770      	bx	lr
