<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\impl\gwsynthesis\wave_table_sound.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV4LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Oct 29 23:01:04 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>14917</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3866</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>44.000</td>
<td>22.727
<td>0.000</td>
<td>22.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>39.132(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>18.446</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[7]_ins11094/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>24.954</td>
</tr>
<tr>
<td>2</td>
<td>18.701</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[6]_ins11176/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>24.699</td>
</tr>
<tr>
<td>3</td>
<td>18.786</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[7]_ins11067/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>24.614</td>
</tr>
<tr>
<td>4</td>
<td>19.241</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[4]_ins11097/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>24.159</td>
</tr>
<tr>
<td>5</td>
<td>19.343</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11316/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>24.057</td>
</tr>
<tr>
<td>6</td>
<td>19.402</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[6]_ins11068/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.998</td>
</tr>
<tr>
<td>7</td>
<td>19.407</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[6]_ins11122/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.993</td>
</tr>
<tr>
<td>8</td>
<td>19.427</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[5]_ins11177/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.973</td>
</tr>
<tr>
<td>9</td>
<td>19.443</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[5]_ins11096/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.957</td>
</tr>
<tr>
<td>10</td>
<td>19.443</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[5]_ins11150/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.957</td>
</tr>
<tr>
<td>11</td>
<td>19.443</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[5]_ins11069/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.957</td>
</tr>
<tr>
<td>12</td>
<td>19.474</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[4]_ins11151/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.926</td>
</tr>
<tr>
<td>13</td>
<td>19.478</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[7]_ins11121/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.922</td>
</tr>
<tr>
<td>14</td>
<td>19.540</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[3]_ins11071/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.860</td>
</tr>
<tr>
<td>15</td>
<td>19.597</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[6]_ins11095/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.803</td>
</tr>
<tr>
<td>16</td>
<td>19.632</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[7]_ins11256/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.768</td>
</tr>
<tr>
<td>17</td>
<td>19.632</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[7]_ins11229/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.768</td>
</tr>
<tr>
<td>18</td>
<td>19.701</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[3]_ins11179/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.699</td>
</tr>
<tr>
<td>19</td>
<td>19.805</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[4]_ins11070/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.595</td>
</tr>
<tr>
<td>20</td>
<td>19.813</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11205/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.587</td>
</tr>
<tr>
<td>21</td>
<td>19.818</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[2]_ins11126/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.582</td>
</tr>
<tr>
<td>22</td>
<td>19.822</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[7]_ins11148/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.578</td>
</tr>
<tr>
<td>23</td>
<td>19.851</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[1]_ins11100/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.549</td>
</tr>
<tr>
<td>24</td>
<td>19.862</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11258/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.538</td>
</tr>
<tr>
<td>25</td>
<td>19.868</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[6]_ins11149/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>23.532</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.570</td>
<td>u_wts_core/u_wts_register/sram_d[0]_ins11669/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins10994/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>2</td>
<td>0.570</td>
<td>u_wts_core/u_wts_register/sram_d[2]_ins11667/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[2]_ins10992/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>3</td>
<td>0.570</td>
<td>u_wts_core/u_wts_register/sram_d[5]_ins11664/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins10989/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>4</td>
<td>0.721</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins10993/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/DI1</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.881</td>
</tr>
<tr>
<td>5</td>
<td>0.723</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins10995/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins10995/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.723</td>
</tr>
<tr>
<td>6</td>
<td>0.724</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins10989/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/DI5</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.884</td>
</tr>
<tr>
<td>7</td>
<td>0.724</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[4]_ins10990/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/DI4</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.884</td>
</tr>
<tr>
<td>8</td>
<td>0.724</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[4]_ins10990/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/DI4</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.884</td>
</tr>
<tr>
<td>9</td>
<td>0.724</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins10991/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/DI3</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.884</td>
</tr>
<tr>
<td>10</td>
<td>0.724</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins10991/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/DI3</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.884</td>
</tr>
<tr>
<td>11</td>
<td>0.724</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins10989/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/DI5</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.884</td>
</tr>
<tr>
<td>12</td>
<td>0.745</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins10987/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/DI7</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>13</td>
<td>0.833</td>
<td>u_wts_core/u_wts_register/sram_d[6]_ins11663/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[6]_ins10988/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.833</td>
</tr>
<tr>
<td>14</td>
<td>0.835</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins11017/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[4]_ins11041/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>15</td>
<td>0.904</td>
<td>u_wts_core/u_wts_register/sram_a[3]_ins11658/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[3]_ins10983/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.904</td>
</tr>
<tr>
<td>16</td>
<td>0.905</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[0]_ins11021/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[0]_ins11045/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>17</td>
<td>0.905</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[1]_ins11020/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[1]_ins11044/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.905</td>
</tr>
<tr>
<td>18</td>
<td>0.944</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins11010/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[11]_ins11033/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.944</td>
</tr>
<tr>
<td>19</td>
<td>0.944</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins10997/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.944</td>
</tr>
<tr>
<td>20</td>
<td>0.967</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins10994/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/DI0</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.127</td>
</tr>
<tr>
<td>21</td>
<td>0.980</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins10987/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/DI7</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.140</td>
</tr>
<tr>
<td>22</td>
<td>0.980</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[6]_ins10988/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/DI6</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.140</td>
</tr>
<tr>
<td>23</td>
<td>0.980</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[6]_ins10988/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/DI6</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.140</td>
</tr>
<tr>
<td>24</td>
<td>0.985</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins10993/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/DI1</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.145</td>
</tr>
<tr>
<td>25</td>
<td>1.028</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[2]_ins10992/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/DI2</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.188</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr1_ins10970</td>
</tr>
<tr>
<td>2</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr2_ins10972</td>
</tr>
<tr>
<td>3</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins10977</td>
</tr>
<tr>
<td>4</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins10985</td>
</tr>
<tr>
<td>5</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins11001</td>
</tr>
<tr>
<td>6</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[11]_ins11033</td>
</tr>
<tr>
<td>7</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[3]_ins11098</td>
</tr>
<tr>
<td>8</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_counter_b[2]_ins11226</td>
</tr>
<tr>
<td>9</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_c[1]_ins11482</td>
</tr>
<tr>
<td>10</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_register/ff_reg_sl_b1[3]_ins12074</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[7]_ins11094</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.301</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>22.130</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/I1</td>
</tr>
<tr>
<td>22.680</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/COUT</td>
</tr>
<tr>
<td>22.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/CIN</td>
</tr>
<tr>
<td>22.737</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/COUT</td>
</tr>
<tr>
<td>22.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/CIN</td>
</tr>
<tr>
<td>22.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/COUT</td>
</tr>
<tr>
<td>22.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[7]_ins13564/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[7]_ins13564/SUM</td>
</tr>
<tr>
<td>23.741</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n97_ins14869/I1</td>
</tr>
<tr>
<td>24.840</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n97_ins14869/F</td>
</tr>
<tr>
<td>27.847</td>
<td>3.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[7]_ins11094/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[7]_ins11094/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[7]_ins11094</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[7]_ins11094</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.610, 30.496%; route: 16.886, 67.668%; tC2Q: 0.458, 1.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[6]_ins11176</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.301</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>22.130</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/I1</td>
</tr>
<tr>
<td>22.680</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/COUT</td>
</tr>
<tr>
<td>22.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/CIN</td>
</tr>
<tr>
<td>22.737</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/COUT</td>
</tr>
<tr>
<td>22.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/CIN</td>
</tr>
<tr>
<td>23.300</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/SUM</td>
</tr>
<tr>
<td>24.439</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n98_ins14870/I1</td>
</tr>
<tr>
<td>25.261</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n98_ins14870/F</td>
</tr>
<tr>
<td>27.592</td>
<td>2.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[6]_ins11176/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[6]_ins11176/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[6]_ins11176</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[6]_ins11176</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.311, 29.600%; route: 16.930, 68.544%; tC2Q: 0.458, 1.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[7]_ins11067</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.301</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>22.130</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/I1</td>
</tr>
<tr>
<td>22.680</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/COUT</td>
</tr>
<tr>
<td>22.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/CIN</td>
</tr>
<tr>
<td>22.737</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/COUT</td>
</tr>
<tr>
<td>22.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/CIN</td>
</tr>
<tr>
<td>22.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/COUT</td>
</tr>
<tr>
<td>22.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[7]_ins13564/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[7]_ins13564/SUM</td>
</tr>
<tr>
<td>23.741</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n97_ins14869/I1</td>
</tr>
<tr>
<td>24.840</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n97_ins14869/F</td>
</tr>
<tr>
<td>27.506</td>
<td>2.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[7]_ins11067/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[7]_ins11067/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[7]_ins11067</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[7]_ins11067</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.610, 30.918%; route: 16.545, 67.220%; tC2Q: 0.458, 1.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[4]_ins11097</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.295</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>21.718</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins13558/I1</td>
</tr>
<tr>
<td>22.268</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins13558/COUT</td>
</tr>
<tr>
<td>22.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins13559/CIN</td>
</tr>
<tr>
<td>22.325</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins13559/COUT</td>
</tr>
<tr>
<td>22.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[3]_ins13560/CIN</td>
</tr>
<tr>
<td>22.382</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[3]_ins13560/COUT</td>
</tr>
<tr>
<td>22.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/CIN</td>
</tr>
<tr>
<td>22.945</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/SUM</td>
</tr>
<tr>
<td>24.084</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n100_ins14872/I1</td>
</tr>
<tr>
<td>25.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n100_ins14872/F</td>
</tr>
<tr>
<td>27.052</td>
<td>1.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[4]_ins11097/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[4]_ins11097/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[4]_ins11097</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[4]_ins11097</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.639, 31.619%; route: 16.062, 66.484%; tC2Q: 0.458, 1.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11316</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.086</td>
<td>4.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_state_selector/n3_ins14474/S0</td>
</tr>
<tr>
<td>8.523</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C11[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_state_selector/n3_ins14474/O</td>
</tr>
<tr>
<td>9.848</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15846/I1</td>
</tr>
<tr>
<td>10.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15846/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15845/I3</td>
</tr>
<tr>
<td>11.780</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R6C12[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15845/F</td>
</tr>
<tr>
<td>13.757</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15926/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15926/F</td>
</tr>
<tr>
<td>16.562</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15654/I3</td>
</tr>
<tr>
<td>17.623</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15654/F</td>
</tr>
<tr>
<td>18.044</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins15644/I0</td>
</tr>
<tr>
<td>19.076</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins15644/F</td>
</tr>
<tr>
<td>19.087</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins14947/I1</td>
</tr>
<tr>
<td>20.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins14947/F</td>
</tr>
<tr>
<td>21.589</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins13613/I1</td>
</tr>
<tr>
<td>22.139</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins13613/COUT</td>
</tr>
<tr>
<td>22.139</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins13614/CIN</td>
</tr>
<tr>
<td>22.667</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins13614/SUM</td>
</tr>
<tr>
<td>23.086</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n103_ins14954/I1</td>
</tr>
<tr>
<td>24.118</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R4C15[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n103_ins14954/F</td>
</tr>
<tr>
<td>26.950</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11316/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11316/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11316</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11316</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.625, 35.852%; route: 14.974, 62.243%; tC2Q: 0.458, 1.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[6]_ins11068</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.301</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>22.130</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/I1</td>
</tr>
<tr>
<td>22.680</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/COUT</td>
</tr>
<tr>
<td>22.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/CIN</td>
</tr>
<tr>
<td>22.737</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/COUT</td>
</tr>
<tr>
<td>22.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/CIN</td>
</tr>
<tr>
<td>23.300</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/SUM</td>
</tr>
<tr>
<td>24.439</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n98_ins14870/I1</td>
</tr>
<tr>
<td>25.261</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n98_ins14870/F</td>
</tr>
<tr>
<td>26.891</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[6]_ins11068/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[6]_ins11068/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[6]_ins11068</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[6]_ins11068</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.311, 30.465%; route: 16.229, 67.625%; tC2Q: 0.458, 1.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[6]_ins11122</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.301</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>22.130</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/I1</td>
</tr>
<tr>
<td>22.680</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/COUT</td>
</tr>
<tr>
<td>22.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/CIN</td>
</tr>
<tr>
<td>22.737</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/COUT</td>
</tr>
<tr>
<td>22.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/CIN</td>
</tr>
<tr>
<td>23.300</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/SUM</td>
</tr>
<tr>
<td>24.439</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n98_ins14870/I1</td>
</tr>
<tr>
<td>25.261</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n98_ins14870/F</td>
</tr>
<tr>
<td>26.886</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[6]_ins11122/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[6]_ins11122/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[6]_ins11122</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C10[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[6]_ins11122</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.311, 30.471%; route: 16.224, 67.619%; tC2Q: 0.458, 1.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[5]_ins11177</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.301</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>22.130</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/I1</td>
</tr>
<tr>
<td>22.680</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/COUT</td>
</tr>
<tr>
<td>22.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/CIN</td>
</tr>
<tr>
<td>23.243</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/SUM</td>
</tr>
<tr>
<td>23.248</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n99_ins14871/I1</td>
</tr>
<tr>
<td>24.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n99_ins14871/F</td>
</tr>
<tr>
<td>26.866</td>
<td>2.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[5]_ins11177/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[5]_ins11177/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[5]_ins11177</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[5]_ins11177</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.531, 31.414%; route: 15.984, 66.674%; tC2Q: 0.458, 1.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[5]_ins11096</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.301</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>22.130</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/I1</td>
</tr>
<tr>
<td>22.680</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/COUT</td>
</tr>
<tr>
<td>22.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/CIN</td>
</tr>
<tr>
<td>23.243</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/SUM</td>
</tr>
<tr>
<td>23.248</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n99_ins14871/I1</td>
</tr>
<tr>
<td>24.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n99_ins14871/F</td>
</tr>
<tr>
<td>26.849</td>
<td>2.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[5]_ins11096/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[5]_ins11096/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[5]_ins11096</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[5]_ins11096</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.531, 31.436%; route: 15.967, 66.651%; tC2Q: 0.458, 1.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[5]_ins11150</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16134/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16134/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I1</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.301</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>22.130</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/I1</td>
</tr>
<tr>
<td>22.680</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/COUT</td>
</tr>
<tr>
<td>22.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/CIN</td>
</tr>
<tr>
<td>23.243</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/SUM</td>
</tr>
<tr>
<td>23.248</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n99_ins14871/I1</td>
</tr>
<tr>
<td>24.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n99_ins14871/F</td>
</tr>
<tr>
<td>26.849</td>
<td>2.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[5]_ins11150/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[5]_ins11150/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[5]_ins11150</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[5]_ins11150</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.531, 31.436%; route: 15.967, 66.651%; tC2Q: 0.458, 1.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[5]_ins11069</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.301</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>22.130</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/I1</td>
</tr>
<tr>
<td>22.680</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/COUT</td>
</tr>
<tr>
<td>22.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/CIN</td>
</tr>
<tr>
<td>23.243</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/SUM</td>
</tr>
<tr>
<td>23.248</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n99_ins14871/I1</td>
</tr>
<tr>
<td>24.347</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n99_ins14871/F</td>
</tr>
<tr>
<td>26.849</td>
<td>2.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[5]_ins11069/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[5]_ins11069/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[5]_ins11069</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[5]_ins11069</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.531, 31.436%; route: 15.967, 66.651%; tC2Q: 0.458, 1.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[4]_ins11151</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.295</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>21.718</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins13558/I1</td>
</tr>
<tr>
<td>22.268</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins13558/COUT</td>
</tr>
<tr>
<td>22.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins13559/CIN</td>
</tr>
<tr>
<td>22.325</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins13559/COUT</td>
</tr>
<tr>
<td>22.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[3]_ins13560/CIN</td>
</tr>
<tr>
<td>22.382</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[3]_ins13560/COUT</td>
</tr>
<tr>
<td>22.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/CIN</td>
</tr>
<tr>
<td>22.945</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/SUM</td>
</tr>
<tr>
<td>24.084</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n100_ins14872/I1</td>
</tr>
<tr>
<td>25.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n100_ins14872/F</td>
</tr>
<tr>
<td>26.819</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[4]_ins11151/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[4]_ins11151/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[4]_ins11151</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[4]_ins11151</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.639, 31.927%; route: 15.829, 66.157%; tC2Q: 0.458, 1.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[7]_ins11121</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.301</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>22.130</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/I1</td>
</tr>
<tr>
<td>22.680</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/COUT</td>
</tr>
<tr>
<td>22.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/CIN</td>
</tr>
<tr>
<td>22.737</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/COUT</td>
</tr>
<tr>
<td>22.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/CIN</td>
</tr>
<tr>
<td>22.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/COUT</td>
</tr>
<tr>
<td>22.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[7]_ins13564/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[7]_ins13564/SUM</td>
</tr>
<tr>
<td>23.741</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n97_ins14869/I1</td>
</tr>
<tr>
<td>24.840</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n97_ins14869/F</td>
</tr>
<tr>
<td>26.815</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[7]_ins11121/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[7]_ins11121/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[7]_ins11121</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[7]_ins11121</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.610, 31.811%; route: 15.854, 66.273%; tC2Q: 0.458, 1.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[3]_ins11071</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.295</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>21.718</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins13558/I1</td>
</tr>
<tr>
<td>22.268</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins13558/COUT</td>
</tr>
<tr>
<td>22.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins13559/CIN</td>
</tr>
<tr>
<td>22.325</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins13559/COUT</td>
</tr>
<tr>
<td>22.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[3]_ins13560/CIN</td>
</tr>
<tr>
<td>22.888</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[3]_ins13560/SUM</td>
</tr>
<tr>
<td>22.893</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n101_ins14873/I1</td>
</tr>
<tr>
<td>23.925</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n101_ins14873/F</td>
</tr>
<tr>
<td>26.753</td>
<td>2.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[3]_ins11071/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[3]_ins11071/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[3]_ins11071</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[3]_ins11071</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.515, 31.496%; route: 15.887, 66.583%; tC2Q: 0.458, 1.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[6]_ins11095</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.301</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>22.130</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/I1</td>
</tr>
<tr>
<td>22.680</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/COUT</td>
</tr>
<tr>
<td>22.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/CIN</td>
</tr>
<tr>
<td>22.737</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/COUT</td>
</tr>
<tr>
<td>22.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/CIN</td>
</tr>
<tr>
<td>23.300</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/SUM</td>
</tr>
<tr>
<td>24.439</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n98_ins14870/I1</td>
</tr>
<tr>
<td>25.241</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n98_ins14870/F</td>
</tr>
<tr>
<td>26.696</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[6]_ins11095/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[6]_ins11095/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[6]_ins11095</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[6]_ins11095</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.291, 30.631%; route: 16.054, 67.444%; tC2Q: 0.458, 1.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[7]_ins11256</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.086</td>
<td>4.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_state_selector/n3_ins14474/S0</td>
</tr>
<tr>
<td>8.523</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C11[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_state_selector/n3_ins14474/O</td>
</tr>
<tr>
<td>9.848</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15846/I1</td>
</tr>
<tr>
<td>10.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15846/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15845/I3</td>
</tr>
<tr>
<td>11.780</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R6C12[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15845/F</td>
</tr>
<tr>
<td>13.757</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15926/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15926/F</td>
</tr>
<tr>
<td>16.562</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15654/I3</td>
</tr>
<tr>
<td>17.623</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15654/F</td>
</tr>
<tr>
<td>18.044</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins15644/I0</td>
</tr>
<tr>
<td>19.076</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins15644/F</td>
</tr>
<tr>
<td>19.087</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins14947/I1</td>
</tr>
<tr>
<td>20.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins14947/F</td>
</tr>
<tr>
<td>21.589</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins13613/I1</td>
</tr>
<tr>
<td>22.139</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins13613/COUT</td>
</tr>
<tr>
<td>22.139</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins13614/CIN</td>
</tr>
<tr>
<td>22.196</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins13614/COUT</td>
</tr>
<tr>
<td>22.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins13615/CIN</td>
</tr>
<tr>
<td>22.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins13615/COUT</td>
</tr>
<tr>
<td>22.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins13616/CIN</td>
</tr>
<tr>
<td>22.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins13616/COUT</td>
</tr>
<tr>
<td>22.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins13617/CIN</td>
</tr>
<tr>
<td>22.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins13617/COUT</td>
</tr>
<tr>
<td>22.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C17[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins13618/CIN</td>
</tr>
<tr>
<td>22.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins13618/COUT</td>
</tr>
<tr>
<td>22.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins13619/CIN</td>
</tr>
<tr>
<td>22.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins13619/COUT</td>
</tr>
<tr>
<td>22.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C17[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[7]_ins13620/CIN</td>
</tr>
<tr>
<td>23.044</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[7]_ins13620/SUM</td>
</tr>
<tr>
<td>23.049</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n97_ins14948/I1</td>
</tr>
<tr>
<td>24.148</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n97_ins14948/F</td>
</tr>
<tr>
<td>26.661</td>
<td>2.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[7]_ins11256/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[7]_ins11256/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[7]_ins11256</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[7]_ins11256</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.069, 38.156%; route: 14.241, 59.915%; tC2Q: 0.458, 1.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[7]_ins11229</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.086</td>
<td>4.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_state_selector/n3_ins14474/S0</td>
</tr>
<tr>
<td>8.523</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C11[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_state_selector/n3_ins14474/O</td>
</tr>
<tr>
<td>9.848</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15846/I1</td>
</tr>
<tr>
<td>10.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15846/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15845/I3</td>
</tr>
<tr>
<td>11.780</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R6C12[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15845/F</td>
</tr>
<tr>
<td>13.757</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15926/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15926/F</td>
</tr>
<tr>
<td>16.562</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15654/I3</td>
</tr>
<tr>
<td>17.623</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15654/F</td>
</tr>
<tr>
<td>18.044</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins15644/I0</td>
</tr>
<tr>
<td>19.076</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins15644/F</td>
</tr>
<tr>
<td>19.087</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins14947/I1</td>
</tr>
<tr>
<td>20.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins14947/F</td>
</tr>
<tr>
<td>21.589</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins13613/I1</td>
</tr>
<tr>
<td>22.139</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins13613/COUT</td>
</tr>
<tr>
<td>22.139</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins13614/CIN</td>
</tr>
<tr>
<td>22.196</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins13614/COUT</td>
</tr>
<tr>
<td>22.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins13615/CIN</td>
</tr>
<tr>
<td>22.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins13615/COUT</td>
</tr>
<tr>
<td>22.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins13616/CIN</td>
</tr>
<tr>
<td>22.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins13616/COUT</td>
</tr>
<tr>
<td>22.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins13617/CIN</td>
</tr>
<tr>
<td>22.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins13617/COUT</td>
</tr>
<tr>
<td>22.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C17[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins13618/CIN</td>
</tr>
<tr>
<td>22.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins13618/COUT</td>
</tr>
<tr>
<td>22.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins13619/CIN</td>
</tr>
<tr>
<td>22.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins13619/COUT</td>
</tr>
<tr>
<td>22.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C17[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[7]_ins13620/CIN</td>
</tr>
<tr>
<td>23.044</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[7]_ins13620/SUM</td>
</tr>
<tr>
<td>23.049</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n97_ins14948/I1</td>
</tr>
<tr>
<td>24.148</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n97_ins14948/F</td>
</tr>
<tr>
<td>26.661</td>
<td>2.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[7]_ins11229/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[7]_ins11229/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[7]_ins11229</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[7]_ins11229</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.069, 38.156%; route: 14.241, 59.915%; tC2Q: 0.458, 1.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[3]_ins11179</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.295</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>21.718</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins13558/I1</td>
</tr>
<tr>
<td>22.268</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins13558/COUT</td>
</tr>
<tr>
<td>22.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins13559/CIN</td>
</tr>
<tr>
<td>22.325</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins13559/COUT</td>
</tr>
<tr>
<td>22.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[3]_ins13560/CIN</td>
</tr>
<tr>
<td>22.888</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[3]_ins13560/SUM</td>
</tr>
<tr>
<td>22.893</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n101_ins14873/I1</td>
</tr>
<tr>
<td>23.925</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n101_ins14873/F</td>
</tr>
<tr>
<td>26.592</td>
<td>2.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[3]_ins11179/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[3]_ins11179/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[3]_ins11179</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C11[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_e[3]_ins11179</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.515, 31.710%; route: 15.726, 66.356%; tC2Q: 0.458, 1.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[4]_ins11070</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.295</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>21.718</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins13558/I1</td>
</tr>
<tr>
<td>22.268</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins13558/COUT</td>
</tr>
<tr>
<td>22.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins13559/CIN</td>
</tr>
<tr>
<td>22.325</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins13559/COUT</td>
</tr>
<tr>
<td>22.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[3]_ins13560/CIN</td>
</tr>
<tr>
<td>22.382</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[3]_ins13560/COUT</td>
</tr>
<tr>
<td>22.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/CIN</td>
</tr>
<tr>
<td>22.945</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/SUM</td>
</tr>
<tr>
<td>24.084</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n100_ins14872/I1</td>
</tr>
<tr>
<td>25.183</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n100_ins14872/F</td>
</tr>
<tr>
<td>26.488</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[4]_ins11070/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[4]_ins11070/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[4]_ins11070</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_a[4]_ins11070</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.639, 32.375%; route: 15.498, 65.683%; tC2Q: 0.458, 1.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11205</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.086</td>
<td>4.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_state_selector/n3_ins14474/S0</td>
</tr>
<tr>
<td>8.523</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C11[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_state_selector/n3_ins14474/O</td>
</tr>
<tr>
<td>9.848</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15846/I1</td>
</tr>
<tr>
<td>10.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15846/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15845/I3</td>
</tr>
<tr>
<td>11.780</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R6C12[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15845/F</td>
</tr>
<tr>
<td>13.757</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15926/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15926/F</td>
</tr>
<tr>
<td>16.562</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15654/I3</td>
</tr>
<tr>
<td>17.623</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15654/F</td>
</tr>
<tr>
<td>18.044</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins15644/I0</td>
</tr>
<tr>
<td>19.076</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins15644/F</td>
</tr>
<tr>
<td>19.087</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins14947/I1</td>
</tr>
<tr>
<td>20.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins14947/F</td>
</tr>
<tr>
<td>21.589</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins13613/I1</td>
</tr>
<tr>
<td>22.139</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins13613/COUT</td>
</tr>
<tr>
<td>22.139</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins13614/CIN</td>
</tr>
<tr>
<td>22.196</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins13614/COUT</td>
</tr>
<tr>
<td>22.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins13615/CIN</td>
</tr>
<tr>
<td>22.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins13615/COUT</td>
</tr>
<tr>
<td>22.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins13616/CIN</td>
</tr>
<tr>
<td>22.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins13616/COUT</td>
</tr>
<tr>
<td>22.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins13617/CIN</td>
</tr>
<tr>
<td>22.873</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins13617/SUM</td>
</tr>
<tr>
<td>22.878</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n100_ins14951/I1</td>
</tr>
<tr>
<td>23.504</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C17[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n100_ins14951/F</td>
</tr>
<tr>
<td>26.480</td>
<td>2.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11205/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11205/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11205</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11205</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.425, 35.719%; route: 14.704, 62.338%; tC2Q: 0.458, 1.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[2]_ins11126</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.295</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>21.718</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins13558/I1</td>
</tr>
<tr>
<td>22.268</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins13558/COUT</td>
</tr>
<tr>
<td>22.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins13559/CIN</td>
</tr>
<tr>
<td>22.831</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[2]_ins13559/SUM</td>
</tr>
<tr>
<td>22.836</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n102_ins14874/I1</td>
</tr>
<tr>
<td>23.658</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n102_ins14874/F</td>
</tr>
<tr>
<td>26.475</td>
<td>2.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[2]_ins11126/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[2]_ins11126/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[2]_ins11126</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_c[2]_ins11126</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.248, 30.736%; route: 15.875, 67.321%; tC2Q: 0.458, 1.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[7]_ins11148</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.301</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>22.130</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/I1</td>
</tr>
<tr>
<td>22.680</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/COUT</td>
</tr>
<tr>
<td>22.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/CIN</td>
</tr>
<tr>
<td>22.737</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/COUT</td>
</tr>
<tr>
<td>22.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/CIN</td>
</tr>
<tr>
<td>22.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/COUT</td>
</tr>
<tr>
<td>22.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[7]_ins13564/CIN</td>
</tr>
<tr>
<td>23.322</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[7]_ins13564/SUM</td>
</tr>
<tr>
<td>23.741</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n97_ins14869/I1</td>
</tr>
<tr>
<td>24.840</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C16[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n97_ins14869/F</td>
</tr>
<tr>
<td>26.471</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[7]_ins11148/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[7]_ins11148/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[7]_ins11148</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[7]_ins11148</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.610, 32.276%; route: 15.509, 65.780%; tC2Q: 0.458, 1.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[1]_ins11100</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.295</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>21.718</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins13558/I1</td>
</tr>
<tr>
<td>22.257</td>
<td>0.539</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[1]_ins13558/SUM</td>
</tr>
<tr>
<td>22.676</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n103_ins14875/I1</td>
</tr>
<tr>
<td>23.775</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R17C14[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n103_ins14875/F</td>
</tr>
<tr>
<td>26.442</td>
<td>2.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[1]_ins11100/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[1]_ins11100/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[1]_ins11100</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[1]_ins11100</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.951, 29.517%; route: 16.140, 68.537%; tC2Q: 0.458, 1.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11258</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.086</td>
<td>4.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_state_selector/n3_ins14474/S0</td>
</tr>
<tr>
<td>8.523</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C11[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_state_selector/n3_ins14474/O</td>
</tr>
<tr>
<td>9.848</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15846/I1</td>
</tr>
<tr>
<td>10.947</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C12[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15846/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15845/I3</td>
</tr>
<tr>
<td>11.780</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R6C12[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n92_ins15845/F</td>
</tr>
<tr>
<td>13.757</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15926/I3</td>
</tr>
<tr>
<td>14.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15926/F</td>
</tr>
<tr>
<td>16.562</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15654/I3</td>
</tr>
<tr>
<td>17.623</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[12]_ins15654/F</td>
</tr>
<tr>
<td>18.044</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins15644/I0</td>
</tr>
<tr>
<td>19.076</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins15644/F</td>
</tr>
<tr>
<td>19.087</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins14947/I1</td>
</tr>
<tr>
<td>20.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n22_ins14947/F</td>
</tr>
<tr>
<td>21.589</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins13613/I1</td>
</tr>
<tr>
<td>22.139</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins13613/COUT</td>
</tr>
<tr>
<td>22.139</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins13614/CIN</td>
</tr>
<tr>
<td>22.196</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins13614/COUT</td>
</tr>
<tr>
<td>22.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins13615/CIN</td>
</tr>
<tr>
<td>22.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins13615/COUT</td>
</tr>
<tr>
<td>22.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C16[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins13616/CIN</td>
</tr>
<tr>
<td>22.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins13616/COUT</td>
</tr>
<tr>
<td>22.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins13617/CIN</td>
</tr>
<tr>
<td>22.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins13617/COUT</td>
</tr>
<tr>
<td>22.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C17[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins13618/CIN</td>
</tr>
<tr>
<td>22.895</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins13618/SUM</td>
</tr>
<tr>
<td>23.314</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n99_ins14950/I1</td>
</tr>
<tr>
<td>23.940</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n99_ins14950/F</td>
</tr>
<tr>
<td>26.431</td>
<td>2.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11258/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11258/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11258</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11258</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.447, 35.887%; route: 14.633, 62.166%; tC2Q: 0.458, 1.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[6]_ins11149</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>378</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/Q</td>
</tr>
<tr>
<td>8.258</td>
<td>4.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/I0</td>
</tr>
<tr>
<td>9.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/o_ins15486/F</td>
</tr>
<tr>
<td>13.437</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/I3</td>
</tr>
<tr>
<td>14.063</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16008/F</td>
</tr>
<tr>
<td>15.356</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/I1</td>
</tr>
<tr>
<td>15.982</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16133/F</td>
</tr>
<tr>
<td>15.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/I0</td>
</tr>
<tr>
<td>16.131</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins16135/O</td>
</tr>
<tr>
<td>17.594</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/I3</td>
</tr>
<tr>
<td>18.416</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins15618/F</td>
</tr>
<tr>
<td>19.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n22_ins14868/F</td>
</tr>
<tr>
<td>20.269</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/I3</td>
</tr>
<tr>
<td>21.301</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_add_value_ext[1]_ins16199/F</td>
</tr>
<tr>
<td>22.130</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/I1</td>
</tr>
<tr>
<td>22.680</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[4]_ins13561/COUT</td>
</tr>
<tr>
<td>22.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/CIN</td>
</tr>
<tr>
<td>22.737</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[5]_ins13562/COUT</td>
</tr>
<tr>
<td>22.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/CIN</td>
</tr>
<tr>
<td>23.300</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/w_level_next[6]_ins13563/SUM</td>
</tr>
<tr>
<td>24.439</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n98_ins14870/I1</td>
</tr>
<tr>
<td>25.261</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_adsr_envelope_generator/n98_ins14870/F</td>
</tr>
<tr>
<td>26.424</td>
<td>1.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[6]_ins11149/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[6]_ins11149/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[6]_ins11149</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[6]_ins11149</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.311, 31.069%; route: 15.762, 66.983%; tC2Q: 0.458, 1.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/sram_d[0]_ins11669</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins10994</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>u_wts_core/u_wts_register/sram_d[0]_ins11669/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/sram_d[0]_ins11669/Q</td>
</tr>
<tr>
<td>2.850</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins10994/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins10994/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins10994</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins10994</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/sram_d[2]_ins11667</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[2]_ins10992</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_wts_core/u_wts_register/sram_d[2]_ins11667/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/sram_d[2]_ins11667/Q</td>
</tr>
<tr>
<td>2.850</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[2]_ins10992/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[2]_ins10992/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[2]_ins10992</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[2]_ins10992</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/sram_d[5]_ins11664</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins10989</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[1][B]</td>
<td>u_wts_core/u_wts_register/sram_d[5]_ins11664/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C4[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/sram_d[5]_ins11664/Q</td>
</tr>
<tr>
<td>2.850</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins10989/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins10989/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins10989</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins10989</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins10993</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins10993/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins10993/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/DI1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.548, 62.168%; tC2Q: 0.333, 37.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins10995</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins10995</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins10995/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>228</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins10995/Q</td>
</tr>
<tr>
<td>2.631</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n118_ins15515/I2</td>
</tr>
<tr>
<td>3.003</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n118_ins15515/F</td>
</tr>
<tr>
<td>3.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[2]_ins10995/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins10995/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins10995</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[2]_ins10995</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.449%; route: 0.018, 2.449%; tC2Q: 0.333, 46.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins10989</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins10989/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C4[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins10989/Q</td>
</tr>
<tr>
<td>3.164</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/DI5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 62.288%; tC2Q: 0.333, 37.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[4]_ins10990</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[4]_ins10990/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[4]_ins10990/Q</td>
</tr>
<tr>
<td>3.164</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/DI4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 62.288%; tC2Q: 0.333, 37.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[4]_ins10990</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[4]_ins10990/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[4]_ins10990/Q</td>
</tr>
<tr>
<td>3.164</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/DI4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 62.288%; tC2Q: 0.333, 37.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins10991</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins10991/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins10991/Q</td>
</tr>
<tr>
<td>3.164</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/DI3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 62.288%; tC2Q: 0.333, 37.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins10991</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins10991/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins10991/Q</td>
</tr>
<tr>
<td>3.164</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/DI3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 62.288%; tC2Q: 0.333, 37.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins10989</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins10989/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C4[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins10989/Q</td>
</tr>
<tr>
<td>3.164</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/DI5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 62.288%; tC2Q: 0.333, 37.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins10987</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins10987/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C4[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins10987/Q</td>
</tr>
<tr>
<td>3.185</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/DI7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/sram_d[6]_ins11663</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[6]_ins10988</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>u_wts_core/u_wts_register/sram_d[6]_ins11663/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/sram_d[6]_ins11663/Q</td>
</tr>
<tr>
<td>3.113</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[6]_ins10988/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[6]_ins10988/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[6]_ins10988</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[6]_ins10988</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins11017</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[4]_ins11041</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins11017/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins11017/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_out[4]_ins11041/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[4]_ins11041/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[4]_ins11041</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[4]_ins11041</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/sram_a[3]_ins11658</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[3]_ins10983</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td>u_wts_core/u_wts_register/sram_a[3]_ins11658/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/sram_a[3]_ins11658/Q</td>
</tr>
<tr>
<td>3.184</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_a[3]_ins10983/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[3]_ins10983/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[3]_ins10983</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[3]_ins10983</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[0]_ins11021</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[0]_ins11045</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[0]_ins11021/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C7[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[0]_ins11021/Q</td>
</tr>
<tr>
<td>3.185</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_out[0]_ins11045/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[0]_ins11045/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[0]_ins11045</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[0]_ins11045</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[1]_ins11020</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[1]_ins11044</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[1]_ins11020/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C7[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[1]_ins11020/Q</td>
</tr>
<tr>
<td>3.185</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_out[1]_ins11044/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[1]_ins11044/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[1]_ins11044</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[1]_ins11044</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins11010</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[11]_ins11033</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins11010/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C6[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins11010/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n392_ins16243/I0</td>
</tr>
<tr>
<td>3.224</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n392_ins16243/F</td>
</tr>
<tr>
<td>3.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_out[11]_ins11033/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[11]_ins11033/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[11]_ins11033</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[11]_ins11033</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.423%; route: 0.238, 25.252%; tC2Q: 0.333, 35.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins10997</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins10997/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R17C3[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins10997/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n119_ins15514/I0</td>
</tr>
<tr>
<td>3.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n119_ins15514/F</td>
</tr>
<tr>
<td>3.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins10996</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.403%; route: 0.239, 25.289%; tC2Q: 0.333, 35.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins10994</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins10994/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[0]_ins10994/Q</td>
</tr>
<tr>
<td>3.407</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/DI0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.794, 70.421%; tC2Q: 0.333, 29.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins10987</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins10987/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C4[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins10987/Q</td>
</tr>
<tr>
<td>3.420</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/DI7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 70.763%; tC2Q: 0.333, 29.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[6]_ins10988</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[6]_ins10988/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C4[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[6]_ins10988/Q</td>
</tr>
<tr>
<td>3.420</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/DI6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 70.770%; tC2Q: 0.333, 29.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[6]_ins10988</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[6]_ins10988/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C4[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[6]_ins10988/Q</td>
</tr>
<tr>
<td>3.420</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/DI6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 70.770%; tC2Q: 0.333, 29.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins10993</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins10993/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[1]_ins10993/Q</td>
</tr>
<tr>
<td>3.425</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/DI1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram00/ram_array_ins13453</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.811, 70.884%; tC2Q: 0.333, 29.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[2]_ins10992</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[2]_ins10992/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[2]_ins10992/Q</td>
</tr>
<tr>
<td>3.468</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/DI2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1260</td>
<td>IOL11[A]</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins13457</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 71.935%; tC2Q: 0.333, 28.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr1_ins10970</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr1_ins10970/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr1_ins10970/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr2_ins10972</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr2_ins10972/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr2_ins10972/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins10977</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins10977/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins10977/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins10985</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins10985/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins10985/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins11001</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins11001/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins11001/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[11]_ins11033</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[11]_ins11033/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_out[11]_ins11033/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[3]_ins11098</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[3]_ins11098/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[3]_ins11098/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_counter_b[2]_ins11226</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_counter_b[2]_ins11226/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_counter_b[2]_ins11226/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_c[1]_ins11482</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_c[1]_ins11482/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_c[1]_ins11482/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_register/ff_reg_sl_b1[3]_ins12074</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_register/ff_reg_sl_b1[3]_ins12074/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf9811/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf9811/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_register/ff_reg_sl_b1[3]_ins12074/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1260</td>
<td>clk_3</td>
<td>18.446</td>
<td>1.958</td>
</tr>
<tr>
<td>429</td>
<td>ff_active[0]</td>
<td>19.788</td>
<td>4.427</td>
</tr>
<tr>
<td>378</td>
<td>ff_active[1]</td>
<td>18.446</td>
<td>6.859</td>
</tr>
<tr>
<td>228</td>
<td>ff_active[2]</td>
<td>21.852</td>
<td>2.893</td>
</tr>
<tr>
<td>94</td>
<td>o_547</td>
<td>18.446</td>
<td>4.146</td>
</tr>
<tr>
<td>93</td>
<td>o_553</td>
<td>29.261</td>
<td>4.539</td>
</tr>
<tr>
<td>92</td>
<td>o_555</td>
<td>34.021</td>
<td>3.519</td>
</tr>
<tr>
<td>92</td>
<td>o</td>
<td>33.615</td>
<td>3.890</td>
</tr>
<tr>
<td>92</td>
<td>o_545</td>
<td>32.928</td>
<td>4.685</td>
</tr>
<tr>
<td>65</td>
<td>n172_7</td>
<td>34.782</td>
<td>3.024</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C21</td>
<td>0.833</td>
</tr>
<tr>
<td>R5C22</td>
<td>0.778</td>
</tr>
<tr>
<td>R5C16</td>
<td>0.764</td>
</tr>
<tr>
<td>R8C22</td>
<td>0.764</td>
</tr>
<tr>
<td>R8C20</td>
<td>0.750</td>
</tr>
<tr>
<td>R5C21</td>
<td>0.750</td>
</tr>
<tr>
<td>R5C15</td>
<td>0.750</td>
</tr>
<tr>
<td>R8C23</td>
<td>0.750</td>
</tr>
<tr>
<td>R9C15</td>
<td>0.736</td>
</tr>
<tr>
<td>R7C22</td>
<td>0.708</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 44 -waveform {0 22} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
