
`timescale 1ns / 100ps

module test;


wire  Y;

reg  A, B;



XOR top(Y, A, B); 
 
