// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "03/11/2025 14:36:15"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module carry_select_adder_gpt (
	A,
	B,
	Cin,
	S,
	Cout);
input 	[31:0] A;
input 	[31:0] B;
input 	Cin;
output 	[31:0] S;
output 	Cout;

// Design Ports Information
// S[0]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[16]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[17]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[18]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[19]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[20]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[21]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[22]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[23]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[24]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[25]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[26]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[27]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[28]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[29]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[30]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[31]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cout	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Cin	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[4]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[5]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[6]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[7]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[8]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[8]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[9]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[9]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[10]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[10]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[11]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[11]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[12]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[12]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[13]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[13]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[14]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[14]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[15]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[15]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[16]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[16]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[17]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[17]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[18]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[18]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[19]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[19]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[20]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[20]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[21]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[21]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[22]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[22]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[23]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[23]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[24]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[24]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[25]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[25]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[26]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[26]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[27]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[27]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[28]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[28]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[29]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[29]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[30]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[30]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[31]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[31]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \S[0]~output_o ;
wire \S[1]~output_o ;
wire \S[2]~output_o ;
wire \S[3]~output_o ;
wire \S[4]~output_o ;
wire \S[5]~output_o ;
wire \S[6]~output_o ;
wire \S[7]~output_o ;
wire \S[8]~output_o ;
wire \S[9]~output_o ;
wire \S[10]~output_o ;
wire \S[11]~output_o ;
wire \S[12]~output_o ;
wire \S[13]~output_o ;
wire \S[14]~output_o ;
wire \S[15]~output_o ;
wire \S[16]~output_o ;
wire \S[17]~output_o ;
wire \S[18]~output_o ;
wire \S[19]~output_o ;
wire \S[20]~output_o ;
wire \S[21]~output_o ;
wire \S[22]~output_o ;
wire \S[23]~output_o ;
wire \S[24]~output_o ;
wire \S[25]~output_o ;
wire \S[26]~output_o ;
wire \S[27]~output_o ;
wire \S[28]~output_o ;
wire \S[29]~output_o ;
wire \S[30]~output_o ;
wire \S[31]~output_o ;
wire \Cout~output_o ;
wire \B[0]~input_o ;
wire \Cin~input_o ;
wire \A[0]~input_o ;
wire \RCA_LSB|F1A|S~0_combout ;
wire \B[1]~input_o ;
wire \A[1]~input_o ;
wire \RCA_LSB|F1A|Cout~0_combout ;
wire \RCA_LSB|full_adder_loop[1].FA|S~combout ;
wire \B[2]~input_o ;
wire \A[2]~input_o ;
wire \RCA_LSB|full_adder_loop[1].FA|Cout~0_combout ;
wire \RCA_LSB|full_adder_loop[2].FA|S~combout ;
wire \A[3]~input_o ;
wire \B[3]~input_o ;
wire \RCA_LSB|full_adder_loop[2].FA|Cout~0_combout ;
wire \RCA_LSB|full_adder_loop[3].FA|S~combout ;
wire \RCA_LSB|full_adder_loop[3].FA|Cout~0_combout ;
wire \B[4]~input_o ;
wire \A[4]~input_o ;
wire \S~0_combout ;
wire \B[5]~input_o ;
wire \A[5]~input_o ;
wire \CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|S~0_combout ;
wire \S~1_combout ;
wire \CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|Cout~0_combout ;
wire \CSA_BLOCKS[1].RCA_C0|full_adder_loop[1].FA|Cout~0_combout ;
wire \B[6]~input_o ;
wire \A[6]~input_o ;
wire \CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|S~0_combout ;
wire \S~2_combout ;
wire \A[7]~input_o ;
wire \B[7]~input_o ;
wire \CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|S~0_combout ;
wire \CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ;
wire \CSA_BLOCKS[1].RCA_C0|full_adder_loop[2].FA|Cout~0_combout ;
wire \S~3_combout ;
wire \CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|Cout~0_combout ;
wire \A[8]~input_o ;
wire \B[8]~input_o ;
wire \CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|S~0_combout ;
wire \CSA_BLOCKS[1].RCA_C0|full_adder_loop[3].FA|Cout~0_combout ;
wire \S~4_combout ;
wire \A[9]~input_o ;
wire \B[9]~input_o ;
wire \CSA_BLOCKS[1].RCA_C1|full_adder_loop[5].FA|S~0_combout ;
wire \CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|Cout~0_combout ;
wire \CSA_BLOCKS[1].RCA_C0|full_adder_loop[4].FA|Cout~0_combout ;
wire \S~5_combout ;
wire \B[10]~input_o ;
wire \C_mid[1]~0_combout ;
wire \C_mid[1]~1_combout ;
wire \A[10]~input_o ;
wire \S~6_combout ;
wire \B[11]~input_o ;
wire \A[11]~input_o ;
wire \CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|S~0_combout ;
wire \S~7_combout ;
wire \CSA_BLOCKS[2].RCA_C0|full_adder_loop[1].FA|Cout~0_combout ;
wire \CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|Cout~0_combout ;
wire \A[12]~input_o ;
wire \B[12]~input_o ;
wire \CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|S~0_combout ;
wire \S~8_combout ;
wire \CSA_BLOCKS[2].RCA_C0|full_adder_loop[2].FA|Cout~0_combout ;
wire \CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ;
wire \A[13]~input_o ;
wire \B[13]~input_o ;
wire \CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|S~0_combout ;
wire \S~9_combout ;
wire \CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|Cout~0_combout ;
wire \B[14]~input_o ;
wire \A[14]~input_o ;
wire \CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|S~0_combout ;
wire \CSA_BLOCKS[2].RCA_C0|full_adder_loop[3].FA|Cout~0_combout ;
wire \S~10_combout ;
wire \CSA_BLOCKS[2].RCA_C0|full_adder_loop[4].FA|Cout~0_combout ;
wire \A[15]~input_o ;
wire \B[15]~input_o ;
wire \CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|S~0_combout ;
wire \CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|Cout~0_combout ;
wire \S~11_combout ;
wire \B[16]~input_o ;
wire \A[16]~input_o ;
wire \CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|S~0_combout ;
wire \CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|Cout~0_combout ;
wire \CSA_BLOCKS[2].RCA_C0|full_adder_loop[5].FA|Cout~0_combout ;
wire \S~12_combout ;
wire \B[17]~input_o ;
wire \A[17]~input_o ;
wire \CSA_BLOCKS[2].RCA_C1|full_adder_loop[7].FA|S~0_combout ;
wire \CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|Cout~0_combout ;
wire \CSA_BLOCKS[2].RCA_C0|full_adder_loop[6].FA|Cout~0_combout ;
wire \S~13_combout ;
wire \B[18]~input_o ;
wire \C_mid[2]~2_combout ;
wire \C_mid[2]~3_combout ;
wire \A[18]~input_o ;
wire \S~14_combout ;
wire \B[19]~input_o ;
wire \A[19]~input_o ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|S~0_combout ;
wire \S~15_combout ;
wire \B[20]~input_o ;
wire \A[20]~input_o ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|S~0_combout ;
wire \CSA_BLOCKS[3].RCA_C0|full_adder_loop[1].FA|Cout~0_combout ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|Cout~0_combout ;
wire \S~16_combout ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ;
wire \CSA_BLOCKS[3].RCA_C0|full_adder_loop[2].FA|Cout~0_combout ;
wire \A[21]~input_o ;
wire \B[21]~input_o ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|S~0_combout ;
wire \S~17_combout ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|Cout~0_combout ;
wire \A[22]~input_o ;
wire \B[22]~input_o ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|S~0_combout ;
wire \CSA_BLOCKS[3].RCA_C0|full_adder_loop[3].FA|Cout~0_combout ;
wire \S~18_combout ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|Cout~0_combout ;
wire \B[23]~input_o ;
wire \A[23]~input_o ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|S~0_combout ;
wire \CSA_BLOCKS[3].RCA_C0|full_adder_loop[4].FA|Cout~0_combout ;
wire \S~19_combout ;
wire \A[24]~input_o ;
wire \B[24]~input_o ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|S~0_combout ;
wire \CSA_BLOCKS[3].RCA_C0|full_adder_loop[5].FA|Cout~0_combout ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|Cout~0_combout ;
wire \S~20_combout ;
wire \CSA_BLOCKS[3].RCA_C0|full_adder_loop[6].FA|Cout~0_combout ;
wire \A[25]~input_o ;
wire \B[25]~input_o ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|S~0_combout ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|Cout~0_combout ;
wire \S~21_combout ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|Cout~0_combout ;
wire \CSA_BLOCKS[3].RCA_C0|full_adder_loop[7].FA|Cout~0_combout ;
wire \A[26]~input_o ;
wire \B[26]~input_o ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|S~0_combout ;
wire \S~22_combout ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|Cout~0_combout ;
wire \B[27]~input_o ;
wire \A[27]~input_o ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|S~0_combout ;
wire \CSA_BLOCKS[3].RCA_C0|full_adder_loop[8].FA|Cout~0_combout ;
wire \S~23_combout ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|Cout~0_combout ;
wire \CSA_BLOCKS[3].RCA_C0|full_adder_loop[9].FA|Cout~0_combout ;
wire \A[28]~input_o ;
wire \B[28]~input_o ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|S~0_combout ;
wire \S~24_combout ;
wire \CSA_BLOCKS[3].RCA_C0|full_adder_loop[10].FA|Cout~0_combout ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|Cout~0_combout ;
wire \B[29]~input_o ;
wire \A[29]~input_o ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|S~0_combout ;
wire \S~25_combout ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|Cout~0_combout ;
wire \B[30]~input_o ;
wire \A[30]~input_o ;
wire \CSA_BLOCKS[3].RCA_C1|full_adder_loop[12].FA|S~0_combout ;
wire \CSA_BLOCKS[3].RCA_C0|full_adder_loop[11].FA|Cout~0_combout ;
wire \S~26_combout ;
wire \B[31]~input_o ;
wire \S~27_combout ;
wire \S~28_combout ;
wire \A[31]~input_o ;
wire \S~29_combout ;
wire \C_mid~5_combout ;
wire \C_mid~4_combout ;
wire \C_mid~6_combout ;


// Location: IOOBUF_X18_Y0_N9
cycloneiv_io_obuf \S[0]~output (
	.i(\RCA_LSB|F1A|S~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[0]~output .bus_hold = "false";
defparam \S[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneiv_io_obuf \S[1]~output (
	.i(\RCA_LSB|full_adder_loop[1].FA|S~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[1]~output .bus_hold = "false";
defparam \S[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N2
cycloneiv_io_obuf \S[2]~output (
	.i(\RCA_LSB|full_adder_loop[2].FA|S~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[2]~output .bus_hold = "false";
defparam \S[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneiv_io_obuf \S[3]~output (
	.i(\RCA_LSB|full_adder_loop[3].FA|S~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[3]~output .bus_hold = "false";
defparam \S[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneiv_io_obuf \S[4]~output (
	.i(\S~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[4]~output .bus_hold = "false";
defparam \S[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cycloneiv_io_obuf \S[5]~output (
	.i(\S~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[5]~output .bus_hold = "false";
defparam \S[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N16
cycloneiv_io_obuf \S[6]~output (
	.i(\S~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[6]~output .bus_hold = "false";
defparam \S[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneiv_io_obuf \S[7]~output (
	.i(\S~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[7]~output .bus_hold = "false";
defparam \S[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N2
cycloneiv_io_obuf \S[8]~output (
	.i(\S~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[8]~output .bus_hold = "false";
defparam \S[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneiv_io_obuf \S[9]~output (
	.i(\S~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[9]~output .bus_hold = "false";
defparam \S[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N9
cycloneiv_io_obuf \S[10]~output (
	.i(\S~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[10]~output .bus_hold = "false";
defparam \S[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N9
cycloneiv_io_obuf \S[11]~output (
	.i(\S~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[11]~output .bus_hold = "false";
defparam \S[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N9
cycloneiv_io_obuf \S[12]~output (
	.i(\S~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[12]~output .bus_hold = "false";
defparam \S[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N2
cycloneiv_io_obuf \S[13]~output (
	.i(\S~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[13]~output .bus_hold = "false";
defparam \S[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N23
cycloneiv_io_obuf \S[14]~output (
	.i(\S~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[14]~output .bus_hold = "false";
defparam \S[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N9
cycloneiv_io_obuf \S[15]~output (
	.i(\S~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[15]~output .bus_hold = "false";
defparam \S[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N23
cycloneiv_io_obuf \S[16]~output (
	.i(\S~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[16]~output .bus_hold = "false";
defparam \S[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N2
cycloneiv_io_obuf \S[17]~output (
	.i(\S~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[17]~output .bus_hold = "false";
defparam \S[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N2
cycloneiv_io_obuf \S[18]~output (
	.i(\S~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[18]~output .bus_hold = "false";
defparam \S[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y41_N9
cycloneiv_io_obuf \S[19]~output (
	.i(\S~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[19]~output .bus_hold = "false";
defparam \S[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N9
cycloneiv_io_obuf \S[20]~output (
	.i(\S~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[20]~output .bus_hold = "false";
defparam \S[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N2
cycloneiv_io_obuf \S[21]~output (
	.i(\S~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[21]~output .bus_hold = "false";
defparam \S[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y41_N2
cycloneiv_io_obuf \S[22]~output (
	.i(\S~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[22]~output .bus_hold = "false";
defparam \S[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N2
cycloneiv_io_obuf \S[23]~output (
	.i(\S~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[23]~output .bus_hold = "false";
defparam \S[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N9
cycloneiv_io_obuf \S[24]~output (
	.i(\S~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[24]~output .bus_hold = "false";
defparam \S[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N2
cycloneiv_io_obuf \S[25]~output (
	.i(\S~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[25]~output .bus_hold = "false";
defparam \S[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N2
cycloneiv_io_obuf \S[26]~output (
	.i(\S~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[26]~output .bus_hold = "false";
defparam \S[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N9
cycloneiv_io_obuf \S[27]~output (
	.i(\S~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[27]~output .bus_hold = "false";
defparam \S[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N9
cycloneiv_io_obuf \S[28]~output (
	.i(\S~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[28]~output .bus_hold = "false";
defparam \S[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N2
cycloneiv_io_obuf \S[29]~output (
	.i(\S~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[29]~output .bus_hold = "false";
defparam \S[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N9
cycloneiv_io_obuf \S[30]~output (
	.i(\S~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[30]~output .bus_hold = "false";
defparam \S[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N9
cycloneiv_io_obuf \S[31]~output (
	.i(\S~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[31]~output .bus_hold = "false";
defparam \S[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N2
cycloneiv_io_obuf \Cout~output (
	.i(\C_mid~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cout~output_o ),
	.obar());
// synopsys translate_off
defparam \Cout~output .bus_hold = "false";
defparam \Cout~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneiv_io_ibuf \B[0]~input (
	.i(B[0]),
	.ibar(gnd),
	.o(\B[0]~input_o ));
// synopsys translate_off
defparam \B[0]~input .bus_hold = "false";
defparam \B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneiv_io_ibuf \Cin~input (
	.i(Cin),
	.ibar(gnd),
	.o(\Cin~input_o ));
// synopsys translate_off
defparam \Cin~input .bus_hold = "false";
defparam \Cin~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneiv_io_ibuf \A[0]~input (
	.i(A[0]),
	.ibar(gnd),
	.o(\A[0]~input_o ));
// synopsys translate_off
defparam \A[0]~input .bus_hold = "false";
defparam \A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N24
cycloneiv_lcell_comb \RCA_LSB|F1A|S~0 (
// Equation(s):
// \RCA_LSB|F1A|S~0_combout  = \B[0]~input_o  $ (\Cin~input_o  $ (\A[0]~input_o ))

	.dataa(\B[0]~input_o ),
	.datab(\Cin~input_o ),
	.datac(gnd),
	.datad(\A[0]~input_o ),
	.cin(gnd),
	.combout(\RCA_LSB|F1A|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \RCA_LSB|F1A|S~0 .lut_mask = 16'h9966;
defparam \RCA_LSB|F1A|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneiv_io_ibuf \B[1]~input (
	.i(B[1]),
	.ibar(gnd),
	.o(\B[1]~input_o ));
// synopsys translate_off
defparam \B[1]~input .bus_hold = "false";
defparam \B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneiv_io_ibuf \A[1]~input (
	.i(A[1]),
	.ibar(gnd),
	.o(\A[1]~input_o ));
// synopsys translate_off
defparam \A[1]~input .bus_hold = "false";
defparam \A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N2
cycloneiv_lcell_comb \RCA_LSB|F1A|Cout~0 (
// Equation(s):
// \RCA_LSB|F1A|Cout~0_combout  = (\B[0]~input_o  & ((\Cin~input_o ) # (\A[0]~input_o ))) # (!\B[0]~input_o  & (\Cin~input_o  & \A[0]~input_o ))

	.dataa(\B[0]~input_o ),
	.datab(\Cin~input_o ),
	.datac(gnd),
	.datad(\A[0]~input_o ),
	.cin(gnd),
	.combout(\RCA_LSB|F1A|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \RCA_LSB|F1A|Cout~0 .lut_mask = 16'hEE88;
defparam \RCA_LSB|F1A|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N12
cycloneiv_lcell_comb \RCA_LSB|full_adder_loop[1].FA|S (
// Equation(s):
// \RCA_LSB|full_adder_loop[1].FA|S~combout  = \B[1]~input_o  $ (\A[1]~input_o  $ (\RCA_LSB|F1A|Cout~0_combout ))

	.dataa(\B[1]~input_o ),
	.datab(gnd),
	.datac(\A[1]~input_o ),
	.datad(\RCA_LSB|F1A|Cout~0_combout ),
	.cin(gnd),
	.combout(\RCA_LSB|full_adder_loop[1].FA|S~combout ),
	.cout());
// synopsys translate_off
defparam \RCA_LSB|full_adder_loop[1].FA|S .lut_mask = 16'hA55A;
defparam \RCA_LSB|full_adder_loop[1].FA|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N8
cycloneiv_io_ibuf \B[2]~input (
	.i(B[2]),
	.ibar(gnd),
	.o(\B[2]~input_o ));
// synopsys translate_off
defparam \B[2]~input .bus_hold = "false";
defparam \B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneiv_io_ibuf \A[2]~input (
	.i(A[2]),
	.ibar(gnd),
	.o(\A[2]~input_o ));
// synopsys translate_off
defparam \A[2]~input .bus_hold = "false";
defparam \A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N6
cycloneiv_lcell_comb \RCA_LSB|full_adder_loop[1].FA|Cout~0 (
// Equation(s):
// \RCA_LSB|full_adder_loop[1].FA|Cout~0_combout  = (\B[1]~input_o  & ((\A[1]~input_o ) # (\RCA_LSB|F1A|Cout~0_combout ))) # (!\B[1]~input_o  & (\A[1]~input_o  & \RCA_LSB|F1A|Cout~0_combout ))

	.dataa(\B[1]~input_o ),
	.datab(gnd),
	.datac(\A[1]~input_o ),
	.datad(\RCA_LSB|F1A|Cout~0_combout ),
	.cin(gnd),
	.combout(\RCA_LSB|full_adder_loop[1].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \RCA_LSB|full_adder_loop[1].FA|Cout~0 .lut_mask = 16'hFAA0;
defparam \RCA_LSB|full_adder_loop[1].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N16
cycloneiv_lcell_comb \RCA_LSB|full_adder_loop[2].FA|S (
// Equation(s):
// \RCA_LSB|full_adder_loop[2].FA|S~combout  = \B[2]~input_o  $ (\A[2]~input_o  $ (\RCA_LSB|full_adder_loop[1].FA|Cout~0_combout ))

	.dataa(\B[2]~input_o ),
	.datab(gnd),
	.datac(\A[2]~input_o ),
	.datad(\RCA_LSB|full_adder_loop[1].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\RCA_LSB|full_adder_loop[2].FA|S~combout ),
	.cout());
// synopsys translate_off
defparam \RCA_LSB|full_adder_loop[2].FA|S .lut_mask = 16'hA55A;
defparam \RCA_LSB|full_adder_loop[2].FA|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N8
cycloneiv_io_ibuf \A[3]~input (
	.i(A[3]),
	.ibar(gnd),
	.o(\A[3]~input_o ));
// synopsys translate_off
defparam \A[3]~input .bus_hold = "false";
defparam \A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cycloneiv_io_ibuf \B[3]~input (
	.i(B[3]),
	.ibar(gnd),
	.o(\B[3]~input_o ));
// synopsys translate_off
defparam \B[3]~input .bus_hold = "false";
defparam \B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N10
cycloneiv_lcell_comb \RCA_LSB|full_adder_loop[2].FA|Cout~0 (
// Equation(s):
// \RCA_LSB|full_adder_loop[2].FA|Cout~0_combout  = (\B[2]~input_o  & ((\A[2]~input_o ) # (\RCA_LSB|full_adder_loop[1].FA|Cout~0_combout ))) # (!\B[2]~input_o  & (\A[2]~input_o  & \RCA_LSB|full_adder_loop[1].FA|Cout~0_combout ))

	.dataa(\B[2]~input_o ),
	.datab(gnd),
	.datac(\A[2]~input_o ),
	.datad(\RCA_LSB|full_adder_loop[1].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\RCA_LSB|full_adder_loop[2].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \RCA_LSB|full_adder_loop[2].FA|Cout~0 .lut_mask = 16'hFAA0;
defparam \RCA_LSB|full_adder_loop[2].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N4
cycloneiv_lcell_comb \RCA_LSB|full_adder_loop[3].FA|S (
// Equation(s):
// \RCA_LSB|full_adder_loop[3].FA|S~combout  = \A[3]~input_o  $ (\B[3]~input_o  $ (\RCA_LSB|full_adder_loop[2].FA|Cout~0_combout ))

	.dataa(\A[3]~input_o ),
	.datab(gnd),
	.datac(\B[3]~input_o ),
	.datad(\RCA_LSB|full_adder_loop[2].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\RCA_LSB|full_adder_loop[3].FA|S~combout ),
	.cout());
// synopsys translate_off
defparam \RCA_LSB|full_adder_loop[3].FA|S .lut_mask = 16'hA55A;
defparam \RCA_LSB|full_adder_loop[3].FA|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N22
cycloneiv_lcell_comb \RCA_LSB|full_adder_loop[3].FA|Cout~0 (
// Equation(s):
// \RCA_LSB|full_adder_loop[3].FA|Cout~0_combout  = (\A[3]~input_o  & ((\B[3]~input_o ) # (\RCA_LSB|full_adder_loop[2].FA|Cout~0_combout ))) # (!\A[3]~input_o  & (\B[3]~input_o  & \RCA_LSB|full_adder_loop[2].FA|Cout~0_combout ))

	.dataa(\A[3]~input_o ),
	.datab(gnd),
	.datac(\B[3]~input_o ),
	.datad(\RCA_LSB|full_adder_loop[2].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \RCA_LSB|full_adder_loop[3].FA|Cout~0 .lut_mask = 16'hFAA0;
defparam \RCA_LSB|full_adder_loop[3].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
cycloneiv_io_ibuf \B[4]~input (
	.i(B[4]),
	.ibar(gnd),
	.o(\B[4]~input_o ));
// synopsys translate_off
defparam \B[4]~input .bus_hold = "false";
defparam \B[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneiv_io_ibuf \A[4]~input (
	.i(A[4]),
	.ibar(gnd),
	.o(\A[4]~input_o ));
// synopsys translate_off
defparam \A[4]~input .bus_hold = "false";
defparam \A[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y1_N8
cycloneiv_lcell_comb \S~0 (
// Equation(s):
// \S~0_combout  = \RCA_LSB|full_adder_loop[3].FA|Cout~0_combout  $ (\B[4]~input_o  $ (\A[4]~input_o ))

	.dataa(gnd),
	.datab(\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout ),
	.datac(\B[4]~input_o ),
	.datad(\A[4]~input_o ),
	.cin(gnd),
	.combout(\S~0_combout ),
	.cout());
// synopsys translate_off
defparam \S~0 .lut_mask = 16'hC33C;
defparam \S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneiv_io_ibuf \B[5]~input (
	.i(B[5]),
	.ibar(gnd),
	.o(\B[5]~input_o ));
// synopsys translate_off
defparam \B[5]~input .bus_hold = "false";
defparam \B[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneiv_io_ibuf \A[5]~input (
	.i(A[5]),
	.ibar(gnd),
	.o(\A[5]~input_o ));
// synopsys translate_off
defparam \A[5]~input .bus_hold = "false";
defparam \A[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y1_N2
cycloneiv_lcell_comb \CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|S~0_combout  = \B[5]~input_o  $ (\A[5]~input_o )

	.dataa(gnd),
	.datab(\B[5]~input_o ),
	.datac(gnd),
	.datad(\A[5]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|S~0 .lut_mask = 16'h33CC;
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y1_N4
cycloneiv_lcell_comb \S~1 (
// Equation(s):
// \S~1_combout  = \CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|S~0_combout  $ (((\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout  & ((\A[4]~input_o ) # (\B[4]~input_o ))) # (!\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout  & (\A[4]~input_o  & \B[4]~input_o ))))

	.dataa(\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout ),
	.datab(\A[4]~input_o ),
	.datac(\B[4]~input_o ),
	.datad(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|S~0_combout ),
	.cin(gnd),
	.combout(\S~1_combout ),
	.cout());
// synopsys translate_off
defparam \S~1 .lut_mask = 16'h17E8;
defparam \S~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y1_N24
cycloneiv_lcell_comb \CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|Cout~0_combout  = (\A[5]~input_o  & ((\B[5]~input_o ) # ((\B[4]~input_o ) # (\A[4]~input_o )))) # (!\A[5]~input_o  & (\B[5]~input_o  & ((\B[4]~input_o ) # (\A[4]~input_o ))))

	.dataa(\A[5]~input_o ),
	.datab(\B[5]~input_o ),
	.datac(\B[4]~input_o ),
	.datad(\A[4]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|Cout~0 .lut_mask = 16'hEEE8;
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y1_N30
cycloneiv_lcell_comb \CSA_BLOCKS[1].RCA_C0|full_adder_loop[1].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[1].RCA_C0|full_adder_loop[1].FA|Cout~0_combout  = (\A[5]~input_o  & ((\B[5]~input_o ) # ((\B[4]~input_o  & \A[4]~input_o )))) # (!\A[5]~input_o  & (\B[5]~input_o  & (\B[4]~input_o  & \A[4]~input_o )))

	.dataa(\A[5]~input_o ),
	.datab(\B[5]~input_o ),
	.datac(\B[4]~input_o ),
	.datad(\A[4]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[1].RCA_C0|full_adder_loop[1].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[1].RCA_C0|full_adder_loop[1].FA|Cout~0 .lut_mask = 16'hE888;
defparam \CSA_BLOCKS[1].RCA_C0|full_adder_loop[1].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N22
cycloneiv_io_ibuf \B[6]~input (
	.i(B[6]),
	.ibar(gnd),
	.o(\B[6]~input_o ));
// synopsys translate_off
defparam \B[6]~input .bus_hold = "false";
defparam \B[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N1
cycloneiv_io_ibuf \A[6]~input (
	.i(A[6]),
	.ibar(gnd),
	.o(\A[6]~input_o ));
// synopsys translate_off
defparam \A[6]~input .bus_hold = "false";
defparam \A[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N0
cycloneiv_lcell_comb \CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|S~0_combout  = \B[6]~input_o  $ (\A[6]~input_o )

	.dataa(\B[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[6]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|S~0 .lut_mask = 16'h55AA;
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N18
cycloneiv_lcell_comb \S~2 (
// Equation(s):
// \S~2_combout  = \CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|S~0_combout  $ (((\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout  & (\CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|Cout~0_combout )) # (!\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout  & 
// ((\CSA_BLOCKS[1].RCA_C0|full_adder_loop[1].FA|Cout~0_combout )))))

	.dataa(\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout ),
	.datab(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|Cout~0_combout ),
	.datac(\CSA_BLOCKS[1].RCA_C0|full_adder_loop[1].FA|Cout~0_combout ),
	.datad(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|S~0_combout ),
	.cin(gnd),
	.combout(\S~2_combout ),
	.cout());
// synopsys translate_off
defparam \S~2 .lut_mask = 16'h27D8;
defparam \S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
cycloneiv_io_ibuf \A[7]~input (
	.i(A[7]),
	.ibar(gnd),
	.o(\A[7]~input_o ));
// synopsys translate_off
defparam \A[7]~input .bus_hold = "false";
defparam \A[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N8
cycloneiv_io_ibuf \B[7]~input (
	.i(B[7]),
	.ibar(gnd),
	.o(\B[7]~input_o ));
// synopsys translate_off
defparam \B[7]~input .bus_hold = "false";
defparam \B[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N8
cycloneiv_lcell_comb \CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|S~0_combout  = \A[7]~input_o  $ (\B[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\A[7]~input_o ),
	.datad(\B[7]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|S~0 .lut_mask = 16'h0FF0;
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N14
cycloneiv_lcell_comb \CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|Cout~0_combout  = (\B[6]~input_o  & ((\CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|Cout~0_combout ) # (\A[6]~input_o ))) # (!\B[6]~input_o  & (\CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|Cout~0_combout  & 
// \A[6]~input_o ))

	.dataa(\B[6]~input_o ),
	.datab(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[1].FA|Cout~0_combout ),
	.datac(gnd),
	.datad(\A[6]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|Cout~0 .lut_mask = 16'hEE88;
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N12
cycloneiv_lcell_comb \CSA_BLOCKS[1].RCA_C0|full_adder_loop[2].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[1].RCA_C0|full_adder_loop[2].FA|Cout~0_combout  = (\B[6]~input_o  & ((\CSA_BLOCKS[1].RCA_C0|full_adder_loop[1].FA|Cout~0_combout ) # (\A[6]~input_o ))) # (!\B[6]~input_o  & (\CSA_BLOCKS[1].RCA_C0|full_adder_loop[1].FA|Cout~0_combout  & 
// \A[6]~input_o ))

	.dataa(\B[6]~input_o ),
	.datab(\CSA_BLOCKS[1].RCA_C0|full_adder_loop[1].FA|Cout~0_combout ),
	.datac(gnd),
	.datad(\A[6]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[1].RCA_C0|full_adder_loop[2].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[1].RCA_C0|full_adder_loop[2].FA|Cout~0 .lut_mask = 16'hEE88;
defparam \CSA_BLOCKS[1].RCA_C0|full_adder_loop[2].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N10
cycloneiv_lcell_comb \S~3 (
// Equation(s):
// \S~3_combout  = \CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|S~0_combout  $ (((\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout  & (\CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|Cout~0_combout )) # (!\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout  & 
// ((\CSA_BLOCKS[1].RCA_C0|full_adder_loop[2].FA|Cout~0_combout )))))

	.dataa(\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout ),
	.datab(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|S~0_combout ),
	.datac(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ),
	.datad(\CSA_BLOCKS[1].RCA_C0|full_adder_loop[2].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\S~3_combout ),
	.cout());
// synopsys translate_off
defparam \S~3 .lut_mask = 16'h396C;
defparam \S~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N30
cycloneiv_lcell_comb \CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|Cout~0_combout  = (\A[7]~input_o  & ((\CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ) # (\B[7]~input_o ))) # (!\A[7]~input_o  & (\CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|Cout~0_combout  & 
// \B[7]~input_o ))

	.dataa(\A[7]~input_o ),
	.datab(gnd),
	.datac(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ),
	.datad(\B[7]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|Cout~0 .lut_mask = 16'hFAA0;
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N1
cycloneiv_io_ibuf \A[8]~input (
	.i(A[8]),
	.ibar(gnd),
	.o(\A[8]~input_o ));
// synopsys translate_off
defparam \A[8]~input .bus_hold = "false";
defparam \A[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N8
cycloneiv_io_ibuf \B[8]~input (
	.i(B[8]),
	.ibar(gnd),
	.o(\B[8]~input_o ));
// synopsys translate_off
defparam \B[8]~input .bus_hold = "false";
defparam \B[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N24
cycloneiv_lcell_comb \CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|S~0_combout  = \A[8]~input_o  $ (\B[8]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\A[8]~input_o ),
	.datad(\B[8]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|S~0 .lut_mask = 16'h0FF0;
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N4
cycloneiv_lcell_comb \CSA_BLOCKS[1].RCA_C0|full_adder_loop[3].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[1].RCA_C0|full_adder_loop[3].FA|Cout~0_combout  = (\CSA_BLOCKS[1].RCA_C0|full_adder_loop[2].FA|Cout~0_combout  & ((\A[7]~input_o ) # (\B[7]~input_o ))) # (!\CSA_BLOCKS[1].RCA_C0|full_adder_loop[2].FA|Cout~0_combout  & (\A[7]~input_o  & 
// \B[7]~input_o ))

	.dataa(\CSA_BLOCKS[1].RCA_C0|full_adder_loop[2].FA|Cout~0_combout ),
	.datab(gnd),
	.datac(\A[7]~input_o ),
	.datad(\B[7]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[1].RCA_C0|full_adder_loop[3].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[1].RCA_C0|full_adder_loop[3].FA|Cout~0 .lut_mask = 16'hFAA0;
defparam \CSA_BLOCKS[1].RCA_C0|full_adder_loop[3].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N26
cycloneiv_lcell_comb \S~4 (
// Equation(s):
// \S~4_combout  = \CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|S~0_combout  $ (((\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout  & (\CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|Cout~0_combout )) # (!\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout  & 
// ((\CSA_BLOCKS[1].RCA_C0|full_adder_loop[3].FA|Cout~0_combout )))))

	.dataa(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|Cout~0_combout ),
	.datab(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|S~0_combout ),
	.datac(\CSA_BLOCKS[1].RCA_C0|full_adder_loop[3].FA|Cout~0_combout ),
	.datad(\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\S~4_combout ),
	.cout());
// synopsys translate_off
defparam \S~4 .lut_mask = 16'h663C;
defparam \S~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
cycloneiv_io_ibuf \A[9]~input (
	.i(A[9]),
	.ibar(gnd),
	.o(\A[9]~input_o ));
// synopsys translate_off
defparam \A[9]~input .bus_hold = "false";
defparam \A[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N22
cycloneiv_io_ibuf \B[9]~input (
	.i(B[9]),
	.ibar(gnd),
	.o(\B[9]~input_o ));
// synopsys translate_off
defparam \B[9]~input .bus_hold = "false";
defparam \B[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N16
cycloneiv_lcell_comb \CSA_BLOCKS[1].RCA_C1|full_adder_loop[5].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[1].RCA_C1|full_adder_loop[5].FA|S~0_combout  = \A[9]~input_o  $ (\B[9]~input_o )

	.dataa(gnd),
	.datab(\A[9]~input_o ),
	.datac(\B[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[5].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[5].FA|S~0 .lut_mask = 16'h3C3C;
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[5].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N22
cycloneiv_lcell_comb \CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|Cout~0_combout  = (\A[8]~input_o  & ((\CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|Cout~0_combout ) # (\B[8]~input_o ))) # (!\A[8]~input_o  & (\CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|Cout~0_combout  & 
// \B[8]~input_o ))

	.dataa(gnd),
	.datab(\A[8]~input_o ),
	.datac(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[3].FA|Cout~0_combout ),
	.datad(\B[8]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|Cout~0 .lut_mask = 16'hFCC0;
defparam \CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N20
cycloneiv_lcell_comb \CSA_BLOCKS[1].RCA_C0|full_adder_loop[4].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[1].RCA_C0|full_adder_loop[4].FA|Cout~0_combout  = (\A[8]~input_o  & ((\CSA_BLOCKS[1].RCA_C0|full_adder_loop[3].FA|Cout~0_combout ) # (\B[8]~input_o ))) # (!\A[8]~input_o  & (\CSA_BLOCKS[1].RCA_C0|full_adder_loop[3].FA|Cout~0_combout  & 
// \B[8]~input_o ))

	.dataa(gnd),
	.datab(\A[8]~input_o ),
	.datac(\CSA_BLOCKS[1].RCA_C0|full_adder_loop[3].FA|Cout~0_combout ),
	.datad(\B[8]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[1].RCA_C0|full_adder_loop[4].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[1].RCA_C0|full_adder_loop[4].FA|Cout~0 .lut_mask = 16'hFCC0;
defparam \CSA_BLOCKS[1].RCA_C0|full_adder_loop[4].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N2
cycloneiv_lcell_comb \S~5 (
// Equation(s):
// \S~5_combout  = \CSA_BLOCKS[1].RCA_C1|full_adder_loop[5].FA|S~0_combout  $ (((\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout  & (\CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|Cout~0_combout )) # (!\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout  & 
// ((\CSA_BLOCKS[1].RCA_C0|full_adder_loop[4].FA|Cout~0_combout )))))

	.dataa(\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout ),
	.datab(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[5].FA|S~0_combout ),
	.datac(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|Cout~0_combout ),
	.datad(\CSA_BLOCKS[1].RCA_C0|full_adder_loop[4].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\S~5_combout ),
	.cout());
// synopsys translate_off
defparam \S~5 .lut_mask = 16'h396C;
defparam \S~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y10_N8
cycloneiv_io_ibuf \B[10]~input (
	.i(B[10]),
	.ibar(gnd),
	.o(\B[10]~input_o ));
// synopsys translate_off
defparam \B[10]~input .bus_hold = "false";
defparam \B[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N28
cycloneiv_lcell_comb \C_mid[1]~0 (
// Equation(s):
// \C_mid[1]~0_combout  = (\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout  & ((\CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|Cout~0_combout ))) # (!\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout  & (\CSA_BLOCKS[1].RCA_C0|full_adder_loop[4].FA|Cout~0_combout ))

	.dataa(\RCA_LSB|full_adder_loop[3].FA|Cout~0_combout ),
	.datab(\CSA_BLOCKS[1].RCA_C0|full_adder_loop[4].FA|Cout~0_combout ),
	.datac(\CSA_BLOCKS[1].RCA_C1|full_adder_loop[4].FA|Cout~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\C_mid[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \C_mid[1]~0 .lut_mask = 16'hE4E4;
defparam \C_mid[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y1_N6
cycloneiv_lcell_comb \C_mid[1]~1 (
// Equation(s):
// \C_mid[1]~1_combout  = (\C_mid[1]~0_combout  & ((\B[9]~input_o ) # (\A[9]~input_o ))) # (!\C_mid[1]~0_combout  & (\B[9]~input_o  & \A[9]~input_o ))

	.dataa(gnd),
	.datab(\C_mid[1]~0_combout ),
	.datac(\B[9]~input_o ),
	.datad(\A[9]~input_o ),
	.cin(gnd),
	.combout(\C_mid[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \C_mid[1]~1 .lut_mask = 16'hFCC0;
defparam \C_mid[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y11_N1
cycloneiv_io_ibuf \A[10]~input (
	.i(A[10]),
	.ibar(gnd),
	.o(\A[10]~input_o ));
// synopsys translate_off
defparam \A[10]~input .bus_hold = "false";
defparam \A[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N16
cycloneiv_lcell_comb \S~6 (
// Equation(s):
// \S~6_combout  = \B[10]~input_o  $ (\C_mid[1]~1_combout  $ (\A[10]~input_o ))

	.dataa(\B[10]~input_o ),
	.datab(gnd),
	.datac(\C_mid[1]~1_combout ),
	.datad(\A[10]~input_o ),
	.cin(gnd),
	.combout(\S~6_combout ),
	.cout());
// synopsys translate_off
defparam \S~6 .lut_mask = 16'hA55A;
defparam \S~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y12_N1
cycloneiv_io_ibuf \B[11]~input (
	.i(B[11]),
	.ibar(gnd),
	.o(\B[11]~input_o ));
// synopsys translate_off
defparam \B[11]~input .bus_hold = "false";
defparam \B[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y11_N8
cycloneiv_io_ibuf \A[11]~input (
	.i(A[11]),
	.ibar(gnd),
	.o(\A[11]~input_o ));
// synopsys translate_off
defparam \A[11]~input .bus_hold = "false";
defparam \A[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N18
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|S~0_combout  = \B[11]~input_o  $ (\A[11]~input_o )

	.dataa(gnd),
	.datab(\B[11]~input_o ),
	.datac(\A[11]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|S~0 .lut_mask = 16'h3C3C;
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N4
cycloneiv_lcell_comb \S~7 (
// Equation(s):
// \S~7_combout  = \CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|S~0_combout  $ (((\B[10]~input_o  & ((\C_mid[1]~1_combout ) # (\A[10]~input_o ))) # (!\B[10]~input_o  & (\C_mid[1]~1_combout  & \A[10]~input_o ))))

	.dataa(\B[10]~input_o ),
	.datab(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|S~0_combout ),
	.datac(\C_mid[1]~1_combout ),
	.datad(\A[10]~input_o ),
	.cin(gnd),
	.combout(\S~7_combout ),
	.cout());
// synopsys translate_off
defparam \S~7 .lut_mask = 16'h366C;
defparam \S~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N22
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C0|full_adder_loop[1].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C0|full_adder_loop[1].FA|Cout~0_combout  = (\A[11]~input_o  & ((\B[11]~input_o ) # ((\B[10]~input_o  & \A[10]~input_o )))) # (!\A[11]~input_o  & (\B[10]~input_o  & (\B[11]~input_o  & \A[10]~input_o )))

	.dataa(\B[10]~input_o ),
	.datab(\A[11]~input_o ),
	.datac(\B[11]~input_o ),
	.datad(\A[10]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[1].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C0|full_adder_loop[1].FA|Cout~0 .lut_mask = 16'hE8C0;
defparam \CSA_BLOCKS[2].RCA_C0|full_adder_loop[1].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N0
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|Cout~0_combout  = (\A[11]~input_o  & ((\B[10]~input_o ) # ((\B[11]~input_o ) # (\A[10]~input_o )))) # (!\A[11]~input_o  & (\B[11]~input_o  & ((\B[10]~input_o ) # (\A[10]~input_o ))))

	.dataa(\B[10]~input_o ),
	.datab(\A[11]~input_o ),
	.datac(\B[11]~input_o ),
	.datad(\A[10]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|Cout~0 .lut_mask = 16'hFCE8;
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y9_N1
cycloneiv_io_ibuf \A[12]~input (
	.i(A[12]),
	.ibar(gnd),
	.o(\A[12]~input_o ));
// synopsys translate_off
defparam \A[12]~input .bus_hold = "false";
defparam \A[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y16_N1
cycloneiv_io_ibuf \B[12]~input (
	.i(B[12]),
	.ibar(gnd),
	.o(\B[12]~input_o ));
// synopsys translate_off
defparam \B[12]~input .bus_hold = "false";
defparam \B[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N26
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|S~0_combout  = \A[12]~input_o  $ (\B[12]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\A[12]~input_o ),
	.datad(\B[12]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|S~0 .lut_mask = 16'h0FF0;
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N20
cycloneiv_lcell_comb \S~8 (
// Equation(s):
// \S~8_combout  = \CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|S~0_combout  $ (((\C_mid[1]~1_combout  & ((\CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|Cout~0_combout ))) # (!\C_mid[1]~1_combout  & (\CSA_BLOCKS[2].RCA_C0|full_adder_loop[1].FA|Cout~0_combout 
// ))))

	.dataa(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[1].FA|Cout~0_combout ),
	.datab(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|Cout~0_combout ),
	.datac(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|S~0_combout ),
	.datad(\C_mid[1]~1_combout ),
	.cin(gnd),
	.combout(\S~8_combout ),
	.cout());
// synopsys translate_off
defparam \S~8 .lut_mask = 16'h3C5A;
defparam \S~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N30
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C0|full_adder_loop[2].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C0|full_adder_loop[2].FA|Cout~0_combout  = (\A[12]~input_o  & ((\CSA_BLOCKS[2].RCA_C0|full_adder_loop[1].FA|Cout~0_combout ) # (\B[12]~input_o ))) # (!\A[12]~input_o  & (\CSA_BLOCKS[2].RCA_C0|full_adder_loop[1].FA|Cout~0_combout  & 
// \B[12]~input_o ))

	.dataa(gnd),
	.datab(\A[12]~input_o ),
	.datac(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[1].FA|Cout~0_combout ),
	.datad(\B[12]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[2].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C0|full_adder_loop[2].FA|Cout~0 .lut_mask = 16'hFCC0;
defparam \CSA_BLOCKS[2].RCA_C0|full_adder_loop[2].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N24
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|Cout~0_combout  = (\CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|Cout~0_combout  & ((\A[12]~input_o ) # (\B[12]~input_o ))) # (!\CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|Cout~0_combout  & (\A[12]~input_o  & 
// \B[12]~input_o ))

	.dataa(gnd),
	.datab(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[1].FA|Cout~0_combout ),
	.datac(\A[12]~input_o ),
	.datad(\B[12]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|Cout~0 .lut_mask = 16'hFCC0;
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y15_N1
cycloneiv_io_ibuf \A[13]~input (
	.i(A[13]),
	.ibar(gnd),
	.o(\A[13]~input_o ));
// synopsys translate_off
defparam \A[13]~input .bus_hold = "false";
defparam \A[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y10_N1
cycloneiv_io_ibuf \B[13]~input (
	.i(B[13]),
	.ibar(gnd),
	.o(\B[13]~input_o ));
// synopsys translate_off
defparam \B[13]~input .bus_hold = "false";
defparam \B[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N2
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|S~0_combout  = \A[13]~input_o  $ (\B[13]~input_o )

	.dataa(gnd),
	.datab(\A[13]~input_o ),
	.datac(\B[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|S~0 .lut_mask = 16'h3C3C;
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N12
cycloneiv_lcell_comb \S~9 (
// Equation(s):
// \S~9_combout  = \CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|S~0_combout  $ (((\C_mid[1]~1_combout  & ((\CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ))) # (!\C_mid[1]~1_combout  & (\CSA_BLOCKS[2].RCA_C0|full_adder_loop[2].FA|Cout~0_combout 
// ))))

	.dataa(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[2].FA|Cout~0_combout ),
	.datab(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ),
	.datac(\C_mid[1]~1_combout ),
	.datad(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|S~0_combout ),
	.cin(gnd),
	.combout(\S~9_combout ),
	.cout());
// synopsys translate_off
defparam \S~9 .lut_mask = 16'h35CA;
defparam \S~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N8
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|Cout~0_combout  = (\B[13]~input_o  & ((\A[13]~input_o ) # (\CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ))) # (!\B[13]~input_o  & (\A[13]~input_o  & 
// \CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ))

	.dataa(gnd),
	.datab(\B[13]~input_o ),
	.datac(\A[13]~input_o ),
	.datad(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|Cout~0 .lut_mask = 16'hFCC0;
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y41_N1
cycloneiv_io_ibuf \B[14]~input (
	.i(B[14]),
	.ibar(gnd),
	.o(\B[14]~input_o ));
// synopsys translate_off
defparam \B[14]~input .bus_hold = "false";
defparam \B[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y41_N1
cycloneiv_io_ibuf \A[14]~input (
	.i(A[14]),
	.ibar(gnd),
	.o(\A[14]~input_o ));
// synopsys translate_off
defparam \A[14]~input .bus_hold = "false";
defparam \A[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N0
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|S~0_combout  = \B[14]~input_o  $ (\A[14]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\B[14]~input_o ),
	.datad(\A[14]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|S~0 .lut_mask = 16'h0FF0;
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N6
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C0|full_adder_loop[3].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C0|full_adder_loop[3].FA|Cout~0_combout  = (\CSA_BLOCKS[2].RCA_C0|full_adder_loop[2].FA|Cout~0_combout  & ((\B[13]~input_o ) # (\A[13]~input_o ))) # (!\CSA_BLOCKS[2].RCA_C0|full_adder_loop[2].FA|Cout~0_combout  & (\B[13]~input_o  & 
// \A[13]~input_o ))

	.dataa(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[2].FA|Cout~0_combout ),
	.datab(\B[13]~input_o ),
	.datac(\A[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[3].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C0|full_adder_loop[3].FA|Cout~0 .lut_mask = 16'hE8E8;
defparam \CSA_BLOCKS[2].RCA_C0|full_adder_loop[3].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N2
cycloneiv_lcell_comb \S~10 (
// Equation(s):
// \S~10_combout  = \CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|S~0_combout  $ (((\C_mid[1]~1_combout  & (\CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|Cout~0_combout )) # (!\C_mid[1]~1_combout  & ((\CSA_BLOCKS[2].RCA_C0|full_adder_loop[3].FA|Cout~0_combout 
// )))))

	.dataa(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|Cout~0_combout ),
	.datab(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|S~0_combout ),
	.datac(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[3].FA|Cout~0_combout ),
	.datad(\C_mid[1]~1_combout ),
	.cin(gnd),
	.combout(\S~10_combout ),
	.cout());
// synopsys translate_off
defparam \S~10 .lut_mask = 16'h663C;
defparam \S~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N12
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C0|full_adder_loop[4].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C0|full_adder_loop[4].FA|Cout~0_combout  = (\A[14]~input_o  & ((\CSA_BLOCKS[2].RCA_C0|full_adder_loop[3].FA|Cout~0_combout ) # (\B[14]~input_o ))) # (!\A[14]~input_o  & (\CSA_BLOCKS[2].RCA_C0|full_adder_loop[3].FA|Cout~0_combout  & 
// \B[14]~input_o ))

	.dataa(\A[14]~input_o ),
	.datab(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[3].FA|Cout~0_combout ),
	.datac(\B[14]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[4].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C0|full_adder_loop[4].FA|Cout~0 .lut_mask = 16'hE8E8;
defparam \CSA_BLOCKS[2].RCA_C0|full_adder_loop[4].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y41_N15
cycloneiv_io_ibuf \A[15]~input (
	.i(A[15]),
	.ibar(gnd),
	.o(\A[15]~input_o ));
// synopsys translate_off
defparam \A[15]~input .bus_hold = "false";
defparam \A[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N1
cycloneiv_io_ibuf \B[15]~input (
	.i(B[15]),
	.ibar(gnd),
	.o(\B[15]~input_o ));
// synopsys translate_off
defparam \B[15]~input .bus_hold = "false";
defparam \B[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N16
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|S~0_combout  = \A[15]~input_o  $ (\B[15]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\A[15]~input_o ),
	.datad(\B[15]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|S~0 .lut_mask = 16'h0FF0;
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N6
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|Cout~0_combout  = (\A[14]~input_o  & ((\B[14]~input_o ) # (\CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|Cout~0_combout ))) # (!\A[14]~input_o  & (\B[14]~input_o  & 
// \CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|Cout~0_combout ))

	.dataa(\A[14]~input_o ),
	.datab(gnd),
	.datac(\B[14]~input_o ),
	.datad(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[3].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|Cout~0 .lut_mask = 16'hFAA0;
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N26
cycloneiv_lcell_comb \S~11 (
// Equation(s):
// \S~11_combout  = \CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|S~0_combout  $ (((\C_mid[1]~1_combout  & ((\CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|Cout~0_combout ))) # (!\C_mid[1]~1_combout  & (\CSA_BLOCKS[2].RCA_C0|full_adder_loop[4].FA|Cout~0_combout 
// ))))

	.dataa(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[4].FA|Cout~0_combout ),
	.datab(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|S~0_combout ),
	.datac(\C_mid[1]~1_combout ),
	.datad(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\S~11_combout ),
	.cout());
// synopsys translate_off
defparam \S~11 .lut_mask = 16'h36C6;
defparam \S~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N8
cycloneiv_io_ibuf \B[16]~input (
	.i(B[16]),
	.ibar(gnd),
	.o(\B[16]~input_o ));
// synopsys translate_off
defparam \B[16]~input .bus_hold = "false";
defparam \B[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N15
cycloneiv_io_ibuf \A[16]~input (
	.i(A[16]),
	.ibar(gnd),
	.o(\A[16]~input_o ));
// synopsys translate_off
defparam \A[16]~input .bus_hold = "false";
defparam \A[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N24
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|S~0_combout  = \B[16]~input_o  $ (\A[16]~input_o )

	.dataa(\B[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[16]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|S~0 .lut_mask = 16'h55AA;
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N22
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|Cout~0_combout  = (\CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|Cout~0_combout  & ((\A[15]~input_o ) # (\B[15]~input_o ))) # (!\CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|Cout~0_combout  & (\A[15]~input_o  & 
// \B[15]~input_o ))

	.dataa(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[4].FA|Cout~0_combout ),
	.datab(gnd),
	.datac(\A[15]~input_o ),
	.datad(\B[15]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|Cout~0 .lut_mask = 16'hFAA0;
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N20
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C0|full_adder_loop[5].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C0|full_adder_loop[5].FA|Cout~0_combout  = (\CSA_BLOCKS[2].RCA_C0|full_adder_loop[4].FA|Cout~0_combout  & ((\A[15]~input_o ) # (\B[15]~input_o ))) # (!\CSA_BLOCKS[2].RCA_C0|full_adder_loop[4].FA|Cout~0_combout  & (\A[15]~input_o  & 
// \B[15]~input_o ))

	.dataa(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[4].FA|Cout~0_combout ),
	.datab(gnd),
	.datac(\A[15]~input_o ),
	.datad(\B[15]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[5].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C0|full_adder_loop[5].FA|Cout~0 .lut_mask = 16'hFAA0;
defparam \CSA_BLOCKS[2].RCA_C0|full_adder_loop[5].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N10
cycloneiv_lcell_comb \S~12 (
// Equation(s):
// \S~12_combout  = \CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|S~0_combout  $ (((\C_mid[1]~1_combout  & (\CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|Cout~0_combout )) # (!\C_mid[1]~1_combout  & ((\CSA_BLOCKS[2].RCA_C0|full_adder_loop[5].FA|Cout~0_combout 
// )))))

	.dataa(\C_mid[1]~1_combout ),
	.datab(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|S~0_combout ),
	.datac(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|Cout~0_combout ),
	.datad(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[5].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\S~12_combout ),
	.cout());
// synopsys translate_off
defparam \S~12 .lut_mask = 16'h396C;
defparam \S~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y41_N8
cycloneiv_io_ibuf \B[17]~input (
	.i(B[17]),
	.ibar(gnd),
	.o(\B[17]~input_o ));
// synopsys translate_off
defparam \B[17]~input .bus_hold = "false";
defparam \B[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y41_N8
cycloneiv_io_ibuf \A[17]~input (
	.i(A[17]),
	.ibar(gnd),
	.o(\A[17]~input_o ));
// synopsys translate_off
defparam \A[17]~input .bus_hold = "false";
defparam \A[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N8
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C1|full_adder_loop[7].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C1|full_adder_loop[7].FA|S~0_combout  = \B[17]~input_o  $ (\A[17]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\B[17]~input_o ),
	.datad(\A[17]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[7].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[7].FA|S~0 .lut_mask = 16'h0FF0;
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[7].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N14
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|Cout~0_combout  = (\B[16]~input_o  & ((\CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|Cout~0_combout ) # (\A[16]~input_o ))) # (!\B[16]~input_o  & (\CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|Cout~0_combout  & 
// \A[16]~input_o ))

	.dataa(\B[16]~input_o ),
	.datab(gnd),
	.datac(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[5].FA|Cout~0_combout ),
	.datad(\A[16]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|Cout~0 .lut_mask = 16'hFAA0;
defparam \CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N4
cycloneiv_lcell_comb \CSA_BLOCKS[2].RCA_C0|full_adder_loop[6].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[2].RCA_C0|full_adder_loop[6].FA|Cout~0_combout  = (\B[16]~input_o  & ((\CSA_BLOCKS[2].RCA_C0|full_adder_loop[5].FA|Cout~0_combout ) # (\A[16]~input_o ))) # (!\B[16]~input_o  & (\CSA_BLOCKS[2].RCA_C0|full_adder_loop[5].FA|Cout~0_combout  & 
// \A[16]~input_o ))

	.dataa(\B[16]~input_o ),
	.datab(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[5].FA|Cout~0_combout ),
	.datac(gnd),
	.datad(\A[16]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[6].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[2].RCA_C0|full_adder_loop[6].FA|Cout~0 .lut_mask = 16'hEE88;
defparam \CSA_BLOCKS[2].RCA_C0|full_adder_loop[6].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N18
cycloneiv_lcell_comb \S~13 (
// Equation(s):
// \S~13_combout  = \CSA_BLOCKS[2].RCA_C1|full_adder_loop[7].FA|S~0_combout  $ (((\C_mid[1]~1_combout  & (\CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|Cout~0_combout )) # (!\C_mid[1]~1_combout  & ((\CSA_BLOCKS[2].RCA_C0|full_adder_loop[6].FA|Cout~0_combout 
// )))))

	.dataa(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[7].FA|S~0_combout ),
	.datab(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|Cout~0_combout ),
	.datac(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[6].FA|Cout~0_combout ),
	.datad(\C_mid[1]~1_combout ),
	.cin(gnd),
	.combout(\S~13_combout ),
	.cout());
// synopsys translate_off
defparam \S~13 .lut_mask = 16'h665A;
defparam \S~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y32_N8
cycloneiv_io_ibuf \B[18]~input (
	.i(B[18]),
	.ibar(gnd),
	.o(\B[18]~input_o ));
// synopsys translate_off
defparam \B[18]~input .bus_hold = "false";
defparam \B[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N28
cycloneiv_lcell_comb \C_mid[2]~2 (
// Equation(s):
// \C_mid[2]~2_combout  = (\C_mid[1]~1_combout  & ((\CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|Cout~0_combout ))) # (!\C_mid[1]~1_combout  & (\CSA_BLOCKS[2].RCA_C0|full_adder_loop[6].FA|Cout~0_combout ))

	.dataa(gnd),
	.datab(\CSA_BLOCKS[2].RCA_C0|full_adder_loop[6].FA|Cout~0_combout ),
	.datac(\CSA_BLOCKS[2].RCA_C1|full_adder_loop[6].FA|Cout~0_combout ),
	.datad(\C_mid[1]~1_combout ),
	.cin(gnd),
	.combout(\C_mid[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \C_mid[2]~2 .lut_mask = 16'hF0CC;
defparam \C_mid[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N30
cycloneiv_lcell_comb \C_mid[2]~3 (
// Equation(s):
// \C_mid[2]~3_combout  = (\C_mid[2]~2_combout  & ((\B[17]~input_o ) # (\A[17]~input_o ))) # (!\C_mid[2]~2_combout  & (\B[17]~input_o  & \A[17]~input_o ))

	.dataa(gnd),
	.datab(\C_mid[2]~2_combout ),
	.datac(\B[17]~input_o ),
	.datad(\A[17]~input_o ),
	.cin(gnd),
	.combout(\C_mid[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \C_mid[2]~3 .lut_mask = 16'hFCC0;
defparam \C_mid[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y32_N15
cycloneiv_io_ibuf \A[18]~input (
	.i(A[18]),
	.ibar(gnd),
	.o(\A[18]~input_o ));
// synopsys translate_off
defparam \A[18]~input .bus_hold = "false";
defparam \A[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N8
cycloneiv_lcell_comb \S~14 (
// Equation(s):
// \S~14_combout  = \B[18]~input_o  $ (\C_mid[2]~3_combout  $ (\A[18]~input_o ))

	.dataa(\B[18]~input_o ),
	.datab(\C_mid[2]~3_combout ),
	.datac(gnd),
	.datad(\A[18]~input_o ),
	.cin(gnd),
	.combout(\S~14_combout ),
	.cout());
// synopsys translate_off
defparam \S~14 .lut_mask = 16'h9966;
defparam \S~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y28_N1
cycloneiv_io_ibuf \B[19]~input (
	.i(B[19]),
	.ibar(gnd),
	.o(\B[19]~input_o ));
// synopsys translate_off
defparam \B[19]~input .bus_hold = "false";
defparam \B[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y32_N22
cycloneiv_io_ibuf \A[19]~input (
	.i(A[19]),
	.ibar(gnd),
	.o(\A[19]~input_o ));
// synopsys translate_off
defparam \A[19]~input .bus_hold = "false";
defparam \A[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N2
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|S~0_combout  = \B[19]~input_o  $ (\A[19]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\B[19]~input_o ),
	.datad(\A[19]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|S~0 .lut_mask = 16'h0FF0;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N4
cycloneiv_lcell_comb \S~15 (
// Equation(s):
// \S~15_combout  = \CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|S~0_combout  $ (((\B[18]~input_o  & ((\C_mid[2]~3_combout ) # (\A[18]~input_o ))) # (!\B[18]~input_o  & (\C_mid[2]~3_combout  & \A[18]~input_o ))))

	.dataa(\B[18]~input_o ),
	.datab(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|S~0_combout ),
	.datac(\C_mid[2]~3_combout ),
	.datad(\A[18]~input_o ),
	.cin(gnd),
	.combout(\S~15_combout ),
	.cout());
// synopsys translate_off
defparam \S~15 .lut_mask = 16'h366C;
defparam \S~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y30_N1
cycloneiv_io_ibuf \B[20]~input (
	.i(B[20]),
	.ibar(gnd),
	.o(\B[20]~input_o ));
// synopsys translate_off
defparam \B[20]~input .bus_hold = "false";
defparam \B[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y28_N8
cycloneiv_io_ibuf \A[20]~input (
	.i(A[20]),
	.ibar(gnd),
	.o(\A[20]~input_o ));
// synopsys translate_off
defparam \A[20]~input .bus_hold = "false";
defparam \A[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N0
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|S~0_combout  = \B[20]~input_o  $ (\A[20]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\B[20]~input_o ),
	.datad(\A[20]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|S~0 .lut_mask = 16'h0FF0;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N30
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C0|full_adder_loop[1].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C0|full_adder_loop[1].FA|Cout~0_combout  = (\B[19]~input_o  & ((\A[19]~input_o ) # ((\B[18]~input_o  & \A[18]~input_o )))) # (!\B[19]~input_o  & (\B[18]~input_o  & (\A[18]~input_o  & \A[19]~input_o )))

	.dataa(\B[18]~input_o ),
	.datab(\A[18]~input_o ),
	.datac(\B[19]~input_o ),
	.datad(\A[19]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[1].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[1].FA|Cout~0 .lut_mask = 16'hF880;
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[1].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N0
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|Cout~0_combout  = (\B[19]~input_o  & ((\B[18]~input_o ) # ((\A[18]~input_o ) # (\A[19]~input_o )))) # (!\B[19]~input_o  & (\A[19]~input_o  & ((\B[18]~input_o ) # (\A[18]~input_o ))))

	.dataa(\B[18]~input_o ),
	.datab(\A[18]~input_o ),
	.datac(\B[19]~input_o ),
	.datad(\A[19]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|Cout~0 .lut_mask = 16'hFEE0;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N2
cycloneiv_lcell_comb \S~16 (
// Equation(s):
// \S~16_combout  = \CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|S~0_combout  $ (((\C_mid[2]~3_combout  & ((\CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|Cout~0_combout ))) # (!\C_mid[2]~3_combout  & (\CSA_BLOCKS[3].RCA_C0|full_adder_loop[1].FA|Cout~0_combout 
// ))))

	.dataa(\C_mid[2]~3_combout ),
	.datab(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|S~0_combout ),
	.datac(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[1].FA|Cout~0_combout ),
	.datad(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\S~16_combout ),
	.cout());
// synopsys translate_off
defparam \S~16 .lut_mask = 16'h369C;
defparam \S~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N14
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|Cout~0_combout  = (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|Cout~0_combout  & ((\B[20]~input_o ) # (\A[20]~input_o ))) # (!\CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|Cout~0_combout  & (\B[20]~input_o  & 
// \A[20]~input_o ))

	.dataa(gnd),
	.datab(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[1].FA|Cout~0_combout ),
	.datac(\B[20]~input_o ),
	.datad(\A[20]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|Cout~0 .lut_mask = 16'hFCC0;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N4
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C0|full_adder_loop[2].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C0|full_adder_loop[2].FA|Cout~0_combout  = (\CSA_BLOCKS[3].RCA_C0|full_adder_loop[1].FA|Cout~0_combout  & ((\B[20]~input_o ) # (\A[20]~input_o ))) # (!\CSA_BLOCKS[3].RCA_C0|full_adder_loop[1].FA|Cout~0_combout  & (\B[20]~input_o  & 
// \A[20]~input_o ))

	.dataa(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[1].FA|Cout~0_combout ),
	.datab(gnd),
	.datac(\B[20]~input_o ),
	.datad(\A[20]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[2].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[2].FA|Cout~0 .lut_mask = 16'hFAA0;
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[2].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y25_N8
cycloneiv_io_ibuf \A[21]~input (
	.i(A[21]),
	.ibar(gnd),
	.o(\A[21]~input_o ));
// synopsys translate_off
defparam \A[21]~input .bus_hold = "false";
defparam \A[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y27_N1
cycloneiv_io_ibuf \B[21]~input (
	.i(B[21]),
	.ibar(gnd),
	.o(\B[21]~input_o ));
// synopsys translate_off
defparam \B[21]~input .bus_hold = "false";
defparam \B[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N8
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|S~0_combout  = \A[21]~input_o  $ (\B[21]~input_o )

	.dataa(gnd),
	.datab(\A[21]~input_o ),
	.datac(gnd),
	.datad(\B[21]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|S~0 .lut_mask = 16'h33CC;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N18
cycloneiv_lcell_comb \S~17 (
// Equation(s):
// \S~17_combout  = \CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|S~0_combout  $ (((\C_mid[2]~3_combout  & (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|Cout~0_combout )) # (!\C_mid[2]~3_combout  & ((\CSA_BLOCKS[3].RCA_C0|full_adder_loop[2].FA|Cout~0_combout 
// )))))

	.dataa(\C_mid[2]~3_combout ),
	.datab(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ),
	.datac(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[2].FA|Cout~0_combout ),
	.datad(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|S~0_combout ),
	.cin(gnd),
	.combout(\S~17_combout ),
	.cout());
// synopsys translate_off
defparam \S~17 .lut_mask = 16'h27D8;
defparam \S~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N22
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|Cout~0_combout  = (\A[21]~input_o  & ((\CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ) # (\B[21]~input_o ))) # (!\A[21]~input_o  & (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|Cout~0_combout  & 
// \B[21]~input_o ))

	.dataa(gnd),
	.datab(\A[21]~input_o ),
	.datac(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[2].FA|Cout~0_combout ),
	.datad(\B[21]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|Cout~0 .lut_mask = 16'hFCC0;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y25_N1
cycloneiv_io_ibuf \A[22]~input (
	.i(A[22]),
	.ibar(gnd),
	.o(\A[22]~input_o ));
// synopsys translate_off
defparam \A[22]~input .bus_hold = "false";
defparam \A[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y23_N8
cycloneiv_io_ibuf \B[22]~input (
	.i(B[22]),
	.ibar(gnd),
	.o(\B[22]~input_o ));
// synopsys translate_off
defparam \B[22]~input .bus_hold = "false";
defparam \B[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N16
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|S~0_combout  = \A[22]~input_o  $ (\B[22]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\A[22]~input_o ),
	.datad(\B[22]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|S~0 .lut_mask = 16'h0FF0;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N20
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C0|full_adder_loop[3].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C0|full_adder_loop[3].FA|Cout~0_combout  = (\A[21]~input_o  & ((\CSA_BLOCKS[3].RCA_C0|full_adder_loop[2].FA|Cout~0_combout ) # (\B[21]~input_o ))) # (!\A[21]~input_o  & (\CSA_BLOCKS[3].RCA_C0|full_adder_loop[2].FA|Cout~0_combout  & 
// \B[21]~input_o ))

	.dataa(gnd),
	.datab(\A[21]~input_o ),
	.datac(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[2].FA|Cout~0_combout ),
	.datad(\B[21]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[3].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[3].FA|Cout~0 .lut_mask = 16'hFCC0;
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[3].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N26
cycloneiv_lcell_comb \S~18 (
// Equation(s):
// \S~18_combout  = \CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|S~0_combout  $ (((\C_mid[2]~3_combout  & (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|Cout~0_combout )) # (!\C_mid[2]~3_combout  & ((\CSA_BLOCKS[3].RCA_C0|full_adder_loop[3].FA|Cout~0_combout 
// )))))

	.dataa(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|Cout~0_combout ),
	.datab(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|S~0_combout ),
	.datac(\C_mid[2]~3_combout ),
	.datad(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[3].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\S~18_combout ),
	.cout());
// synopsys translate_off
defparam \S~18 .lut_mask = 16'h636C;
defparam \S~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N30
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|Cout~0_combout  = (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|Cout~0_combout  & ((\A[22]~input_o ) # (\B[22]~input_o ))) # (!\CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|Cout~0_combout  & (\A[22]~input_o  & 
// \B[22]~input_o ))

	.dataa(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[3].FA|Cout~0_combout ),
	.datab(gnd),
	.datac(\A[22]~input_o ),
	.datad(\B[22]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|Cout~0 .lut_mask = 16'hFAA0;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y30_N8
cycloneiv_io_ibuf \B[23]~input (
	.i(B[23]),
	.ibar(gnd),
	.o(\B[23]~input_o ));
// synopsys translate_off
defparam \B[23]~input .bus_hold = "false";
defparam \B[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y27_N8
cycloneiv_io_ibuf \A[23]~input (
	.i(A[23]),
	.ibar(gnd),
	.o(\A[23]~input_o ));
// synopsys translate_off
defparam \A[23]~input .bus_hold = "false";
defparam \A[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N24
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|S~0_combout  = \B[23]~input_o  $ (\A[23]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\B[23]~input_o ),
	.datad(\A[23]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|S~0 .lut_mask = 16'h0FF0;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N28
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C0|full_adder_loop[4].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C0|full_adder_loop[4].FA|Cout~0_combout  = (\CSA_BLOCKS[3].RCA_C0|full_adder_loop[3].FA|Cout~0_combout  & ((\A[22]~input_o ) # (\B[22]~input_o ))) # (!\CSA_BLOCKS[3].RCA_C0|full_adder_loop[3].FA|Cout~0_combout  & (\A[22]~input_o  & 
// \B[22]~input_o ))

	.dataa(gnd),
	.datab(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[3].FA|Cout~0_combout ),
	.datac(\A[22]~input_o ),
	.datad(\B[22]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[4].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[4].FA|Cout~0 .lut_mask = 16'hFCC0;
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[4].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N10
cycloneiv_lcell_comb \S~19 (
// Equation(s):
// \S~19_combout  = \CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|S~0_combout  $ (((\C_mid[2]~3_combout  & (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|Cout~0_combout )) # (!\C_mid[2]~3_combout  & ((\CSA_BLOCKS[3].RCA_C0|full_adder_loop[4].FA|Cout~0_combout 
// )))))

	.dataa(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|Cout~0_combout ),
	.datab(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|S~0_combout ),
	.datac(\C_mid[2]~3_combout ),
	.datad(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[4].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\S~19_combout ),
	.cout());
// synopsys translate_off
defparam \S~19 .lut_mask = 16'h636C;
defparam \S~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y41_N8
cycloneiv_io_ibuf \A[24]~input (
	.i(A[24]),
	.ibar(gnd),
	.o(\A[24]~input_o ));
// synopsys translate_off
defparam \A[24]~input .bus_hold = "false";
defparam \A[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N15
cycloneiv_io_ibuf \B[24]~input (
	.i(B[24]),
	.ibar(gnd),
	.o(\B[24]~input_o ));
// synopsys translate_off
defparam \B[24]~input .bus_hold = "false";
defparam \B[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N24
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|S~0_combout  = \A[24]~input_o  $ (\B[24]~input_o )

	.dataa(gnd),
	.datab(\A[24]~input_o ),
	.datac(\B[24]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|S~0 .lut_mask = 16'h3C3C;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N12
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C0|full_adder_loop[5].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C0|full_adder_loop[5].FA|Cout~0_combout  = (\CSA_BLOCKS[3].RCA_C0|full_adder_loop[4].FA|Cout~0_combout  & ((\B[23]~input_o ) # (\A[23]~input_o ))) # (!\CSA_BLOCKS[3].RCA_C0|full_adder_loop[4].FA|Cout~0_combout  & (\B[23]~input_o  & 
// \A[23]~input_o ))

	.dataa(gnd),
	.datab(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[4].FA|Cout~0_combout ),
	.datac(\B[23]~input_o ),
	.datad(\A[23]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[5].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[5].FA|Cout~0 .lut_mask = 16'hFCC0;
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[5].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N6
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|Cout~0_combout  = (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|Cout~0_combout  & ((\B[23]~input_o ) # (\A[23]~input_o ))) # (!\CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|Cout~0_combout  & (\B[23]~input_o  & 
// \A[23]~input_o ))

	.dataa(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[4].FA|Cout~0_combout ),
	.datab(gnd),
	.datac(\B[23]~input_o ),
	.datad(\A[23]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|Cout~0 .lut_mask = 16'hFAA0;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N18
cycloneiv_lcell_comb \S~20 (
// Equation(s):
// \S~20_combout  = \CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|S~0_combout  $ (((\C_mid[2]~3_combout  & ((\CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|Cout~0_combout ))) # (!\C_mid[2]~3_combout  & (\CSA_BLOCKS[3].RCA_C0|full_adder_loop[5].FA|Cout~0_combout 
// ))))

	.dataa(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|S~0_combout ),
	.datab(\C_mid[2]~3_combout ),
	.datac(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[5].FA|Cout~0_combout ),
	.datad(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\S~20_combout ),
	.cout());
// synopsys translate_off
defparam \S~20 .lut_mask = 16'h569A;
defparam \S~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N12
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C0|full_adder_loop[6].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C0|full_adder_loop[6].FA|Cout~0_combout  = (\CSA_BLOCKS[3].RCA_C0|full_adder_loop[5].FA|Cout~0_combout  & ((\A[24]~input_o ) # (\B[24]~input_o ))) # (!\CSA_BLOCKS[3].RCA_C0|full_adder_loop[5].FA|Cout~0_combout  & (\A[24]~input_o  & 
// \B[24]~input_o ))

	.dataa(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[5].FA|Cout~0_combout ),
	.datab(\A[24]~input_o ),
	.datac(\B[24]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[6].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[6].FA|Cout~0 .lut_mask = 16'hE8E8;
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[6].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y41_N1
cycloneiv_io_ibuf \A[25]~input (
	.i(A[25]),
	.ibar(gnd),
	.o(\A[25]~input_o ));
// synopsys translate_off
defparam \A[25]~input .bus_hold = "false";
defparam \A[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y41_N1
cycloneiv_io_ibuf \B[25]~input (
	.i(B[25]),
	.ibar(gnd),
	.o(\B[25]~input_o ));
// synopsys translate_off
defparam \B[25]~input .bus_hold = "false";
defparam \B[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N0
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|S~0_combout  = \A[25]~input_o  $ (\B[25]~input_o )

	.dataa(gnd),
	.datab(\A[25]~input_o ),
	.datac(gnd),
	.datad(\B[25]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|S~0 .lut_mask = 16'h33CC;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N22
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|Cout~0_combout  = (\A[24]~input_o  & ((\B[24]~input_o ) # (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|Cout~0_combout ))) # (!\A[24]~input_o  & (\B[24]~input_o  & 
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|Cout~0_combout ))

	.dataa(gnd),
	.datab(\A[24]~input_o ),
	.datac(\B[24]~input_o ),
	.datad(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[5].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|Cout~0 .lut_mask = 16'hFCC0;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N2
cycloneiv_lcell_comb \S~21 (
// Equation(s):
// \S~21_combout  = \CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|S~0_combout  $ (((\C_mid[2]~3_combout  & ((\CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|Cout~0_combout ))) # (!\C_mid[2]~3_combout  & (\CSA_BLOCKS[3].RCA_C0|full_adder_loop[6].FA|Cout~0_combout 
// ))))

	.dataa(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[6].FA|Cout~0_combout ),
	.datab(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|S~0_combout ),
	.datac(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|Cout~0_combout ),
	.datad(\C_mid[2]~3_combout ),
	.cin(gnd),
	.combout(\S~21_combout ),
	.cout());
// synopsys translate_off
defparam \S~21 .lut_mask = 16'h3C66;
defparam \S~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N6
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|Cout~0_combout  = (\A[25]~input_o  & ((\CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|Cout~0_combout ) # (\B[25]~input_o ))) # (!\A[25]~input_o  & (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|Cout~0_combout  & 
// \B[25]~input_o ))

	.dataa(gnd),
	.datab(\A[25]~input_o ),
	.datac(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[6].FA|Cout~0_combout ),
	.datad(\B[25]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|Cout~0 .lut_mask = 16'hFCC0;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N20
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C0|full_adder_loop[7].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C0|full_adder_loop[7].FA|Cout~0_combout  = (\CSA_BLOCKS[3].RCA_C0|full_adder_loop[6].FA|Cout~0_combout  & ((\A[25]~input_o ) # (\B[25]~input_o ))) # (!\CSA_BLOCKS[3].RCA_C0|full_adder_loop[6].FA|Cout~0_combout  & (\A[25]~input_o  & 
// \B[25]~input_o ))

	.dataa(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[6].FA|Cout~0_combout ),
	.datab(\A[25]~input_o ),
	.datac(gnd),
	.datad(\B[25]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[7].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[7].FA|Cout~0 .lut_mask = 16'hEE88;
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[7].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y41_N1
cycloneiv_io_ibuf \A[26]~input (
	.i(A[26]),
	.ibar(gnd),
	.o(\A[26]~input_o ));
// synopsys translate_off
defparam \A[26]~input .bus_hold = "false";
defparam \A[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y41_N8
cycloneiv_io_ibuf \B[26]~input (
	.i(B[26]),
	.ibar(gnd),
	.o(\B[26]~input_o ));
// synopsys translate_off
defparam \B[26]~input .bus_hold = "false";
defparam \B[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N8
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|S~0_combout  = \A[26]~input_o  $ (\B[26]~input_o )

	.dataa(\A[26]~input_o ),
	.datab(gnd),
	.datac(\B[26]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|S~0 .lut_mask = 16'h5A5A;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N26
cycloneiv_lcell_comb \S~22 (
// Equation(s):
// \S~22_combout  = \CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|S~0_combout  $ (((\C_mid[2]~3_combout  & (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|Cout~0_combout )) # (!\C_mid[2]~3_combout  & ((\CSA_BLOCKS[3].RCA_C0|full_adder_loop[7].FA|Cout~0_combout 
// )))))

	.dataa(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|Cout~0_combout ),
	.datab(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[7].FA|Cout~0_combout ),
	.datac(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|S~0_combout ),
	.datad(\C_mid[2]~3_combout ),
	.cin(gnd),
	.combout(\S~22_combout ),
	.cout());
// synopsys translate_off
defparam \S~22 .lut_mask = 16'h5A3C;
defparam \S~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N30
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|Cout~0_combout  = (\A[26]~input_o  & ((\B[26]~input_o ) # (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|Cout~0_combout ))) # (!\A[26]~input_o  & (\B[26]~input_o  & 
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|Cout~0_combout ))

	.dataa(\A[26]~input_o ),
	.datab(gnd),
	.datac(\B[26]~input_o ),
	.datad(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[7].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|Cout~0 .lut_mask = 16'hFAA0;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N22
cycloneiv_io_ibuf \B[27]~input (
	.i(B[27]),
	.ibar(gnd),
	.o(\B[27]~input_o ));
// synopsys translate_off
defparam \B[27]~input .bus_hold = "false";
defparam \B[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y41_N8
cycloneiv_io_ibuf \A[27]~input (
	.i(A[27]),
	.ibar(gnd),
	.o(\A[27]~input_o ));
// synopsys translate_off
defparam \A[27]~input .bus_hold = "false";
defparam \A[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N16
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|S~0_combout  = \B[27]~input_o  $ (\A[27]~input_o )

	.dataa(\B[27]~input_o ),
	.datab(gnd),
	.datac(\A[27]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|S~0 .lut_mask = 16'h5A5A;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N4
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C0|full_adder_loop[8].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C0|full_adder_loop[8].FA|Cout~0_combout  = (\A[26]~input_o  & ((\B[26]~input_o ) # (\CSA_BLOCKS[3].RCA_C0|full_adder_loop[7].FA|Cout~0_combout ))) # (!\A[26]~input_o  & (\B[26]~input_o  & 
// \CSA_BLOCKS[3].RCA_C0|full_adder_loop[7].FA|Cout~0_combout ))

	.dataa(\A[26]~input_o ),
	.datab(gnd),
	.datac(\B[26]~input_o ),
	.datad(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[7].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[8].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[8].FA|Cout~0 .lut_mask = 16'hFAA0;
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[8].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N10
cycloneiv_lcell_comb \S~23 (
// Equation(s):
// \S~23_combout  = \CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|S~0_combout  $ (((\C_mid[2]~3_combout  & (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|Cout~0_combout )) # (!\C_mid[2]~3_combout  & ((\CSA_BLOCKS[3].RCA_C0|full_adder_loop[8].FA|Cout~0_combout 
// )))))

	.dataa(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|Cout~0_combout ),
	.datab(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|S~0_combout ),
	.datac(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[8].FA|Cout~0_combout ),
	.datad(\C_mid[2]~3_combout ),
	.cin(gnd),
	.combout(\S~23_combout ),
	.cout());
// synopsys translate_off
defparam \S~23 .lut_mask = 16'h663C;
defparam \S~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N14
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|Cout~0_combout  = (\B[27]~input_o  & ((\A[27]~input_o ) # (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|Cout~0_combout ))) # (!\B[27]~input_o  & (\A[27]~input_o  & 
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|Cout~0_combout ))

	.dataa(\B[27]~input_o ),
	.datab(\A[27]~input_o ),
	.datac(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[8].FA|Cout~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|Cout~0 .lut_mask = 16'hE8E8;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y40_N28
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C0|full_adder_loop[9].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C0|full_adder_loop[9].FA|Cout~0_combout  = (\B[27]~input_o  & ((\CSA_BLOCKS[3].RCA_C0|full_adder_loop[8].FA|Cout~0_combout ) # (\A[27]~input_o ))) # (!\B[27]~input_o  & (\CSA_BLOCKS[3].RCA_C0|full_adder_loop[8].FA|Cout~0_combout  & 
// \A[27]~input_o ))

	.dataa(\B[27]~input_o ),
	.datab(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[8].FA|Cout~0_combout ),
	.datac(\A[27]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[9].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[9].FA|Cout~0 .lut_mask = 16'hE8E8;
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[9].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y41_N8
cycloneiv_io_ibuf \A[28]~input (
	.i(A[28]),
	.ibar(gnd),
	.o(\A[28]~input_o ));
// synopsys translate_off
defparam \A[28]~input .bus_hold = "false";
defparam \A[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y41_N8
cycloneiv_io_ibuf \B[28]~input (
	.i(B[28]),
	.ibar(gnd),
	.o(\B[28]~input_o ));
// synopsys translate_off
defparam \B[28]~input .bus_hold = "false";
defparam \B[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N8
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|S~0_combout  = \A[28]~input_o  $ (\B[28]~input_o )

	.dataa(\A[28]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[28]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|S~0 .lut_mask = 16'h55AA;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N18
cycloneiv_lcell_comb \S~24 (
// Equation(s):
// \S~24_combout  = \CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|S~0_combout  $ (((\C_mid[2]~3_combout  & (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|Cout~0_combout )) # (!\C_mid[2]~3_combout  & ((\CSA_BLOCKS[3].RCA_C0|full_adder_loop[9].FA|Cout~0_combout 
// )))))

	.dataa(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|Cout~0_combout ),
	.datab(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[9].FA|Cout~0_combout ),
	.datac(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|S~0_combout ),
	.datad(\C_mid[2]~3_combout ),
	.cin(gnd),
	.combout(\S~24_combout ),
	.cout());
// synopsys translate_off
defparam \S~24 .lut_mask = 16'h5A3C;
defparam \S~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N20
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C0|full_adder_loop[10].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C0|full_adder_loop[10].FA|Cout~0_combout  = (\A[28]~input_o  & ((\CSA_BLOCKS[3].RCA_C0|full_adder_loop[9].FA|Cout~0_combout ) # (\B[28]~input_o ))) # (!\A[28]~input_o  & (\CSA_BLOCKS[3].RCA_C0|full_adder_loop[9].FA|Cout~0_combout  & 
// \B[28]~input_o ))

	.dataa(\A[28]~input_o ),
	.datab(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[9].FA|Cout~0_combout ),
	.datac(gnd),
	.datad(\B[28]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[10].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[10].FA|Cout~0 .lut_mask = 16'hEE88;
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[10].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N22
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|Cout~0_combout  = (\A[28]~input_o  & ((\B[28]~input_o ) # (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|Cout~0_combout ))) # (!\A[28]~input_o  & (\B[28]~input_o  & 
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|Cout~0_combout ))

	.dataa(\A[28]~input_o ),
	.datab(gnd),
	.datac(\B[28]~input_o ),
	.datad(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[9].FA|Cout~0_combout ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|Cout~0 .lut_mask = 16'hFAA0;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y41_N8
cycloneiv_io_ibuf \B[29]~input (
	.i(B[29]),
	.ibar(gnd),
	.o(\B[29]~input_o ));
// synopsys translate_off
defparam \B[29]~input .bus_hold = "false";
defparam \B[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y41_N1
cycloneiv_io_ibuf \A[29]~input (
	.i(A[29]),
	.ibar(gnd),
	.o(\A[29]~input_o ));
// synopsys translate_off
defparam \A[29]~input .bus_hold = "false";
defparam \A[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N16
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|S~0_combout  = \B[29]~input_o  $ (\A[29]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\B[29]~input_o ),
	.datad(\A[29]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|S~0 .lut_mask = 16'h0FF0;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N10
cycloneiv_lcell_comb \S~25 (
// Equation(s):
// \S~25_combout  = \CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|S~0_combout  $ (((\C_mid[2]~3_combout  & ((\CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|Cout~0_combout ))) # (!\C_mid[2]~3_combout  & 
// (\CSA_BLOCKS[3].RCA_C0|full_adder_loop[10].FA|Cout~0_combout ))))

	.dataa(\C_mid[2]~3_combout ),
	.datab(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[10].FA|Cout~0_combout ),
	.datac(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|Cout~0_combout ),
	.datad(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|S~0_combout ),
	.cin(gnd),
	.combout(\S~25_combout ),
	.cout());
// synopsys translate_off
defparam \S~25 .lut_mask = 16'h1BE4;
defparam \S~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N6
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|Cout~0_combout  = (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|Cout~0_combout  & ((\B[29]~input_o ) # (\A[29]~input_o ))) # (!\CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|Cout~0_combout  & (\B[29]~input_o  & 
// \A[29]~input_o ))

	.dataa(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[10].FA|Cout~0_combout ),
	.datab(gnd),
	.datac(\B[29]~input_o ),
	.datad(\A[29]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|Cout~0 .lut_mask = 16'hFAA0;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y41_N1
cycloneiv_io_ibuf \B[30]~input (
	.i(B[30]),
	.ibar(gnd),
	.o(\B[30]~input_o ));
// synopsys translate_off
defparam \B[30]~input .bus_hold = "false";
defparam \B[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y41_N1
cycloneiv_io_ibuf \A[30]~input (
	.i(A[30]),
	.ibar(gnd),
	.o(\A[30]~input_o ));
// synopsys translate_off
defparam \A[30]~input .bus_hold = "false";
defparam \A[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N0
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C1|full_adder_loop[12].FA|S~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C1|full_adder_loop[12].FA|S~0_combout  = \B[30]~input_o  $ (\A[30]~input_o )

	.dataa(gnd),
	.datab(\B[30]~input_o ),
	.datac(\A[30]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[12].FA|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[12].FA|S~0 .lut_mask = 16'h3C3C;
defparam \CSA_BLOCKS[3].RCA_C1|full_adder_loop[12].FA|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N4
cycloneiv_lcell_comb \CSA_BLOCKS[3].RCA_C0|full_adder_loop[11].FA|Cout~0 (
// Equation(s):
// \CSA_BLOCKS[3].RCA_C0|full_adder_loop[11].FA|Cout~0_combout  = (\CSA_BLOCKS[3].RCA_C0|full_adder_loop[10].FA|Cout~0_combout  & ((\B[29]~input_o ) # (\A[29]~input_o ))) # (!\CSA_BLOCKS[3].RCA_C0|full_adder_loop[10].FA|Cout~0_combout  & (\B[29]~input_o  & 
// \A[29]~input_o ))

	.dataa(gnd),
	.datab(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[10].FA|Cout~0_combout ),
	.datac(\B[29]~input_o ),
	.datad(\A[29]~input_o ),
	.cin(gnd),
	.combout(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[11].FA|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[11].FA|Cout~0 .lut_mask = 16'hFCC0;
defparam \CSA_BLOCKS[3].RCA_C0|full_adder_loop[11].FA|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N2
cycloneiv_lcell_comb \S~26 (
// Equation(s):
// \S~26_combout  = \CSA_BLOCKS[3].RCA_C1|full_adder_loop[12].FA|S~0_combout  $ (((\C_mid[2]~3_combout  & (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|Cout~0_combout )) # (!\C_mid[2]~3_combout  & ((\CSA_BLOCKS[3].RCA_C0|full_adder_loop[11].FA|Cout~0_combout 
// )))))

	.dataa(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|Cout~0_combout ),
	.datab(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[12].FA|S~0_combout ),
	.datac(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[11].FA|Cout~0_combout ),
	.datad(\C_mid[2]~3_combout ),
	.cin(gnd),
	.combout(\S~26_combout ),
	.cout());
// synopsys translate_off
defparam \S~26 .lut_mask = 16'h663C;
defparam \S~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y41_N1
cycloneiv_io_ibuf \B[31]~input (
	.i(B[31]),
	.ibar(gnd),
	.o(\B[31]~input_o ));
// synopsys translate_off
defparam \B[31]~input .bus_hold = "false";
defparam \B[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N12
cycloneiv_lcell_comb \S~27 (
// Equation(s):
// \S~27_combout  = (\C_mid[2]~3_combout  & (\CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|Cout~0_combout )) # (!\C_mid[2]~3_combout  & ((\CSA_BLOCKS[3].RCA_C0|full_adder_loop[11].FA|Cout~0_combout )))

	.dataa(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|Cout~0_combout ),
	.datab(gnd),
	.datac(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[11].FA|Cout~0_combout ),
	.datad(\C_mid[2]~3_combout ),
	.cin(gnd),
	.combout(\S~27_combout ),
	.cout());
// synopsys translate_off
defparam \S~27 .lut_mask = 16'hAAF0;
defparam \S~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N14
cycloneiv_lcell_comb \S~28 (
// Equation(s):
// \S~28_combout  = (\S~27_combout  & ((\B[30]~input_o ) # (\A[30]~input_o ))) # (!\S~27_combout  & (\B[30]~input_o  & \A[30]~input_o ))

	.dataa(\S~27_combout ),
	.datab(\B[30]~input_o ),
	.datac(\A[30]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\S~28_combout ),
	.cout());
// synopsys translate_off
defparam \S~28 .lut_mask = 16'hE8E8;
defparam \S~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y41_N8
cycloneiv_io_ibuf \A[31]~input (
	.i(A[31]),
	.ibar(gnd),
	.o(\A[31]~input_o ));
// synopsys translate_off
defparam \A[31]~input .bus_hold = "false";
defparam \A[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N24
cycloneiv_lcell_comb \S~29 (
// Equation(s):
// \S~29_combout  = \B[31]~input_o  $ (\S~28_combout  $ (\A[31]~input_o ))

	.dataa(\B[31]~input_o ),
	.datab(gnd),
	.datac(\S~28_combout ),
	.datad(\A[31]~input_o ),
	.cin(gnd),
	.combout(\S~29_combout ),
	.cout());
// synopsys translate_off
defparam \S~29 .lut_mask = 16'hA55A;
defparam \S~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N28
cycloneiv_lcell_comb \C_mid~5 (
// Equation(s):
// \C_mid~5_combout  = (!\C_mid[2]~3_combout  & ((\A[30]~input_o  & ((\B[30]~input_o ) # (\CSA_BLOCKS[3].RCA_C0|full_adder_loop[11].FA|Cout~0_combout ))) # (!\A[30]~input_o  & (\B[30]~input_o  & \CSA_BLOCKS[3].RCA_C0|full_adder_loop[11].FA|Cout~0_combout 
// ))))

	.dataa(\A[30]~input_o ),
	.datab(\B[30]~input_o ),
	.datac(\CSA_BLOCKS[3].RCA_C0|full_adder_loop[11].FA|Cout~0_combout ),
	.datad(\C_mid[2]~3_combout ),
	.cin(gnd),
	.combout(\C_mid~5_combout ),
	.cout());
// synopsys translate_off
defparam \C_mid~5 .lut_mask = 16'h00E8;
defparam \C_mid~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N26
cycloneiv_lcell_comb \C_mid~4 (
// Equation(s):
// \C_mid~4_combout  = (\C_mid[2]~3_combout  & ((\CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|Cout~0_combout  & ((\B[30]~input_o ) # (\A[30]~input_o ))) # (!\CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|Cout~0_combout  & (\B[30]~input_o  & \A[30]~input_o ))))

	.dataa(\CSA_BLOCKS[3].RCA_C1|full_adder_loop[11].FA|Cout~0_combout ),
	.datab(\B[30]~input_o ),
	.datac(\A[30]~input_o ),
	.datad(\C_mid[2]~3_combout ),
	.cin(gnd),
	.combout(\C_mid~4_combout ),
	.cout());
// synopsys translate_off
defparam \C_mid~4 .lut_mask = 16'hE800;
defparam \C_mid~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y40_N30
cycloneiv_lcell_comb \C_mid~6 (
// Equation(s):
// \C_mid~6_combout  = (\B[31]~input_o  & ((\C_mid~5_combout ) # ((\C_mid~4_combout ) # (\A[31]~input_o )))) # (!\B[31]~input_o  & (\A[31]~input_o  & ((\C_mid~5_combout ) # (\C_mid~4_combout ))))

	.dataa(\B[31]~input_o ),
	.datab(\C_mid~5_combout ),
	.datac(\C_mid~4_combout ),
	.datad(\A[31]~input_o ),
	.cin(gnd),
	.combout(\C_mid~6_combout ),
	.cout());
// synopsys translate_off
defparam \C_mid~6 .lut_mask = 16'hFEA8;
defparam \C_mid~6 .sum_lutc_input = "datac";
// synopsys translate_on

assign S[0] = \S[0]~output_o ;

assign S[1] = \S[1]~output_o ;

assign S[2] = \S[2]~output_o ;

assign S[3] = \S[3]~output_o ;

assign S[4] = \S[4]~output_o ;

assign S[5] = \S[5]~output_o ;

assign S[6] = \S[6]~output_o ;

assign S[7] = \S[7]~output_o ;

assign S[8] = \S[8]~output_o ;

assign S[9] = \S[9]~output_o ;

assign S[10] = \S[10]~output_o ;

assign S[11] = \S[11]~output_o ;

assign S[12] = \S[12]~output_o ;

assign S[13] = \S[13]~output_o ;

assign S[14] = \S[14]~output_o ;

assign S[15] = \S[15]~output_o ;

assign S[16] = \S[16]~output_o ;

assign S[17] = \S[17]~output_o ;

assign S[18] = \S[18]~output_o ;

assign S[19] = \S[19]~output_o ;

assign S[20] = \S[20]~output_o ;

assign S[21] = \S[21]~output_o ;

assign S[22] = \S[22]~output_o ;

assign S[23] = \S[23]~output_o ;

assign S[24] = \S[24]~output_o ;

assign S[25] = \S[25]~output_o ;

assign S[26] = \S[26]~output_o ;

assign S[27] = \S[27]~output_o ;

assign S[28] = \S[28]~output_o ;

assign S[29] = \S[29]~output_o ;

assign S[30] = \S[30]~output_o ;

assign S[31] = \S[31]~output_o ;

assign Cout = \Cout~output_o ;

endmodule
