#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jan 13 17:00:00 2021
# Process ID: 25584
# Current directory: C:/Users/andre/Downloads/TRABAJO SED/TRABAJO SED/Cafetera VHDL/trabajo_vhdl_DEFINITIVO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23136 C:\Users\andre\Downloads\TRABAJO SED\TRABAJO SED\Cafetera VHDL\trabajo_vhdl_DEFINITIVO\trabajo_vhdl.xpr
# Log file: C:/Users/andre/Downloads/TRABAJO SED/TRABAJO SED/Cafetera VHDL/trabajo_vhdl_DEFINITIVO/vivado.log
# Journal file: C:/Users/andre/Downloads/TRABAJO SED/TRABAJO SED/Cafetera VHDL/trabajo_vhdl_DEFINITIVO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/andre/Downloads/TRABAJO SED/TRABAJO SED/Cafetera VHDL/trabajo_vhdl_DEFINITIVO/trabajo_vhdl.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/andre/Downloads/TRABAJO SED/TRABAJO SED/Cafetera VHDL/trabajo_vhdl_DEFINITIVO'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.105 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Downloads/TRABAJO SED/TRABAJO SED/Cafetera VHDL/trabajo_vhdl_DEFINITIVO/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'divisor_reloj_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Downloads/TRABAJO SED/TRABAJO SED/Cafetera VHDL/trabajo_vhdl_DEFINITIVO/trabajo_vhdl.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj divisor_reloj_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Downloads/TRABAJO SED/TRABAJO SED/Cafetera VHDL/trabajo_vhdl_DEFINITIVO/trabajo_vhdl.srcs/sources_1/new/C_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divisor_reloj'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Downloads/TRABAJO SED/TRABAJO SED/Cafetera VHDL/trabajo_vhdl_DEFINITIVO/trabajo_vhdl.srcs/sim_1/new/divisor_reloj_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divisor_reloj_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.105 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Downloads/TRABAJO SED/TRABAJO SED/Cafetera VHDL/trabajo_vhdl_DEFINITIVO/trabajo_vhdl.sim/sim_1/behav/xsim'
"xelab -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot divisor_reloj_tb_behav xil_defaultlib.divisor_reloj_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e33450d233b742029fbaeed272b20b36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot divisor_reloj_tb_behav xil_defaultlib.divisor_reloj_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.divisor_reloj [divisor_reloj_default]
Compiling architecture behavioral of entity xil_defaultlib.divisor_reloj_tb
Built simulation snapshot divisor_reloj_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/andre/Downloads/TRABAJO -notrace
couldn't read file "C:/Users/andre/Downloads/TRABAJO": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 13 18:54:48 2021...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1004.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Downloads/TRABAJO SED/TRABAJO SED/Cafetera VHDL/trabajo_vhdl_DEFINITIVO/trabajo_vhdl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divisor_reloj_tb_behav -key {Behavioral:sim_1:Functional:divisor_reloj_tb} -tclbatch {divisor_reloj_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source divisor_reloj_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1004.105 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divisor_reloj_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1004.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1022.258 ; gain = 18.152
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 13 19:22:32 2021...
