#!/bin/sh -h 
PYTHONHOME=/usr/cad/synopsys/vcs/2022.06/etc/search/pyh
export PYTHONHOME
PYTHONPATH=/usr/cad/synopsys/vcs/2022.06/linux64/lib/pylib27
export PYTHONPATH
LD_LIBRARY_PATH=/usr/cad/synopsys/vcs/2022.06/linux64/lib:/usr/cad/synopsys/vcs/2022.06/linux64/lib/pylib27
export LD_LIBRARY_PATH
/usr/cad/synopsys/vcs/2022.06/linux64/bin/vcsfind_create_index.exe  -z  "/home/Ethanchen/verilog/fpga_1121/VCS_HW_231119_180918/simv.daidir/debug_dump/fsearch/./idents_G57RYp.xml.gz" "/home/Ethanchen/verilog/fpga_1121/VCS_HW_231119_180918/simv.daidir/debug_dump/fsearch/./idents_tapi.xml.gz" -o "/home/Ethanchen/verilog/fpga_1121/VCS_HW_231119_180918/simv.daidir/debug_dump/fsearch/fsearch.db_tmp"
\mv "/home/Ethanchen/verilog/fpga_1121/VCS_HW_231119_180918/simv.daidir/debug_dump/fsearch/fsearch.db_tmp" "/home/Ethanchen/verilog/fpga_1121/VCS_HW_231119_180918/simv.daidir/debug_dump/fsearch/fsearch.db"
