#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Mar 16 17:07:22 2016
# Process ID: 2992
# Log file: C:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/vivado.log
# Journal file: C:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1\vivado.jou
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
IP Repository Located at : C:/Xilinx/Vivado/2014.4/data/ip
Scanning sources...
Finished scanning sources
WARNING: [Coretcl 2-176] No IPs found
Adding File C:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/sysgen/small_test_clock.xdc
Adding File C:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/sysgen/small_test.xdc
Adding File C:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/sysgen/small_test.htm
Adding File C:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/small_test_inp_recv_im1.dat
Adding File C:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/small_test_inp_recv_re1.dat
Adding File C:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/small_test_inp_trans.dat
Adding File C:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/small_test_out_recv.dat
Adding File C:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/small_test_out_trans_im.dat
Adding File C:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/small_test_out_trans_re.dat
Adding File C:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/small_test_test_pin.dat
Adding File C:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/sysgen/small_test_tb.vhd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:aximm:1.0.
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:axis:1.0.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/ip' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'c:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/ip_catalog'.)
Wrote  : <C:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/ip_catalog/small_test.srcs/sources_1/bd/small_test_bd/small_test_bd.bd> 
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /small_test_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /small_test_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /small_test_1/*'
Wrote  : <C:/Users/Tim-UML/Documents/GitHub/MA_1/Sysgen_small_test/netlistFin1/ip_catalog/small_test.srcs/sources_1/bd/small_test_bd/small_test_bd.bd> 
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 17:07:26 2016...
