$date
	Sat May 17 16:59:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_productoEscalar $end
$var wire 16 ! result [15:0] $end
$var wire 1 " busy $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 1 ' start $end
$var reg 1 ( valid $end
$scope module uut $end
$var wire 8 ) a [7:0] $end
$var wire 8 * b [7:0] $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' start $end
$var wire 1 ( valid $end
$var wire 16 + producto [15:0] $end
$var reg 16 , accumulator [15:0] $end
$var reg 1 " busy $end
$var reg 4 - counter [3:0] $end
$var reg 4 . max_count [3:0] $end
$var reg 16 / result [15:0] $end
$scope module mul_inst $end
$var wire 8 0 a [7:0] $end
$var wire 8 1 b [7:0] $end
$var reg 16 2 resul [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 2
b0 1
b0 0
b0 /
b100 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
0'
1&
0%
b0 $
b0 #
0"
b0 !
$end
#1
1%
#2
0%
1'
0&
#3
1"
1%
#4
b1100 +
b1100 2
0%
b100 $
b100 *
b100 1
b11 #
b11 )
b11 0
1(
0'
#5
b1 -
b1100 ,
1%
#6
b11110 +
b11110 2
0%
b110 $
b110 *
b110 1
b101 #
b101 )
b101 0
#7
b10 -
b101010 ,
1%
#8
b111000 +
b111000 2
0%
b1000 $
b1000 *
b1000 1
b111 #
b111 )
b111 0
#9
b11 -
b1100010 ,
1%
#10
b1011010 +
b1011010 2
0%
b1010 $
b1010 *
b1010 1
b1001 #
b1001 )
b1001 0
#11
0"
b10111100 !
b10111100 /
b100 -
b10111100 ,
1%
#12
0%
