

================================================================
== Vitis HLS Report for 'straightLineProjectorFromLayerIJtoK'
================================================================
* Date:           Sun Jul 26 20:06:50 2020

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.354 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k"   --->   Operation 5 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %j"   --->   Operation 6 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 7 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%z_j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_j"   --->   Operation 8 'read' 'z_j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%z_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_i"   --->   Operation 9 'read' 'z_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_cast1 = zext i3 %i_read"   --->   Operation 10 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 11 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k_cast = zext i3 %k_read"   --->   Operation 12 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.57ns)   --->   "%sub_ln142 = sub i4 %k_cast, i4 %i_cast" [patchMaker.cpp:142]   --->   Operation 13 'sub' 'sub_ln142' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i4 %sub_ln142" [patchMaker.cpp:142]   --->   Operation 14 'trunc' 'trunc_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.88ns)   --->   "%sub_ln142_1 = sub i32 %j_read, i32 %i_cast1" [patchMaker.cpp:142]   --->   Operation 15 'sub' 'sub_ln142_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln142_1 = trunc i32 %sub_ln142_1" [patchMaker.cpp:142]   --->   Operation 16 'trunc' 'trunc_ln142_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.57ns)   --->   "%neg = sub i3 0, i3 %trunc_ln142" [patchMaker.cpp:142]   --->   Operation 17 'sub' 'neg' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.65ns)   --->   "%abscond = icmp_sgt  i4 %sub_ln142, i4 0" [patchMaker.cpp:142]   --->   Operation 18 'icmp' 'abscond' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.27ns)   --->   "%abs = select i1 %abscond, i3 %trunc_ln142, i3 %neg" [patchMaker.cpp:142]   --->   Operation 19 'select' 'abs' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %abs, i3 0" [patchMaker.cpp:142]   --->   Operation 20 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %abs, i1 0" [patchMaker.cpp:142]   --->   Operation 21 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i4 %tmp_3" [patchMaker.cpp:142]   --->   Operation 22 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = sub i6 %tmp, i6 %tmp_3_cast" [patchMaker.cpp:142]   --->   Operation 23 'sub' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%neg5 = sub i6 0, i6 %trunc_ln142_1" [patchMaker.cpp:142]   --->   Operation 24 'sub' 'neg5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%abscond6 = icmp_sgt  i32 %sub_ln142_1, i32 0" [patchMaker.cpp:142]   --->   Operation 25 'icmp' 'abscond6' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.29ns)   --->   "%abs7 = select i1 %abscond6, i6 %trunc_ln142_1, i6 %neg5" [patchMaker.cpp:142]   --->   Operation 26 'select' 'abs7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%empty_72 = add i6 %empty, i6 %abs7" [patchMaker.cpp:142]   --->   Operation 27 'add' 'empty_72' <Predicate = true> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_72" [patchMaker.cpp:142]   --->   Operation 28 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%radiiDivisionList_addr = getelementptr i35 %radiiDivisionList, i64 0, i64 %p_cast" [patchMaker.cpp:142]   --->   Operation 29 'getelementptr' 'radiiDivisionList_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.71ns)   --->   "%radiiDivisionList_load = load i6 %radiiDivisionList_addr" [patchMaker.cpp:142]   --->   Operation 30 'load' 'radiiDivisionList_load' <Predicate = true> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 35> <Depth = 36> <ROM>

State 2 <SV = 1> <Delay = 3.17>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln142 = sext i4 %sub_ln142" [patchMaker.cpp:142]   --->   Operation 31 'sext' 'sext_ln142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.17ns)   --->   "%mul_ln142 = mul i32 %sext_ln142, i32 %sub_ln142_1" [patchMaker.cpp:142]   --->   Operation 32 'mul' 'mul_ln142' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln142, i32 31" [patchMaker.cpp:142]   --->   Operation 33 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%z_j_cast = sext i32 %z_j_read"   --->   Operation 34 'sext' 'z_j_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.71ns)   --->   "%radiiDivisionList_load = load i6 %radiiDivisionList_addr" [patchMaker.cpp:142]   --->   Operation 35 'load' 'radiiDivisionList_load' <Predicate = true> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 35> <Depth = 36> <ROM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%z_i_cast = sext i32 %z_i_read"   --->   Operation 36 'sext' 'z_i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.88ns)   --->   "%mul211 = sub i33 %z_j_cast, i33 %z_i_cast"   --->   Operation 37 'sub' 'mul211' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.09>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i35 %radiiDivisionList_load"   --->   Operation 38 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%mul211_cast = sext i33 %mul211"   --->   Operation 39 'sext' 'mul211_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (3.09ns)   --->   "%sub32 = mul i64 %zext_ln534, i64 %mul211_cast"   --->   Operation 40 'mul' 'sub32' <Predicate = true> <Delay = 3.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %sub32, i32 32, i32 63"   --->   Operation 41 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.10>
ST_4 : Operation 42 [1/1] (0.88ns)   --->   "%returnVal = add i32 %trunc_ln1, i32 %z_i_read"   --->   Operation 42 'add' 'returnVal' <Predicate = (!tmp_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.88ns)   --->   "%returnVal_1 = sub i32 %z_i_read, i32 %trunc_ln1"   --->   Operation 43 'sub' 'returnVal_1' <Predicate = (tmp_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.22ns)   --->   "%returnVal_2 = select i1 %tmp_1, i32 %returnVal_1, i32 %returnVal" [patchMaker.cpp:142]   --->   Operation 44 'select' 'returnVal_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln164 = ret i32 %returnVal_2" [patchMaker.cpp:164]   --->   Operation 45 'ret' 'ret_ln164' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.35ns
The critical path consists of the following:
	wire read on port 'j' [9]  (0 ns)
	'sub' operation ('sub_ln142_1', patchMaker.cpp:142) [19]  (0.88 ns)
	'icmp' operation ('abscond6', patchMaker.cpp:142) [32]  (0.859 ns)
	'select' operation ('abs7', patchMaker.cpp:142) [33]  (0.293 ns)
	'add' operation ('empty_72', patchMaker.cpp:142) [34]  (0.608 ns)
	'getelementptr' operation ('radiiDivisionList_addr', patchMaker.cpp:142) [36]  (0 ns)
	'load' operation ('radiiDivisionList_load', patchMaker.cpp:142) on array 'radiiDivisionList' [37]  (0.714 ns)

 <State 2>: 3.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln142', patchMaker.cpp:142) [21]  (3.17 ns)

 <State 3>: 3.09ns
The critical path consists of the following:
	'mul' operation ('sub32') [42]  (3.09 ns)

 <State 4>: 1.11ns
The critical path consists of the following:
	'add' operation ('returnVal') [44]  (0.88 ns)
	'select' operation ('returnVal', patchMaker.cpp:142) [46]  (0.227 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
