;redcode
;assert 1
	SPL 0, <-332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SPL 0, 612
	SUB @127, 106
	SUB @127, 106
	SUB @-127, 100
	SUB @127, 106
	SUB 1, 156
	SUB @-127, 100
	MOV -7, <-20
	MOV -7, <-20
	DJN 1, @0
	SUB -207, <-120
	SUB 21, 3
	SUB @-127, 100
	SUB -207, <-120
	SPL 0, 612
	SLT 20, @12
	DJN 0, #100
	SUB -207, <-120
	SLT 20, @12
	SUB 12, @10
	SUB @-127, 100
	SUB @-127, 100
	SUB -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	ADD #270, <1
	SUB @121, 106
	SUB @-127, 100
	SUB @-127, 100
	SLT @0, 390
	MOV @-11, <120
	SLT @0, 390
	SUB @-127, 100
	MOV @-11, <120
	MOV -1, <-20
	SPL 0, <-332
	ADD #270, <1
	MOV -1, <-20
	SUB @127, 106
	SPL 0, <-332
	MOV -1, <-20
	SPL 0, <-332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, -20
	DJN -1, @-20
	MOV -7, <-20
