
MorseTrainer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000014a0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  0800155c  0800155c  0001155c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001624  08001624  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001624  08001624  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001624  08001624  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001624  08001624  00011624  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001628  08001628  00011628  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800162c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  2000000c  08001638  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  08001638  00020030  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000267d  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000c7f  00000000  00000000  000226f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000340  00000000  00000000  00023378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000255  00000000  00000000  000236b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019803  00000000  00000000  0002390d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000433e  00000000  00000000  0003d110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009aa4b  00000000  00000000  0004144e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000009f4  00000000  00000000  000dbe9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000dc890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08001544 	.word	0x08001544

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08001544 	.word	0x08001544

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <uart_send_char>:
// bit 0 is for tim6
// bit 1 is for tim2

void SystemClock_Config(void);

void uart_send_char(char ch){
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
 8000222:	0002      	movs	r2, r0
 8000224:	1dfb      	adds	r3, r7, #7
 8000226:	701a      	strb	r2, [r3, #0]
	while (!(USART5->ISR & (1 << 7)));
 8000228:	46c0      	nop			; (mov r8, r8)
 800022a:	4b07      	ldr	r3, [pc, #28]	; (8000248 <uart_send_char+0x2c>)
 800022c:	69db      	ldr	r3, [r3, #28]
 800022e:	2280      	movs	r2, #128	; 0x80
 8000230:	4013      	ands	r3, r2
 8000232:	d0fa      	beq.n	800022a <uart_send_char+0xe>
	USART5->TDR = ch;
 8000234:	4a04      	ldr	r2, [pc, #16]	; (8000248 <uart_send_char+0x2c>)
 8000236:	1dfb      	adds	r3, r7, #7
 8000238:	781b      	ldrb	r3, [r3, #0]
 800023a:	b29b      	uxth	r3, r3
 800023c:	8513      	strh	r3, [r2, #40]	; 0x28
}
 800023e:	46c0      	nop			; (mov r8, r8)
 8000240:	46bd      	mov	sp, r7
 8000242:	b002      	add	sp, #8
 8000244:	bd80      	pop	{r7, pc}
 8000246:	46c0      	nop			; (mov r8, r8)
 8000248:	40005000 	.word	0x40005000

0800024c <uart_send_string>:

void uart_send_string(const char* str) {
 800024c:	b580      	push	{r7, lr}
 800024e:	b082      	sub	sp, #8
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
    while (*str) {  // Continue until the null terminator is encountered
 8000254:	e007      	b.n	8000266 <uart_send_string+0x1a>
        uart_send_char(*str);
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	781b      	ldrb	r3, [r3, #0]
 800025a:	0018      	movs	r0, r3
 800025c:	f7ff ffde 	bl	800021c <uart_send_char>
        str++;  // Move to the next character in the string
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	3301      	adds	r3, #1
 8000264:	607b      	str	r3, [r7, #4]
    while (*str) {  // Continue until the null terminator is encountered
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	781b      	ldrb	r3, [r3, #0]
 800026a:	2b00      	cmp	r3, #0
 800026c:	d1f3      	bne.n	8000256 <uart_send_string+0xa>
    }
}
 800026e:	46c0      	nop			; (mov r8, r8)
 8000270:	46c0      	nop			; (mov r8, r8)
 8000272:	46bd      	mov	sp, r7
 8000274:	b002      	add	sp, #8
 8000276:	bd80      	pop	{r7, pc}

08000278 <init_tim3>:
    uart_send_char(' ');
}


// tim3 used for PWM for buzzer
void init_tim3(){
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN; // en tim3 clock
 800027c:	4b17      	ldr	r3, [pc, #92]	; (80002dc <init_tim3+0x64>)
 800027e:	69da      	ldr	r2, [r3, #28]
 8000280:	4b16      	ldr	r3, [pc, #88]	; (80002dc <init_tim3+0x64>)
 8000282:	2102      	movs	r1, #2
 8000284:	430a      	orrs	r2, r1
 8000286:	61da      	str	r2, [r3, #28]
	RCC->AHBENR |= RCC_AHBENR_GPIOCEN; // en GPIOC clock
 8000288:	4b14      	ldr	r3, [pc, #80]	; (80002dc <init_tim3+0x64>)
 800028a:	695a      	ldr	r2, [r3, #20]
 800028c:	4b13      	ldr	r3, [pc, #76]	; (80002dc <init_tim3+0x64>)
 800028e:	2180      	movs	r1, #128	; 0x80
 8000290:	0309      	lsls	r1, r1, #12
 8000292:	430a      	orrs	r2, r1
 8000294:	615a      	str	r2, [r3, #20]
	GPIOC->MODER |= GPIO_MODER_MODER6_1; // led on PC6 to AF
 8000296:	4b12      	ldr	r3, [pc, #72]	; (80002e0 <init_tim3+0x68>)
 8000298:	681a      	ldr	r2, [r3, #0]
 800029a:	4b11      	ldr	r3, [pc, #68]	; (80002e0 <init_tim3+0x68>)
 800029c:	2180      	movs	r1, #128	; 0x80
 800029e:	0189      	lsls	r1, r1, #6
 80002a0:	430a      	orrs	r2, r1
 80002a2:	601a      	str	r2, [r3, #0]
	TIM3->PSC = 480-1;
 80002a4:	4b0f      	ldr	r3, [pc, #60]	; (80002e4 <init_tim3+0x6c>)
 80002a6:	22e0      	movs	r2, #224	; 0xe0
 80002a8:	32ff      	adds	r2, #255	; 0xff
 80002aa:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->ARR = 156-1; // 1hz pwm signal
 80002ac:	4b0d      	ldr	r3, [pc, #52]	; (80002e4 <init_tim3+0x6c>)
 80002ae:	229b      	movs	r2, #155	; 0x9b
 80002b0:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->CCMR1 |= TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1; // interrupt when CNT == CCR1
 80002b2:	4b0c      	ldr	r3, [pc, #48]	; (80002e4 <init_tim3+0x6c>)
 80002b4:	699a      	ldr	r2, [r3, #24]
 80002b6:	4b0b      	ldr	r3, [pc, #44]	; (80002e4 <init_tim3+0x6c>)
 80002b8:	2160      	movs	r1, #96	; 0x60
 80002ba:	430a      	orrs	r2, r1
 80002bc:	619a      	str	r2, [r3, #24]
	TIM3->CCR1 = 8; // pwm goes low @ cnt == 8
 80002be:	4b09      	ldr	r3, [pc, #36]	; (80002e4 <init_tim3+0x6c>)
 80002c0:	2208      	movs	r2, #8
 80002c2:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CNT = 9; // start pwm line low
 80002c4:	4b07      	ldr	r3, [pc, #28]	; (80002e4 <init_tim3+0x6c>)
 80002c6:	2209      	movs	r2, #9
 80002c8:	625a      	str	r2, [r3, #36]	; 0x24
	TIM3->CCER |= TIM_CCER_CC1E; // enable channel 1
 80002ca:	4b06      	ldr	r3, [pc, #24]	; (80002e4 <init_tim3+0x6c>)
 80002cc:	6a1a      	ldr	r2, [r3, #32]
 80002ce:	4b05      	ldr	r3, [pc, #20]	; (80002e4 <init_tim3+0x6c>)
 80002d0:	2101      	movs	r1, #1
 80002d2:	430a      	orrs	r2, r1
 80002d4:	621a      	str	r2, [r3, #32]
}
 80002d6:	46c0      	nop			; (mov r8, r8)
 80002d8:	46bd      	mov	sp, r7
 80002da:	bd80      	pop	{r7, pc}
 80002dc:	40021000 	.word	0x40021000
 80002e0:	48000800 	.word	0x48000800
 80002e4:	40000400 	.word	0x40000400

080002e8 <init_uart>:

void init_uart(){
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0

	// ------------------ serial port UART setup ----------------

	RCC->AHBENR |= RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIODEN; // enable GPIOD and GPIOC clocks
 80002ec:	4b42      	ldr	r3, [pc, #264]	; (80003f8 <init_uart+0x110>)
 80002ee:	695a      	ldr	r2, [r3, #20]
 80002f0:	4b41      	ldr	r3, [pc, #260]	; (80003f8 <init_uart+0x110>)
 80002f2:	21c0      	movs	r1, #192	; 0xc0
 80002f4:	0349      	lsls	r1, r1, #13
 80002f6:	430a      	orrs	r2, r1
 80002f8:	615a      	str	r2, [r3, #20]
	RCC->APB1ENR |= RCC_APB1ENR_USART5EN;
 80002fa:	4b3f      	ldr	r3, [pc, #252]	; (80003f8 <init_uart+0x110>)
 80002fc:	69da      	ldr	r2, [r3, #28]
 80002fe:	4b3e      	ldr	r3, [pc, #248]	; (80003f8 <init_uart+0x110>)
 8000300:	2180      	movs	r1, #128	; 0x80
 8000302:	0349      	lsls	r1, r1, #13
 8000304:	430a      	orrs	r2, r1
 8000306:	61da      	str	r2, [r3, #28]
	// set MODER's to alternate function
	GPIOC->MODER |= GPIO_MODER_MODER12_1;
 8000308:	4b3c      	ldr	r3, [pc, #240]	; (80003fc <init_uart+0x114>)
 800030a:	681a      	ldr	r2, [r3, #0]
 800030c:	4b3b      	ldr	r3, [pc, #236]	; (80003fc <init_uart+0x114>)
 800030e:	2180      	movs	r1, #128	; 0x80
 8000310:	0489      	lsls	r1, r1, #18
 8000312:	430a      	orrs	r2, r1
 8000314:	601a      	str	r2, [r3, #0]
	GPIOC->MODER &= ~(GPIO_MODER_MODER12_0);
 8000316:	4b39      	ldr	r3, [pc, #228]	; (80003fc <init_uart+0x114>)
 8000318:	681a      	ldr	r2, [r3, #0]
 800031a:	4b38      	ldr	r3, [pc, #224]	; (80003fc <init_uart+0x114>)
 800031c:	4938      	ldr	r1, [pc, #224]	; (8000400 <init_uart+0x118>)
 800031e:	400a      	ands	r2, r1
 8000320:	601a      	str	r2, [r3, #0]

	GPIOD->MODER |= GPIO_MODER_MODER2_1;
 8000322:	4b38      	ldr	r3, [pc, #224]	; (8000404 <init_uart+0x11c>)
 8000324:	681a      	ldr	r2, [r3, #0]
 8000326:	4b37      	ldr	r3, [pc, #220]	; (8000404 <init_uart+0x11c>)
 8000328:	2120      	movs	r1, #32
 800032a:	430a      	orrs	r2, r1
 800032c:	601a      	str	r2, [r3, #0]
	GPIOD->MODER &= ~GPIO_MODER_MODER2_0;
 800032e:	4b35      	ldr	r3, [pc, #212]	; (8000404 <init_uart+0x11c>)
 8000330:	681a      	ldr	r2, [r3, #0]
 8000332:	4b34      	ldr	r3, [pc, #208]	; (8000404 <init_uart+0x11c>)
 8000334:	2110      	movs	r1, #16
 8000336:	438a      	bics	r2, r1
 8000338:	601a      	str	r2, [r3, #0]

	// configure pc12 for UART5_TX (AF2)
	GPIOC->AFR[1] &= ~GPIO_AFRH_AFSEL12;
 800033a:	4b30      	ldr	r3, [pc, #192]	; (80003fc <init_uart+0x114>)
 800033c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800033e:	4b2f      	ldr	r3, [pc, #188]	; (80003fc <init_uart+0x114>)
 8000340:	4931      	ldr	r1, [pc, #196]	; (8000408 <init_uart+0x120>)
 8000342:	400a      	ands	r2, r1
 8000344:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOC->AFR[1] |= (2 << 16);
 8000346:	4b2d      	ldr	r3, [pc, #180]	; (80003fc <init_uart+0x114>)
 8000348:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800034a:	4b2c      	ldr	r3, [pc, #176]	; (80003fc <init_uart+0x114>)
 800034c:	2180      	movs	r1, #128	; 0x80
 800034e:	0289      	lsls	r1, r1, #10
 8000350:	430a      	orrs	r2, r1
 8000352:	625a      	str	r2, [r3, #36]	; 0x24

	// configure pd2 for UART5_RX (AF2)
	GPIOD->AFR[0] &= ~GPIO_AFRL_AFSEL2;
 8000354:	4b2b      	ldr	r3, [pc, #172]	; (8000404 <init_uart+0x11c>)
 8000356:	6a1a      	ldr	r2, [r3, #32]
 8000358:	4b2a      	ldr	r3, [pc, #168]	; (8000404 <init_uart+0x11c>)
 800035a:	492c      	ldr	r1, [pc, #176]	; (800040c <init_uart+0x124>)
 800035c:	400a      	ands	r2, r1
 800035e:	621a      	str	r2, [r3, #32]
	GPIOD->AFR[0] |= (2 << 8);
 8000360:	4b28      	ldr	r3, [pc, #160]	; (8000404 <init_uart+0x11c>)
 8000362:	6a1a      	ldr	r2, [r3, #32]
 8000364:	4b27      	ldr	r3, [pc, #156]	; (8000404 <init_uart+0x11c>)
 8000366:	2180      	movs	r1, #128	; 0x80
 8000368:	0089      	lsls	r1, r1, #2
 800036a:	430a      	orrs	r2, r1
 800036c:	621a      	str	r2, [r3, #32]

	// first, turn off the UE bit
	USART5->CR1 &= ~USART_CR1_UE;
 800036e:	4b28      	ldr	r3, [pc, #160]	; (8000410 <init_uart+0x128>)
 8000370:	681a      	ldr	r2, [r3, #0]
 8000372:	4b27      	ldr	r3, [pc, #156]	; (8000410 <init_uart+0x128>)
 8000374:	2101      	movs	r1, #1
 8000376:	438a      	bics	r2, r1
 8000378:	601a      	str	r2, [r3, #0]

	// set word length to 8 bits
	USART5->CR1 &= ~USART_CR1_M0;
 800037a:	4b25      	ldr	r3, [pc, #148]	; (8000410 <init_uart+0x128>)
 800037c:	681a      	ldr	r2, [r3, #0]
 800037e:	4b24      	ldr	r3, [pc, #144]	; (8000410 <init_uart+0x128>)
 8000380:	4924      	ldr	r1, [pc, #144]	; (8000414 <init_uart+0x12c>)
 8000382:	400a      	ands	r2, r1
 8000384:	601a      	str	r2, [r3, #0]
	USART5->CR1 &= ~USART_CR1_M1;
 8000386:	4b22      	ldr	r3, [pc, #136]	; (8000410 <init_uart+0x128>)
 8000388:	681a      	ldr	r2, [r3, #0]
 800038a:	4b21      	ldr	r3, [pc, #132]	; (8000410 <init_uart+0x128>)
 800038c:	4922      	ldr	r1, [pc, #136]	; (8000418 <init_uart+0x130>)
 800038e:	400a      	ands	r2, r1
 8000390:	601a      	str	r2, [r3, #0]

	// set for 1 stop bit
	USART5->CR2 &= ~(USART_CR2_STOP);
 8000392:	4b1f      	ldr	r3, [pc, #124]	; (8000410 <init_uart+0x128>)
 8000394:	685a      	ldr	r2, [r3, #4]
 8000396:	4b1e      	ldr	r3, [pc, #120]	; (8000410 <init_uart+0x128>)
 8000398:	4920      	ldr	r1, [pc, #128]	; (800041c <init_uart+0x134>)
 800039a:	400a      	ands	r2, r1
 800039c:	605a      	str	r2, [r3, #4]

	// no parity
	USART5->CR1 &= ~(USART_CR1_PCE);
 800039e:	4b1c      	ldr	r3, [pc, #112]	; (8000410 <init_uart+0x128>)
 80003a0:	681a      	ldr	r2, [r3, #0]
 80003a2:	4b1b      	ldr	r3, [pc, #108]	; (8000410 <init_uart+0x128>)
 80003a4:	491e      	ldr	r1, [pc, #120]	; (8000420 <init_uart+0x138>)
 80003a6:	400a      	ands	r2, r1
 80003a8:	601a      	str	r2, [r3, #0]

	// 16x over-sampling
	USART5->CR1 &= ~(USART_CR1_OVER8);
 80003aa:	4b19      	ldr	r3, [pc, #100]	; (8000410 <init_uart+0x128>)
 80003ac:	681a      	ldr	r2, [r3, #0]
 80003ae:	4b18      	ldr	r3, [pc, #96]	; (8000410 <init_uart+0x128>)
 80003b0:	491c      	ldr	r1, [pc, #112]	; (8000424 <init_uart+0x13c>)
 80003b2:	400a      	ands	r2, r1
 80003b4:	601a      	str	r2, [r3, #0]

	// baud rate 115200
	USART5->BRR = 0x1a1;
 80003b6:	4b16      	ldr	r3, [pc, #88]	; (8000410 <init_uart+0x128>)
 80003b8:	22a2      	movs	r2, #162	; 0xa2
 80003ba:	32ff      	adds	r2, #255	; 0xff
 80003bc:	60da      	str	r2, [r3, #12]

	// enable receiver and transmitter
	USART5->CR1 |= (USART_CR1_TE | USART_CR1_RE);
 80003be:	4b14      	ldr	r3, [pc, #80]	; (8000410 <init_uart+0x128>)
 80003c0:	681a      	ldr	r2, [r3, #0]
 80003c2:	4b13      	ldr	r3, [pc, #76]	; (8000410 <init_uart+0x128>)
 80003c4:	210c      	movs	r1, #12
 80003c6:	430a      	orrs	r2, r1
 80003c8:	601a      	str	r2, [r3, #0]

	// enable UART
	USART5->CR1 |= USART_CR1_UE;
 80003ca:	4b11      	ldr	r3, [pc, #68]	; (8000410 <init_uart+0x128>)
 80003cc:	681a      	ldr	r2, [r3, #0]
 80003ce:	4b10      	ldr	r3, [pc, #64]	; (8000410 <init_uart+0x128>)
 80003d0:	2101      	movs	r1, #1
 80003d2:	430a      	orrs	r2, r1
 80003d4:	601a      	str	r2, [r3, #0]

	// wait for things to work?
	while(!(USART5->ISR & USART_ISR_REACK) || !(USART5->ISR & USART_ISR_TEACK));
 80003d6:	46c0      	nop			; (mov r8, r8)
 80003d8:	4b0d      	ldr	r3, [pc, #52]	; (8000410 <init_uart+0x128>)
 80003da:	69da      	ldr	r2, [r3, #28]
 80003dc:	2380      	movs	r3, #128	; 0x80
 80003de:	03db      	lsls	r3, r3, #15
 80003e0:	4013      	ands	r3, r2
 80003e2:	d0f9      	beq.n	80003d8 <init_uart+0xf0>
 80003e4:	4b0a      	ldr	r3, [pc, #40]	; (8000410 <init_uart+0x128>)
 80003e6:	69da      	ldr	r2, [r3, #28]
 80003e8:	2380      	movs	r3, #128	; 0x80
 80003ea:	039b      	lsls	r3, r3, #14
 80003ec:	4013      	ands	r3, r2
 80003ee:	d0f3      	beq.n	80003d8 <init_uart+0xf0>

}
 80003f0:	46c0      	nop			; (mov r8, r8)
 80003f2:	46c0      	nop			; (mov r8, r8)
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	40021000 	.word	0x40021000
 80003fc:	48000800 	.word	0x48000800
 8000400:	feffffff 	.word	0xfeffffff
 8000404:	48000c00 	.word	0x48000c00
 8000408:	fff0ffff 	.word	0xfff0ffff
 800040c:	fffff0ff 	.word	0xfffff0ff
 8000410:	40005000 	.word	0x40005000
 8000414:	ffffefff 	.word	0xffffefff
 8000418:	efffffff 	.word	0xefffffff
 800041c:	ffffcfff 	.word	0xffffcfff
 8000420:	fffffbff 	.word	0xfffffbff
 8000424:	ffff7fff 	.word	0xffff7fff

08000428 <EXTI0_1_IRQHandler>:



void EXTI0_1_IRQHandler(){
 8000428:	b580      	push	{r7, lr}
 800042a:	b082      	sub	sp, #8
 800042c:	af00      	add	r7, sp, #0

	// ack interrupt -> clear 1st bit of EXTI->PR
	EXTI->PR = 1<<1;
 800042e:	4b2f      	ldr	r3, [pc, #188]	; (80004ec <EXTI0_1_IRQHandler+0xc4>)
 8000430:	2202      	movs	r2, #2
 8000432:	615a      	str	r2, [r3, #20]

	// toggle pc7 led
	if((GPIOA->IDR >> 1) & 1){ // button pin is high (triggered by rising edge)
 8000434:	2390      	movs	r3, #144	; 0x90
 8000436:	05db      	lsls	r3, r3, #23
 8000438:	691b      	ldr	r3, [r3, #16]
 800043a:	2202      	movs	r2, #2
 800043c:	4013      	ands	r3, r2
 800043e:	d01b      	beq.n	8000478 <EXTI0_1_IRQHandler+0x50>

		// turn on led
		GPIOC->BSRR = (1 << 7);
 8000440:	4b2b      	ldr	r3, [pc, #172]	; (80004f0 <EXTI0_1_IRQHandler+0xc8>)
 8000442:	2280      	movs	r2, #128	; 0x80
 8000444:	619a      	str	r2, [r3, #24]

		// turn on buzzer
		TIM3->CR1 |= TIM_CR1_CEN;
 8000446:	4b2b      	ldr	r3, [pc, #172]	; (80004f4 <EXTI0_1_IRQHandler+0xcc>)
 8000448:	681a      	ldr	r2, [r3, #0]
 800044a:	4b2a      	ldr	r3, [pc, #168]	; (80004f4 <EXTI0_1_IRQHandler+0xcc>)
 800044c:	2101      	movs	r1, #1
 800044e:	430a      	orrs	r2, r1
 8000450:	601a      	str	r2, [r3, #0]

		// stop the inactivity timer
		TIM2->CR1 &= ~1;
 8000452:	2380      	movs	r3, #128	; 0x80
 8000454:	05db      	lsls	r3, r3, #23
 8000456:	681a      	ldr	r2, [r3, #0]
 8000458:	2380      	movs	r3, #128	; 0x80
 800045a:	05db      	lsls	r3, r3, #23
 800045c:	2101      	movs	r1, #1
 800045e:	438a      	bics	r2, r1
 8000460:	601a      	str	r2, [r3, #0]
		TIM2->CNT = 0;
 8000462:	2380      	movs	r3, #128	; 0x80
 8000464:	05db      	lsls	r3, r3, #23
 8000466:	2200      	movs	r2, #0
 8000468:	625a      	str	r2, [r3, #36]	; 0x24

		// start activity timer
		TIM6->CR1 |= 1;
 800046a:	4b23      	ldr	r3, [pc, #140]	; (80004f8 <EXTI0_1_IRQHandler+0xd0>)
 800046c:	681a      	ldr	r2, [r3, #0]
 800046e:	4b22      	ldr	r3, [pc, #136]	; (80004f8 <EXTI0_1_IRQHandler+0xd0>)
 8000470:	2101      	movs	r1, #1
 8000472:	430a      	orrs	r2, r1
 8000474:	601a      	str	r2, [r3, #0]

		// start inactivity timer
		TIM2->CR1 |= TIM_CR1_CEN;

	}
}
 8000476:	e035      	b.n	80004e4 <EXTI0_1_IRQHandler+0xbc>
		GPIOC->BSRR = (1 << 7) << 16;
 8000478:	4b1d      	ldr	r3, [pc, #116]	; (80004f0 <EXTI0_1_IRQHandler+0xc8>)
 800047a:	2280      	movs	r2, #128	; 0x80
 800047c:	0412      	lsls	r2, r2, #16
 800047e:	619a      	str	r2, [r3, #24]
		TIM3->CR1 &= ~TIM_CR1_CEN;
 8000480:	4b1c      	ldr	r3, [pc, #112]	; (80004f4 <EXTI0_1_IRQHandler+0xcc>)
 8000482:	681a      	ldr	r2, [r3, #0]
 8000484:	4b1b      	ldr	r3, [pc, #108]	; (80004f4 <EXTI0_1_IRQHandler+0xcc>)
 8000486:	2101      	movs	r1, #1
 8000488:	438a      	bics	r2, r1
 800048a:	601a      	str	r2, [r3, #0]
		TIM3->CNT = 17; // cnt > ccr1 to make sure line is low
 800048c:	4b19      	ldr	r3, [pc, #100]	; (80004f4 <EXTI0_1_IRQHandler+0xcc>)
 800048e:	2211      	movs	r2, #17
 8000490:	625a      	str	r2, [r3, #36]	; 0x24
		int count = (int) TIM6->CNT;
 8000492:	4b19      	ldr	r3, [pc, #100]	; (80004f8 <EXTI0_1_IRQHandler+0xd0>)
 8000494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000496:	607b      	str	r3, [r7, #4]
		TIM6->CR1 &= ~1;
 8000498:	4b17      	ldr	r3, [pc, #92]	; (80004f8 <EXTI0_1_IRQHandler+0xd0>)
 800049a:	681a      	ldr	r2, [r3, #0]
 800049c:	4b16      	ldr	r3, [pc, #88]	; (80004f8 <EXTI0_1_IRQHandler+0xd0>)
 800049e:	2101      	movs	r1, #1
 80004a0:	438a      	bics	r2, r1
 80004a2:	601a      	str	r2, [r3, #0]
		TIM6->CNT = 0;
 80004a4:	4b14      	ldr	r3, [pc, #80]	; (80004f8 <EXTI0_1_IRQHandler+0xd0>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	625a      	str	r2, [r3, #36]	; 0x24
		if(count < 115){ // press was shorter than 115ms -> dit
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	2b72      	cmp	r3, #114	; 0x72
 80004ae:	dc08      	bgt.n	80004c2 <EXTI0_1_IRQHandler+0x9a>
			state = morse_tree[(int)state][0];
 80004b0:	4b12      	ldr	r3, [pc, #72]	; (80004fc <EXTI0_1_IRQHandler+0xd4>)
 80004b2:	781b      	ldrb	r3, [r3, #0]
 80004b4:	001a      	movs	r2, r3
 80004b6:	4b12      	ldr	r3, [pc, #72]	; (8000500 <EXTI0_1_IRQHandler+0xd8>)
 80004b8:	0052      	lsls	r2, r2, #1
 80004ba:	5cd2      	ldrb	r2, [r2, r3]
 80004bc:	4b0f      	ldr	r3, [pc, #60]	; (80004fc <EXTI0_1_IRQHandler+0xd4>)
 80004be:	701a      	strb	r2, [r3, #0]
 80004c0:	e008      	b.n	80004d4 <EXTI0_1_IRQHandler+0xac>
			state = morse_tree[(int)state][1];
 80004c2:	4b0e      	ldr	r3, [pc, #56]	; (80004fc <EXTI0_1_IRQHandler+0xd4>)
 80004c4:	781b      	ldrb	r3, [r3, #0]
 80004c6:	4a0e      	ldr	r2, [pc, #56]	; (8000500 <EXTI0_1_IRQHandler+0xd8>)
 80004c8:	005b      	lsls	r3, r3, #1
 80004ca:	18d3      	adds	r3, r2, r3
 80004cc:	3301      	adds	r3, #1
 80004ce:	781a      	ldrb	r2, [r3, #0]
 80004d0:	4b0a      	ldr	r3, [pc, #40]	; (80004fc <EXTI0_1_IRQHandler+0xd4>)
 80004d2:	701a      	strb	r2, [r3, #0]
		TIM2->CR1 |= TIM_CR1_CEN;
 80004d4:	2380      	movs	r3, #128	; 0x80
 80004d6:	05db      	lsls	r3, r3, #23
 80004d8:	681a      	ldr	r2, [r3, #0]
 80004da:	2380      	movs	r3, #128	; 0x80
 80004dc:	05db      	lsls	r3, r3, #23
 80004de:	2101      	movs	r1, #1
 80004e0:	430a      	orrs	r2, r1
 80004e2:	601a      	str	r2, [r3, #0]
}
 80004e4:	46c0      	nop			; (mov r8, r8)
 80004e6:	46bd      	mov	sp, r7
 80004e8:	b002      	add	sp, #8
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	40010400 	.word	0x40010400
 80004f0:	48000800 	.word	0x48000800
 80004f4:	40000400 	.word	0x40000400
 80004f8:	40001000 	.word	0x40001000
 80004fc:	20000028 	.word	0x20000028
 8000500:	08001568 	.word	0x08001568

08000504 <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(){
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
	if(!(forcedEventFlag & 1)){ // if this is the first interrupt
 8000508:	4b14      	ldr	r3, [pc, #80]	; (800055c <TIM6_DAC_IRQHandler+0x58>)
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	b2db      	uxtb	r3, r3
 800050e:	001a      	movs	r2, r3
 8000510:	2301      	movs	r3, #1
 8000512:	4013      	ands	r3, r2
 8000514:	d10e      	bne.n	8000534 <TIM6_DAC_IRQHandler+0x30>
		forcedEventFlag |= 1; // set the 0th bit to ack init event
 8000516:	4b11      	ldr	r3, [pc, #68]	; (800055c <TIM6_DAC_IRQHandler+0x58>)
 8000518:	781b      	ldrb	r3, [r3, #0]
 800051a:	b2db      	uxtb	r3, r3
 800051c:	2201      	movs	r2, #1
 800051e:	4313      	orrs	r3, r2
 8000520:	b2da      	uxtb	r2, r3
 8000522:	4b0e      	ldr	r3, [pc, #56]	; (800055c <TIM6_DAC_IRQHandler+0x58>)
 8000524:	701a      	strb	r2, [r3, #0]
		TIM6->SR &= ~TIM_SR_UIF;
 8000526:	4b0e      	ldr	r3, [pc, #56]	; (8000560 <TIM6_DAC_IRQHandler+0x5c>)
 8000528:	691a      	ldr	r2, [r3, #16]
 800052a:	4b0d      	ldr	r3, [pc, #52]	; (8000560 <TIM6_DAC_IRQHandler+0x5c>)
 800052c:	2101      	movs	r1, #1
 800052e:	438a      	bics	r2, r1
 8000530:	611a      	str	r2, [r3, #16]
		// timer and set its cnt to 399
		TIM6->SR &= ~TIM_SR_UIF;
		TIM6->CR1 &= ~TIM_CR1_CEN; // stop the timer
		TIM6->CNT = 399; // max out the timer so that a dash is interpreted
	}
}
 8000532:	e00f      	b.n	8000554 <TIM6_DAC_IRQHandler+0x50>
		TIM6->SR &= ~TIM_SR_UIF;
 8000534:	4b0a      	ldr	r3, [pc, #40]	; (8000560 <TIM6_DAC_IRQHandler+0x5c>)
 8000536:	691a      	ldr	r2, [r3, #16]
 8000538:	4b09      	ldr	r3, [pc, #36]	; (8000560 <TIM6_DAC_IRQHandler+0x5c>)
 800053a:	2101      	movs	r1, #1
 800053c:	438a      	bics	r2, r1
 800053e:	611a      	str	r2, [r3, #16]
		TIM6->CR1 &= ~TIM_CR1_CEN; // stop the timer
 8000540:	4b07      	ldr	r3, [pc, #28]	; (8000560 <TIM6_DAC_IRQHandler+0x5c>)
 8000542:	681a      	ldr	r2, [r3, #0]
 8000544:	4b06      	ldr	r3, [pc, #24]	; (8000560 <TIM6_DAC_IRQHandler+0x5c>)
 8000546:	2101      	movs	r1, #1
 8000548:	438a      	bics	r2, r1
 800054a:	601a      	str	r2, [r3, #0]
		TIM6->CNT = 399; // max out the timer so that a dash is interpreted
 800054c:	4b04      	ldr	r3, [pc, #16]	; (8000560 <TIM6_DAC_IRQHandler+0x5c>)
 800054e:	2290      	movs	r2, #144	; 0x90
 8000550:	32ff      	adds	r2, #255	; 0xff
 8000552:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000554:	46c0      	nop			; (mov r8, r8)
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	46c0      	nop			; (mov r8, r8)
 800055c:	20000029 	.word	0x20000029
 8000560:	40001000 	.word	0x40001000

08000564 <TIM2_IRQHandler>:

void TIM2_IRQHandler(){
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0

	// check if interrupt triggered from 3 inactive time units (end of curr dit/dash)
	// or from 7 inactive time units (end of word, send a space)

	// bit 1 of forcedEventFlag == 0 means this is the first interrupt (wrong clock speed)
	if(!(forcedEventFlag & 1<<1)){
 8000568:	4b28      	ldr	r3, [pc, #160]	; (800060c <TIM2_IRQHandler+0xa8>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	b2db      	uxtb	r3, r3
 800056e:	001a      	movs	r2, r3
 8000570:	2302      	movs	r3, #2
 8000572:	4013      	ands	r3, r2
 8000574:	d110      	bne.n	8000598 <TIM2_IRQHandler+0x34>
		forcedEventFlag |= 1<<1; // set that bit to ack this
 8000576:	4b25      	ldr	r3, [pc, #148]	; (800060c <TIM2_IRQHandler+0xa8>)
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	b2db      	uxtb	r3, r3
 800057c:	2202      	movs	r2, #2
 800057e:	4313      	orrs	r3, r2
 8000580:	b2da      	uxtb	r2, r3
 8000582:	4b22      	ldr	r3, [pc, #136]	; (800060c <TIM2_IRQHandler+0xa8>)
 8000584:	701a      	strb	r2, [r3, #0]
		TIM2->SR &= ~TIM_SR_UIF;
 8000586:	2380      	movs	r3, #128	; 0x80
 8000588:	05db      	lsls	r3, r3, #23
 800058a:	691a      	ldr	r2, [r3, #16]
 800058c:	2380      	movs	r3, #128	; 0x80
 800058e:	05db      	lsls	r3, r3, #23
 8000590:	2101      	movs	r1, #1
 8000592:	438a      	bics	r2, r1
 8000594:	611a      	str	r2, [r3, #16]
		return;
 8000596:	e036      	b.n	8000606 <TIM2_IRQHandler+0xa2>
	}

	if(TIM2->SR & TIM_SR_CC1IF){
 8000598:	2380      	movs	r3, #128	; 0x80
 800059a:	05db      	lsls	r3, r3, #23
 800059c:	691b      	ldr	r3, [r3, #16]
 800059e:	2202      	movs	r2, #2
 80005a0:	4013      	ands	r3, r2
 80005a2:	d010      	beq.n	80005c6 <TIM2_IRQHandler+0x62>
		// interrupt source: 3 inactive time units
		TIM2->SR &= ~(TIM_SR_CC1IF); // clear CC1IF bit
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	05db      	lsls	r3, r3, #23
 80005a8:	691a      	ldr	r2, [r3, #16]
 80005aa:	2380      	movs	r3, #128	; 0x80
 80005ac:	05db      	lsls	r3, r3, #23
 80005ae:	2102      	movs	r1, #2
 80005b0:	438a      	bics	r2, r1
 80005b2:	611a      	str	r2, [r3, #16]
		// and send the current char to serial port
		uart_send_char(node_decode[(int)state]);
 80005b4:	4b16      	ldr	r3, [pc, #88]	; (8000610 <TIM2_IRQHandler+0xac>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	001a      	movs	r2, r3
 80005ba:	4b16      	ldr	r3, [pc, #88]	; (8000614 <TIM2_IRQHandler+0xb0>)
 80005bc:	5c9b      	ldrb	r3, [r3, r2]
 80005be:	0018      	movs	r0, r3
 80005c0:	f7ff fe2c 	bl	800021c <uart_send_char>
 80005c4:	e01c      	b.n	8000600 <TIM2_IRQHandler+0x9c>

	} else if(TIM2->SR & TIM_SR_UIF){
 80005c6:	2380      	movs	r3, #128	; 0x80
 80005c8:	05db      	lsls	r3, r3, #23
 80005ca:	691b      	ldr	r3, [r3, #16]
 80005cc:	2201      	movs	r2, #1
 80005ce:	4013      	ands	r3, r2
 80005d0:	d016      	beq.n	8000600 <TIM2_IRQHandler+0x9c>
		// interrupt source: 7 inactive time units
		TIM2->SR &= ~TIM_SR_UIF; // clear UIF flag
 80005d2:	2380      	movs	r3, #128	; 0x80
 80005d4:	05db      	lsls	r3, r3, #23
 80005d6:	691a      	ldr	r2, [r3, #16]
 80005d8:	2380      	movs	r3, #128	; 0x80
 80005da:	05db      	lsls	r3, r3, #23
 80005dc:	2101      	movs	r1, #1
 80005de:	438a      	bics	r2, r1
 80005e0:	611a      	str	r2, [r3, #16]
		TIM2->CR1 &= ~TIM_CR1_CEN; // stop the timer
 80005e2:	2380      	movs	r3, #128	; 0x80
 80005e4:	05db      	lsls	r3, r3, #23
 80005e6:	681a      	ldr	r2, [r3, #0]
 80005e8:	2380      	movs	r3, #128	; 0x80
 80005ea:	05db      	lsls	r3, r3, #23
 80005ec:	2101      	movs	r1, #1
 80005ee:	438a      	bics	r2, r1
 80005f0:	601a      	str	r2, [r3, #0]
		// send a space, since this means end of current word
		uart_send_char(' ');
 80005f2:	2020      	movs	r0, #32
 80005f4:	f7ff fe12 	bl	800021c <uart_send_char>
		TIM2->CNT = 0;
 80005f8:	2380      	movs	r3, #128	; 0x80
 80005fa:	05db      	lsls	r3, r3, #23
 80005fc:	2200      	movs	r2, #0
 80005fe:	625a      	str	r2, [r3, #36]	; 0x24
	}

	// restart state
	state = START;
 8000600:	4b03      	ldr	r3, [pc, #12]	; (8000610 <TIM2_IRQHandler+0xac>)
 8000602:	2200      	movs	r2, #0
 8000604:	701a      	strb	r2, [r3, #0]

}
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	20000029 	.word	0x20000029
 8000610:	20000028 	.word	0x20000028
 8000614:	080015c4 	.word	0x080015c4

08000618 <init_timers_gpio>:

// PA0 for input
void init_timers_gpio(){
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN; // gpioa en clock for input button
 800061c:	4b4e      	ldr	r3, [pc, #312]	; (8000758 <init_timers_gpio+0x140>)
 800061e:	695a      	ldr	r2, [r3, #20]
 8000620:	4b4d      	ldr	r3, [pc, #308]	; (8000758 <init_timers_gpio+0x140>)
 8000622:	2180      	movs	r1, #128	; 0x80
 8000624:	0289      	lsls	r1, r1, #10
 8000626:	430a      	orrs	r2, r1
 8000628:	615a      	str	r2, [r3, #20]
	RCC->AHBENR |= RCC_AHBENR_GPIOCEN; // gpioc en clock for output led
 800062a:	4b4b      	ldr	r3, [pc, #300]	; (8000758 <init_timers_gpio+0x140>)
 800062c:	695a      	ldr	r2, [r3, #20]
 800062e:	4b4a      	ldr	r3, [pc, #296]	; (8000758 <init_timers_gpio+0x140>)
 8000630:	2180      	movs	r1, #128	; 0x80
 8000632:	0309      	lsls	r1, r1, #12
 8000634:	430a      	orrs	r2, r1
 8000636:	615a      	str	r2, [r3, #20]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN; // syscfg en clock
 8000638:	4b47      	ldr	r3, [pc, #284]	; (8000758 <init_timers_gpio+0x140>)
 800063a:	699a      	ldr	r2, [r3, #24]
 800063c:	4b46      	ldr	r3, [pc, #280]	; (8000758 <init_timers_gpio+0x140>)
 800063e:	2101      	movs	r1, #1
 8000640:	430a      	orrs	r2, r1
 8000642:	619a      	str	r2, [r3, #24]

	GPIOA->MODER &= ~(GPIO_MODER_MODER1); // pa1 for input
 8000644:	2390      	movs	r3, #144	; 0x90
 8000646:	05db      	lsls	r3, r3, #23
 8000648:	681a      	ldr	r2, [r3, #0]
 800064a:	2390      	movs	r3, #144	; 0x90
 800064c:	05db      	lsls	r3, r3, #23
 800064e:	210c      	movs	r1, #12
 8000650:	438a      	bics	r2, r1
 8000652:	601a      	str	r2, [r3, #0]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR1_1; // pa1 pull down resistor
 8000654:	2390      	movs	r3, #144	; 0x90
 8000656:	05db      	lsls	r3, r3, #23
 8000658:	68da      	ldr	r2, [r3, #12]
 800065a:	2390      	movs	r3, #144	; 0x90
 800065c:	05db      	lsls	r3, r3, #23
 800065e:	2108      	movs	r1, #8
 8000660:	430a      	orrs	r2, r1
 8000662:	60da      	str	r2, [r3, #12]

	// pc7 as output
	GPIOC->MODER |= GPIO_MODER_MODER7_0;
 8000664:	4b3d      	ldr	r3, [pc, #244]	; (800075c <init_timers_gpio+0x144>)
 8000666:	681a      	ldr	r2, [r3, #0]
 8000668:	4b3c      	ldr	r3, [pc, #240]	; (800075c <init_timers_gpio+0x144>)
 800066a:	2180      	movs	r1, #128	; 0x80
 800066c:	01c9      	lsls	r1, r1, #7
 800066e:	430a      	orrs	r2, r1
 8000670:	601a      	str	r2, [r3, #0]
	GPIOC->MODER &= ~(GPIO_MODER_MODER7_1);
 8000672:	4b3a      	ldr	r3, [pc, #232]	; (800075c <init_timers_gpio+0x144>)
 8000674:	681a      	ldr	r2, [r3, #0]
 8000676:	4b39      	ldr	r3, [pc, #228]	; (800075c <init_timers_gpio+0x144>)
 8000678:	4939      	ldr	r1, [pc, #228]	; (8000760 <init_timers_gpio+0x148>)
 800067a:	400a      	ands	r2, r1
 800067c:	601a      	str	r2, [r3, #0]


	// config interrupt on pa0
	SYSCFG->EXTICR[0] &= ~(0xf<<4); // clear bottom 4 bits to set interrupt on pa1
 800067e:	4b39      	ldr	r3, [pc, #228]	; (8000764 <init_timers_gpio+0x14c>)
 8000680:	689a      	ldr	r2, [r3, #8]
 8000682:	4b38      	ldr	r3, [pc, #224]	; (8000764 <init_timers_gpio+0x14c>)
 8000684:	21f0      	movs	r1, #240	; 0xf0
 8000686:	438a      	bics	r2, r1
 8000688:	609a      	str	r2, [r3, #8]
	// call ISR for both rising and falling edge
	EXTI->RTSR |= EXTI_RTSR_RT1;
 800068a:	4b37      	ldr	r3, [pc, #220]	; (8000768 <init_timers_gpio+0x150>)
 800068c:	689a      	ldr	r2, [r3, #8]
 800068e:	4b36      	ldr	r3, [pc, #216]	; (8000768 <init_timers_gpio+0x150>)
 8000690:	2102      	movs	r1, #2
 8000692:	430a      	orrs	r2, r1
 8000694:	609a      	str	r2, [r3, #8]
	EXTI->FTSR |= EXTI_FTSR_FT1;
 8000696:	4b34      	ldr	r3, [pc, #208]	; (8000768 <init_timers_gpio+0x150>)
 8000698:	68da      	ldr	r2, [r3, #12]
 800069a:	4b33      	ldr	r3, [pc, #204]	; (8000768 <init_timers_gpio+0x150>)
 800069c:	2102      	movs	r1, #2
 800069e:	430a      	orrs	r2, r1
 80006a0:	60da      	str	r2, [r3, #12]
	// unmask the interrupt on pin 1
	EXTI->IMR |= EXTI_IMR_IM1;
 80006a2:	4b31      	ldr	r3, [pc, #196]	; (8000768 <init_timers_gpio+0x150>)
 80006a4:	681a      	ldr	r2, [r3, #0]
 80006a6:	4b30      	ldr	r3, [pc, #192]	; (8000768 <init_timers_gpio+0x150>)
 80006a8:	2102      	movs	r1, #2
 80006aa:	430a      	orrs	r2, r1
 80006ac:	601a      	str	r2, [r3, #0]

    NVIC->ISER[0] = 1<<EXTI0_1_IRQn;
 80006ae:	4b2f      	ldr	r3, [pc, #188]	; (800076c <init_timers_gpio+0x154>)
 80006b0:	2220      	movs	r2, #32
 80006b2:	601a      	str	r2, [r3, #0]

    // setup timers
    // TIM6 counts duration of press
    RCC->APB1ENR |= RCC_APB1ENR_TIM6EN; // en clock for tim6
 80006b4:	4b28      	ldr	r3, [pc, #160]	; (8000758 <init_timers_gpio+0x140>)
 80006b6:	69da      	ldr	r2, [r3, #28]
 80006b8:	4b27      	ldr	r3, [pc, #156]	; (8000758 <init_timers_gpio+0x140>)
 80006ba:	2110      	movs	r1, #16
 80006bc:	430a      	orrs	r2, r1
 80006be:	61da      	str	r2, [r3, #28]
    TIM6->PSC = 48000-1;
 80006c0:	4b2b      	ldr	r3, [pc, #172]	; (8000770 <init_timers_gpio+0x158>)
 80006c2:	4a2c      	ldr	r2, [pc, #176]	; (8000774 <init_timers_gpio+0x15c>)
 80006c4:	629a      	str	r2, [r3, #40]	; 0x28
    TIM6->ARR = 400-1;
 80006c6:	4b2a      	ldr	r3, [pc, #168]	; (8000770 <init_timers_gpio+0x158>)
 80006c8:	2290      	movs	r2, #144	; 0x90
 80006ca:	32ff      	adds	r2, #255	; 0xff
 80006cc:	62da      	str	r2, [r3, #44]	; 0x2c

    TIM6->EGR |= TIM_EGR_UG; // force an update to init the PSC shadow register
 80006ce:	4b28      	ldr	r3, [pc, #160]	; (8000770 <init_timers_gpio+0x158>)
 80006d0:	695a      	ldr	r2, [r3, #20]
 80006d2:	4b27      	ldr	r3, [pc, #156]	; (8000770 <init_timers_gpio+0x158>)
 80006d4:	2101      	movs	r1, #1
 80006d6:	430a      	orrs	r2, r1
 80006d8:	615a      	str	r2, [r3, #20]

    // TIM2 counts duration between presses
    // 2 interrupts: one at 3 time units (cnt == 3000) to end the character and another at 7 to add a space and pause the whole thing
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 80006da:	4b1f      	ldr	r3, [pc, #124]	; (8000758 <init_timers_gpio+0x140>)
 80006dc:	69da      	ldr	r2, [r3, #28]
 80006de:	4b1e      	ldr	r3, [pc, #120]	; (8000758 <init_timers_gpio+0x140>)
 80006e0:	2101      	movs	r1, #1
 80006e2:	430a      	orrs	r2, r1
 80006e4:	61da      	str	r2, [r3, #28]
    TIM2->PSC = 48000-1;
 80006e6:	2380      	movs	r3, #128	; 0x80
 80006e8:	05db      	lsls	r3, r3, #23
 80006ea:	4a22      	ldr	r2, [pc, #136]	; (8000774 <init_timers_gpio+0x15c>)
 80006ec:	629a      	str	r2, [r3, #40]	; 0x28
    TIM2->ARR = 700-1;
 80006ee:	2380      	movs	r3, #128	; 0x80
 80006f0:	05db      	lsls	r3, r3, #23
 80006f2:	4a21      	ldr	r2, [pc, #132]	; (8000778 <init_timers_gpio+0x160>)
 80006f4:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM2->DIER |= TIM_DIER_UIE;
 80006f6:	2380      	movs	r3, #128	; 0x80
 80006f8:	05db      	lsls	r3, r3, #23
 80006fa:	68da      	ldr	r2, [r3, #12]
 80006fc:	2380      	movs	r3, #128	; 0x80
 80006fe:	05db      	lsls	r3, r3, #23
 8000700:	2101      	movs	r1, #1
 8000702:	430a      	orrs	r2, r1
 8000704:	60da      	str	r2, [r3, #12]
    TIM2->DIER |= TIM_DIER_CC1IE;
 8000706:	2380      	movs	r3, #128	; 0x80
 8000708:	05db      	lsls	r3, r3, #23
 800070a:	68da      	ldr	r2, [r3, #12]
 800070c:	2380      	movs	r3, #128	; 0x80
 800070e:	05db      	lsls	r3, r3, #23
 8000710:	2102      	movs	r1, #2
 8000712:	430a      	orrs	r2, r1
 8000714:	60da      	str	r2, [r3, #12]
    TIM2->CCR1 = 300;
 8000716:	2380      	movs	r3, #128	; 0x80
 8000718:	05db      	lsls	r3, r3, #23
 800071a:	2296      	movs	r2, #150	; 0x96
 800071c:	0052      	lsls	r2, r2, #1
 800071e:	635a      	str	r2, [r3, #52]	; 0x34
    TIM2->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0;
 8000720:	2380      	movs	r3, #128	; 0x80
 8000722:	05db      	lsls	r3, r3, #23
 8000724:	699a      	ldr	r2, [r3, #24]
 8000726:	2380      	movs	r3, #128	; 0x80
 8000728:	05db      	lsls	r3, r3, #23
 800072a:	2130      	movs	r1, #48	; 0x30
 800072c:	430a      	orrs	r2, r1
 800072e:	619a      	str	r2, [r3, #24]
    TIM2->CNT = 0;
 8000730:	2380      	movs	r3, #128	; 0x80
 8000732:	05db      	lsls	r3, r3, #23
 8000734:	2200      	movs	r2, #0
 8000736:	625a      	str	r2, [r3, #36]	; 0x24

    TIM2->EGR |= TIM_EGR_UG; // force an update
 8000738:	2380      	movs	r3, #128	; 0x80
 800073a:	05db      	lsls	r3, r3, #23
 800073c:	695a      	ldr	r2, [r3, #20]
 800073e:	2380      	movs	r3, #128	; 0x80
 8000740:	05db      	lsls	r3, r3, #23
 8000742:	2101      	movs	r1, #1
 8000744:	430a      	orrs	r2, r1
 8000746:	615a      	str	r2, [r3, #20]

    NVIC->ISER[0] = 1<<TIM2_IRQn;
 8000748:	4b08      	ldr	r3, [pc, #32]	; (800076c <init_timers_gpio+0x154>)
 800074a:	2280      	movs	r2, #128	; 0x80
 800074c:	0212      	lsls	r2, r2, #8
 800074e:	601a      	str	r2, [r3, #0]

}
 8000750:	46c0      	nop			; (mov r8, r8)
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	46c0      	nop			; (mov r8, r8)
 8000758:	40021000 	.word	0x40021000
 800075c:	48000800 	.word	0x48000800
 8000760:	ffff7fff 	.word	0xffff7fff
 8000764:	40010000 	.word	0x40010000
 8000768:	40010400 	.word	0x40010400
 800076c:	e000e100 	.word	0xe000e100
 8000770:	40001000 	.word	0x40001000
 8000774:	0000bb7f 	.word	0x0000bb7f
 8000778:	000002bb 	.word	0x000002bb

0800077c <main>:

int main(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0

  HAL_Init();
 8000780:	f000 f8ca 	bl	8000918 <HAL_Init>
  SystemClock_Config();
 8000784:	f000 f80e 	bl	80007a4 <SystemClock_Config>

  init_uart();
 8000788:	f7ff fdae 	bl	80002e8 <init_uart>
  init_timers_gpio();
 800078c:	f7ff ff44 	bl	8000618 <init_timers_gpio>
  init_tim3();
 8000790:	f7ff fd72 	bl	8000278 <init_tim3>
  uart_send_string("\n\r");
 8000794:	4b02      	ldr	r3, [pc, #8]	; (80007a0 <main+0x24>)
 8000796:	0018      	movs	r0, r3
 8000798:	f7ff fd58 	bl	800024c <uart_send_string>
  for(;;);
 800079c:	e7fe      	b.n	800079c <main+0x20>
 800079e:	46c0      	nop			; (mov r8, r8)
 80007a0:	08001564 	.word	0x08001564

080007a4 <SystemClock_Config>:

}

// set system clock to HSI with PLL for 48MHz clock
void SystemClock_Config(void)
{
 80007a4:	b590      	push	{r4, r7, lr}
 80007a6:	b093      	sub	sp, #76	; 0x4c
 80007a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007aa:	2414      	movs	r4, #20
 80007ac:	193b      	adds	r3, r7, r4
 80007ae:	0018      	movs	r0, r3
 80007b0:	2334      	movs	r3, #52	; 0x34
 80007b2:	001a      	movs	r2, r3
 80007b4:	2100      	movs	r1, #0
 80007b6:	f000 fe99 	bl	80014ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007ba:	1d3b      	adds	r3, r7, #4
 80007bc:	0018      	movs	r0, r3
 80007be:	2310      	movs	r3, #16
 80007c0:	001a      	movs	r2, r3
 80007c2:	2100      	movs	r1, #0
 80007c4:	f000 fe92 	bl	80014ec <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007c8:	0021      	movs	r1, r4
 80007ca:	187b      	adds	r3, r7, r1
 80007cc:	2202      	movs	r2, #2
 80007ce:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007d0:	187b      	adds	r3, r7, r1
 80007d2:	2201      	movs	r2, #1
 80007d4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007d6:	187b      	adds	r3, r7, r1
 80007d8:	2210      	movs	r2, #16
 80007da:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007dc:	187b      	adds	r3, r7, r1
 80007de:	2202      	movs	r2, #2
 80007e0:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;  // Set the PLL source to HSI
 80007e2:	187b      	adds	r3, r7, r1
 80007e4:	2280      	movs	r2, #128	; 0x80
 80007e6:	0212      	lsls	r2, r2, #8
 80007e8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;  // Multiply by 6 to get 48 MHz (8 MHz * 6 = 48 MHz)
 80007ea:	187b      	adds	r3, r7, r1
 80007ec:	2280      	movs	r2, #128	; 0x80
 80007ee:	0352      	lsls	r2, r2, #13
 80007f0:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;  // Set the pre-divider to 1
 80007f2:	187b      	adds	r3, r7, r1
 80007f4:	2200      	movs	r2, #0
 80007f6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f8:	187b      	adds	r3, r7, r1
 80007fa:	0018      	movs	r0, r3
 80007fc:	f000 f9a4 	bl	8000b48 <HAL_RCC_OscConfig>
 8000800:	1e03      	subs	r3, r0, #0
 8000802:	d001      	beq.n	8000808 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000804:	f000 f819 	bl	800083a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000808:	1d3b      	adds	r3, r7, #4
 800080a:	2207      	movs	r2, #7
 800080c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800080e:	1d3b      	adds	r3, r7, #4
 8000810:	2202      	movs	r2, #2
 8000812:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000814:	1d3b      	adds	r3, r7, #4
 8000816:	2200      	movs	r2, #0
 8000818:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	2200      	movs	r2, #0
 800081e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000820:	1d3b      	adds	r3, r7, #4
 8000822:	2101      	movs	r1, #1
 8000824:	0018      	movs	r0, r3
 8000826:	f000 fd15 	bl	8001254 <HAL_RCC_ClockConfig>
 800082a:	1e03      	subs	r3, r0, #0
 800082c:	d001      	beq.n	8000832 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800082e:	f000 f804 	bl	800083a <Error_Handler>
  }
}
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	46bd      	mov	sp, r7
 8000836:	b013      	add	sp, #76	; 0x4c
 8000838:	bd90      	pop	{r4, r7, pc}

0800083a <Error_Handler>:




void Error_Handler(void)
{
 800083a:	b580      	push	{r7, lr}
 800083c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800083e:	b672      	cpsid	i
}
 8000840:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000842:	e7fe      	b.n	8000842 <Error_Handler+0x8>

08000844 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800084a:	4b0f      	ldr	r3, [pc, #60]	; (8000888 <HAL_MspInit+0x44>)
 800084c:	699a      	ldr	r2, [r3, #24]
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <HAL_MspInit+0x44>)
 8000850:	2101      	movs	r1, #1
 8000852:	430a      	orrs	r2, r1
 8000854:	619a      	str	r2, [r3, #24]
 8000856:	4b0c      	ldr	r3, [pc, #48]	; (8000888 <HAL_MspInit+0x44>)
 8000858:	699b      	ldr	r3, [r3, #24]
 800085a:	2201      	movs	r2, #1
 800085c:	4013      	ands	r3, r2
 800085e:	607b      	str	r3, [r7, #4]
 8000860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000862:	4b09      	ldr	r3, [pc, #36]	; (8000888 <HAL_MspInit+0x44>)
 8000864:	69da      	ldr	r2, [r3, #28]
 8000866:	4b08      	ldr	r3, [pc, #32]	; (8000888 <HAL_MspInit+0x44>)
 8000868:	2180      	movs	r1, #128	; 0x80
 800086a:	0549      	lsls	r1, r1, #21
 800086c:	430a      	orrs	r2, r1
 800086e:	61da      	str	r2, [r3, #28]
 8000870:	4b05      	ldr	r3, [pc, #20]	; (8000888 <HAL_MspInit+0x44>)
 8000872:	69da      	ldr	r2, [r3, #28]
 8000874:	2380      	movs	r3, #128	; 0x80
 8000876:	055b      	lsls	r3, r3, #21
 8000878:	4013      	ands	r3, r2
 800087a:	603b      	str	r3, [r7, #0]
 800087c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	46bd      	mov	sp, r7
 8000882:	b002      	add	sp, #8
 8000884:	bd80      	pop	{r7, pc}
 8000886:	46c0      	nop			; (mov r8, r8)
 8000888:	40021000 	.word	0x40021000

0800088c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000890:	e7fe      	b.n	8000890 <NMI_Handler+0x4>

08000892 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000892:	b580      	push	{r7, lr}
 8000894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000896:	e7fe      	b.n	8000896 <HardFault_Handler+0x4>

08000898 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800089c:	46c0      	nop			; (mov r8, r8)
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008a2:	b580      	push	{r7, lr}
 80008a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008a6:	46c0      	nop			; (mov r8, r8)
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}

080008ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008b0:	f000 f87a 	bl	80009a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008b4:	46c0      	nop			; (mov r8, r8)
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}

080008ba <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80008be:	46c0      	nop			; (mov r8, r8)
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}

080008c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008c4:	480d      	ldr	r0, [pc, #52]	; (80008fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008c6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008c8:	f7ff fff7 	bl	80008ba <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008cc:	480c      	ldr	r0, [pc, #48]	; (8000900 <LoopForever+0x6>)
  ldr r1, =_edata
 80008ce:	490d      	ldr	r1, [pc, #52]	; (8000904 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008d0:	4a0d      	ldr	r2, [pc, #52]	; (8000908 <LoopForever+0xe>)
  movs r3, #0
 80008d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008d4:	e002      	b.n	80008dc <LoopCopyDataInit>

080008d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008da:	3304      	adds	r3, #4

080008dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008e0:	d3f9      	bcc.n	80008d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008e2:	4a0a      	ldr	r2, [pc, #40]	; (800090c <LoopForever+0x12>)
  ldr r4, =_ebss
 80008e4:	4c0a      	ldr	r4, [pc, #40]	; (8000910 <LoopForever+0x16>)
  movs r3, #0
 80008e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008e8:	e001      	b.n	80008ee <LoopFillZerobss>

080008ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008ec:	3204      	adds	r2, #4

080008ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008f0:	d3fb      	bcc.n	80008ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80008f2:	f000 fe03 	bl	80014fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008f6:	f7ff ff41 	bl	800077c <main>

080008fa <LoopForever>:

LoopForever:
    b LoopForever
 80008fa:	e7fe      	b.n	80008fa <LoopForever>
  ldr   r0, =_estack
 80008fc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000900:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000904:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000908:	0800162c 	.word	0x0800162c
  ldr r2, =_sbss
 800090c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000910:	20000030 	.word	0x20000030

08000914 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000914:	e7fe      	b.n	8000914 <ADC1_COMP_IRQHandler>
	...

08000918 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800091c:	4b07      	ldr	r3, [pc, #28]	; (800093c <HAL_Init+0x24>)
 800091e:	681a      	ldr	r2, [r3, #0]
 8000920:	4b06      	ldr	r3, [pc, #24]	; (800093c <HAL_Init+0x24>)
 8000922:	2110      	movs	r1, #16
 8000924:	430a      	orrs	r2, r1
 8000926:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000928:	2003      	movs	r0, #3
 800092a:	f000 f809 	bl	8000940 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800092e:	f7ff ff89 	bl	8000844 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000932:	2300      	movs	r3, #0
}
 8000934:	0018      	movs	r0, r3
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	46c0      	nop			; (mov r8, r8)
 800093c:	40022000 	.word	0x40022000

08000940 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000940:	b590      	push	{r4, r7, lr}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000948:	4b14      	ldr	r3, [pc, #80]	; (800099c <HAL_InitTick+0x5c>)
 800094a:	681c      	ldr	r4, [r3, #0]
 800094c:	4b14      	ldr	r3, [pc, #80]	; (80009a0 <HAL_InitTick+0x60>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	0019      	movs	r1, r3
 8000952:	23fa      	movs	r3, #250	; 0xfa
 8000954:	0098      	lsls	r0, r3, #2
 8000956:	f7ff fbd5 	bl	8000104 <__udivsi3>
 800095a:	0003      	movs	r3, r0
 800095c:	0019      	movs	r1, r3
 800095e:	0020      	movs	r0, r4
 8000960:	f7ff fbd0 	bl	8000104 <__udivsi3>
 8000964:	0003      	movs	r3, r0
 8000966:	0018      	movs	r0, r3
 8000968:	f000 f8e1 	bl	8000b2e <HAL_SYSTICK_Config>
 800096c:	1e03      	subs	r3, r0, #0
 800096e:	d001      	beq.n	8000974 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000970:	2301      	movs	r3, #1
 8000972:	e00f      	b.n	8000994 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2b03      	cmp	r3, #3
 8000978:	d80b      	bhi.n	8000992 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800097a:	6879      	ldr	r1, [r7, #4]
 800097c:	2301      	movs	r3, #1
 800097e:	425b      	negs	r3, r3
 8000980:	2200      	movs	r2, #0
 8000982:	0018      	movs	r0, r3
 8000984:	f000 f8be 	bl	8000b04 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000988:	4b06      	ldr	r3, [pc, #24]	; (80009a4 <HAL_InitTick+0x64>)
 800098a:	687a      	ldr	r2, [r7, #4]
 800098c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800098e:	2300      	movs	r3, #0
 8000990:	e000      	b.n	8000994 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000992:	2301      	movs	r3, #1
}
 8000994:	0018      	movs	r0, r3
 8000996:	46bd      	mov	sp, r7
 8000998:	b003      	add	sp, #12
 800099a:	bd90      	pop	{r4, r7, pc}
 800099c:	20000000 	.word	0x20000000
 80009a0:	20000008 	.word	0x20000008
 80009a4:	20000004 	.word	0x20000004

080009a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009ac:	4b05      	ldr	r3, [pc, #20]	; (80009c4 <HAL_IncTick+0x1c>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	001a      	movs	r2, r3
 80009b2:	4b05      	ldr	r3, [pc, #20]	; (80009c8 <HAL_IncTick+0x20>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	18d2      	adds	r2, r2, r3
 80009b8:	4b03      	ldr	r3, [pc, #12]	; (80009c8 <HAL_IncTick+0x20>)
 80009ba:	601a      	str	r2, [r3, #0]
}
 80009bc:	46c0      	nop			; (mov r8, r8)
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	46c0      	nop			; (mov r8, r8)
 80009c4:	20000008 	.word	0x20000008
 80009c8:	2000002c 	.word	0x2000002c

080009cc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  return uwTick;
 80009d0:	4b02      	ldr	r3, [pc, #8]	; (80009dc <HAL_GetTick+0x10>)
 80009d2:	681b      	ldr	r3, [r3, #0]
}
 80009d4:	0018      	movs	r0, r3
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	46c0      	nop			; (mov r8, r8)
 80009dc:	2000002c 	.word	0x2000002c

080009e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009e0:	b590      	push	{r4, r7, lr}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	0002      	movs	r2, r0
 80009e8:	6039      	str	r1, [r7, #0]
 80009ea:	1dfb      	adds	r3, r7, #7
 80009ec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009ee:	1dfb      	adds	r3, r7, #7
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	2b7f      	cmp	r3, #127	; 0x7f
 80009f4:	d828      	bhi.n	8000a48 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009f6:	4a2f      	ldr	r2, [pc, #188]	; (8000ab4 <__NVIC_SetPriority+0xd4>)
 80009f8:	1dfb      	adds	r3, r7, #7
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	b25b      	sxtb	r3, r3
 80009fe:	089b      	lsrs	r3, r3, #2
 8000a00:	33c0      	adds	r3, #192	; 0xc0
 8000a02:	009b      	lsls	r3, r3, #2
 8000a04:	589b      	ldr	r3, [r3, r2]
 8000a06:	1dfa      	adds	r2, r7, #7
 8000a08:	7812      	ldrb	r2, [r2, #0]
 8000a0a:	0011      	movs	r1, r2
 8000a0c:	2203      	movs	r2, #3
 8000a0e:	400a      	ands	r2, r1
 8000a10:	00d2      	lsls	r2, r2, #3
 8000a12:	21ff      	movs	r1, #255	; 0xff
 8000a14:	4091      	lsls	r1, r2
 8000a16:	000a      	movs	r2, r1
 8000a18:	43d2      	mvns	r2, r2
 8000a1a:	401a      	ands	r2, r3
 8000a1c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	019b      	lsls	r3, r3, #6
 8000a22:	22ff      	movs	r2, #255	; 0xff
 8000a24:	401a      	ands	r2, r3
 8000a26:	1dfb      	adds	r3, r7, #7
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	2303      	movs	r3, #3
 8000a2e:	4003      	ands	r3, r0
 8000a30:	00db      	lsls	r3, r3, #3
 8000a32:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a34:	481f      	ldr	r0, [pc, #124]	; (8000ab4 <__NVIC_SetPriority+0xd4>)
 8000a36:	1dfb      	adds	r3, r7, #7
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	b25b      	sxtb	r3, r3
 8000a3c:	089b      	lsrs	r3, r3, #2
 8000a3e:	430a      	orrs	r2, r1
 8000a40:	33c0      	adds	r3, #192	; 0xc0
 8000a42:	009b      	lsls	r3, r3, #2
 8000a44:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a46:	e031      	b.n	8000aac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a48:	4a1b      	ldr	r2, [pc, #108]	; (8000ab8 <__NVIC_SetPriority+0xd8>)
 8000a4a:	1dfb      	adds	r3, r7, #7
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	0019      	movs	r1, r3
 8000a50:	230f      	movs	r3, #15
 8000a52:	400b      	ands	r3, r1
 8000a54:	3b08      	subs	r3, #8
 8000a56:	089b      	lsrs	r3, r3, #2
 8000a58:	3306      	adds	r3, #6
 8000a5a:	009b      	lsls	r3, r3, #2
 8000a5c:	18d3      	adds	r3, r2, r3
 8000a5e:	3304      	adds	r3, #4
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	1dfa      	adds	r2, r7, #7
 8000a64:	7812      	ldrb	r2, [r2, #0]
 8000a66:	0011      	movs	r1, r2
 8000a68:	2203      	movs	r2, #3
 8000a6a:	400a      	ands	r2, r1
 8000a6c:	00d2      	lsls	r2, r2, #3
 8000a6e:	21ff      	movs	r1, #255	; 0xff
 8000a70:	4091      	lsls	r1, r2
 8000a72:	000a      	movs	r2, r1
 8000a74:	43d2      	mvns	r2, r2
 8000a76:	401a      	ands	r2, r3
 8000a78:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	019b      	lsls	r3, r3, #6
 8000a7e:	22ff      	movs	r2, #255	; 0xff
 8000a80:	401a      	ands	r2, r3
 8000a82:	1dfb      	adds	r3, r7, #7
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	0018      	movs	r0, r3
 8000a88:	2303      	movs	r3, #3
 8000a8a:	4003      	ands	r3, r0
 8000a8c:	00db      	lsls	r3, r3, #3
 8000a8e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a90:	4809      	ldr	r0, [pc, #36]	; (8000ab8 <__NVIC_SetPriority+0xd8>)
 8000a92:	1dfb      	adds	r3, r7, #7
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	001c      	movs	r4, r3
 8000a98:	230f      	movs	r3, #15
 8000a9a:	4023      	ands	r3, r4
 8000a9c:	3b08      	subs	r3, #8
 8000a9e:	089b      	lsrs	r3, r3, #2
 8000aa0:	430a      	orrs	r2, r1
 8000aa2:	3306      	adds	r3, #6
 8000aa4:	009b      	lsls	r3, r3, #2
 8000aa6:	18c3      	adds	r3, r0, r3
 8000aa8:	3304      	adds	r3, #4
 8000aaa:	601a      	str	r2, [r3, #0]
}
 8000aac:	46c0      	nop			; (mov r8, r8)
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	b003      	add	sp, #12
 8000ab2:	bd90      	pop	{r4, r7, pc}
 8000ab4:	e000e100 	.word	0xe000e100
 8000ab8:	e000ed00 	.word	0xe000ed00

08000abc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	1e5a      	subs	r2, r3, #1
 8000ac8:	2380      	movs	r3, #128	; 0x80
 8000aca:	045b      	lsls	r3, r3, #17
 8000acc:	429a      	cmp	r2, r3
 8000ace:	d301      	bcc.n	8000ad4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	e010      	b.n	8000af6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ad4:	4b0a      	ldr	r3, [pc, #40]	; (8000b00 <SysTick_Config+0x44>)
 8000ad6:	687a      	ldr	r2, [r7, #4]
 8000ad8:	3a01      	subs	r2, #1
 8000ada:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000adc:	2301      	movs	r3, #1
 8000ade:	425b      	negs	r3, r3
 8000ae0:	2103      	movs	r1, #3
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	f7ff ff7c 	bl	80009e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ae8:	4b05      	ldr	r3, [pc, #20]	; (8000b00 <SysTick_Config+0x44>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000aee:	4b04      	ldr	r3, [pc, #16]	; (8000b00 <SysTick_Config+0x44>)
 8000af0:	2207      	movs	r2, #7
 8000af2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000af4:	2300      	movs	r3, #0
}
 8000af6:	0018      	movs	r0, r3
 8000af8:	46bd      	mov	sp, r7
 8000afa:	b002      	add	sp, #8
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	46c0      	nop			; (mov r8, r8)
 8000b00:	e000e010 	.word	0xe000e010

08000b04 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	60b9      	str	r1, [r7, #8]
 8000b0c:	607a      	str	r2, [r7, #4]
 8000b0e:	210f      	movs	r1, #15
 8000b10:	187b      	adds	r3, r7, r1
 8000b12:	1c02      	adds	r2, r0, #0
 8000b14:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000b16:	68ba      	ldr	r2, [r7, #8]
 8000b18:	187b      	adds	r3, r7, r1
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	b25b      	sxtb	r3, r3
 8000b1e:	0011      	movs	r1, r2
 8000b20:	0018      	movs	r0, r3
 8000b22:	f7ff ff5d 	bl	80009e0 <__NVIC_SetPriority>
}
 8000b26:	46c0      	nop			; (mov r8, r8)
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	b004      	add	sp, #16
 8000b2c:	bd80      	pop	{r7, pc}

08000b2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b2e:	b580      	push	{r7, lr}
 8000b30:	b082      	sub	sp, #8
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	0018      	movs	r0, r3
 8000b3a:	f7ff ffbf 	bl	8000abc <SysTick_Config>
 8000b3e:	0003      	movs	r3, r0
}
 8000b40:	0018      	movs	r0, r3
 8000b42:	46bd      	mov	sp, r7
 8000b44:	b002      	add	sp, #8
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b088      	sub	sp, #32
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d102      	bne.n	8000b5c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000b56:	2301      	movs	r3, #1
 8000b58:	f000 fb76 	bl	8001248 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	2201      	movs	r2, #1
 8000b62:	4013      	ands	r3, r2
 8000b64:	d100      	bne.n	8000b68 <HAL_RCC_OscConfig+0x20>
 8000b66:	e08e      	b.n	8000c86 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000b68:	4bc5      	ldr	r3, [pc, #788]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	220c      	movs	r2, #12
 8000b6e:	4013      	ands	r3, r2
 8000b70:	2b04      	cmp	r3, #4
 8000b72:	d00e      	beq.n	8000b92 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b74:	4bc2      	ldr	r3, [pc, #776]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	220c      	movs	r2, #12
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	2b08      	cmp	r3, #8
 8000b7e:	d117      	bne.n	8000bb0 <HAL_RCC_OscConfig+0x68>
 8000b80:	4bbf      	ldr	r3, [pc, #764]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000b82:	685a      	ldr	r2, [r3, #4]
 8000b84:	23c0      	movs	r3, #192	; 0xc0
 8000b86:	025b      	lsls	r3, r3, #9
 8000b88:	401a      	ands	r2, r3
 8000b8a:	2380      	movs	r3, #128	; 0x80
 8000b8c:	025b      	lsls	r3, r3, #9
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	d10e      	bne.n	8000bb0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b92:	4bbb      	ldr	r3, [pc, #748]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000b94:	681a      	ldr	r2, [r3, #0]
 8000b96:	2380      	movs	r3, #128	; 0x80
 8000b98:	029b      	lsls	r3, r3, #10
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	d100      	bne.n	8000ba0 <HAL_RCC_OscConfig+0x58>
 8000b9e:	e071      	b.n	8000c84 <HAL_RCC_OscConfig+0x13c>
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d000      	beq.n	8000baa <HAL_RCC_OscConfig+0x62>
 8000ba8:	e06c      	b.n	8000c84 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000baa:	2301      	movs	r3, #1
 8000bac:	f000 fb4c 	bl	8001248 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d107      	bne.n	8000bc8 <HAL_RCC_OscConfig+0x80>
 8000bb8:	4bb1      	ldr	r3, [pc, #708]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000bba:	681a      	ldr	r2, [r3, #0]
 8000bbc:	4bb0      	ldr	r3, [pc, #704]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000bbe:	2180      	movs	r1, #128	; 0x80
 8000bc0:	0249      	lsls	r1, r1, #9
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	e02f      	b.n	8000c28 <HAL_RCC_OscConfig+0xe0>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d10c      	bne.n	8000bea <HAL_RCC_OscConfig+0xa2>
 8000bd0:	4bab      	ldr	r3, [pc, #684]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000bd2:	681a      	ldr	r2, [r3, #0]
 8000bd4:	4baa      	ldr	r3, [pc, #680]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000bd6:	49ab      	ldr	r1, [pc, #684]	; (8000e84 <HAL_RCC_OscConfig+0x33c>)
 8000bd8:	400a      	ands	r2, r1
 8000bda:	601a      	str	r2, [r3, #0]
 8000bdc:	4ba8      	ldr	r3, [pc, #672]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	4ba7      	ldr	r3, [pc, #668]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000be2:	49a9      	ldr	r1, [pc, #676]	; (8000e88 <HAL_RCC_OscConfig+0x340>)
 8000be4:	400a      	ands	r2, r1
 8000be6:	601a      	str	r2, [r3, #0]
 8000be8:	e01e      	b.n	8000c28 <HAL_RCC_OscConfig+0xe0>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	2b05      	cmp	r3, #5
 8000bf0:	d10e      	bne.n	8000c10 <HAL_RCC_OscConfig+0xc8>
 8000bf2:	4ba3      	ldr	r3, [pc, #652]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	4ba2      	ldr	r3, [pc, #648]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000bf8:	2180      	movs	r1, #128	; 0x80
 8000bfa:	02c9      	lsls	r1, r1, #11
 8000bfc:	430a      	orrs	r2, r1
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	4b9f      	ldr	r3, [pc, #636]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000c02:	681a      	ldr	r2, [r3, #0]
 8000c04:	4b9e      	ldr	r3, [pc, #632]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000c06:	2180      	movs	r1, #128	; 0x80
 8000c08:	0249      	lsls	r1, r1, #9
 8000c0a:	430a      	orrs	r2, r1
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	e00b      	b.n	8000c28 <HAL_RCC_OscConfig+0xe0>
 8000c10:	4b9b      	ldr	r3, [pc, #620]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000c12:	681a      	ldr	r2, [r3, #0]
 8000c14:	4b9a      	ldr	r3, [pc, #616]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000c16:	499b      	ldr	r1, [pc, #620]	; (8000e84 <HAL_RCC_OscConfig+0x33c>)
 8000c18:	400a      	ands	r2, r1
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	4b98      	ldr	r3, [pc, #608]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	4b97      	ldr	r3, [pc, #604]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000c22:	4999      	ldr	r1, [pc, #612]	; (8000e88 <HAL_RCC_OscConfig+0x340>)
 8000c24:	400a      	ands	r2, r1
 8000c26:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d014      	beq.n	8000c5a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c30:	f7ff fecc 	bl	80009cc <HAL_GetTick>
 8000c34:	0003      	movs	r3, r0
 8000c36:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c38:	e008      	b.n	8000c4c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c3a:	f7ff fec7 	bl	80009cc <HAL_GetTick>
 8000c3e:	0002      	movs	r2, r0
 8000c40:	69bb      	ldr	r3, [r7, #24]
 8000c42:	1ad3      	subs	r3, r2, r3
 8000c44:	2b64      	cmp	r3, #100	; 0x64
 8000c46:	d901      	bls.n	8000c4c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	e2fd      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c4c:	4b8c      	ldr	r3, [pc, #560]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	2380      	movs	r3, #128	; 0x80
 8000c52:	029b      	lsls	r3, r3, #10
 8000c54:	4013      	ands	r3, r2
 8000c56:	d0f0      	beq.n	8000c3a <HAL_RCC_OscConfig+0xf2>
 8000c58:	e015      	b.n	8000c86 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c5a:	f7ff feb7 	bl	80009cc <HAL_GetTick>
 8000c5e:	0003      	movs	r3, r0
 8000c60:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c62:	e008      	b.n	8000c76 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c64:	f7ff feb2 	bl	80009cc <HAL_GetTick>
 8000c68:	0002      	movs	r2, r0
 8000c6a:	69bb      	ldr	r3, [r7, #24]
 8000c6c:	1ad3      	subs	r3, r2, r3
 8000c6e:	2b64      	cmp	r3, #100	; 0x64
 8000c70:	d901      	bls.n	8000c76 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000c72:	2303      	movs	r3, #3
 8000c74:	e2e8      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c76:	4b82      	ldr	r3, [pc, #520]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	2380      	movs	r3, #128	; 0x80
 8000c7c:	029b      	lsls	r3, r3, #10
 8000c7e:	4013      	ands	r3, r2
 8000c80:	d1f0      	bne.n	8000c64 <HAL_RCC_OscConfig+0x11c>
 8000c82:	e000      	b.n	8000c86 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c84:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	2202      	movs	r2, #2
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	d100      	bne.n	8000c92 <HAL_RCC_OscConfig+0x14a>
 8000c90:	e06c      	b.n	8000d6c <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000c92:	4b7b      	ldr	r3, [pc, #492]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	220c      	movs	r2, #12
 8000c98:	4013      	ands	r3, r2
 8000c9a:	d00e      	beq.n	8000cba <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000c9c:	4b78      	ldr	r3, [pc, #480]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	220c      	movs	r2, #12
 8000ca2:	4013      	ands	r3, r2
 8000ca4:	2b08      	cmp	r3, #8
 8000ca6:	d11f      	bne.n	8000ce8 <HAL_RCC_OscConfig+0x1a0>
 8000ca8:	4b75      	ldr	r3, [pc, #468]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000caa:	685a      	ldr	r2, [r3, #4]
 8000cac:	23c0      	movs	r3, #192	; 0xc0
 8000cae:	025b      	lsls	r3, r3, #9
 8000cb0:	401a      	ands	r2, r3
 8000cb2:	2380      	movs	r3, #128	; 0x80
 8000cb4:	021b      	lsls	r3, r3, #8
 8000cb6:	429a      	cmp	r2, r3
 8000cb8:	d116      	bne.n	8000ce8 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cba:	4b71      	ldr	r3, [pc, #452]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	2202      	movs	r2, #2
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	d005      	beq.n	8000cd0 <HAL_RCC_OscConfig+0x188>
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	68db      	ldr	r3, [r3, #12]
 8000cc8:	2b01      	cmp	r3, #1
 8000cca:	d001      	beq.n	8000cd0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	e2bb      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cd0:	4b6b      	ldr	r3, [pc, #428]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	22f8      	movs	r2, #248	; 0xf8
 8000cd6:	4393      	bics	r3, r2
 8000cd8:	0019      	movs	r1, r3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	691b      	ldr	r3, [r3, #16]
 8000cde:	00da      	lsls	r2, r3, #3
 8000ce0:	4b67      	ldr	r3, [pc, #412]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000ce2:	430a      	orrs	r2, r1
 8000ce4:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ce6:	e041      	b.n	8000d6c <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	68db      	ldr	r3, [r3, #12]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d024      	beq.n	8000d3a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000cf0:	4b63      	ldr	r3, [pc, #396]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000cf2:	681a      	ldr	r2, [r3, #0]
 8000cf4:	4b62      	ldr	r3, [pc, #392]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	430a      	orrs	r2, r1
 8000cfa:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cfc:	f7ff fe66 	bl	80009cc <HAL_GetTick>
 8000d00:	0003      	movs	r3, r0
 8000d02:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d04:	e008      	b.n	8000d18 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d06:	f7ff fe61 	bl	80009cc <HAL_GetTick>
 8000d0a:	0002      	movs	r2, r0
 8000d0c:	69bb      	ldr	r3, [r7, #24]
 8000d0e:	1ad3      	subs	r3, r2, r3
 8000d10:	2b02      	cmp	r3, #2
 8000d12:	d901      	bls.n	8000d18 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000d14:	2303      	movs	r3, #3
 8000d16:	e297      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d18:	4b59      	ldr	r3, [pc, #356]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	2202      	movs	r2, #2
 8000d1e:	4013      	ands	r3, r2
 8000d20:	d0f1      	beq.n	8000d06 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d22:	4b57      	ldr	r3, [pc, #348]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	22f8      	movs	r2, #248	; 0xf8
 8000d28:	4393      	bics	r3, r2
 8000d2a:	0019      	movs	r1, r3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	691b      	ldr	r3, [r3, #16]
 8000d30:	00da      	lsls	r2, r3, #3
 8000d32:	4b53      	ldr	r3, [pc, #332]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000d34:	430a      	orrs	r2, r1
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	e018      	b.n	8000d6c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d3a:	4b51      	ldr	r3, [pc, #324]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	4b50      	ldr	r3, [pc, #320]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000d40:	2101      	movs	r1, #1
 8000d42:	438a      	bics	r2, r1
 8000d44:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d46:	f7ff fe41 	bl	80009cc <HAL_GetTick>
 8000d4a:	0003      	movs	r3, r0
 8000d4c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d4e:	e008      	b.n	8000d62 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d50:	f7ff fe3c 	bl	80009cc <HAL_GetTick>
 8000d54:	0002      	movs	r2, r0
 8000d56:	69bb      	ldr	r3, [r7, #24]
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	2b02      	cmp	r3, #2
 8000d5c:	d901      	bls.n	8000d62 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	e272      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d62:	4b47      	ldr	r3, [pc, #284]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	2202      	movs	r2, #2
 8000d68:	4013      	ands	r3, r2
 8000d6a:	d1f1      	bne.n	8000d50 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2208      	movs	r2, #8
 8000d72:	4013      	ands	r3, r2
 8000d74:	d036      	beq.n	8000de4 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	69db      	ldr	r3, [r3, #28]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d019      	beq.n	8000db2 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d7e:	4b40      	ldr	r3, [pc, #256]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000d80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d82:	4b3f      	ldr	r3, [pc, #252]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000d84:	2101      	movs	r1, #1
 8000d86:	430a      	orrs	r2, r1
 8000d88:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d8a:	f7ff fe1f 	bl	80009cc <HAL_GetTick>
 8000d8e:	0003      	movs	r3, r0
 8000d90:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d92:	e008      	b.n	8000da6 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d94:	f7ff fe1a 	bl	80009cc <HAL_GetTick>
 8000d98:	0002      	movs	r2, r0
 8000d9a:	69bb      	ldr	r3, [r7, #24]
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	2b02      	cmp	r3, #2
 8000da0:	d901      	bls.n	8000da6 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8000da2:	2303      	movs	r3, #3
 8000da4:	e250      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000da6:	4b36      	ldr	r3, [pc, #216]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000daa:	2202      	movs	r2, #2
 8000dac:	4013      	ands	r3, r2
 8000dae:	d0f1      	beq.n	8000d94 <HAL_RCC_OscConfig+0x24c>
 8000db0:	e018      	b.n	8000de4 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000db2:	4b33      	ldr	r3, [pc, #204]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000db4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000db6:	4b32      	ldr	r3, [pc, #200]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000db8:	2101      	movs	r1, #1
 8000dba:	438a      	bics	r2, r1
 8000dbc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dbe:	f7ff fe05 	bl	80009cc <HAL_GetTick>
 8000dc2:	0003      	movs	r3, r0
 8000dc4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dc6:	e008      	b.n	8000dda <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dc8:	f7ff fe00 	bl	80009cc <HAL_GetTick>
 8000dcc:	0002      	movs	r2, r0
 8000dce:	69bb      	ldr	r3, [r7, #24]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	2b02      	cmp	r3, #2
 8000dd4:	d901      	bls.n	8000dda <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	e236      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dda:	4b29      	ldr	r3, [pc, #164]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dde:	2202      	movs	r2, #2
 8000de0:	4013      	ands	r3, r2
 8000de2:	d1f1      	bne.n	8000dc8 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	2204      	movs	r2, #4
 8000dea:	4013      	ands	r3, r2
 8000dec:	d100      	bne.n	8000df0 <HAL_RCC_OscConfig+0x2a8>
 8000dee:	e0b5      	b.n	8000f5c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000df0:	201f      	movs	r0, #31
 8000df2:	183b      	adds	r3, r7, r0
 8000df4:	2200      	movs	r2, #0
 8000df6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000df8:	4b21      	ldr	r3, [pc, #132]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000dfa:	69da      	ldr	r2, [r3, #28]
 8000dfc:	2380      	movs	r3, #128	; 0x80
 8000dfe:	055b      	lsls	r3, r3, #21
 8000e00:	4013      	ands	r3, r2
 8000e02:	d110      	bne.n	8000e26 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e04:	4b1e      	ldr	r3, [pc, #120]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000e06:	69da      	ldr	r2, [r3, #28]
 8000e08:	4b1d      	ldr	r3, [pc, #116]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000e0a:	2180      	movs	r1, #128	; 0x80
 8000e0c:	0549      	lsls	r1, r1, #21
 8000e0e:	430a      	orrs	r2, r1
 8000e10:	61da      	str	r2, [r3, #28]
 8000e12:	4b1b      	ldr	r3, [pc, #108]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000e14:	69da      	ldr	r2, [r3, #28]
 8000e16:	2380      	movs	r3, #128	; 0x80
 8000e18:	055b      	lsls	r3, r3, #21
 8000e1a:	4013      	ands	r3, r2
 8000e1c:	60fb      	str	r3, [r7, #12]
 8000e1e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000e20:	183b      	adds	r3, r7, r0
 8000e22:	2201      	movs	r2, #1
 8000e24:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e26:	4b19      	ldr	r3, [pc, #100]	; (8000e8c <HAL_RCC_OscConfig+0x344>)
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	2380      	movs	r3, #128	; 0x80
 8000e2c:	005b      	lsls	r3, r3, #1
 8000e2e:	4013      	ands	r3, r2
 8000e30:	d11a      	bne.n	8000e68 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e32:	4b16      	ldr	r3, [pc, #88]	; (8000e8c <HAL_RCC_OscConfig+0x344>)
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	4b15      	ldr	r3, [pc, #84]	; (8000e8c <HAL_RCC_OscConfig+0x344>)
 8000e38:	2180      	movs	r1, #128	; 0x80
 8000e3a:	0049      	lsls	r1, r1, #1
 8000e3c:	430a      	orrs	r2, r1
 8000e3e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e40:	f7ff fdc4 	bl	80009cc <HAL_GetTick>
 8000e44:	0003      	movs	r3, r0
 8000e46:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e48:	e008      	b.n	8000e5c <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e4a:	f7ff fdbf 	bl	80009cc <HAL_GetTick>
 8000e4e:	0002      	movs	r2, r0
 8000e50:	69bb      	ldr	r3, [r7, #24]
 8000e52:	1ad3      	subs	r3, r2, r3
 8000e54:	2b64      	cmp	r3, #100	; 0x64
 8000e56:	d901      	bls.n	8000e5c <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	e1f5      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e5c:	4b0b      	ldr	r3, [pc, #44]	; (8000e8c <HAL_RCC_OscConfig+0x344>)
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	2380      	movs	r3, #128	; 0x80
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	4013      	ands	r3, r2
 8000e66:	d0f0      	beq.n	8000e4a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d10f      	bne.n	8000e90 <HAL_RCC_OscConfig+0x348>
 8000e70:	4b03      	ldr	r3, [pc, #12]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000e72:	6a1a      	ldr	r2, [r3, #32]
 8000e74:	4b02      	ldr	r3, [pc, #8]	; (8000e80 <HAL_RCC_OscConfig+0x338>)
 8000e76:	2101      	movs	r1, #1
 8000e78:	430a      	orrs	r2, r1
 8000e7a:	621a      	str	r2, [r3, #32]
 8000e7c:	e036      	b.n	8000eec <HAL_RCC_OscConfig+0x3a4>
 8000e7e:	46c0      	nop			; (mov r8, r8)
 8000e80:	40021000 	.word	0x40021000
 8000e84:	fffeffff 	.word	0xfffeffff
 8000e88:	fffbffff 	.word	0xfffbffff
 8000e8c:	40007000 	.word	0x40007000
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	689b      	ldr	r3, [r3, #8]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d10c      	bne.n	8000eb2 <HAL_RCC_OscConfig+0x36a>
 8000e98:	4bca      	ldr	r3, [pc, #808]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000e9a:	6a1a      	ldr	r2, [r3, #32]
 8000e9c:	4bc9      	ldr	r3, [pc, #804]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000e9e:	2101      	movs	r1, #1
 8000ea0:	438a      	bics	r2, r1
 8000ea2:	621a      	str	r2, [r3, #32]
 8000ea4:	4bc7      	ldr	r3, [pc, #796]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000ea6:	6a1a      	ldr	r2, [r3, #32]
 8000ea8:	4bc6      	ldr	r3, [pc, #792]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000eaa:	2104      	movs	r1, #4
 8000eac:	438a      	bics	r2, r1
 8000eae:	621a      	str	r2, [r3, #32]
 8000eb0:	e01c      	b.n	8000eec <HAL_RCC_OscConfig+0x3a4>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	2b05      	cmp	r3, #5
 8000eb8:	d10c      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x38c>
 8000eba:	4bc2      	ldr	r3, [pc, #776]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000ebc:	6a1a      	ldr	r2, [r3, #32]
 8000ebe:	4bc1      	ldr	r3, [pc, #772]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000ec0:	2104      	movs	r1, #4
 8000ec2:	430a      	orrs	r2, r1
 8000ec4:	621a      	str	r2, [r3, #32]
 8000ec6:	4bbf      	ldr	r3, [pc, #764]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000ec8:	6a1a      	ldr	r2, [r3, #32]
 8000eca:	4bbe      	ldr	r3, [pc, #760]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000ecc:	2101      	movs	r1, #1
 8000ece:	430a      	orrs	r2, r1
 8000ed0:	621a      	str	r2, [r3, #32]
 8000ed2:	e00b      	b.n	8000eec <HAL_RCC_OscConfig+0x3a4>
 8000ed4:	4bbb      	ldr	r3, [pc, #748]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000ed6:	6a1a      	ldr	r2, [r3, #32]
 8000ed8:	4bba      	ldr	r3, [pc, #744]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000eda:	2101      	movs	r1, #1
 8000edc:	438a      	bics	r2, r1
 8000ede:	621a      	str	r2, [r3, #32]
 8000ee0:	4bb8      	ldr	r3, [pc, #736]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000ee2:	6a1a      	ldr	r2, [r3, #32]
 8000ee4:	4bb7      	ldr	r3, [pc, #732]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000ee6:	2104      	movs	r1, #4
 8000ee8:	438a      	bics	r2, r1
 8000eea:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	689b      	ldr	r3, [r3, #8]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d014      	beq.n	8000f1e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ef4:	f7ff fd6a 	bl	80009cc <HAL_GetTick>
 8000ef8:	0003      	movs	r3, r0
 8000efa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000efc:	e009      	b.n	8000f12 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000efe:	f7ff fd65 	bl	80009cc <HAL_GetTick>
 8000f02:	0002      	movs	r2, r0
 8000f04:	69bb      	ldr	r3, [r7, #24]
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	4aaf      	ldr	r2, [pc, #700]	; (80011c8 <HAL_RCC_OscConfig+0x680>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d901      	bls.n	8000f12 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8000f0e:	2303      	movs	r3, #3
 8000f10:	e19a      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f12:	4bac      	ldr	r3, [pc, #688]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000f14:	6a1b      	ldr	r3, [r3, #32]
 8000f16:	2202      	movs	r2, #2
 8000f18:	4013      	ands	r3, r2
 8000f1a:	d0f0      	beq.n	8000efe <HAL_RCC_OscConfig+0x3b6>
 8000f1c:	e013      	b.n	8000f46 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f1e:	f7ff fd55 	bl	80009cc <HAL_GetTick>
 8000f22:	0003      	movs	r3, r0
 8000f24:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f26:	e009      	b.n	8000f3c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f28:	f7ff fd50 	bl	80009cc <HAL_GetTick>
 8000f2c:	0002      	movs	r2, r0
 8000f2e:	69bb      	ldr	r3, [r7, #24]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	4aa5      	ldr	r2, [pc, #660]	; (80011c8 <HAL_RCC_OscConfig+0x680>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d901      	bls.n	8000f3c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8000f38:	2303      	movs	r3, #3
 8000f3a:	e185      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f3c:	4ba1      	ldr	r3, [pc, #644]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000f3e:	6a1b      	ldr	r3, [r3, #32]
 8000f40:	2202      	movs	r2, #2
 8000f42:	4013      	ands	r3, r2
 8000f44:	d1f0      	bne.n	8000f28 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000f46:	231f      	movs	r3, #31
 8000f48:	18fb      	adds	r3, r7, r3
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	2b01      	cmp	r3, #1
 8000f4e:	d105      	bne.n	8000f5c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f50:	4b9c      	ldr	r3, [pc, #624]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000f52:	69da      	ldr	r2, [r3, #28]
 8000f54:	4b9b      	ldr	r3, [pc, #620]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000f56:	499d      	ldr	r1, [pc, #628]	; (80011cc <HAL_RCC_OscConfig+0x684>)
 8000f58:	400a      	ands	r2, r1
 8000f5a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	2210      	movs	r2, #16
 8000f62:	4013      	ands	r3, r2
 8000f64:	d063      	beq.n	800102e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	695b      	ldr	r3, [r3, #20]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d12a      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000f6e:	4b95      	ldr	r3, [pc, #596]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000f70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f72:	4b94      	ldr	r3, [pc, #592]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000f74:	2104      	movs	r1, #4
 8000f76:	430a      	orrs	r2, r1
 8000f78:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000f7a:	4b92      	ldr	r3, [pc, #584]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000f7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f7e:	4b91      	ldr	r3, [pc, #580]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000f80:	2101      	movs	r1, #1
 8000f82:	430a      	orrs	r2, r1
 8000f84:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f86:	f7ff fd21 	bl	80009cc <HAL_GetTick>
 8000f8a:	0003      	movs	r3, r0
 8000f8c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000f8e:	e008      	b.n	8000fa2 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000f90:	f7ff fd1c 	bl	80009cc <HAL_GetTick>
 8000f94:	0002      	movs	r2, r0
 8000f96:	69bb      	ldr	r3, [r7, #24]
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	2b02      	cmp	r3, #2
 8000f9c:	d901      	bls.n	8000fa2 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	e152      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000fa2:	4b88      	ldr	r3, [pc, #544]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fa6:	2202      	movs	r2, #2
 8000fa8:	4013      	ands	r3, r2
 8000faa:	d0f1      	beq.n	8000f90 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000fac:	4b85      	ldr	r3, [pc, #532]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000fae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fb0:	22f8      	movs	r2, #248	; 0xf8
 8000fb2:	4393      	bics	r3, r2
 8000fb4:	0019      	movs	r1, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	699b      	ldr	r3, [r3, #24]
 8000fba:	00da      	lsls	r2, r3, #3
 8000fbc:	4b81      	ldr	r3, [pc, #516]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000fbe:	430a      	orrs	r2, r1
 8000fc0:	635a      	str	r2, [r3, #52]	; 0x34
 8000fc2:	e034      	b.n	800102e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	695b      	ldr	r3, [r3, #20]
 8000fc8:	3305      	adds	r3, #5
 8000fca:	d111      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000fcc:	4b7d      	ldr	r3, [pc, #500]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000fce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fd0:	4b7c      	ldr	r3, [pc, #496]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000fd2:	2104      	movs	r1, #4
 8000fd4:	438a      	bics	r2, r1
 8000fd6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000fd8:	4b7a      	ldr	r3, [pc, #488]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fdc:	22f8      	movs	r2, #248	; 0xf8
 8000fde:	4393      	bics	r3, r2
 8000fe0:	0019      	movs	r1, r3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	699b      	ldr	r3, [r3, #24]
 8000fe6:	00da      	lsls	r2, r3, #3
 8000fe8:	4b76      	ldr	r3, [pc, #472]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000fea:	430a      	orrs	r2, r1
 8000fec:	635a      	str	r2, [r3, #52]	; 0x34
 8000fee:	e01e      	b.n	800102e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ff0:	4b74      	ldr	r3, [pc, #464]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000ff2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ff4:	4b73      	ldr	r3, [pc, #460]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000ff6:	2104      	movs	r1, #4
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000ffc:	4b71      	ldr	r3, [pc, #452]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8000ffe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001000:	4b70      	ldr	r3, [pc, #448]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8001002:	2101      	movs	r1, #1
 8001004:	438a      	bics	r2, r1
 8001006:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001008:	f7ff fce0 	bl	80009cc <HAL_GetTick>
 800100c:	0003      	movs	r3, r0
 800100e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001010:	e008      	b.n	8001024 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001012:	f7ff fcdb 	bl	80009cc <HAL_GetTick>
 8001016:	0002      	movs	r2, r0
 8001018:	69bb      	ldr	r3, [r7, #24]
 800101a:	1ad3      	subs	r3, r2, r3
 800101c:	2b02      	cmp	r3, #2
 800101e:	d901      	bls.n	8001024 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001020:	2303      	movs	r3, #3
 8001022:	e111      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001024:	4b67      	ldr	r3, [pc, #412]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8001026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001028:	2202      	movs	r2, #2
 800102a:	4013      	ands	r3, r2
 800102c:	d1f1      	bne.n	8001012 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2220      	movs	r2, #32
 8001034:	4013      	ands	r3, r2
 8001036:	d05c      	beq.n	80010f2 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001038:	4b62      	ldr	r3, [pc, #392]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	220c      	movs	r2, #12
 800103e:	4013      	ands	r3, r2
 8001040:	2b0c      	cmp	r3, #12
 8001042:	d00e      	beq.n	8001062 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001044:	4b5f      	ldr	r3, [pc, #380]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	220c      	movs	r2, #12
 800104a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800104c:	2b08      	cmp	r3, #8
 800104e:	d114      	bne.n	800107a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001050:	4b5c      	ldr	r3, [pc, #368]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8001052:	685a      	ldr	r2, [r3, #4]
 8001054:	23c0      	movs	r3, #192	; 0xc0
 8001056:	025b      	lsls	r3, r3, #9
 8001058:	401a      	ands	r2, r3
 800105a:	23c0      	movs	r3, #192	; 0xc0
 800105c:	025b      	lsls	r3, r3, #9
 800105e:	429a      	cmp	r2, r3
 8001060:	d10b      	bne.n	800107a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001062:	4b58      	ldr	r3, [pc, #352]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8001064:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001066:	2380      	movs	r3, #128	; 0x80
 8001068:	029b      	lsls	r3, r3, #10
 800106a:	4013      	ands	r3, r2
 800106c:	d040      	beq.n	80010f0 <HAL_RCC_OscConfig+0x5a8>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6a1b      	ldr	r3, [r3, #32]
 8001072:	2b01      	cmp	r3, #1
 8001074:	d03c      	beq.n	80010f0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	e0e6      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6a1b      	ldr	r3, [r3, #32]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d01b      	beq.n	80010ba <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001082:	4b50      	ldr	r3, [pc, #320]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8001084:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001086:	4b4f      	ldr	r3, [pc, #316]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8001088:	2180      	movs	r1, #128	; 0x80
 800108a:	0249      	lsls	r1, r1, #9
 800108c:	430a      	orrs	r2, r1
 800108e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001090:	f7ff fc9c 	bl	80009cc <HAL_GetTick>
 8001094:	0003      	movs	r3, r0
 8001096:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001098:	e008      	b.n	80010ac <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800109a:	f7ff fc97 	bl	80009cc <HAL_GetTick>
 800109e:	0002      	movs	r2, r0
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	d901      	bls.n	80010ac <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80010a8:	2303      	movs	r3, #3
 80010aa:	e0cd      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80010ac:	4b45      	ldr	r3, [pc, #276]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 80010ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010b0:	2380      	movs	r3, #128	; 0x80
 80010b2:	029b      	lsls	r3, r3, #10
 80010b4:	4013      	ands	r3, r2
 80010b6:	d0f0      	beq.n	800109a <HAL_RCC_OscConfig+0x552>
 80010b8:	e01b      	b.n	80010f2 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80010ba:	4b42      	ldr	r3, [pc, #264]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 80010bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010be:	4b41      	ldr	r3, [pc, #260]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 80010c0:	4943      	ldr	r1, [pc, #268]	; (80011d0 <HAL_RCC_OscConfig+0x688>)
 80010c2:	400a      	ands	r2, r1
 80010c4:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010c6:	f7ff fc81 	bl	80009cc <HAL_GetTick>
 80010ca:	0003      	movs	r3, r0
 80010cc:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80010ce:	e008      	b.n	80010e2 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80010d0:	f7ff fc7c 	bl	80009cc <HAL_GetTick>
 80010d4:	0002      	movs	r2, r0
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	2b02      	cmp	r3, #2
 80010dc:	d901      	bls.n	80010e2 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80010de:	2303      	movs	r3, #3
 80010e0:	e0b2      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80010e2:	4b38      	ldr	r3, [pc, #224]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 80010e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010e6:	2380      	movs	r3, #128	; 0x80
 80010e8:	029b      	lsls	r3, r3, #10
 80010ea:	4013      	ands	r3, r2
 80010ec:	d1f0      	bne.n	80010d0 <HAL_RCC_OscConfig+0x588>
 80010ee:	e000      	b.n	80010f2 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80010f0:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d100      	bne.n	80010fc <HAL_RCC_OscConfig+0x5b4>
 80010fa:	e0a4      	b.n	8001246 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010fc:	4b31      	ldr	r3, [pc, #196]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	220c      	movs	r2, #12
 8001102:	4013      	ands	r3, r2
 8001104:	2b08      	cmp	r3, #8
 8001106:	d100      	bne.n	800110a <HAL_RCC_OscConfig+0x5c2>
 8001108:	e078      	b.n	80011fc <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800110e:	2b02      	cmp	r3, #2
 8001110:	d14c      	bne.n	80011ac <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001112:	4b2c      	ldr	r3, [pc, #176]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	4b2b      	ldr	r3, [pc, #172]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8001118:	492e      	ldr	r1, [pc, #184]	; (80011d4 <HAL_RCC_OscConfig+0x68c>)
 800111a:	400a      	ands	r2, r1
 800111c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800111e:	f7ff fc55 	bl	80009cc <HAL_GetTick>
 8001122:	0003      	movs	r3, r0
 8001124:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001126:	e008      	b.n	800113a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001128:	f7ff fc50 	bl	80009cc <HAL_GetTick>
 800112c:	0002      	movs	r2, r0
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b02      	cmp	r3, #2
 8001134:	d901      	bls.n	800113a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e086      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800113a:	4b22      	ldr	r3, [pc, #136]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	2380      	movs	r3, #128	; 0x80
 8001140:	049b      	lsls	r3, r3, #18
 8001142:	4013      	ands	r3, r2
 8001144:	d1f0      	bne.n	8001128 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001146:	4b1f      	ldr	r3, [pc, #124]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8001148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800114a:	220f      	movs	r2, #15
 800114c:	4393      	bics	r3, r2
 800114e:	0019      	movs	r1, r3
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001154:	4b1b      	ldr	r3, [pc, #108]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8001156:	430a      	orrs	r2, r1
 8001158:	62da      	str	r2, [r3, #44]	; 0x2c
 800115a:	4b1a      	ldr	r3, [pc, #104]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	4a1e      	ldr	r2, [pc, #120]	; (80011d8 <HAL_RCC_OscConfig+0x690>)
 8001160:	4013      	ands	r3, r2
 8001162:	0019      	movs	r1, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800116c:	431a      	orrs	r2, r3
 800116e:	4b15      	ldr	r3, [pc, #84]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8001170:	430a      	orrs	r2, r1
 8001172:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001174:	4b13      	ldr	r3, [pc, #76]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	4b12      	ldr	r3, [pc, #72]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 800117a:	2180      	movs	r1, #128	; 0x80
 800117c:	0449      	lsls	r1, r1, #17
 800117e:	430a      	orrs	r2, r1
 8001180:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001182:	f7ff fc23 	bl	80009cc <HAL_GetTick>
 8001186:	0003      	movs	r3, r0
 8001188:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800118a:	e008      	b.n	800119e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800118c:	f7ff fc1e 	bl	80009cc <HAL_GetTick>
 8001190:	0002      	movs	r2, r0
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	2b02      	cmp	r3, #2
 8001198:	d901      	bls.n	800119e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800119a:	2303      	movs	r3, #3
 800119c:	e054      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800119e:	4b09      	ldr	r3, [pc, #36]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	2380      	movs	r3, #128	; 0x80
 80011a4:	049b      	lsls	r3, r3, #18
 80011a6:	4013      	ands	r3, r2
 80011a8:	d0f0      	beq.n	800118c <HAL_RCC_OscConfig+0x644>
 80011aa:	e04c      	b.n	8001246 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011ac:	4b05      	ldr	r3, [pc, #20]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	4b04      	ldr	r3, [pc, #16]	; (80011c4 <HAL_RCC_OscConfig+0x67c>)
 80011b2:	4908      	ldr	r1, [pc, #32]	; (80011d4 <HAL_RCC_OscConfig+0x68c>)
 80011b4:	400a      	ands	r2, r1
 80011b6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b8:	f7ff fc08 	bl	80009cc <HAL_GetTick>
 80011bc:	0003      	movs	r3, r0
 80011be:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011c0:	e015      	b.n	80011ee <HAL_RCC_OscConfig+0x6a6>
 80011c2:	46c0      	nop			; (mov r8, r8)
 80011c4:	40021000 	.word	0x40021000
 80011c8:	00001388 	.word	0x00001388
 80011cc:	efffffff 	.word	0xefffffff
 80011d0:	fffeffff 	.word	0xfffeffff
 80011d4:	feffffff 	.word	0xfeffffff
 80011d8:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011dc:	f7ff fbf6 	bl	80009cc <HAL_GetTick>
 80011e0:	0002      	movs	r2, r0
 80011e2:	69bb      	ldr	r3, [r7, #24]
 80011e4:	1ad3      	subs	r3, r2, r3
 80011e6:	2b02      	cmp	r3, #2
 80011e8:	d901      	bls.n	80011ee <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80011ea:	2303      	movs	r3, #3
 80011ec:	e02c      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011ee:	4b18      	ldr	r3, [pc, #96]	; (8001250 <HAL_RCC_OscConfig+0x708>)
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	2380      	movs	r3, #128	; 0x80
 80011f4:	049b      	lsls	r3, r3, #18
 80011f6:	4013      	ands	r3, r2
 80011f8:	d1f0      	bne.n	80011dc <HAL_RCC_OscConfig+0x694>
 80011fa:	e024      	b.n	8001246 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001200:	2b01      	cmp	r3, #1
 8001202:	d101      	bne.n	8001208 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001204:	2301      	movs	r3, #1
 8001206:	e01f      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001208:	4b11      	ldr	r3, [pc, #68]	; (8001250 <HAL_RCC_OscConfig+0x708>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800120e:	4b10      	ldr	r3, [pc, #64]	; (8001250 <HAL_RCC_OscConfig+0x708>)
 8001210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001212:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001214:	697a      	ldr	r2, [r7, #20]
 8001216:	23c0      	movs	r3, #192	; 0xc0
 8001218:	025b      	lsls	r3, r3, #9
 800121a:	401a      	ands	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001220:	429a      	cmp	r2, r3
 8001222:	d10e      	bne.n	8001242 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	220f      	movs	r2, #15
 8001228:	401a      	ands	r2, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800122e:	429a      	cmp	r2, r3
 8001230:	d107      	bne.n	8001242 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001232:	697a      	ldr	r2, [r7, #20]
 8001234:	23f0      	movs	r3, #240	; 0xf0
 8001236:	039b      	lsls	r3, r3, #14
 8001238:	401a      	ands	r2, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800123e:	429a      	cmp	r2, r3
 8001240:	d001      	beq.n	8001246 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e000      	b.n	8001248 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001246:	2300      	movs	r3, #0
}
 8001248:	0018      	movs	r0, r3
 800124a:	46bd      	mov	sp, r7
 800124c:	b008      	add	sp, #32
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40021000 	.word	0x40021000

08001254 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d101      	bne.n	8001268 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001264:	2301      	movs	r3, #1
 8001266:	e0bf      	b.n	80013e8 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001268:	4b61      	ldr	r3, [pc, #388]	; (80013f0 <HAL_RCC_ClockConfig+0x19c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2201      	movs	r2, #1
 800126e:	4013      	ands	r3, r2
 8001270:	683a      	ldr	r2, [r7, #0]
 8001272:	429a      	cmp	r2, r3
 8001274:	d911      	bls.n	800129a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001276:	4b5e      	ldr	r3, [pc, #376]	; (80013f0 <HAL_RCC_ClockConfig+0x19c>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	2201      	movs	r2, #1
 800127c:	4393      	bics	r3, r2
 800127e:	0019      	movs	r1, r3
 8001280:	4b5b      	ldr	r3, [pc, #364]	; (80013f0 <HAL_RCC_ClockConfig+0x19c>)
 8001282:	683a      	ldr	r2, [r7, #0]
 8001284:	430a      	orrs	r2, r1
 8001286:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001288:	4b59      	ldr	r3, [pc, #356]	; (80013f0 <HAL_RCC_ClockConfig+0x19c>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2201      	movs	r2, #1
 800128e:	4013      	ands	r3, r2
 8001290:	683a      	ldr	r2, [r7, #0]
 8001292:	429a      	cmp	r2, r3
 8001294:	d001      	beq.n	800129a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e0a6      	b.n	80013e8 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	2202      	movs	r2, #2
 80012a0:	4013      	ands	r3, r2
 80012a2:	d015      	beq.n	80012d0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2204      	movs	r2, #4
 80012aa:	4013      	ands	r3, r2
 80012ac:	d006      	beq.n	80012bc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80012ae:	4b51      	ldr	r3, [pc, #324]	; (80013f4 <HAL_RCC_ClockConfig+0x1a0>)
 80012b0:	685a      	ldr	r2, [r3, #4]
 80012b2:	4b50      	ldr	r3, [pc, #320]	; (80013f4 <HAL_RCC_ClockConfig+0x1a0>)
 80012b4:	21e0      	movs	r1, #224	; 0xe0
 80012b6:	00c9      	lsls	r1, r1, #3
 80012b8:	430a      	orrs	r2, r1
 80012ba:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012bc:	4b4d      	ldr	r3, [pc, #308]	; (80013f4 <HAL_RCC_ClockConfig+0x1a0>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	22f0      	movs	r2, #240	; 0xf0
 80012c2:	4393      	bics	r3, r2
 80012c4:	0019      	movs	r1, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	689a      	ldr	r2, [r3, #8]
 80012ca:	4b4a      	ldr	r3, [pc, #296]	; (80013f4 <HAL_RCC_ClockConfig+0x1a0>)
 80012cc:	430a      	orrs	r2, r1
 80012ce:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2201      	movs	r2, #1
 80012d6:	4013      	ands	r3, r2
 80012d8:	d04c      	beq.n	8001374 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d107      	bne.n	80012f2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012e2:	4b44      	ldr	r3, [pc, #272]	; (80013f4 <HAL_RCC_ClockConfig+0x1a0>)
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	2380      	movs	r3, #128	; 0x80
 80012e8:	029b      	lsls	r3, r3, #10
 80012ea:	4013      	ands	r3, r2
 80012ec:	d120      	bne.n	8001330 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e07a      	b.n	80013e8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	2b02      	cmp	r3, #2
 80012f8:	d107      	bne.n	800130a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012fa:	4b3e      	ldr	r3, [pc, #248]	; (80013f4 <HAL_RCC_ClockConfig+0x1a0>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	2380      	movs	r3, #128	; 0x80
 8001300:	049b      	lsls	r3, r3, #18
 8001302:	4013      	ands	r3, r2
 8001304:	d114      	bne.n	8001330 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	e06e      	b.n	80013e8 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	2b03      	cmp	r3, #3
 8001310:	d107      	bne.n	8001322 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001312:	4b38      	ldr	r3, [pc, #224]	; (80013f4 <HAL_RCC_ClockConfig+0x1a0>)
 8001314:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001316:	2380      	movs	r3, #128	; 0x80
 8001318:	029b      	lsls	r3, r3, #10
 800131a:	4013      	ands	r3, r2
 800131c:	d108      	bne.n	8001330 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	e062      	b.n	80013e8 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001322:	4b34      	ldr	r3, [pc, #208]	; (80013f4 <HAL_RCC_ClockConfig+0x1a0>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2202      	movs	r2, #2
 8001328:	4013      	ands	r3, r2
 800132a:	d101      	bne.n	8001330 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	e05b      	b.n	80013e8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001330:	4b30      	ldr	r3, [pc, #192]	; (80013f4 <HAL_RCC_ClockConfig+0x1a0>)
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	2203      	movs	r2, #3
 8001336:	4393      	bics	r3, r2
 8001338:	0019      	movs	r1, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	685a      	ldr	r2, [r3, #4]
 800133e:	4b2d      	ldr	r3, [pc, #180]	; (80013f4 <HAL_RCC_ClockConfig+0x1a0>)
 8001340:	430a      	orrs	r2, r1
 8001342:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001344:	f7ff fb42 	bl	80009cc <HAL_GetTick>
 8001348:	0003      	movs	r3, r0
 800134a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800134c:	e009      	b.n	8001362 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800134e:	f7ff fb3d 	bl	80009cc <HAL_GetTick>
 8001352:	0002      	movs	r2, r0
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	4a27      	ldr	r2, [pc, #156]	; (80013f8 <HAL_RCC_ClockConfig+0x1a4>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d901      	bls.n	8001362 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e042      	b.n	80013e8 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001362:	4b24      	ldr	r3, [pc, #144]	; (80013f4 <HAL_RCC_ClockConfig+0x1a0>)
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	220c      	movs	r2, #12
 8001368:	401a      	ands	r2, r3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	429a      	cmp	r2, r3
 8001372:	d1ec      	bne.n	800134e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001374:	4b1e      	ldr	r3, [pc, #120]	; (80013f0 <HAL_RCC_ClockConfig+0x19c>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2201      	movs	r2, #1
 800137a:	4013      	ands	r3, r2
 800137c:	683a      	ldr	r2, [r7, #0]
 800137e:	429a      	cmp	r2, r3
 8001380:	d211      	bcs.n	80013a6 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001382:	4b1b      	ldr	r3, [pc, #108]	; (80013f0 <HAL_RCC_ClockConfig+0x19c>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	2201      	movs	r2, #1
 8001388:	4393      	bics	r3, r2
 800138a:	0019      	movs	r1, r3
 800138c:	4b18      	ldr	r3, [pc, #96]	; (80013f0 <HAL_RCC_ClockConfig+0x19c>)
 800138e:	683a      	ldr	r2, [r7, #0]
 8001390:	430a      	orrs	r2, r1
 8001392:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001394:	4b16      	ldr	r3, [pc, #88]	; (80013f0 <HAL_RCC_ClockConfig+0x19c>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2201      	movs	r2, #1
 800139a:	4013      	ands	r3, r2
 800139c:	683a      	ldr	r2, [r7, #0]
 800139e:	429a      	cmp	r2, r3
 80013a0:	d001      	beq.n	80013a6 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e020      	b.n	80013e8 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2204      	movs	r2, #4
 80013ac:	4013      	ands	r3, r2
 80013ae:	d009      	beq.n	80013c4 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80013b0:	4b10      	ldr	r3, [pc, #64]	; (80013f4 <HAL_RCC_ClockConfig+0x1a0>)
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	4a11      	ldr	r2, [pc, #68]	; (80013fc <HAL_RCC_ClockConfig+0x1a8>)
 80013b6:	4013      	ands	r3, r2
 80013b8:	0019      	movs	r1, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	68da      	ldr	r2, [r3, #12]
 80013be:	4b0d      	ldr	r3, [pc, #52]	; (80013f4 <HAL_RCC_ClockConfig+0x1a0>)
 80013c0:	430a      	orrs	r2, r1
 80013c2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80013c4:	f000 f820 	bl	8001408 <HAL_RCC_GetSysClockFreq>
 80013c8:	0001      	movs	r1, r0
 80013ca:	4b0a      	ldr	r3, [pc, #40]	; (80013f4 <HAL_RCC_ClockConfig+0x1a0>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	091b      	lsrs	r3, r3, #4
 80013d0:	220f      	movs	r2, #15
 80013d2:	4013      	ands	r3, r2
 80013d4:	4a0a      	ldr	r2, [pc, #40]	; (8001400 <HAL_RCC_ClockConfig+0x1ac>)
 80013d6:	5cd3      	ldrb	r3, [r2, r3]
 80013d8:	000a      	movs	r2, r1
 80013da:	40da      	lsrs	r2, r3
 80013dc:	4b09      	ldr	r3, [pc, #36]	; (8001404 <HAL_RCC_ClockConfig+0x1b0>)
 80013de:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80013e0:	2003      	movs	r0, #3
 80013e2:	f7ff faad 	bl	8000940 <HAL_InitTick>
  
  return HAL_OK;
 80013e6:	2300      	movs	r3, #0
}
 80013e8:	0018      	movs	r0, r3
 80013ea:	46bd      	mov	sp, r7
 80013ec:	b004      	add	sp, #16
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40022000 	.word	0x40022000
 80013f4:	40021000 	.word	0x40021000
 80013f8:	00001388 	.word	0x00001388
 80013fc:	fffff8ff 	.word	0xfffff8ff
 8001400:	080015f4 	.word	0x080015f4
 8001404:	20000000 	.word	0x20000000

08001408 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b086      	sub	sp, #24
 800140c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800140e:	2300      	movs	r3, #0
 8001410:	60fb      	str	r3, [r7, #12]
 8001412:	2300      	movs	r3, #0
 8001414:	60bb      	str	r3, [r7, #8]
 8001416:	2300      	movs	r3, #0
 8001418:	617b      	str	r3, [r7, #20]
 800141a:	2300      	movs	r3, #0
 800141c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800141e:	2300      	movs	r3, #0
 8001420:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001422:	4b2d      	ldr	r3, [pc, #180]	; (80014d8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	220c      	movs	r2, #12
 800142c:	4013      	ands	r3, r2
 800142e:	2b0c      	cmp	r3, #12
 8001430:	d046      	beq.n	80014c0 <HAL_RCC_GetSysClockFreq+0xb8>
 8001432:	d848      	bhi.n	80014c6 <HAL_RCC_GetSysClockFreq+0xbe>
 8001434:	2b04      	cmp	r3, #4
 8001436:	d002      	beq.n	800143e <HAL_RCC_GetSysClockFreq+0x36>
 8001438:	2b08      	cmp	r3, #8
 800143a:	d003      	beq.n	8001444 <HAL_RCC_GetSysClockFreq+0x3c>
 800143c:	e043      	b.n	80014c6 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800143e:	4b27      	ldr	r3, [pc, #156]	; (80014dc <HAL_RCC_GetSysClockFreq+0xd4>)
 8001440:	613b      	str	r3, [r7, #16]
      break;
 8001442:	e043      	b.n	80014cc <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	0c9b      	lsrs	r3, r3, #18
 8001448:	220f      	movs	r2, #15
 800144a:	4013      	ands	r3, r2
 800144c:	4a24      	ldr	r2, [pc, #144]	; (80014e0 <HAL_RCC_GetSysClockFreq+0xd8>)
 800144e:	5cd3      	ldrb	r3, [r2, r3]
 8001450:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001452:	4b21      	ldr	r3, [pc, #132]	; (80014d8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001456:	220f      	movs	r2, #15
 8001458:	4013      	ands	r3, r2
 800145a:	4a22      	ldr	r2, [pc, #136]	; (80014e4 <HAL_RCC_GetSysClockFreq+0xdc>)
 800145c:	5cd3      	ldrb	r3, [r2, r3]
 800145e:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001460:	68fa      	ldr	r2, [r7, #12]
 8001462:	23c0      	movs	r3, #192	; 0xc0
 8001464:	025b      	lsls	r3, r3, #9
 8001466:	401a      	ands	r2, r3
 8001468:	2380      	movs	r3, #128	; 0x80
 800146a:	025b      	lsls	r3, r3, #9
 800146c:	429a      	cmp	r2, r3
 800146e:	d109      	bne.n	8001484 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001470:	68b9      	ldr	r1, [r7, #8]
 8001472:	481a      	ldr	r0, [pc, #104]	; (80014dc <HAL_RCC_GetSysClockFreq+0xd4>)
 8001474:	f7fe fe46 	bl	8000104 <__udivsi3>
 8001478:	0003      	movs	r3, r0
 800147a:	001a      	movs	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	4353      	muls	r3, r2
 8001480:	617b      	str	r3, [r7, #20]
 8001482:	e01a      	b.n	80014ba <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001484:	68fa      	ldr	r2, [r7, #12]
 8001486:	23c0      	movs	r3, #192	; 0xc0
 8001488:	025b      	lsls	r3, r3, #9
 800148a:	401a      	ands	r2, r3
 800148c:	23c0      	movs	r3, #192	; 0xc0
 800148e:	025b      	lsls	r3, r3, #9
 8001490:	429a      	cmp	r2, r3
 8001492:	d109      	bne.n	80014a8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001494:	68b9      	ldr	r1, [r7, #8]
 8001496:	4814      	ldr	r0, [pc, #80]	; (80014e8 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001498:	f7fe fe34 	bl	8000104 <__udivsi3>
 800149c:	0003      	movs	r3, r0
 800149e:	001a      	movs	r2, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	4353      	muls	r3, r2
 80014a4:	617b      	str	r3, [r7, #20]
 80014a6:	e008      	b.n	80014ba <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80014a8:	68b9      	ldr	r1, [r7, #8]
 80014aa:	480c      	ldr	r0, [pc, #48]	; (80014dc <HAL_RCC_GetSysClockFreq+0xd4>)
 80014ac:	f7fe fe2a 	bl	8000104 <__udivsi3>
 80014b0:	0003      	movs	r3, r0
 80014b2:	001a      	movs	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	4353      	muls	r3, r2
 80014b8:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	613b      	str	r3, [r7, #16]
      break;
 80014be:	e005      	b.n	80014cc <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80014c0:	4b09      	ldr	r3, [pc, #36]	; (80014e8 <HAL_RCC_GetSysClockFreq+0xe0>)
 80014c2:	613b      	str	r3, [r7, #16]
      break;
 80014c4:	e002      	b.n	80014cc <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80014c6:	4b05      	ldr	r3, [pc, #20]	; (80014dc <HAL_RCC_GetSysClockFreq+0xd4>)
 80014c8:	613b      	str	r3, [r7, #16]
      break;
 80014ca:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80014cc:	693b      	ldr	r3, [r7, #16]
}
 80014ce:	0018      	movs	r0, r3
 80014d0:	46bd      	mov	sp, r7
 80014d2:	b006      	add	sp, #24
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	46c0      	nop			; (mov r8, r8)
 80014d8:	40021000 	.word	0x40021000
 80014dc:	007a1200 	.word	0x007a1200
 80014e0:	08001604 	.word	0x08001604
 80014e4:	08001614 	.word	0x08001614
 80014e8:	02dc6c00 	.word	0x02dc6c00

080014ec <memset>:
 80014ec:	0003      	movs	r3, r0
 80014ee:	1882      	adds	r2, r0, r2
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d100      	bne.n	80014f6 <memset+0xa>
 80014f4:	4770      	bx	lr
 80014f6:	7019      	strb	r1, [r3, #0]
 80014f8:	3301      	adds	r3, #1
 80014fa:	e7f9      	b.n	80014f0 <memset+0x4>

080014fc <__libc_init_array>:
 80014fc:	b570      	push	{r4, r5, r6, lr}
 80014fe:	2600      	movs	r6, #0
 8001500:	4c0c      	ldr	r4, [pc, #48]	; (8001534 <__libc_init_array+0x38>)
 8001502:	4d0d      	ldr	r5, [pc, #52]	; (8001538 <__libc_init_array+0x3c>)
 8001504:	1b64      	subs	r4, r4, r5
 8001506:	10a4      	asrs	r4, r4, #2
 8001508:	42a6      	cmp	r6, r4
 800150a:	d109      	bne.n	8001520 <__libc_init_array+0x24>
 800150c:	2600      	movs	r6, #0
 800150e:	f000 f819 	bl	8001544 <_init>
 8001512:	4c0a      	ldr	r4, [pc, #40]	; (800153c <__libc_init_array+0x40>)
 8001514:	4d0a      	ldr	r5, [pc, #40]	; (8001540 <__libc_init_array+0x44>)
 8001516:	1b64      	subs	r4, r4, r5
 8001518:	10a4      	asrs	r4, r4, #2
 800151a:	42a6      	cmp	r6, r4
 800151c:	d105      	bne.n	800152a <__libc_init_array+0x2e>
 800151e:	bd70      	pop	{r4, r5, r6, pc}
 8001520:	00b3      	lsls	r3, r6, #2
 8001522:	58eb      	ldr	r3, [r5, r3]
 8001524:	4798      	blx	r3
 8001526:	3601      	adds	r6, #1
 8001528:	e7ee      	b.n	8001508 <__libc_init_array+0xc>
 800152a:	00b3      	lsls	r3, r6, #2
 800152c:	58eb      	ldr	r3, [r5, r3]
 800152e:	4798      	blx	r3
 8001530:	3601      	adds	r6, #1
 8001532:	e7f2      	b.n	800151a <__libc_init_array+0x1e>
 8001534:	08001624 	.word	0x08001624
 8001538:	08001624 	.word	0x08001624
 800153c:	08001628 	.word	0x08001628
 8001540:	08001624 	.word	0x08001624

08001544 <_init>:
 8001544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001546:	46c0      	nop			; (mov r8, r8)
 8001548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800154a:	bc08      	pop	{r3}
 800154c:	469e      	mov	lr, r3
 800154e:	4770      	bx	lr

08001550 <_fini>:
 8001550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001552:	46c0      	nop			; (mov r8, r8)
 8001554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001556:	bc08      	pop	{r3}
 8001558:	469e      	mov	lr, r3
 800155a:	4770      	bx	lr
