// Seed: 1601275201
module module_0 (
    id_1
);
  output wire id_1;
  wire id_3;
  wire id_4, id_5, id_6, id_7, id_8, id_9;
  wire id_10;
  assign id_7 = 1'd0;
  tri0 id_11 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    input  tri   id_2,
    input  wire  id_3,
    output wor   id_4,
    output wire  id_5,
    input  tri1  id_6
);
  wire id_8;
  module_0(
      id_8
  );
endmodule
module module_2 (
    input uwire id_0,
    input wor id_1
    , id_15,
    output uwire id_2,
    output wand id_3,
    output supply1 id_4,
    input wire id_5,
    output wire id_6,
    input wand id_7,
    input wire id_8,
    output wand id_9,
    input tri0 id_10,
    output supply1 id_11,
    input supply1 id_12,
    output supply1 id_13
);
  wire id_16;
  xor (id_6, id_16, id_15, id_5, id_0, id_12, id_7, id_8, id_10, id_1);
  module_0(
      id_16
  );
endmodule
