<stg><name>pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49></name>


<trans_list>

<trans id="113" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str843, i32 0, i32 0, [1 x i8]* @p_str844, [1 x i8]* @p_str845, [1 x i8]* @p_str846, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str847, [1 x i8]* @p_str848)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str808, i32 0, i32 0, [1 x i8]* @p_str809, [1 x i8]* @p_str810, [1 x i8]* @p_str811, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str812, [1 x i8]* @p_str813)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str801, i32 0, i32 0, [1 x i8]* @p_str802, [1 x i8]* @p_str803, [1 x i8]* @p_str804, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str805, [1 x i8]* @p_str806)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str794, i32 0, i32 0, [1 x i8]* @p_str795, [1 x i8]* @p_str796, [1 x i8]* @p_str797, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str798, [1 x i8]* @p_str799)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str787, i32 0, i32 0, [1 x i8]* @p_str788, [1 x i8]* @p_str789, [1 x i8]* @p_str790, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str791, [1 x i8]* @p_str792)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln106, %ReadInputWidth_begin ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln106 = icmp eq i10 %indvar_flatten, -256

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %add_ln106 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln106, label %2, label %ReadInputWidth_begin

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
ReadInputWidth_begin:7  %empty_137 = call { i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P(i8* %data_V_data_0_V, i8* %data_V_data_1_V, i8* %data_V_data_2_V, i8* %data_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:8  %tmp_data_0_V = extractvalue { i8, i8, i8, i8 } %empty_137, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:9  %tmp_data_1_V = extractvalue { i8, i8, i8, i8 } %empty_137, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:10  %tmp_data_2_V = extractvalue { i8, i8, i8, i8 } %empty_137, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:11  %tmp_data_3_V = extractvalue { i8, i8, i8, i8 } %empty_137, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="8">
<![CDATA[
ReadInputWidth_begin:13  %sext_ln1118 = sext i8 %tmp_data_0_V to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
ReadInputWidth_begin:14  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_data_0_V, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="11">
<![CDATA[
ReadInputWidth_begin:15  %sext_ln1118_36 = sext i11 %shl_ln to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReadInputWidth_begin:16  %sub_ln1118 = sub i12 0, %sext_ln1118_36

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReadInputWidth_begin:17  %sub_ln1118_10 = sub i12 %sub_ln1118, %sext_ln1118

]]></Node>
<StgValue><ssdm name="sub_ln1118_10"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReadInputWidth_begin:18  %trunc_ln = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %sub_ln1118_10, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="10">
<![CDATA[
ReadInputWidth_begin:19  %sext_ln415 = sext i10 %trunc_ln to i11

]]></Node>
<StgValue><ssdm name="sext_ln415"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
ReadInputWidth_begin:20  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sub_ln1118_10, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="1">
<![CDATA[
ReadInputWidth_begin:21  %zext_ln1118 = zext i1 %tmp_99 to i2

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="8">
<![CDATA[
ReadInputWidth_begin:22  %sext_ln1118_37 = sext i8 %tmp_data_1_V to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
ReadInputWidth_begin:23  %shl_ln1118_s = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_data_1_V, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="10">
<![CDATA[
ReadInputWidth_begin:24  %sext_ln1118_38 = sext i10 %shl_ln1118_s to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReadInputWidth_begin:25  %sub_ln1118_11 = sub i11 0, %sext_ln1118_38

]]></Node>
<StgValue><ssdm name="sub_ln1118_11"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReadInputWidth_begin:26  %sub_ln1118_12 = sub i11 %sub_ln1118_11, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="sub_ln1118_12"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReadInputWidth_begin:27  %trunc_ln708_s = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %sub_ln1118_12, i32 2, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="9">
<![CDATA[
ReadInputWidth_begin:28  %sext_ln415_35 = sext i9 %trunc_ln708_s to i10

]]></Node>
<StgValue><ssdm name="sext_ln415_35"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
ReadInputWidth_begin:29  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %sub_ln1118_12, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="1">
<![CDATA[
ReadInputWidth_begin:30  %zext_ln1118_8 = zext i1 %tmp_100 to i2

]]></Node>
<StgValue><ssdm name="zext_ln1118_8"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="8">
<![CDATA[
ReadInputWidth_begin:31  %sext_ln1118_39 = sext i8 %tmp_data_2_V to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
ReadInputWidth_begin:32  %mul_ln1118 = mul i15 35, %sext_ln1118_39

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReadInputWidth_begin:33  %trunc_ln708_37 = call i13 @_ssdm_op_PartSelect.i13.i15.i32.i32(i15 %mul_ln1118, i32 2, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln708_37"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="13">
<![CDATA[
ReadInputWidth_begin:34  %sext_ln415_36 = sext i13 %trunc_ln708_37 to i14

]]></Node>
<StgValue><ssdm name="sext_ln415_36"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
ReadInputWidth_begin:35  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %mul_ln1118, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="1">
<![CDATA[
ReadInputWidth_begin:36  %zext_ln1118_9 = zext i1 %tmp_101 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1118_9"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="8">
<![CDATA[
ReadInputWidth_begin:37  %sext_ln1118_40 = sext i8 %tmp_data_3_V to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReadInputWidth_begin:38  %mul_ln1118_17 = mul i14 22, %sext_ln1118_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReadInputWidth_begin:39  %trunc_ln708_38 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %mul_ln1118_17, i32 2, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_38"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="12">
<![CDATA[
ReadInputWidth_begin:40  %sext_ln415_37 = sext i12 %trunc_ln708_38 to i13

]]></Node>
<StgValue><ssdm name="sext_ln415_37"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
ReadInputWidth_begin:41  %tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %mul_ln1118_17, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="1">
<![CDATA[
ReadInputWidth_begin:42  %zext_ln415 = zext i1 %tmp_102 to i13

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
ReadInputWidth_begin:43  %add_ln415 = add i13 %zext_ln415, %sext_ln415_37

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReadInputWidth_begin:46  %add_ln1192 = add i11 256, %sext_ln415

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="11">
<![CDATA[
ReadInputWidth_begin:47  %sext_ln1192 = sext i11 %add_ln1192 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReadInputWidth_begin:48  %add_ln1192_37 = add i14 %sext_ln415_36, %sext_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
ReadInputWidth_begin:49  %add_ln1192_38 = add i10 %zext_ln1118_9, %sext_ln415_35

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ReadInputWidth_begin:50  %add_ln1192_39 = add i2 %zext_ln1118_8, %zext_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="2">
<![CDATA[
ReadInputWidth_begin:51  %zext_ln1192 = zext i2 %add_ln1192_39 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1192"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
ReadInputWidth_begin:52  %add_ln1192_40 = add i10 %add_ln1192_38, %zext_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="13">
<![CDATA[
ReadInputWidth_begin:44  %sext_ln48 = sext i13 %add_ln415 to i14

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="10">
<![CDATA[
ReadInputWidth_begin:53  %sext_ln1192_11 = sext i10 %add_ln1192_40 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReadInputWidth_begin:54  %add_ln1192_41 = add i14 %add_ln1192_37, %sext_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReadInputWidth_begin:55  %acc_0_V = add i14 %add_ln1192_41, %sext_ln48

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
ReadInputWidth_begin:57  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %acc_0_V, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReadInputWidth_begin:58  %p_Val2_s = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %acc_0_V, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
ReadInputWidth_begin:59  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %acc_0_V, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
ReadInputWidth_begin:60  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %acc_0_V, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1">
<![CDATA[
ReadInputWidth_begin:61  %zext_ln415_23 = zext i1 %tmp_105 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_23"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReadInputWidth_begin:62  %p_Val2_2 = add i8 %zext_ln415_23, %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
ReadInputWidth_begin:63  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:64  %xor_ln416 = xor i1 %tmp_106, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:65  %carry_2 = and i1 %p_Result_3, %xor_ln416

]]></Node>
<StgValue><ssdm name="carry_2"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
ReadInputWidth_begin:66  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
ReadInputWidth_begin:67  %Range2_all_ones = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %acc_0_V, i32 13)

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReadInputWidth_begin:68  %tmp = call i2 @_ssdm_op_PartSelect.i2.i14.i32.i32(i14 %acc_0_V, i32 12, i32 13)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
ReadInputWidth_begin:69  %Range1_all_ones = icmp eq i2 %tmp, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
ReadInputWidth_begin:70  %Range1_all_zeros = icmp eq i2 %tmp, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
ReadInputWidth_begin:71  %deleted_zeros = select i1 %carry_2, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
ReadInputWidth_begin:72  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %acc_0_V, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:73  %xor_ln779 = xor i1 %tmp_109, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:74  %and_ln779 = and i1 %Range2_all_ones, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
ReadInputWidth_begin:75  %deleted_ones = select i1 %carry_2, i1 %and_ln779, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:76  %and_ln781 = and i1 %carry_2, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:77  %xor_ln785_7 = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:78  %or_ln785_4 = or i1 %p_Result_4, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln785_4"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:79  %xor_ln785_8 = xor i1 %p_Result_s, true

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:80  %overflow = and i1 %or_ln785_4, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:81  %and_ln786 = and i1 %p_Result_4, %deleted_ones

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:82  %or_ln786 = or i1 %and_ln781, %and_ln786

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:83  %xor_ln786 = xor i1 %or_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:84  %underflow = and i1 %p_Result_s, %xor_ln786

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:85  %or_ln340_4 = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReadInputWidth_begin:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:2  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str77) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str77)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:4  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str139)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReadInputWidth_begin:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln110"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReadInputWidth_begin:6  %empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str139, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
ReadInputWidth_begin:12  call void (...)* @_ssdm_op_SpecResourceLimit(i32 4, [4 x i8]* @p_str81, [1 x i8]* @p_str38, [1 x i8]* @p_str38, [1 x i8]* @p_str38) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:45  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str84) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:56  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str87) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:86  %or_ln340 = or i1 %and_ln786, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:87  %or_ln340_25 = or i1 %or_ln340, %and_ln781

]]></Node>
<StgValue><ssdm name="or_ln340_25"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReadInputWidth_begin:88  %select_ln340 = select i1 %or_ln340_4, i8 127, i8 %p_Val2_2

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReadInputWidth_begin:89  %select_ln388 = select i1 %underflow, i8 -128, i8 %p_Val2_2

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReadInputWidth_begin:90  %res_pack_data_V = select i1 %or_ln340_25, i8 %select_ln340, i8 %select_ln388

]]></Node>
<StgValue><ssdm name="res_pack_data_V"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
ReadInputWidth_begin:91  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %res_V_data_V, i8 %res_pack_data_V)

]]></Node>
<StgValue><ssdm name="write_ln171"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReadInputWidth_begin:92  %empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str77, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
ReadInputWidth_begin:93  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln119"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
