$date
	Tue Aug 24 18:54:37 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_romKey $end
$var wire 1 ! done $end
$var wire 128 " data [127:0] $end
$var reg 4 # addr [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % wr_en $end
$scope module DUT $end
$var wire 4 & addr [3:0] $end
$var wire 1 $ clk $end
$var wire 1 % wr_en $end
$var reg 128 ' data [127:0] $end
$var reg 1 ! done $end
$upscope $end
$scope task test_rom $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
1%
0$
bx #
bx "
0!
$end
#5000
0!
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 "
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 '
b0 #
b0 &
#10000
0!
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 "
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 '
b1 #
b1 &
1$
#20000
0$
#30000
0!
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 "
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 '
b10 #
b10 &
1$
#40000
0$
#50000
1$
