#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17a6f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1775320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x177ca90 .functor NOT 1, L_0x17d2cc0, C4<0>, C4<0>, C4<0>;
L_0x17d2aa0 .functor XOR 2, L_0x17d2940, L_0x17d2a00, C4<00>, C4<00>;
L_0x17d2bb0 .functor XOR 2, L_0x17d2aa0, L_0x17d2b10, C4<00>, C4<00>;
v0x17cf3a0_0 .net *"_ivl_10", 1 0, L_0x17d2b10;  1 drivers
v0x17cf4a0_0 .net *"_ivl_12", 1 0, L_0x17d2bb0;  1 drivers
v0x17cf580_0 .net *"_ivl_2", 1 0, L_0x17d2880;  1 drivers
v0x17cf640_0 .net *"_ivl_4", 1 0, L_0x17d2940;  1 drivers
v0x17cf720_0 .net *"_ivl_6", 1 0, L_0x17d2a00;  1 drivers
v0x17cf850_0 .net *"_ivl_8", 1 0, L_0x17d2aa0;  1 drivers
v0x17cf930_0 .net "a", 0 0, v0x17cd2e0_0;  1 drivers
v0x17cf9d0_0 .net "b", 0 0, v0x17cd380_0;  1 drivers
v0x17cfa70_0 .net "c", 0 0, v0x17cd420_0;  1 drivers
v0x17cfb10_0 .var "clk", 0 0;
v0x17cfbb0_0 .net "d", 0 0, v0x17cd560_0;  1 drivers
v0x17cfc50_0 .net "out_pos_dut", 0 0, L_0x17d26f0;  1 drivers
v0x17cfcf0_0 .net "out_pos_ref", 0 0, L_0x17d1330;  1 drivers
v0x17cfd90_0 .net "out_sop_dut", 0 0, L_0x17d1ba0;  1 drivers
v0x17cfe30_0 .net "out_sop_ref", 0 0, L_0x17a8450;  1 drivers
v0x17cfed0_0 .var/2u "stats1", 223 0;
v0x17cff70_0 .var/2u "strobe", 0 0;
v0x17d0120_0 .net "tb_match", 0 0, L_0x17d2cc0;  1 drivers
v0x17d01f0_0 .net "tb_mismatch", 0 0, L_0x177ca90;  1 drivers
v0x17d0290_0 .net "wavedrom_enable", 0 0, v0x17cd830_0;  1 drivers
v0x17d0360_0 .net "wavedrom_title", 511 0, v0x17cd8d0_0;  1 drivers
L_0x17d2880 .concat [ 1 1 0 0], L_0x17d1330, L_0x17a8450;
L_0x17d2940 .concat [ 1 1 0 0], L_0x17d1330, L_0x17a8450;
L_0x17d2a00 .concat [ 1 1 0 0], L_0x17d26f0, L_0x17d1ba0;
L_0x17d2b10 .concat [ 1 1 0 0], L_0x17d1330, L_0x17a8450;
L_0x17d2cc0 .cmp/eeq 2, L_0x17d2880, L_0x17d2bb0;
S_0x17797c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1775320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x177ce70 .functor AND 1, v0x17cd420_0, v0x17cd560_0, C4<1>, C4<1>;
L_0x177d250 .functor NOT 1, v0x17cd2e0_0, C4<0>, C4<0>, C4<0>;
L_0x177d630 .functor NOT 1, v0x17cd380_0, C4<0>, C4<0>, C4<0>;
L_0x177d8b0 .functor AND 1, L_0x177d250, L_0x177d630, C4<1>, C4<1>;
L_0x1794990 .functor AND 1, L_0x177d8b0, v0x17cd420_0, C4<1>, C4<1>;
L_0x17a8450 .functor OR 1, L_0x177ce70, L_0x1794990, C4<0>, C4<0>;
L_0x17d07b0 .functor NOT 1, v0x17cd380_0, C4<0>, C4<0>, C4<0>;
L_0x17d0820 .functor OR 1, L_0x17d07b0, v0x17cd560_0, C4<0>, C4<0>;
L_0x17d0930 .functor AND 1, v0x17cd420_0, L_0x17d0820, C4<1>, C4<1>;
L_0x17d09f0 .functor NOT 1, v0x17cd2e0_0, C4<0>, C4<0>, C4<0>;
L_0x17d0ac0 .functor OR 1, L_0x17d09f0, v0x17cd380_0, C4<0>, C4<0>;
L_0x17d0b30 .functor AND 1, L_0x17d0930, L_0x17d0ac0, C4<1>, C4<1>;
L_0x17d0cb0 .functor NOT 1, v0x17cd380_0, C4<0>, C4<0>, C4<0>;
L_0x17d0d20 .functor OR 1, L_0x17d0cb0, v0x17cd560_0, C4<0>, C4<0>;
L_0x17d0c40 .functor AND 1, v0x17cd420_0, L_0x17d0d20, C4<1>, C4<1>;
L_0x17d0eb0 .functor NOT 1, v0x17cd2e0_0, C4<0>, C4<0>, C4<0>;
L_0x17d0fb0 .functor OR 1, L_0x17d0eb0, v0x17cd560_0, C4<0>, C4<0>;
L_0x17d1070 .functor AND 1, L_0x17d0c40, L_0x17d0fb0, C4<1>, C4<1>;
L_0x17d1220 .functor XNOR 1, L_0x17d0b30, L_0x17d1070, C4<0>, C4<0>;
v0x177c3c0_0 .net *"_ivl_0", 0 0, L_0x177ce70;  1 drivers
v0x177c7c0_0 .net *"_ivl_12", 0 0, L_0x17d07b0;  1 drivers
v0x177cba0_0 .net *"_ivl_14", 0 0, L_0x17d0820;  1 drivers
v0x177cf80_0 .net *"_ivl_16", 0 0, L_0x17d0930;  1 drivers
v0x177d360_0 .net *"_ivl_18", 0 0, L_0x17d09f0;  1 drivers
v0x177d740_0 .net *"_ivl_2", 0 0, L_0x177d250;  1 drivers
v0x177d9c0_0 .net *"_ivl_20", 0 0, L_0x17d0ac0;  1 drivers
v0x17cb850_0 .net *"_ivl_24", 0 0, L_0x17d0cb0;  1 drivers
v0x17cb930_0 .net *"_ivl_26", 0 0, L_0x17d0d20;  1 drivers
v0x17cba10_0 .net *"_ivl_28", 0 0, L_0x17d0c40;  1 drivers
v0x17cbaf0_0 .net *"_ivl_30", 0 0, L_0x17d0eb0;  1 drivers
v0x17cbbd0_0 .net *"_ivl_32", 0 0, L_0x17d0fb0;  1 drivers
v0x17cbcb0_0 .net *"_ivl_36", 0 0, L_0x17d1220;  1 drivers
L_0x7fac30d3f018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17cbd70_0 .net *"_ivl_38", 0 0, L_0x7fac30d3f018;  1 drivers
v0x17cbe50_0 .net *"_ivl_4", 0 0, L_0x177d630;  1 drivers
v0x17cbf30_0 .net *"_ivl_6", 0 0, L_0x177d8b0;  1 drivers
v0x17cc010_0 .net *"_ivl_8", 0 0, L_0x1794990;  1 drivers
v0x17cc0f0_0 .net "a", 0 0, v0x17cd2e0_0;  alias, 1 drivers
v0x17cc1b0_0 .net "b", 0 0, v0x17cd380_0;  alias, 1 drivers
v0x17cc270_0 .net "c", 0 0, v0x17cd420_0;  alias, 1 drivers
v0x17cc330_0 .net "d", 0 0, v0x17cd560_0;  alias, 1 drivers
v0x17cc3f0_0 .net "out_pos", 0 0, L_0x17d1330;  alias, 1 drivers
v0x17cc4b0_0 .net "out_sop", 0 0, L_0x17a8450;  alias, 1 drivers
v0x17cc570_0 .net "pos0", 0 0, L_0x17d0b30;  1 drivers
v0x17cc630_0 .net "pos1", 0 0, L_0x17d1070;  1 drivers
L_0x17d1330 .functor MUXZ 1, L_0x7fac30d3f018, L_0x17d0b30, L_0x17d1220, C4<>;
S_0x17cc7b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1775320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17cd2e0_0 .var "a", 0 0;
v0x17cd380_0 .var "b", 0 0;
v0x17cd420_0 .var "c", 0 0;
v0x17cd4c0_0 .net "clk", 0 0, v0x17cfb10_0;  1 drivers
v0x17cd560_0 .var "d", 0 0;
v0x17cd650_0 .var/2u "fail", 0 0;
v0x17cd6f0_0 .var/2u "fail1", 0 0;
v0x17cd790_0 .net "tb_match", 0 0, L_0x17d2cc0;  alias, 1 drivers
v0x17cd830_0 .var "wavedrom_enable", 0 0;
v0x17cd8d0_0 .var "wavedrom_title", 511 0;
E_0x1788350/0 .event negedge, v0x17cd4c0_0;
E_0x1788350/1 .event posedge, v0x17cd4c0_0;
E_0x1788350 .event/or E_0x1788350/0, E_0x1788350/1;
S_0x17ccae0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x17cc7b0;
 .timescale -12 -12;
v0x17ccd20_0 .var/2s "i", 31 0;
E_0x17881f0 .event posedge, v0x17cd4c0_0;
S_0x17cce20 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x17cc7b0;
 .timescale -12 -12;
v0x17cd020_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17cd100 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x17cc7b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17cdab0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1775320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17d14e0 .functor AND 1, v0x17cd420_0, v0x17cd560_0, C4<1>, C4<1>;
L_0x17d1790 .functor NOT 1, v0x17cd2e0_0, C4<0>, C4<0>, C4<0>;
L_0x17d1820 .functor NOT 1, v0x17cd380_0, C4<0>, C4<0>, C4<0>;
L_0x17d19a0 .functor AND 1, L_0x17d1790, L_0x17d1820, C4<1>, C4<1>;
L_0x17d1ae0 .functor AND 1, L_0x17d19a0, v0x17cd420_0, C4<1>, C4<1>;
L_0x17d1ba0 .functor OR 1, L_0x17d14e0, L_0x17d1ae0, C4<0>, C4<0>;
L_0x17d1d40 .functor NOT 1, v0x17cd380_0, C4<0>, C4<0>, C4<0>;
L_0x17d1db0 .functor OR 1, L_0x17d1d40, v0x17cd560_0, C4<0>, C4<0>;
L_0x17d1ec0 .functor AND 1, v0x17cd420_0, L_0x17d1db0, C4<1>, C4<1>;
L_0x17d1f80 .functor NOT 1, v0x17cd2e0_0, C4<0>, C4<0>, C4<0>;
L_0x17d2160 .functor OR 1, L_0x17d1f80, v0x17cd380_0, C4<0>, C4<0>;
L_0x17d21d0 .functor AND 1, L_0x17d1ec0, L_0x17d2160, C4<1>, C4<1>;
L_0x17d2350 .functor NOT 1, v0x17cd2e0_0, C4<0>, C4<0>, C4<0>;
L_0x17d23c0 .functor OR 1, L_0x17d2350, v0x17cd560_0, C4<0>, C4<0>;
L_0x17d22e0 .functor AND 1, v0x17cd420_0, L_0x17d23c0, C4<1>, C4<1>;
L_0x17d2550 .functor XNOR 1, L_0x17d21d0, L_0x17d22e0, C4<0>, C4<0>;
v0x17cdc70_0 .net *"_ivl_12", 0 0, L_0x17d1d40;  1 drivers
v0x17cdd50_0 .net *"_ivl_14", 0 0, L_0x17d1db0;  1 drivers
v0x17cde30_0 .net *"_ivl_16", 0 0, L_0x17d1ec0;  1 drivers
v0x17cdf20_0 .net *"_ivl_18", 0 0, L_0x17d1f80;  1 drivers
v0x17ce000_0 .net *"_ivl_2", 0 0, L_0x17d1790;  1 drivers
v0x17ce130_0 .net *"_ivl_20", 0 0, L_0x17d2160;  1 drivers
v0x17ce210_0 .net *"_ivl_24", 0 0, L_0x17d2350;  1 drivers
v0x17ce2f0_0 .net *"_ivl_26", 0 0, L_0x17d23c0;  1 drivers
v0x17ce3d0_0 .net *"_ivl_30", 0 0, L_0x17d2550;  1 drivers
L_0x7fac30d3f060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17ce520_0 .net *"_ivl_32", 0 0, L_0x7fac30d3f060;  1 drivers
v0x17ce600_0 .net *"_ivl_4", 0 0, L_0x17d1820;  1 drivers
v0x17ce6e0_0 .net *"_ivl_6", 0 0, L_0x17d19a0;  1 drivers
v0x17ce7c0_0 .net "a", 0 0, v0x17cd2e0_0;  alias, 1 drivers
v0x17ce860_0 .net "b", 0 0, v0x17cd380_0;  alias, 1 drivers
v0x17ce950_0 .net "c", 0 0, v0x17cd420_0;  alias, 1 drivers
v0x17cea40_0 .net "d", 0 0, v0x17cd560_0;  alias, 1 drivers
v0x17ceb30_0 .net "out_pos", 0 0, L_0x17d26f0;  alias, 1 drivers
v0x17ced00_0 .net "out_sop", 0 0, L_0x17d1ba0;  alias, 1 drivers
v0x17cedc0_0 .net "pos0", 0 0, L_0x17d21d0;  1 drivers
v0x17cee80_0 .net "pos1", 0 0, L_0x17d22e0;  1 drivers
v0x17cef40_0 .net "sop_term1", 0 0, L_0x17d14e0;  1 drivers
v0x17cf000_0 .net "sop_term2", 0 0, L_0x17d1ae0;  1 drivers
L_0x17d26f0 .functor MUXZ 1, L_0x7fac30d3f060, L_0x17d21d0, L_0x17d2550, C4<>;
S_0x17cf180 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1775320;
 .timescale -12 -12;
E_0x17719f0 .event anyedge, v0x17cff70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17cff70_0;
    %nor/r;
    %assign/vec4 v0x17cff70_0, 0;
    %wait E_0x17719f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17cc7b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17cd650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17cd6f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17cc7b0;
T_4 ;
    %wait E_0x1788350;
    %load/vec4 v0x17cd790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17cd650_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17cc7b0;
T_5 ;
    %wait E_0x17881f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cd560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd380_0, 0;
    %assign/vec4 v0x17cd2e0_0, 0;
    %wait E_0x17881f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cd560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd380_0, 0;
    %assign/vec4 v0x17cd2e0_0, 0;
    %wait E_0x17881f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cd560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd380_0, 0;
    %assign/vec4 v0x17cd2e0_0, 0;
    %wait E_0x17881f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cd560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd380_0, 0;
    %assign/vec4 v0x17cd2e0_0, 0;
    %wait E_0x17881f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cd560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd380_0, 0;
    %assign/vec4 v0x17cd2e0_0, 0;
    %wait E_0x17881f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cd560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd380_0, 0;
    %assign/vec4 v0x17cd2e0_0, 0;
    %wait E_0x17881f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cd560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd380_0, 0;
    %assign/vec4 v0x17cd2e0_0, 0;
    %wait E_0x17881f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cd560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd380_0, 0;
    %assign/vec4 v0x17cd2e0_0, 0;
    %wait E_0x17881f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cd560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd380_0, 0;
    %assign/vec4 v0x17cd2e0_0, 0;
    %wait E_0x17881f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cd560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd380_0, 0;
    %assign/vec4 v0x17cd2e0_0, 0;
    %wait E_0x17881f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cd560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd380_0, 0;
    %assign/vec4 v0x17cd2e0_0, 0;
    %wait E_0x17881f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17cd560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd380_0, 0;
    %assign/vec4 v0x17cd2e0_0, 0;
    %wait E_0x17881f0;
    %load/vec4 v0x17cd650_0;
    %store/vec4 v0x17cd6f0_0, 0, 1;
    %fork t_1, S_0x17ccae0;
    %jmp t_0;
    .scope S_0x17ccae0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17ccd20_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17ccd20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17881f0;
    %load/vec4 v0x17ccd20_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17cd560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd380_0, 0;
    %assign/vec4 v0x17cd2e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17ccd20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17ccd20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x17cc7b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1788350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17cd560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17cd380_0, 0;
    %assign/vec4 v0x17cd2e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x17cd650_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x17cd6f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1775320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17cfb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17cff70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1775320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17cfb10_0;
    %inv;
    %store/vec4 v0x17cfb10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1775320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17cd4c0_0, v0x17d01f0_0, v0x17cf930_0, v0x17cf9d0_0, v0x17cfa70_0, v0x17cfbb0_0, v0x17cfe30_0, v0x17cfd90_0, v0x17cfcf0_0, v0x17cfc50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1775320;
T_9 ;
    %load/vec4 v0x17cfed0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17cfed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17cfed0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17cfed0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17cfed0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17cfed0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x17cfed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17cfed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17cfed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17cfed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1775320;
T_10 ;
    %wait E_0x1788350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17cfed0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cfed0_0, 4, 32;
    %load/vec4 v0x17d0120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17cfed0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cfed0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17cfed0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cfed0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17cfe30_0;
    %load/vec4 v0x17cfe30_0;
    %load/vec4 v0x17cfd90_0;
    %xor;
    %load/vec4 v0x17cfe30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17cfed0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cfed0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17cfed0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cfed0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x17cfcf0_0;
    %load/vec4 v0x17cfcf0_0;
    %load/vec4 v0x17cfc50_0;
    %xor;
    %load/vec4 v0x17cfcf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x17cfed0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cfed0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x17cfed0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17cfed0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/machine/ece241_2013_q2/iter0/response1/top_module.sv";
