[2025-09-18 08:01:32] START suite=qualcomm_srv trace=srv40_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv40_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2651646 heartbeat IPC: 3.771 cumulative IPC: 3.771 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5080908 cumulative IPC: 3.936 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5080908 cumulative IPC: 3.936 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5080909 heartbeat IPC: 4.116 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13664488 heartbeat IPC: 1.165 cumulative IPC: 1.165 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22224943 heartbeat IPC: 1.168 cumulative IPC: 1.167 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30832804 heartbeat IPC: 1.162 cumulative IPC: 1.165 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 39369974 heartbeat IPC: 1.171 cumulative IPC: 1.167 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 47985376 heartbeat IPC: 1.161 cumulative IPC: 1.165 (Simulation time: 00 hr 06 min 57 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 56343728 heartbeat IPC: 1.196 cumulative IPC: 1.17 (Simulation time: 00 hr 08 min 05 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 64995687 heartbeat IPC: 1.156 cumulative IPC: 1.168 (Simulation time: 00 hr 09 min 11 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 73307843 heartbeat IPC: 1.203 cumulative IPC: 1.173 (Simulation time: 00 hr 10 min 16 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv40_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 81796481 heartbeat IPC: 1.178 cumulative IPC: 1.173 (Simulation time: 00 hr 11 min 18 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 85218751 cumulative IPC: 1.173 (Simulation time: 00 hr 12 min 25 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 85218751 cumulative IPC: 1.173 (Simulation time: 00 hr 12 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv40_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.173 instructions: 100000002 cycles: 85218751
CPU 0 Branch Prediction Accuracy: 91.56% MPKI: 14.9 Average ROB Occupancy at Mispredict: 27.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2765
BRANCH_INDIRECT: 0.4185
BRANCH_CONDITIONAL: 12.54
BRANCH_DIRECT_CALL: 0.6983
BRANCH_INDIRECT_CALL: 0.5126
BRANCH_RETURN: 0.4479


====Backend Stall Breakdown====
ROB_STALL: 178051
LQ_STALL: 0
SQ_STALL: 583325


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 130.5969
REPLAY_LOAD: 70.25949
NON_REPLAY_LOAD: 16.460466

== Total ==
ADDR_TRANS: 16847
REPLAY_LOAD: 11101
NON_REPLAY_LOAD: 150103

== Counts ==
ADDR_TRANS: 129
REPLAY_LOAD: 158
NON_REPLAY_LOAD: 9119

cpu0->cpu0_STLB TOTAL        ACCESS:    1761410 HIT:    1756426 MISS:       4984 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1761410 HIT:    1756426 MISS:       4984 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 225.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7995288 HIT:    6884601 MISS:    1110687 MSHR_MERGE:      78045
cpu0->cpu0_L2C LOAD         ACCESS:    6209780 HIT:    5380802 MISS:     828978 MSHR_MERGE:      12631
cpu0->cpu0_L2C RFO          ACCESS:     537607 HIT:     396682 MISS:     140925 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     320553 HIT:     201337 MISS:     119216 MSHR_MERGE:      65414
cpu0->cpu0_L2C WRITE        ACCESS:     918045 HIT:     904877 MISS:      13168 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9303 HIT:        903 MISS:       8400 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     358158 ISSUED:     199134 USEFUL:      12328 USELESS:      10692
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.71 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14434964 HIT:    8073243 MISS:    6361721 MSHR_MERGE:    1526768
cpu0->cpu0_L1I LOAD         ACCESS:   14434964 HIT:    8073243 MISS:    6361721 MSHR_MERGE:    1526768
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.75 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30458721 HIT:   26899712 MISS:    3559009 MSHR_MERGE:    1487852
cpu0->cpu0_L1D LOAD         ACCESS:   16855268 HIT:   15118757 MISS:    1736511 MSHR_MERGE:     361681
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     572269 HIT:     335761 MISS:     236508 MSHR_MERGE:      87117
cpu0->cpu0_L1D WRITE        ACCESS:   13020839 HIT:   11444170 MISS:    1576669 MSHR_MERGE:    1039036
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10345 HIT:       1024 MISS:       9321 MSHR_MERGE:         18
cpu0->cpu0_L1D PREFETCH REQUESTED:     810546 ISSUED:     572269 USEFUL:      32263 USELESS:      44469
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.86 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12080591 HIT:   10353441 MISS:    1727150 MSHR_MERGE:     868820
cpu0->cpu0_ITLB LOAD         ACCESS:   12080591 HIT:   10353441 MISS:    1727150 MSHR_MERGE:     868820
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.109 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28266020 HIT:   27064881 MISS:    1201139 MSHR_MERGE:     298059
cpu0->cpu0_DTLB LOAD         ACCESS:   28266020 HIT:   27064881 MISS:    1201139 MSHR_MERGE:     298059
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.153 cycles
cpu0->LLC TOTAL        ACCESS:    1237124 HIT:    1156374 MISS:      80750 MSHR_MERGE:       2635
cpu0->LLC LOAD         ACCESS:     816347 HIT:     791917 MISS:      24430 MSHR_MERGE:        354
cpu0->LLC RFO          ACCESS:     140925 HIT:     104204 MISS:      36721 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      53800 HIT:      38988 MISS:      14812 MSHR_MERGE:       2281
cpu0->LLC WRITE        ACCESS:     217652 HIT:     217312 MISS:        340 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8400 HIT:       3953 MISS:       4447 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 120.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3631
  ROW_BUFFER_MISS:      74137
  AVG DBUS CONGESTED CYCLE: 3.616
Channel 0 WQ ROW_BUFFER_HIT:       1760
  ROW_BUFFER_MISS:      36467
  FULL:          0
Channel 0 REFRESHES ISSUED:       7101

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       528514       406444        78829         4755
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          221          298          231
  STLB miss resolved @ L2C                0          178          207          495          152
  STLB miss resolved @ LLC                0          163          461         2019          857
  STLB miss resolved @ MEM                0            4          305         2041         2475

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             158945        51005      1129194       130232          589
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           87          204           31
  STLB miss resolved @ L2C                0           78           41           97            4
  STLB miss resolved @ LLC                0          108          177          513           81
  STLB miss resolved @ MEM                0            0           69          272          119
[2025-09-18 08:13:57] END   suite=qualcomm_srv trace=srv40_ap (rc=0)
