{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 21:40:10 2022 " "Info: Processing started: Tue Jun 28 21:40:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IR -c IR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IR -c IR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\] " "Warning: Node \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[14\] " "Warning: Node \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[14\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[13\] " "Warning: Node \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[13\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[12\] " "Warning: Node \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[12\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[11\] " "Warning: Node \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[11\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[10\] " "Warning: Node \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[10\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[9\] " "Warning: Node \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[9\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[8\] " "Warning: Node \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[8\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "gate " "Info: Assuming node \"gate\" is a latch enable. Will not compute fmax for this pin." {  } { { "IR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令寄存器-IR/IR/IR.bdf" { { 296 136 304 312 "gate" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[12\] IR_data\[12\] gate 5.317 ns register " "Info: tsu for register \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[12\]\" (data pin = \"IR_data\[12\]\", clock pin = \"gate\") is 5.317 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.442 ns + Longest pin register " "Info: + Longest pin to register delay is 7.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns IR_data\[12\] 1 PIN PIN_AC10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC10; Fanout = 1; PIN Node = 'IR_data\[12\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_data[12] } "NODE_NAME" } } { "IR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令寄存器-IR/IR/IR.bdf" { { 280 136 304 296 "IR_data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.187 ns) + CELL(0.415 ns) 7.442 ns lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[12\] 2 REG LCCOMB_X10_Y27_N6 1 " "Info: 2: + IC(6.187 ns) + CELL(0.415 ns) = 7.442 ns; Loc. = LCCOMB_X10_Y27_N6; Fanout = 1; REG Node = 'lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[12\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.602 ns" { IR_data[12] lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.255 ns ( 16.86 % ) " "Info: Total cell delay = 1.255 ns ( 16.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.187 ns ( 83.14 % ) " "Info: Total interconnect delay = 6.187 ns ( 83.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { IR_data[12] lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { IR_data[12] {} IR_data[12]~combout {} lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12] {} } { 0.000ns 0.000ns 6.187ns } { 0.000ns 0.840ns 0.415ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.677 ns + " "Info: + Micro setup delay of destination is 0.677 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gate destination 2.802 ns - Shortest register " "Info: - Shortest clock path from clock \"gate\" to destination register is 2.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns gate 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'gate'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate } "NODE_NAME" } } { "IR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令寄存器-IR/IR/IR.bdf" { { 296 136 304 312 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns gate~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'gate~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { gate gate~clkctrl } "NODE_NAME" } } { "IR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令寄存器-IR/IR/IR.bdf" { { 296 136 304 312 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.275 ns) 2.802 ns lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[12\] 3 REG LCCOMB_X10_Y27_N6 1 " "Info: 3: + IC(1.410 ns) + CELL(0.275 ns) = 2.802 ns; Loc. = LCCOMB_X10_Y27_N6; Fanout = 1; REG Node = 'lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[12\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { gate~clkctrl lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 45.47 % ) " "Info: Total cell delay = 1.274 ns ( 45.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.528 ns ( 54.53 % ) " "Info: Total interconnect delay = 1.528 ns ( 54.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { gate gate~clkctrl lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12] {} } { 0.000ns 0.000ns 0.118ns 1.410ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { IR_data[12] lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { IR_data[12] {} IR_data[12]~combout {} lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12] {} } { 0.000ns 0.000ns 6.187ns } { 0.000ns 0.840ns 0.415ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { gate gate~clkctrl lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.802 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12] {} } { 0.000ns 0.000ns 0.118ns 1.410ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "gate IR\[13\] lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[13\] 10.038 ns register " "Info: tco from clock \"gate\" to destination pin \"IR\[13\]\" through register \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[13\]\" is 10.038 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gate source 2.695 ns + Longest register " "Info: + Longest clock path from clock \"gate\" to source register is 2.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns gate 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'gate'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate } "NODE_NAME" } } { "IR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令寄存器-IR/IR/IR.bdf" { { 296 136 304 312 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns gate~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'gate~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { gate gate~clkctrl } "NODE_NAME" } } { "IR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令寄存器-IR/IR/IR.bdf" { { 296 136 304 312 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.150 ns) 2.695 ns lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[13\] 3 REG LCCOMB_X10_Y27_N4 1 " "Info: 3: + IC(1.428 ns) + CELL(0.150 ns) = 2.695 ns; Loc. = LCCOMB_X10_Y27_N4; Fanout = 1; REG Node = 'lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[13\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { gate~clkctrl lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 42.63 % ) " "Info: Total cell delay = 1.149 ns ( 42.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.546 ns ( 57.37 % ) " "Info: Total interconnect delay = 1.546 ns ( 57.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { gate gate~clkctrl lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13] {} } { 0.000ns 0.000ns 0.118ns 1.428ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.343 ns + Longest register pin " "Info: + Longest register to pin delay is 7.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[13\] 1 REG LCCOMB_X10_Y27_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y27_N4; Fanout = 1; REG Node = 'lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[13\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.545 ns) + CELL(2.798 ns) 7.343 ns IR\[13\] 2 PIN PIN_AE17 0 " "Info: 2: + IC(4.545 ns) + CELL(2.798 ns) = 7.343 ns; Loc. = PIN_AE17; Fanout = 0; PIN Node = 'IR\[13\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.343 ns" { lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13] IR[13] } "NODE_NAME" } } { "IR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令寄存器-IR/IR/IR.bdf" { { 280 568 744 296 "IR\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 38.10 % ) " "Info: Total cell delay = 2.798 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.545 ns ( 61.90 % ) " "Info: Total interconnect delay = 4.545 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.343 ns" { lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13] IR[13] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.343 ns" { lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13] {} IR[13] {} } { 0.000ns 4.545ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { gate gate~clkctrl lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13] {} } { 0.000ns 0.000ns 0.118ns 1.428ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.343 ns" { lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13] IR[13] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.343 ns" { lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13] {} IR[13] {} } { 0.000ns 4.545ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\] IR_data\[15\] gate -0.329 ns register " "Info: th for register \"lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\]\" (data pin = \"IR_data\[15\]\", clock pin = \"gate\") is -0.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "gate destination 2.695 ns + Longest register " "Info: + Longest clock path from clock \"gate\" to destination register is 2.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns gate 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'gate'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate } "NODE_NAME" } } { "IR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令寄存器-IR/IR/IR.bdf" { { 296 136 304 312 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns gate~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'gate~clkctrl'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { gate gate~clkctrl } "NODE_NAME" } } { "IR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令寄存器-IR/IR/IR.bdf" { { 296 136 304 312 "gate" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.150 ns) 2.695 ns lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\] 3 REG LCCOMB_X10_Y27_N0 1 " "Info: 3: + IC(1.428 ns) + CELL(0.150 ns) = 2.695 ns; Loc. = LCCOMB_X10_Y27_N0; Fanout = 1; REG Node = 'lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { gate~clkctrl lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 42.63 % ) " "Info: Total cell delay = 1.149 ns ( 42.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.546 ns ( 57.37 % ) " "Info: Total interconnect delay = 1.546 ns ( 57.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { gate gate~clkctrl lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] {} } { 0.000ns 0.000ns 0.118ns 1.428ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.024 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns IR_data\[15\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'IR_data\[15\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_data[15] } "NODE_NAME" } } { "IR.bdf" "" { Schematic "D:/我的/课程资料/硬件基础实践/进阶版CPU/指令寄存器-IR/IR/IR.bdf" { { 280 136 304 296 "IR_data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.415 ns) 3.024 ns lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\] 2 REG LCCOMB_X10_Y27_N0 1 " "Info: 2: + IC(1.630 ns) + CELL(0.415 ns) = 3.024 ns; Loc. = LCCOMB_X10_Y27_N0; Fanout = 1; REG Node = 'lpm_latch_IR:inst\|lpm_latch:lpm_latch_component\|latches\[15\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { IR_data[15] lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/qurtqus/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 46.10 % ) " "Info: Total cell delay = 1.394 ns ( 46.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.630 ns ( 53.90 % ) " "Info: Total interconnect delay = 1.630 ns ( 53.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "3.024 ns" { IR_data[15] lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "3.024 ns" { IR_data[15] {} IR_data[15]~combout {} lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] {} } { 0.000ns 0.000ns 1.630ns } { 0.000ns 0.979ns 0.415ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { gate gate~clkctrl lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { gate {} gate~combout {} gate~clkctrl {} lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] {} } { 0.000ns 0.000ns 0.118ns 1.428ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "3.024 ns" { IR_data[15] lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "3.024 ns" { IR_data[15] {} IR_data[15]~combout {} lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] {} } { 0.000ns 0.000ns 1.630ns } { 0.000ns 0.979ns 0.415ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 21:40:10 2022 " "Info: Processing ended: Tue Jun 28 21:40:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
