
*** Running vivado
    with args -log cic_compiler_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cic_compiler_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source cic_compiler_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 296.551 ; gain = 86.559
INFO: [Synth 8-638] synthesizing module 'cic_compiler_0' [c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/cic_compiler_0/synth/cic_compiler_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'cic_compiler_0' (9#1) [c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/cic_compiler_0/synth/cic_compiler_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 340.520 ; gain = 130.527
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 340.520 ; gain = 130.527
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 567.047 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 567.047 ; gain = 357.055
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 567.047 ; gain = 357.055
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 567.047 ; gain = 357.055
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 567.047 ; gain = 357.055
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 567.047 ; gain = 357.055
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 632.934 ; gain = 422.941
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 645.848 ; gain = 435.855
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 653.926 ; gain = 443.934
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 653.926 ; gain = 443.934
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 653.926 ; gain = 443.934
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 653.926 ; gain = 443.934
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 653.926 ; gain = 443.934
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 653.926 ; gain = 443.934
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 653.926 ; gain = 443.934

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     8|
|2     |DSP48E1 |     2|
|3     |LUT1    |    29|
|4     |LUT2    |     5|
|5     |LUT3    |     8|
|6     |LUT4    |    12|
|7     |LUT5    |     7|
|8     |LUT6    |     5|
|9     |SRL16E  |     5|
|10    |FDRE    |    83|
|11    |FDSE    |     1|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 653.926 ; gain = 443.934
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 653.926 ; gain = 434.723
