# List of useful materials on FPGA topics -- FPGA useful list

# Content

* [Websites](#Websites)
* [Repositories](#Repositories)
  * [Processors](#Processors)
  * [Tools](#Tools)
  * [Peoples](#Peoples)
  * [Others](#Others)

## Websites

* [HDLBits](https://hdlbits.01xz.net/wiki/Main_Page)
* [TestBench.in](https://testbench.in)
* [Asic World](https://www.asic-world.com)
* [FPGA Tutorial](https://fpgatutorial.com)
* [Chipverify](https://www.chipverify.com)
* [VLSI Verify](https://vlsiverify.com)
* [NANDLAND](https://nandland.com)
* [OpenCores](https://opencores.org)
* [FPGA-Systems](https://fpga-systems.ru)
* [Marsohod](https://marsohod.org)

## Repositories

### Topics
* [Processors](#Processors)
* [Tools](#Tools)
* [Peoples](#Peoples)
* [Others](#Others)

#### Processors
* [schoolMIPS](https://github.com/MIPSfpga/schoolMIPS) - A small MIPS CPU core originally based on Sarah L. Harris MIPS CPU ("Digital Design and Computer Arhitecture" by David Money Harris and Sarah L Harris). 
* [RARS](https://github.com/TheThirdOne/rars.git) - RARS, the RISC-V Assembler, Simulator, and Runtime, will assemble and simulate the execution of RISC-V assembly language programs.
* [schoolRISCV](https://github.com/zhelnio/schoolRISCV.git) - Tiny RISCV CPU. Originally based on Sarah L. Harris MIPS CPU ("Digital Design and Computer Arhitecture" by David Money Harris and Sarah L Harris) and schoolMIPS project.
* [LUMOS](https://github.com/IUST-Computer-Organization/LUMOS.git) - Multicycle RISC-V processor that implements a subset of RV32I instruction set, designed for educational use in computer organization classes at Iran University of Science and Technology.
* [PicoRV32](https://github.com/YosysHQ/picorv32.git) - PicoRV32 is a CPU core that implements the RISC-V RV32IMC Instruction Set. 
* [MIRISCV](https://github.com/MPSU/MIRISCV.git) - CPU core that implements ISA RV32IM.
* [Ibex](https://github.com/lowRISC/ibex.git) - Production-quality open source 32-bit RISC-V CPU that supports the Integer (I) or Embedded (E), Integer Multiplication and Division (M), Compressed (C), and B (Bit Manipulation) extensions.
* [RISCV-DV](https://github.com/chipsalliance/riscv-dv.git) - RISCV-DV is a SV/UVM based open-source instruction generator for RISC-V processor verification.
* [AAPG](https://gitlab.com/shaktiproject/tools/aapg.git) - Automated Assembly Program Generator for the RISC-V ISA.
* [APS](https://github.com/MPSU/APS.git) - Лекции и лабораторные по курсу «Архитектуры процессорных систем»

#### Tools
* [SV2V](https://github.com/zachjs/sv2v.git) - Converts SystemVerilog (IEEE 1800-2017) to Verilog (IEEE 1364-2005), with an emphasis on supporting synthesizable language constructs.
* [hdlgadgets](https://github.com/FPGA-InsideOut/hdlgadgets) - A human-in-the-loop training tool for rtl-developers, microarchitects and verification engineers allowing experiments with flow control and verification techniques
* [DESim](https://github.com/fpgacademy/DESim) - Application that provides a graphical user interface (GUI) that represents some of the features of a DE1-SoC board.
* [openFPGALoader](https://github.com/trabucayre/openFPGALoader) - Universal utility for programming FPGAs.
* [Digital](https://github.com/hneemann/Digital) - Easy-to-use digital logic designer and circuit simulator designed for educational purposes.
* [WaveDrom](https://github.com/wavedrom/wavedrom) - Online digital timing diagram (waveform) rendering engine that uses javascript, HTML5 and SVG to convert a WaveJSON input text description into SVG vector graphics.
* [Yosys](https://github.com/YosysHQ/yosys.git) - Framework for RTL synthesis tools.
* [Verilator](https://github.com/verilator/verilator) - SystemVerilog simulator and lint system
* [Icarus Verilog](https://github.com/steveicarus/iverilog) - Intended to compile ALL of the Verilog HDL, as described in the IEEE-1364 standard.
* [GTKWave](https://github.com/gtkwave/gtkwave) - Fully featured GTK+ based wave viewer for Unix and Win32 which reads FST, and GHW files as well as standard Verilog VCD/EVCD files and allows their viewing.
* [HDLMake](https://github.com/HDLMake/hdl-make) - Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)
* [Cocotb](https://github.com/cocotb/cocotb) - Coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python.
* [PyUVM](https://github.com/pyuvm/pyuvm) - UVM written in Python
* [SVUnit](https://github.com/svunit/svunit) - Framework for ASIC and FPGA developers writing Verilog/SystemVerilog code.

#### Peoples
* [Artin Isagholian](https://github.com/0xArt)
* [Alex Forencich](https://github.com/alexforencich)
* [Tomasz Hemperek](https://github.com/themperek)
* [Jeff Johnson](https://github.com/fpgadeveloper)
* [Russell Merrick](https://github.com/nandland)
* [Stacey(FPGAs for Beginners)](https://github.com/HDLForBeginners)
* [Yuri Panchul](https://github.com/yuri-panchul)
* [Stanislav Zhelnio](https://github.com/zhelnio)
* [Sergey Chusov](https://github.com/serge0699)
* [Alexander Romanov](https://github.com/RomeoMe5)
* [Viktor Prutyanov](https://github.com/viktor-prutyanov)

#### Others
* [FPGA-Systems](https://github.com/FPGA-Systems)
* [Marsohod](https://github.com/marsohod4you)
* [Chip Design School](https://github.com/chipdesignschool) - Chip Design School repos
* [Style Guides](https://github.com/lowRISC/style-guides) - lowRISC style guides
* [Opencores Scraper](https://github.com/fabriziotappero/opencores-scraper) - Few python scripts to clone all IP cores from opencores.org
* [TerosHDL](https://github.com/TerosTechnology/vscode-terosHDL) - VSCode extension
* [FreeCores](https://github.com/freecores) - A home for open source hardware cores
