/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [2:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_45z;
  wire celloutsig_0_50z;
  wire [12:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [25:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[63] | in_data[70]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_33z = ~(celloutsig_0_11z | celloutsig_0_8z);
  assign celloutsig_0_37z = ~(celloutsig_0_28z | celloutsig_0_18z);
  assign celloutsig_1_2z = ~(in_data[168] | celloutsig_1_0z);
  assign celloutsig_1_7z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_1_10z = ~(celloutsig_1_4z | celloutsig_1_5z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z | celloutsig_0_5z);
  assign celloutsig_0_11z = ~(celloutsig_0_6z | celloutsig_0_10z);
  assign celloutsig_0_12z = ~(celloutsig_0_9z | celloutsig_0_0z);
  assign celloutsig_0_13z = ~(celloutsig_0_12z | celloutsig_0_11z);
  assign celloutsig_0_14z = ~(celloutsig_0_9z | celloutsig_0_7z);
  assign celloutsig_0_15z = ~(celloutsig_0_2z | _00_);
  assign celloutsig_0_18z = ~(celloutsig_0_10z | celloutsig_0_11z);
  assign celloutsig_0_20z = ~(celloutsig_0_14z | in_data[6]);
  assign celloutsig_0_21z = ~(celloutsig_0_19z | celloutsig_0_17z);
  assign celloutsig_0_27z = ~(celloutsig_0_15z | celloutsig_0_24z);
  assign celloutsig_0_29z = ~(celloutsig_0_24z | celloutsig_0_0z);
  assign celloutsig_0_32z = ~(celloutsig_0_11z | celloutsig_0_12z);
  assign celloutsig_1_1z = ~in_data[138];
  assign celloutsig_1_3z = ~in_data[169];
  assign celloutsig_1_9z = ~celloutsig_1_2z;
  assign celloutsig_1_14z = ~celloutsig_1_10z;
  assign celloutsig_0_17z = ~celloutsig_0_11z;
  assign celloutsig_1_6z = celloutsig_1_5z | celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_0z | celloutsig_1_2z;
  assign celloutsig_0_5z = in_data[61] | celloutsig_0_2z;
  assign celloutsig_1_11z = celloutsig_1_5z | celloutsig_1_1z;
  assign celloutsig_0_31z = celloutsig_0_18z | celloutsig_0_26z;
  assign celloutsig_0_36z = ~(celloutsig_0_24z ^ celloutsig_0_20z);
  assign celloutsig_1_16z = ~(celloutsig_1_8z ^ _01_);
  assign celloutsig_0_9z = ~(_00_ ^ celloutsig_0_0z);
  assign celloutsig_0_26z = ~(celloutsig_0_15z ^ celloutsig_0_2z);
  assign celloutsig_0_28z = ~(celloutsig_0_27z ^ celloutsig_0_21z);
  reg [2:0] _38_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _38_ <= 3'h0;
    else _38_ <= { in_data[90], celloutsig_0_2z, celloutsig_0_0z };
  assign { _00_, _02_[1:0] } = _38_;
  reg [2:0] _39_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _39_ <= 3'h0;
    else _39_ <= { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_6z };
  assign { _03_[2], _01_, _03_[0] } = _39_;
  assign celloutsig_0_34z = { in_data[49:29], celloutsig_0_33z, celloutsig_0_33z, celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_27z, 1'h1, celloutsig_0_14z } > { in_data[84:69], celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_28z };
  assign celloutsig_0_45z = { celloutsig_0_31z, celloutsig_0_18z, 1'h1, celloutsig_0_17z, celloutsig_0_6z } > { celloutsig_0_20z, celloutsig_0_34z, celloutsig_0_12z, celloutsig_0_37z, celloutsig_0_9z };
  assign celloutsig_0_50z = { _02_[1], celloutsig_0_18z, celloutsig_0_5z } > { celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_39z };
  assign celloutsig_1_4z = { in_data[161:160], celloutsig_1_2z } > { in_data[158:157], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_17z } > in_data[137:134];
  assign celloutsig_0_16z = { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, _00_, _02_[1:0], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z } > { celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_18z, _00_, _02_[1:0], celloutsig_0_0z, celloutsig_0_12z } > { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_2z, _00_, _02_[1:0], celloutsig_0_0z, _00_, _02_[1:0] };
  assign celloutsig_0_24z = { celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_13z } > { _00_, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_51z = { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_45z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_33z, celloutsig_0_18z, celloutsig_0_32z } % { 1'h1, celloutsig_0_35z, celloutsig_0_36z, celloutsig_0_50z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_11z, celloutsig_0_34z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_27z };
  assign celloutsig_1_19z = { _03_[2], _01_, _03_[0], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_4z } % { 1'h1, in_data[157:133] };
  assign celloutsig_0_23z = { _00_, _02_[1:0], celloutsig_0_7z, celloutsig_0_9z } % { 1'h1, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_0_35z = celloutsig_0_29z & celloutsig_0_26z;
  assign celloutsig_0_39z = celloutsig_0_33z & celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[168] & in_data[146];
  assign celloutsig_1_5z = celloutsig_1_0z & celloutsig_1_3z;
  assign celloutsig_1_15z = celloutsig_1_10z & celloutsig_1_1z;
  assign celloutsig_1_17z = celloutsig_1_14z & celloutsig_1_1z;
  assign celloutsig_0_7z = in_data[53] & celloutsig_0_0z;
  assign celloutsig_0_8z = _02_[0] & _00_;
  assign celloutsig_0_10z = celloutsig_0_5z & celloutsig_0_0z;
  assign _02_[2] = _00_;
  assign _03_[1] = _01_;
  assign { out_data[128], out_data[121:96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
