<snippet>
	<description>testbench std_logic</description>
	<content><![CDATA[
Process begin
  ${1:data_in} <= '0'; wait for ${3:1}*${2:clk_period};   
  $1 <= '1'; wait for $3*$2;
end process;
]]></content>
	<tabTrigger>teststd</tabTrigger>
	<scope>source.vhdl</scope>
</snippet>