[2025-09-17 03:28:08] START suite=qualcomm_srv trace=srv472_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv472_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2631905 heartbeat IPC: 3.8 cumulative IPC: 3.8 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5046992 heartbeat IPC: 4.141 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5046992 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5046992 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14090985 heartbeat IPC: 1.106 cumulative IPC: 1.106 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 23207469 heartbeat IPC: 1.097 cumulative IPC: 1.101 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 32163179 heartbeat IPC: 1.117 cumulative IPC: 1.106 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 41269710 heartbeat IPC: 1.098 cumulative IPC: 1.104 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 50254150 heartbeat IPC: 1.113 cumulative IPC: 1.106 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 59306809 heartbeat IPC: 1.105 cumulative IPC: 1.106 (Simulation time: 00 hr 08 min 10 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 68242202 heartbeat IPC: 1.119 cumulative IPC: 1.108 (Simulation time: 00 hr 09 min 19 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 77398563 heartbeat IPC: 1.092 cumulative IPC: 1.106 (Simulation time: 00 hr 10 min 25 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv472_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000022 cycles: 86368346 heartbeat IPC: 1.115 cumulative IPC: 1.107 (Simulation time: 00 hr 11 min 33 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90409318 cumulative IPC: 1.106 (Simulation time: 00 hr 12 min 36 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90409318 cumulative IPC: 1.106 (Simulation time: 00 hr 12 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv472_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.106 instructions: 100000000 cycles: 90409318
CPU 0 Branch Prediction Accuracy: 90.93% MPKI: 15.94 Average ROB Occupancy at Mispredict: 26.15
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3891
BRANCH_INDIRECT: 0.4236
BRANCH_CONDITIONAL: 12.99
BRANCH_DIRECT_CALL: 0.9264
BRANCH_INDIRECT_CALL: 0.6013
BRANCH_RETURN: 0.6154


====Backend Stall Breakdown====
ROB_STALL: 119420
LQ_STALL: 0
SQ_STALL: 549144


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 117.55
REPLAY_LOAD: 91.328575
NON_REPLAY_LOAD: 25.081038

== Total ==
ADDR_TRANS: 4702
REPLAY_LOAD: 6393
NON_REPLAY_LOAD: 108325

== Counts ==
ADDR_TRANS: 40
REPLAY_LOAD: 70
NON_REPLAY_LOAD: 4319

cpu0->cpu0_STLB TOTAL        ACCESS:    1857229 HIT:    1853103 MISS:       4126 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1857229 HIT:    1853103 MISS:       4126 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 233.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8273335 HIT:    7198957 MISS:    1074378 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6724000 HIT:    5811477 MISS:     912523 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     555536 HIT:     419955 MISS:     135581 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     986190 HIT:     967139 MISS:      19051 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7609 HIT:        386 MISS:       7223 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.33 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14969715 HIT:    8050095 MISS:    6919620 MSHR_MERGE:    1641342
cpu0->cpu0_L1I LOAD         ACCESS:   14969715 HIT:    8050095 MISS:    6919620 MSHR_MERGE:    1641342
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.98 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30433620 HIT:   26952718 MISS:    3480902 MSHR_MERGE:    1472035
cpu0->cpu0_L1D LOAD         ACCESS:   17121740 HIT:   15303943 MISS:    1817797 MSHR_MERGE:     372075
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13303418 HIT:   11648042 MISS:    1655376 MSHR_MERGE:    1099840
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8462 HIT:        733 MISS:       7729 MSHR_MERGE:        120
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.27 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12423588 HIT:   10530577 MISS:    1893011 MSHR_MERGE:     950709
cpu0->cpu0_ITLB LOAD         ACCESS:   12423588 HIT:   10530577 MISS:    1893011 MSHR_MERGE:     950709
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.084 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28853442 HIT:   27622762 MISS:    1230680 MSHR_MERGE:     315753
cpu0->cpu0_DTLB LOAD         ACCESS:   28853442 HIT:   27622762 MISS:    1230680 MSHR_MERGE:     315753
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.974 cycles
cpu0->LLC TOTAL        ACCESS:    1262788 HIT:    1208948 MISS:      53840 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     912523 HIT:     892439 MISS:      20084 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     135485 HIT:     106108 MISS:      29377 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     207557 HIT:     207306 MISS:        251 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7223 HIT:       3095 MISS:       4128 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3565
  ROW_BUFFER_MISS:      50024
  AVG DBUS CONGESTED CYCLE: 3.534
Channel 0 WQ ROW_BUFFER_HIT:       1079
  ROW_BUFFER_MISS:      22023
  FULL:          0
Channel 0 REFRESHES ISSUED:       7534

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       524015       429151        83141         2625
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           75          333          291
  STLB miss resolved @ L2C                0           38           70          195           74
  STLB miss resolved @ LLC                0           63          217         1645          705
  STLB miss resolved @ MEM                0            2          227         2336         2238

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             162440        52090      1247991       144761          383
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           32          112           33
  STLB miss resolved @ L2C                0           17           13           24            7
  STLB miss resolved @ LLC                0           52           74          442           56
  STLB miss resolved @ MEM                0            0           50          195          138
[2025-09-17 03:40:44] END   suite=qualcomm_srv trace=srv472_ap (rc=0)
