library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity decoder_1 is
port(din :in std_logic_vector(3 downto 0);
y:out std_logic_vector(7 downto 0);
end decoder_1;

architecture behavioral of decoder_1 is 
begin 
process(din)
y<= ("10000000") when (din="000") else
("01000000") when (din="001") else
("00100000") when (din="010") else
("00010000") when (din="011") else
("00001000") when (din="100") else
("00000100") when (din="101") else
("00000010") when (din="110") else
("00000001") when (din="111") ;
end if;
end process;
 end behavorial;