`timescale 1ns/1ns
`include "three.v"  
 
module three_tb();
reg x1,x2,x3,x4;
//Input
wire f;
//Output
three ex(x1, x2, x3, x4, f); 
initial
begin
	$dumpfile("three_tb.vcd");
	$dumpvars(0, three_tb);
	x1=0; x2=0; x3=0; x4=0; x5=0; #20;
	x1=0; x2=0; x3=0; x4=0; x5=1; #20; 
	x1=0; x2=0; x3=0; x4=1; x5=0; #20;
	x1=0; x2=0; x3=0; x4=1; x5=1; #20;
	x1=0; x2=0; x3=1; x4=0; x5=0; #20;
	x1=0; x2=0; x3=1; x4=0; x5=1; #20;
	x1=0; x2=0; x3=1; x4=1; x5=0; #20;
	x1=0; x2=0; x3=1; x4=1; x5=1; #20;
	x1=0; x2=1; x3=0; x4=0; x5=0; #20;
	x1=0; x2=1; x3=0; x4=0; x5=1; #20;
	x1=0; x2=1; x3=0; x4=1; x5=0; #20;
	x1=0; x2=1; x3=0; x4=1; x5=1; #20;
	x1=0; x2=1; x3=1; x4=0; x5=0; #20;
	x1=0; x2=1; x3=1; x4=0; x5=1; #20;
	x1=0; x2=1; x3=1; x4=1; x5=0; #20;
	x1=0; x2=1; x3=1; x4=1; x5=1; #20;

    x1=1; x2=0; x3=0; x4=0; x5=0; #20;
	x1=1; x2=0; x3=0; x4=0; x5=1; #20; 
	x1=1; x2=0; x3=0; x4=1; x5=0; #20;
	x1=1; x2=0; x3=0; x4=1; x5=1; #20;
	x1=1; x2=0; x3=1; x4=0; x5=0; #20;
	x1=1; x2=0; x3=1; x4=0; x5=1; #20;
	x1=1; x2=0; x3=1; x4=1; x5=0; #20;
	x1=1; x2=0; x3=1; x4=1; x5=1; #20;
	x1=1; x2=1; x3=0; x4=0; x5=0; #20;
	x1=1; x2=1; x3=0; x4=0; x5=1; #20;
	x1=1; x2=1; x3=0; x4=1; x5=0; #20;
	x1=1; x2=1; x3=0; x4=1; x5=1; #20;
	x1=1; x2=1; x3=1; x4=0; x5=0; #20;
	x1=1; x2=1; x3=1; x4=0; x5=1; #20;
	x1=1; x2=1; x3=1; x4=1; x5=0; #20;
	x1=1; x2=1; x3=1; x4=1; x5=1; #20;
	$display("Test Complete");
end
endmodule
