{"Bo-Kyung Choi": [0.9929457902908325, ["Achieving Design Closure Through Delay Relaxation Parameter", ["Ankur Srivastava", "Seda Ogrenci Memik", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257585", 4, "iccad", 2003], ["A Trade-off Oriented Placement Tool", ["Huaiyu Xu", "Maogang Wang", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257852", 5, "iccad", 2003]], "Sung Kyu Lim": [0.9975332617759705, ["A Novel Geometric Algorithm for Fast Wire-Optimized Floorplanning", ["Peter G. Sassone", "Sung Kyu Lim"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257589", 7, "iccad", 2003]], "In-Cheol Park": [0.9998304396867752, ["Fast Cycle-accurate Behavioral Simulation for Pipelined Processors Using Early Pipeline Evaluation", ["In-Cheol Park", "Se-Hyeon Kang", "Yongseok Yi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257613", 4, "iccad", 2003]], "Se-Hyeon Kang": [0.9999056756496429, ["Fast Cycle-accurate Behavioral Simulation for Pipelined Processors Using Early Pipeline Evaluation", ["In-Cheol Park", "Se-Hyeon Kang", "Yongseok Yi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257613", 4, "iccad", 2003]], "Yongseok Yi": [0.5, ["Fast Cycle-accurate Behavioral Simulation for Pipelined Processors Using Early Pipeline Evaluation", ["In-Cheol Park", "Se-Hyeon Kang", "Yongseok Yi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257613", 4, "iccad", 2003]], "Junhyung Um": [0.9867995083332062, ["Code Placement with Selective Cache Activity Minimization for Embedded Real-time Software Design", ["Junhyung Um", "Taewhan Kim"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257634", 4, "iccad", 2003]], "Taewhan Kim": [1, ["Code Placement with Selective Cache Activity Minimization for Embedded Real-time Software Design", ["Junhyung Um", "Taewhan Kim"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257634", 4, "iccad", 2003]], "D. T. Lee": [0.5, ["A Fast Crosstalk- and Performance-Driven Multilevel Routing System", ["Tsung-Yi Ho", "Yao-Wen Chang", "Sao-Jie Chen", "D. T. Lee"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257806", 6, "iccad", 2003]], "Seokjin Lee": [0.9997813552618027, ["A Min-Cost Flow Based Detailed Router for FPGAs", ["Seokjin Lee", "Yongseok Cheon", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257807", 6, "iccad", 2003], ["Stable Multiway Circuit Partitioning for ECO", ["Yongseok Cheon", "Seokjin Lee", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257888", 8, "iccad", 2003]], "Yongseok Cheon": [0.5, ["A Min-Cost Flow Based Detailed Router for FPGAs", ["Seokjin Lee", "Yongseok Cheon", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257807", 6, "iccad", 2003], ["Stable Multiway Circuit Partitioning for ECO", ["Yongseok Cheon", "Seokjin Lee", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257888", 8, "iccad", 2003]], "HoonSang Jin": [0.9982872307300568, ["Improving Ariadne\u00fds Bundle by Following Multiple Threads in Abstraction Refinement", ["Chao Wang", "Bing Li", "HoonSang Jin", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.2003.1257810", 8, "iccad", 2003]], "Wonjoon Choi": [0.9963349848985672, ["Incremental Placement for Timing Optimization", ["Wonjoon Choi", "Kia Bazargan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257851", 4, "iccad", 2003]], "Chih-Wea Wang": [0.9873044788837433, ["FAME: A Fault-Pattern Based Memory Failure Analysis Framework", ["Kuo-Liang Cheng", "Chih-Wea Wang", "Jih-Nung Lee", "Yung-Fa Chou", "Chih-Tsun Huang", "Cheng-Wen Wu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257871", 4, "iccad", 2003]], "Nam Sung Kim": [0.9872660338878632, ["Leakage Power Optimization Techniques for Ultra Deep Sub-Micron Multi-Level Caches", ["Nam Sung Kim", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/ICCAD.2003.1257876", 6, "iccad", 2003]]}