CKID0001:@|S:port1.my_pll.PLLInst_0@|E:port1_i2s_rx_inst_d2_left_vldio@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
