# vsim -c -coverage test_top -do "run 1000ns; coverage report -memory -cvg -details -file coverage_rep.txt;exit" 
# Start time: 13:22:26 on Feb 14,2020
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.5c linux_x86_64 Jul 20 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_top(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(behavioral)#1
# run 1000ns
#          5  rst=0 clk=1 validi=1 DIN=1 valido=x DOUT=x
#         15  rst=1 clk=1 validi=1 DIN=1 valido=0 DOUT=1
#         25  rst=0 clk=1 validi=1 DIN=1 valido=0 DOUT=x
#         35  rst=0 clk=1 validi=0 DIN=2 valido=0 DOUT=1
#         45  rst=0 clk=1 validi=1 DIN=3 valido=0 DOUT=2
#         55  rst=0 clk=1 validi=0 DIN=4 valido=0 DOUT=5
#         65  rst=0 clk=1 validi=1 DIN=5 valido=0 DOUT=7
#         75  rst=0 clk=1 validi=1 DIN=6 valido=0 DOUT=17
#         85  rst=0 clk=1 validi=0 DIN=7 valido=0 DOUT=21
#         95  rst=0 clk=1 validi=0 DIN=8 valido=0 DOUT=37
#        105  rst=0 clk=1 validi=1 DIN=9 valido=0 DOUT=43
#        115  rst=0 clk=1 validi=1 DIN=10 valido=0 DOUT=49
#        125  rst=0 clk=1 validi=1 DIN=11 valido=0 DOUT=55
#        135  rst=0 clk=1 validi=0 DIN=12 valido=1 DOUT=101
#        145  rst=0 clk=1 validi=1 DIN=13 valido=1 DOUT=101
#        155  rst=0 clk=1 validi=1 DIN=14 valido=0 DOUT=121
#        165  rst=0 clk=1 validi=1 DIN=15 valido=0 DOUT=131
#        175  rst=0 clk=1 validi=1 DIN=16 valido=1 DOUT=197
#        185  rst=0 clk=1 validi=1 DIN=17 valido=1 DOUT=197
#        195  rst=0 clk=1 validi=0 DIN=18 valido=1 DOUT=197
#        205  rst=0 clk=1 validi=1 DIN=19 valido=1 DOUT=197
#        215  rst=0 clk=1 validi=1 DIN=20 valido=0 DOUT=253
#        225  rst=0 clk=1 validi=1 DIN=21 valido=0 DOUT=11
#        235  rst=0 clk=1 validi=1 DIN=22 valido=1 DOUT=145
#        245  rst=0 clk=1 validi=0 DIN=23 valido=1 DOUT=145
#        255  rst=0 clk=1 validi=0 DIN=24 valido=1 DOUT=145
#        265  rst=0 clk=1 validi=1 DIN=25 valido=0 DOUT=205
#        275  rst=0 clk=1 validi=1 DIN=26 valido=0 DOUT=225
#        285  rst=0 clk=1 validi=1 DIN=27 valido=0 DOUT=245
#        295  rst=0 clk=1 validi=1 DIN=28 valido=1 DOUT=165
#        305  rst=0 clk=1 validi=1 DIN=29 valido=1 DOUT=165
#        315  rst=0 clk=1 validi=1 DIN=30 valido=1 DOUT=165
#        325  rst=0 clk=1 validi=0 DIN=31 valido=1 DOUT=165
#        335  rst=0 clk=1 validi=0 DIN=31 valido=1 DOUT=165
#        345  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        355  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        365  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        375  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        385  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        395  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
# Coverage (cg_inst1) = 2.50 %
# Coverage (cg_inst2) = 2.50 %
#        405  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        415  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        425  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        435  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        445  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        455  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        465  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        475  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        485  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        495  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        505  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        515  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        525  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        535  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        545  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        555  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        565  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        575  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        585  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        595  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        605  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        615  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        625  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        635  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        645  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        655  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        665  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        675  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        685  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        695  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        705  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        715  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        725  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        735  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        745  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        755  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        765  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        775  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        785  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        795  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        805  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        815  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        825  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        835  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        845  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        855  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        865  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        875  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        885  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        895  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        905  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        915  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        925  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        935  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        945  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        955  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        965  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        975  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        985  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#        995  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=38
#  coverage report -memory -cvg -details -file coverage_rep.txt
# exit
# End time: 13:22:30 on Feb 14,2020, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
