Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  2 18:26:36 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -max_paths 50 -file timing.rpt
| Design       : fire4_5_expand_3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[51].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.506ns (21.602%)  route 1.836ns (78.398%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  u_2/g2_b15__48/O
                         net (fo=2, unplaced)         0.255     1.777    u_2/g2_b15__48_n_0
                         LUT3 (Prop_lut3_I2_O)        0.047     1.824 r  u1/p_0_out_inferred__50/mul_out_reg_i_42/O
                         net (fo=3, unplaced)         0.262     2.086    u1/p_0_out_inferred__50/mul_out_reg_i_42_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.129 r  u1/p_0_out_inferred__50/mul_out_reg_i_17/O
                         net (fo=1, unplaced)         0.244     2.373    u_2/rom1_wire[51][12]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.416 r  mul_out_reg_i_2__65/O
                         net (fo=1, unplaced)         0.434     2.850    kernels[51][12]
                         DSP48E1                                      r  genblk1[51].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[51].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275     5.172    genblk1[51].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[51].mac_i/mul_out_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.506ns (21.602%)  route 1.836ns (78.398%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  u_2/g2_b15__48/O
                         net (fo=2, unplaced)         0.255     1.777    u_2/g2_b15__48_n_0
                         LUT3 (Prop_lut3_I2_O)        0.047     1.824 r  u1/p_0_out_inferred__50/mul_out_reg_i_42/O
                         net (fo=3, unplaced)         0.262     2.086    u1/p_0_out_inferred__50/mul_out_reg_i_42_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.129 r  u1/p_0_out_inferred__50/mul_out_reg_i_15/O
                         net (fo=1, unplaced)         0.244     2.373    u_2/rom1_wire[51][15]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.416 r  mul_out_reg_i_1__68/O
                         net (fo=5, unplaced)         0.434     2.850    kernels[51][15]
                         DSP48E1                                      r  genblk1[51].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[51].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.275     5.172    genblk1[51].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[51].mac_i/mul_out_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.506ns (21.602%)  route 1.836ns (78.398%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  u_2/g2_b15__48/O
                         net (fo=2, unplaced)         0.255     1.777    u_2/g2_b15__48_n_0
                         LUT3 (Prop_lut3_I2_O)        0.047     1.824 r  u1/p_0_out_inferred__50/mul_out_reg_i_42/O
                         net (fo=3, unplaced)         0.262     2.086    u1/p_0_out_inferred__50/mul_out_reg_i_42_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.129 r  u1/p_0_out_inferred__50/mul_out_reg_i_15/O
                         net (fo=1, unplaced)         0.244     2.373    u_2/rom1_wire[51][15]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.416 r  mul_out_reg_i_1__68/O
                         net (fo=5, unplaced)         0.434     2.850    kernels[51][15]
                         DSP48E1                                      r  genblk1[51].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[51].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.275     5.172    genblk1[51].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[51].mac_i/mul_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.506ns (21.602%)  route 1.836ns (78.398%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  u_2/g2_b15__48/O
                         net (fo=2, unplaced)         0.255     1.777    u_2/g2_b15__48_n_0
                         LUT3 (Prop_lut3_I2_O)        0.047     1.824 r  u1/p_0_out_inferred__50/mul_out_reg_i_42/O
                         net (fo=3, unplaced)         0.262     2.086    u1/p_0_out_inferred__50/mul_out_reg_i_42_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.129 r  u1/p_0_out_inferred__50/mul_out_reg_i_15/O
                         net (fo=1, unplaced)         0.244     2.373    u_2/rom1_wire[51][15]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.416 r  mul_out_reg_i_1__68/O
                         net (fo=5, unplaced)         0.434     2.850    kernels[51][15]
                         DSP48E1                                      r  genblk1[51].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[51].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.275     5.172    genblk1[51].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[51].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.506ns (21.602%)  route 1.836ns (78.398%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  u_2/g2_b15__48/O
                         net (fo=2, unplaced)         0.255     1.777    u_2/g2_b15__48_n_0
                         LUT3 (Prop_lut3_I2_O)        0.047     1.824 r  u1/p_0_out_inferred__50/mul_out_reg_i_42/O
                         net (fo=3, unplaced)         0.262     2.086    u1/p_0_out_inferred__50/mul_out_reg_i_42_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.129 r  u1/p_0_out_inferred__50/mul_out_reg_i_15/O
                         net (fo=1, unplaced)         0.244     2.373    u_2/rom1_wire[51][15]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.416 r  mul_out_reg_i_1__68/O
                         net (fo=5, unplaced)         0.434     2.850    kernels[51][15]
                         DSP48E1                                      r  genblk1[51].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[51].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.275     5.172    genblk1[51].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[51].mac_i/mul_out_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.506ns (21.602%)  route 1.836ns (78.398%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  u_2/g2_b15__48/O
                         net (fo=2, unplaced)         0.255     1.777    u_2/g2_b15__48_n_0
                         LUT3 (Prop_lut3_I2_O)        0.047     1.824 r  u1/p_0_out_inferred__50/mul_out_reg_i_42/O
                         net (fo=3, unplaced)         0.262     2.086    u1/p_0_out_inferred__50/mul_out_reg_i_42_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.129 r  u1/p_0_out_inferred__50/mul_out_reg_i_15/O
                         net (fo=1, unplaced)         0.244     2.373    u_2/rom1_wire[51][15]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.416 r  mul_out_reg_i_1__68/O
                         net (fo=5, unplaced)         0.434     2.850    kernels[51][15]
                         DSP48E1                                      r  genblk1[51].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[51].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.275     5.172    genblk1[51].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[62].mac_i/mul_out_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.502ns (21.431%)  route 1.840ns (78.569%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  g0_b15__59/O
                         net (fo=2, unplaced)         0.255     1.777    g0_b15__59_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     1.820 r  u_3/u1/p_0_out_inferred__61/mul_out_reg_i_43/O
                         net (fo=2, unplaced)         0.255     2.075    u_3/u1/p_0_out_inferred__61/mul_out_reg_i_43_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.118 f  mul_out_reg_i_17__10/O
                         net (fo=2, unplaced)         0.255     2.373    mul_out_reg_i_17__10_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     2.416 r  mul_out_reg_i_2__72/O
                         net (fo=1, unplaced)         0.434     2.850    kernels[62][13]
                         DSP48E1                                      r  genblk1[62].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[62].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.275     5.172    genblk1[62].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[62].mac_i/mul_out_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.502ns (21.431%)  route 1.840ns (78.569%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  g0_b15__59/O
                         net (fo=2, unplaced)         0.255     1.777    g0_b15__59_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     1.820 r  u_3/u1/p_0_out_inferred__61/mul_out_reg_i_43/O
                         net (fo=2, unplaced)         0.255     2.075    u_3/u1/p_0_out_inferred__61/mul_out_reg_i_43_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.118 f  mul_out_reg_i_17__10/O
                         net (fo=2, unplaced)         0.255     2.373    mul_out_reg_i_17__10_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     2.416 r  mul_out_reg_i_1__75/O
                         net (fo=4, unplaced)         0.434     2.850    kernels[62][15]
                         DSP48E1                                      r  genblk1[62].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[62].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.275     5.172    genblk1[62].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[62].mac_i/mul_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.502ns (21.431%)  route 1.840ns (78.569%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  g0_b15__59/O
                         net (fo=2, unplaced)         0.255     1.777    g0_b15__59_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     1.820 r  u_3/u1/p_0_out_inferred__61/mul_out_reg_i_43/O
                         net (fo=2, unplaced)         0.255     2.075    u_3/u1/p_0_out_inferred__61/mul_out_reg_i_43_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.118 f  mul_out_reg_i_17__10/O
                         net (fo=2, unplaced)         0.255     2.373    mul_out_reg_i_17__10_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     2.416 r  mul_out_reg_i_1__75/O
                         net (fo=4, unplaced)         0.434     2.850    kernels[62][15]
                         DSP48E1                                      r  genblk1[62].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[62].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.275     5.172    genblk1[62].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[62].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.502ns (21.431%)  route 1.840ns (78.569%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  g0_b15__59/O
                         net (fo=2, unplaced)         0.255     1.777    g0_b15__59_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     1.820 r  u_3/u1/p_0_out_inferred__61/mul_out_reg_i_43/O
                         net (fo=2, unplaced)         0.255     2.075    u_3/u1/p_0_out_inferred__61/mul_out_reg_i_43_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.118 f  mul_out_reg_i_17__10/O
                         net (fo=2, unplaced)         0.255     2.373    mul_out_reg_i_17__10_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     2.416 r  mul_out_reg_i_1__75/O
                         net (fo=4, unplaced)         0.434     2.850    kernels[62][15]
                         DSP48E1                                      r  genblk1[62].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[62].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.275     5.172    genblk1[62].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[62].mac_i/mul_out_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.502ns (21.431%)  route 1.840ns (78.569%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  g0_b15__59/O
                         net (fo=2, unplaced)         0.255     1.777    g0_b15__59_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     1.820 r  u_3/u1/p_0_out_inferred__61/mul_out_reg_i_43/O
                         net (fo=2, unplaced)         0.255     2.075    u_3/u1/p_0_out_inferred__61/mul_out_reg_i_43_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.118 f  mul_out_reg_i_17__10/O
                         net (fo=2, unplaced)         0.255     2.373    mul_out_reg_i_17__10_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     2.416 r  mul_out_reg_i_1__75/O
                         net (fo=4, unplaced)         0.434     2.850    kernels[62][15]
                         DSP48E1                                      r  genblk1[62].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[62].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.275     5.172    genblk1[62].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[62].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.502ns (21.532%)  route 1.829ns (78.468%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  g0_b15__59/O
                         net (fo=2, unplaced)         0.255     1.777    g0_b15__59_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     1.820 r  u_3/u1/p_0_out_inferred__61/mul_out_reg_i_43/O
                         net (fo=2, unplaced)         0.255     2.075    u_3/u1/p_0_out_inferred__61/mul_out_reg_i_43_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.118 r  u_3/u1/p_0_out_inferred__61/mul_out_reg_i_18/O
                         net (fo=1, unplaced)         0.244     2.362    u_3/rom1_wire[62][12]
                         LUT6 (Prop_lut6_I4_O)        0.043     2.405 r  mul_out_reg_i_3__100/O
                         net (fo=1, unplaced)         0.434     2.839    kernels[62][12]
                         DSP48E1                                      r  genblk1[62].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[62].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275     5.172    genblk1[62].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[51].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.506ns (21.806%)  route 1.814ns (78.194%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  u_2/g2_b15__48/O
                         net (fo=2, unplaced)         0.255     1.777    u_2/g2_b15__48_n_0
                         LUT3 (Prop_lut3_I2_O)        0.047     1.824 r  u1/p_0_out_inferred__50/mul_out_reg_i_42/O
                         net (fo=3, unplaced)         0.240     2.064    u1/p_0_out_inferred__50/mul_out_reg_i_42_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     2.107 r  mul_out_reg_i_18__15/O
                         net (fo=1, unplaced)         0.244     2.351    kernels_4[51][11]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.394 r  mul_out_reg_i_3__22/O
                         net (fo=1, unplaced)         0.434     2.828    kernels[51][11]
                         DSP48E1                                      r  genblk1[51].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[51].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.275     5.172    genblk1[51].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.828    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[32].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.502ns (21.737%)  route 1.807ns (78.263%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  u_2/g2_b15__29/O
                         net (fo=2, unplaced)         0.255     1.777    u_2/g2_b15__29_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     1.820 r  u1/p_0_out_inferred__31/mul_out_reg_i_43/O
                         net (fo=2, unplaced)         0.233     2.053    u1/p_0_out_inferred__31/mul_out_reg_i_43_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     2.096 r  mul_out_reg_i_17__4/O
                         net (fo=1, unplaced)         0.244     2.340    kernels_4[32][12]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.383 r  mul_out_reg_i_2__5/O
                         net (fo=1, unplaced)         0.434     2.817    kernels[32][12]
                         DSP48E1                                      r  genblk1[32].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[32].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275     5.172    genblk1[32].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.817    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[32].mac_i/mul_out_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.502ns (21.737%)  route 1.807ns (78.263%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  u_2/g2_b15__29/O
                         net (fo=2, unplaced)         0.255     1.777    u_2/g2_b15__29_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     1.820 r  u1/p_0_out_inferred__31/mul_out_reg_i_43/O
                         net (fo=2, unplaced)         0.233     2.053    u1/p_0_out_inferred__31/mul_out_reg_i_43_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     2.096 r  mul_out_reg_i_15__5/O
                         net (fo=1, unplaced)         0.244     2.340    kernels_4[32][15]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.383 r  mul_out_reg_i_1__6/O
                         net (fo=5, unplaced)         0.434     2.817    kernels[32][15]
                         DSP48E1                                      r  genblk1[32].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[32].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.275     5.172    genblk1[32].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.817    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[32].mac_i/mul_out_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.502ns (21.737%)  route 1.807ns (78.263%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  u_2/g2_b15__29/O
                         net (fo=2, unplaced)         0.255     1.777    u_2/g2_b15__29_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     1.820 r  u1/p_0_out_inferred__31/mul_out_reg_i_43/O
                         net (fo=2, unplaced)         0.233     2.053    u1/p_0_out_inferred__31/mul_out_reg_i_43_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     2.096 r  mul_out_reg_i_15__5/O
                         net (fo=1, unplaced)         0.244     2.340    kernels_4[32][15]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.383 r  mul_out_reg_i_1__6/O
                         net (fo=5, unplaced)         0.434     2.817    kernels[32][15]
                         DSP48E1                                      r  genblk1[32].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[32].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.275     5.172    genblk1[32].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.817    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[32].mac_i/mul_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.502ns (21.737%)  route 1.807ns (78.263%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  u_2/g2_b15__29/O
                         net (fo=2, unplaced)         0.255     1.777    u_2/g2_b15__29_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     1.820 r  u1/p_0_out_inferred__31/mul_out_reg_i_43/O
                         net (fo=2, unplaced)         0.233     2.053    u1/p_0_out_inferred__31/mul_out_reg_i_43_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     2.096 r  mul_out_reg_i_15__5/O
                         net (fo=1, unplaced)         0.244     2.340    kernels_4[32][15]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.383 r  mul_out_reg_i_1__6/O
                         net (fo=5, unplaced)         0.434     2.817    kernels[32][15]
                         DSP48E1                                      r  genblk1[32].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[32].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.275     5.172    genblk1[32].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.817    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[32].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.502ns (21.737%)  route 1.807ns (78.263%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  u_2/g2_b15__29/O
                         net (fo=2, unplaced)         0.255     1.777    u_2/g2_b15__29_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     1.820 r  u1/p_0_out_inferred__31/mul_out_reg_i_43/O
                         net (fo=2, unplaced)         0.233     2.053    u1/p_0_out_inferred__31/mul_out_reg_i_43_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     2.096 r  mul_out_reg_i_15__5/O
                         net (fo=1, unplaced)         0.244     2.340    kernels_4[32][15]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.383 r  mul_out_reg_i_1__6/O
                         net (fo=5, unplaced)         0.434     2.817    kernels[32][15]
                         DSP48E1                                      r  genblk1[32].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[32].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.275     5.172    genblk1[32].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.817    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[32].mac_i/mul_out_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.502ns (21.737%)  route 1.807ns (78.263%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]/Q
                         net (fo=15881, unplaced)     0.641     1.403    weight_rom_address_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  u_2/g2_b15__29/O
                         net (fo=2, unplaced)         0.255     1.777    u_2/g2_b15__29_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     1.820 r  u1/p_0_out_inferred__31/mul_out_reg_i_43/O
                         net (fo=2, unplaced)         0.233     2.053    u1/p_0_out_inferred__31/mul_out_reg_i_43_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     2.096 r  mul_out_reg_i_15__5/O
                         net (fo=1, unplaced)         0.244     2.340    kernels_4[32][15]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.383 r  mul_out_reg_i_1__6/O
                         net (fo=5, unplaced)         0.434     2.817    kernels[32][15]
                         DSP48E1                                      r  genblk1[32].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         DSP48E1                                      r  genblk1[32].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.275     5.172    genblk1[32].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.817    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[10][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[10][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[10][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[10][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[10][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[10][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_490_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[10][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[10][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[10][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[10][0]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[10][0]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[10][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[10][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[10][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[10][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[10][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[10][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_490_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[10][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[10][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[10][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[10][10]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[10][10]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[10][11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[10][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[10][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[10][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[10][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[10][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_490_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[10][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[10][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[10][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[10][11]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[10][11]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[10][12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[10][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[10][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[10][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[10][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[10][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_490_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[10][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[10][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[10][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[10][12]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[10][12]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[10][13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[10][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[10][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[10][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[10][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[10][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_490_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[10][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[10][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[10][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[10][13]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[10][13]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[10][14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[10][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[10][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[10][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[10][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[10][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_490_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[10][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[10][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[10][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[10][14]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[10][14]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[10][15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[10][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[10][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[10][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[10][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[10][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_490_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[10][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[10][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[10][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[10][15]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[10][15]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[10][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[10][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[10][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[10][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[10][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[10][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_490_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[10][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[10][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[10][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[10][1]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[10][1]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[10][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[10][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[10][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[10][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[10][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[10][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_490_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[10][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[10][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[10][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[10][2]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[10][2]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[10][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[10][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[10][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[10][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[10][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[10][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_490_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[10][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[10][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[10][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[10][3]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[10][3]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[10][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[10][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[10][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[10][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[10][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[10][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_490_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[10][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[10][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[10][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[10][4]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[10][4]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[10][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[10][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[10][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[10][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[10][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[10][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_490_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[10][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[10][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[10][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[10][5]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[10][5]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[10][6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[10][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[10][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[10][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[10][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[10][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_490_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[10][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[10][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[10][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[10][6]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[10][6]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[10][7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[10][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[10][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[10][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[10][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[10][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_490_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[10][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[10][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[10][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[10][7]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[10][7]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[10][8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[10][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[10][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[10][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[10][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[10][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_490_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[10][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[10][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[10][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[10][8]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[10][8]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[10].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[10][9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[10].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[10].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[10].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[10][1]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[10][1]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[10][1]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[10][1]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[10][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[10][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[10][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[10][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[10][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[10][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[10][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[10][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[10][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[10][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[10][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_490_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[10][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[10][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[10][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[10][9]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[10][9]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[114].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[114][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[114].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[114].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[114].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[114][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[114][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[114][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[114][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[114][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[114][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[114][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[114][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[114][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[114][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[114][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[114][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[114][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[114][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[114][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_282_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[114][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[114][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[114][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[114][0]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[114][0]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[114].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[114][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[114].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[114].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[114].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[114][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[114][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[114][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[114][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[114][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[114][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[114][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[114][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[114][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[114][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[114][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[114][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[114][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[114][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[114][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_282_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[114][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[114][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[114][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[114][10]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[114][10]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[114].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[114][11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[114].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[114].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[114].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[114][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[114][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[114][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[114][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[114][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[114][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[114][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[114][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[114][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[114][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[114][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[114][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[114][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[114][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[114][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_282_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[114][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[114][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[114][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[114][11]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[114][11]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[114].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[114][12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[114].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[114].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[114].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[114][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[114][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[114][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[114][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[114][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[114][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[114][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[114][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[114][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[114][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[114][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[114][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[114][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[114][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[114][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_282_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[114][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[114][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[114][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[114][12]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[114][12]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[114].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[114][13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[114].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[114].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[114].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[114][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[114][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[114][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[114][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[114][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[114][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[114][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[114][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[114][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[114][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[114][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[114][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[114][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[114][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[114][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_282_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[114][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[114][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[114][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[114][13]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[114][13]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[114].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[114][14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[114].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[114].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[114].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[114][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[114][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[114][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[114][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[114][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[114][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[114][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[114][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[114][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[114][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[114][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[114][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[114][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[114][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[114][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_282_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[114][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[114][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[114][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[114][14]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[114][14]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[114].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[114][15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[114].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[114].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[114].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[114][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[114][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[114][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[114][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[114][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[114][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[114][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[114][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[114][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[114][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[114][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[114][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[114][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[114][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[114][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_282_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[114][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[114][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[114][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[114][15]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[114][15]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[114].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[114][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[114].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[114].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[114].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[114][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[114][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[114][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[114][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[114][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[114][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[114][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[114][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[114][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[114][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[114][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[114][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[114][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[114][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[114][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_282_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[114][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[114][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[114][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[114][1]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[114][1]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[114].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[114][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[114].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[114].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[114].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[114][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[114][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[114][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[114][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[114][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[114][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[114][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[114][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[114][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[114][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[114][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[114][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[114][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[114][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[114][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_282_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[114][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[114][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[114][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[114][2]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[114][2]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[114].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[114][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[114].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[114].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[114].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[114][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[114][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[114][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[114][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[114][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[114][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[114][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[114][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[114][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[114][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[114][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[114][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[114][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[114][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[114][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_282_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[114][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[114][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[114][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[114][3]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[114][3]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[114].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[114][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[114].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[114].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[114].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[114][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[114][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[114][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[114][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[114][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[114][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[114][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[114][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[114][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[114][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[114][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[114][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[114][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[114][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[114][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_282_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[114][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[114][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[114][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[114][4]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[114][4]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[114].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[114][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[114].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[114].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[114].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[114][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[114][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[114][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[114][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[114][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[114][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[114][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[114][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[114][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[114][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[114][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[114][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[114][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[114][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[114][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_282_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[114][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[114][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[114][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[114][5]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[114][5]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[114].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[114][6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[114].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[114].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[114].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[114][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[114][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[114][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[114][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[114][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[114][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[114][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[114][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[114][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[114][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[114][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[114][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[114][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[114][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[114][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_282_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[114][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[114][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[114][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[114][6]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[114][6]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[114].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[114][7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[114].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[114].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[114].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[114][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[114][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[114][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[114][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[114][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[114][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[114][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[114][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[114][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[114][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[114][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[114][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[114][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[114][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[114][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_282_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[114][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[114][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[114][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[114][7]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[114][7]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 genblk1[114].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_4_reg[114][8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.193ns (51.725%)  route 1.113ns (48.275%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4328, unset)         0.508     0.508    clk
                         DSP48E1                                      r  genblk1[114].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[114].mac_i/mul_out_reg/P[1]
                         net (fo=1, unplaced)         0.434     1.266    genblk1[114].mac_i/mul_out_reg_n_104
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     1.561 r  ofm_4_reg[114][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.561    ofm_4_reg[114][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.611 r  ofm_4_reg[114][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.611    ofm_4_reg[114][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.661 r  ofm_4_reg[114][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.661    ofm_4_reg[114][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.711 r  ofm_4_reg[114][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.711    ofm_4_reg[114][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.761 r  ofm_4_reg[114][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.761    ofm_4_reg[114][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.811 r  ofm_4_reg[114][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.811    ofm_4_reg[114][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.861 r  ofm_4_reg[114][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.861    ofm_4_reg[114][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.015 r  ofm_4_reg[114][15]_i_3/O[3]
                         net (fo=6, unplaced)         0.285     2.300    p_282_out[15]
                         LUT5 (Prop_lut5_I4_O)        0.120     2.420 r  ofm_4[114][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.814    ofm_4[114][15]_i_1_n_0
                         FDRE                                         r  ofm_4_reg[114][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4328, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_4_reg[114][8]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_4_reg[114][8]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.362    




