-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Thu Feb 22 13:11:43 2024
-- Host        : viv-vit2022-2 running 64-bit Ubuntu 20.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0_1/design_1_axi_vdma_0_0_sim_netlist.vhdl
-- Design      : design_1_axi_vdma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu4ev-sfvc784-1-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_mm2s_dre is
  port (
    dm2linebuf_mm2s_tvalid : out STD_LOGIC;
    sig_tlast_out_reg_0 : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sig_flush_db1 : out STD_LOGIC;
    sig_input_accept21_out : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_flush_db1_reg_0 : in STD_LOGIC;
    sig_flush_db2_reg_0 : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded\ : in STD_LOGIC;
    empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_dre_tvalid_i_reg_0 : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sf2dre_use_autodest : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_mm2s_dre : entity is "axi_datamover_mm2s_dre";
end design_1_axi_vdma_0_0_axi_datamover_mm2s_dre;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_mm2s_dre is
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \GEN_MUXFARM_32.s_case_i_32\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GEN_MUXFARM_32.sig_shift_case_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\ : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal sig_advance_pipe_data16_out : STD_LOGIC;
  signal \sig_delay_mux_bus[0]_10\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_delay_mux_bus[0]_11\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[1]_0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_delay_mux_bus[1]_5\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sig_dre_tvalid_i0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_1_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_5_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_6_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_7_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_8_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_9_n_0 : STD_LOGIC;
  signal sig_enable_input_rdy : STD_LOGIC;
  signal \sig_final_mux_bus[0]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[0]_9\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[1]_2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[1]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[2]_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[2]_4\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[3]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_final_mux_has_tlast : STD_LOGIC;
  signal \^sig_flush_db1\ : STD_LOGIC;
  signal sig_flush_db1_i_1_n_0 : STD_LOGIC;
  signal sig_flush_db2 : STD_LOGIC;
  signal sig_flush_db2_i_1_n_0 : STD_LOGIC;
  signal \sig_pass_mux_bus[3]_1\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^sig_tlast_out_reg_0\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of sig_dre_tvalid_i_i_3 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of sig_dre_tvalid_i_i_7 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of sig_dre_tvalid_i_i_9 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of sig_tlast_out_i_1 : label is "soft_lutpair63";
begin
  sig_flush_db1 <= \^sig_flush_db1\;
  sig_tlast_out_reg_0(36 downto 0) <= \^sig_tlast_out_reg_0\(36 downto 0);
\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(0),
      O => \sig_delay_mux_bus[0]_11\(0)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(1),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(1),
      O => \sig_delay_mux_bus[0]_11\(1)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(2),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(2),
      O => \sig_delay_mux_bus[0]_11\(2)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(3),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(3),
      O => \sig_delay_mux_bus[0]_11\(3)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(4),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(4),
      O => \sig_delay_mux_bus[0]_11\(4)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(5),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(5),
      O => \sig_delay_mux_bus[0]_11\(5)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(6),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(6),
      O => \sig_delay_mux_bus[0]_11\(6)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(7),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(7),
      O => \sig_delay_mux_bus[0]_11\(7)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2CCE200"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => p_0_in14_in,
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      O => \sig_delay_mux_bus[0]_10\(8)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sig_delay_mux_bus[0]_10\(8),
      I1 => sig_advance_pipe_data16_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A0A0A8080000"
    )
        port map (
      I0 => sig_advance_pipe_data16_out,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => p_0_in14_in,
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(9),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(9),
      O => \sig_delay_mux_bus[0]_11\(9)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_11\(0),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(0),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_11\(1),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(1),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_11\(2),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(2),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_11\(3),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(3),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_11\(4),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(4),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_11\(5),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(5),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_11\(6),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(6),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_11\(7),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(7),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_10\(8),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(8),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_11\(9),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(9),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(0),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      O => \sig_delay_mux_bus[1]_5\(0)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(1),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      O => \sig_delay_mux_bus[1]_5\(1)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(2),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      O => \sig_delay_mux_bus[1]_5\(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(3),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      O => \sig_delay_mux_bus[1]_5\(3)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(4),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      O => \sig_delay_mux_bus[1]_5\(4)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(5),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      O => \sig_delay_mux_bus[1]_5\(5)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(6),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      O => \sig_delay_mux_bus[1]_5\(6)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(7),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      O => \sig_delay_mux_bus[1]_5\(7)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => p_0_in14_in,
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      O => \sig_delay_mux_bus[1]_0\(8)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4700FFFF"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => p_0_in14_in,
      I3 => sig_advance_pipe_data16_out,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sig_advance_pipe_data16_out,
      I1 => p_0_in14_in,
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(9),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      O => \sig_delay_mux_bus[1]_5\(9)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_5\(0),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(0),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_5\(1),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(1),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_5\(2),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(2),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_5\(3),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(3),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_5\(4),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(4),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_5\(5),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(5),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_5\(6),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(6),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_5\(7),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(7),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_0\(8),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(8),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_5\(9),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(9),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in14_in,
      I1 => sig_advance_pipe_data16_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in14_in,
      I1 => sig_advance_pipe_data16_out,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(0),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(1),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(2),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(3),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(4),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(5),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(6),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(7),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => p_0_in14_in,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(8),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(9),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(0),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(0),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(1),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(1),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(2),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(2),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(3),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(3),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(4),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(4),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(5),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(5),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(6),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(6),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(7),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(7),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(8),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(9),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(9),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(0),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(0),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(1),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(1),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(2),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(2),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(3),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(3),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(4),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(4),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(5),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(5),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(6),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(6),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(7),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(7),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(8),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(9),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(9),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0),
      D => D(0),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(0),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0),
      D => D(1),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(1),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0),
      D => D(2),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(2),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0),
      D => D(3),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(3),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0),
      D => D(4),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(4),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0),
      D => D(5),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(5),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0),
      D => D(6),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(6),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0),
      D => D(7),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(7),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0),
      D => D(8),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0),
      D => D(9),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(9),
      R => SR(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(0),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(1),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(2),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(3),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(4),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(5),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(6),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(7),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(8),
      Q => p_0_in14_in,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(9),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A999AAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^sig_tlast_out_reg_0\(35),
      I2 => \^sig_tlast_out_reg_0\(34),
      I3 => \^sig_tlast_out_reg_0\(32),
      I4 => \^sig_tlast_out_reg_0\(33),
      I5 => sig_sf2dre_use_autodest,
      O => \GEN_MUXFARM_32.s_case_i_32\(0)
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA5AAA6AAAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => \^sig_tlast_out_reg_0\(33),
      I2 => \^sig_tlast_out_reg_0\(34),
      I3 => \^sig_tlast_out_reg_0\(35),
      I4 => \^sig_tlast_out_reg_0\(32),
      I5 => sig_sf2dre_use_autodest,
      O => \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3_n_0\
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999AAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => \^sig_tlast_out_reg_0\(35),
      I2 => \^sig_tlast_out_reg_0\(34),
      I3 => \^sig_tlast_out_reg_0\(33),
      I4 => sig_sf2dre_use_autodest,
      O => \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_4_n_0\
    );
\GEN_MUXFARM_32.sig_shift_case_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \GEN_MUXFARM_32.s_case_i_32\(0),
      Q => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      R => SS(0)
    );
\GEN_MUXFARM_32.sig_shift_case_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \GEN_MUXFARM_32.s_case_i_32\(1),
      Q => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      R => SS(0)
    );
\GEN_MUXFARM_32.sig_shift_case_reg_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3_n_0\,
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_4_n_0\,
      O => \GEN_MUXFARM_32.s_case_i_32\(1),
      S => Q(0)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(0),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(0),
      O => \sig_final_mux_bus[0]_8\(0)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(1),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(1),
      O => \sig_final_mux_bus[0]_8\(1)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(2),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(2),
      O => \sig_final_mux_bus[0]_8\(2)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(3),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(3),
      O => \sig_final_mux_bus[0]_8\(3)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(4),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(4),
      O => \sig_final_mux_bus[0]_8\(4)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(5),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(5),
      O => \sig_final_mux_bus[0]_8\(5)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(6),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(6),
      O => \sig_final_mux_bus[0]_8\(6)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(7),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(7),
      O => \sig_final_mux_bus[0]_8\(7)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FD0000FFFFFFFF"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(8),
      I4 => fifo_wren,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => sig_advance_pipe_data16_out,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(8),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      O => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(8),
      O => \sig_final_mux_bus[0]_9\(8)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_8\(0),
      Q => \^sig_tlast_out_reg_0\(0),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_8\(1),
      Q => \^sig_tlast_out_reg_0\(1),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_8\(2),
      Q => \^sig_tlast_out_reg_0\(2),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_8\(3),
      Q => \^sig_tlast_out_reg_0\(3),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_8\(4),
      Q => \^sig_tlast_out_reg_0\(4),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_8\(5),
      Q => \^sig_tlast_out_reg_0\(5),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_8\(6),
      Q => \^sig_tlast_out_reg_0\(6),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_8\(7),
      Q => \^sig_tlast_out_reg_0\(7),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_9\(8),
      Q => \^sig_tlast_out_reg_0\(32),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBE82B28"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(0),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(0),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(0),
      O => \sig_final_mux_bus[1]_6\(0)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBE82B28"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(1),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(1),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(1),
      O => \sig_final_mux_bus[1]_6\(1)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBE82B28"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(2),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(2),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(2),
      O => \sig_final_mux_bus[1]_6\(2)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBE82B28"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(3),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(3),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(3),
      O => \sig_final_mux_bus[1]_6\(3)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBE82B28"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(4),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(4),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(4),
      O => \sig_final_mux_bus[1]_6\(4)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBE82B28"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(5),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(5),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(5),
      O => \sig_final_mux_bus[1]_6\(5)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBE82B28"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(6),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(6),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(6),
      O => \sig_final_mux_bus[1]_6\(6)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBE82B28"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(7),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(7),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(7),
      O => \sig_final_mux_bus[1]_6\(7)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sig_final_mux_bus[1]_2\(8),
      I1 => fifo_wren,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA822A02A8802800"
    )
        port map (
      I0 => sig_advance_pipe_data16_out,
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(8),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      O => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF0F0AA"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(8),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      O => \sig_final_mux_bus[1]_2\(8)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_6\(0),
      Q => \^sig_tlast_out_reg_0\(8),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_6\(1),
      Q => \^sig_tlast_out_reg_0\(9),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_6\(2),
      Q => \^sig_tlast_out_reg_0\(10),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_6\(3),
      Q => \^sig_tlast_out_reg_0\(11),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_6\(4),
      Q => \^sig_tlast_out_reg_0\(12),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_6\(5),
      Q => \^sig_tlast_out_reg_0\(13),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_6\(6),
      Q => \^sig_tlast_out_reg_0\(14),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_6\(7),
      Q => \^sig_tlast_out_reg_0\(15),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_2\(8),
      Q => \^sig_tlast_out_reg_0\(33),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(0),
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(0),
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(0),
      O => \sig_final_mux_bus[2]_3\(0)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(1),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(1),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(1),
      O => \sig_final_mux_bus[2]_3\(1)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(2),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(2),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(2),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(2),
      O => \sig_final_mux_bus[2]_3\(2)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(3),
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(3),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(3),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(3),
      O => \sig_final_mux_bus[2]_3\(3)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(4),
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(4),
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(4),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(4),
      O => \sig_final_mux_bus[2]_3\(4)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0CC00AAF0CC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(5),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(5),
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(5),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(5),
      O => \sig_final_mux_bus[2]_3\(5)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCAAFFF0CCAA00"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(6),
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(6),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(6),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(6),
      O => \sig_final_mux_bus[2]_3\(6)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(7),
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(7),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(7),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(7),
      O => \sig_final_mux_bus[2]_3\(7)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sig_final_mux_bus[2]_4\(8),
      I1 => fifo_wren,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data16_out,
      I1 => \sig_final_mux_bus[2]_4\(8),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(8),
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      O => \sig_final_mux_bus[2]_4\(8)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_3\(0),
      Q => \^sig_tlast_out_reg_0\(16),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_3\(1),
      Q => \^sig_tlast_out_reg_0\(17),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_3\(2),
      Q => \^sig_tlast_out_reg_0\(18),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_3\(3),
      Q => \^sig_tlast_out_reg_0\(19),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_3\(4),
      Q => \^sig_tlast_out_reg_0\(20),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_3\(5),
      Q => \^sig_tlast_out_reg_0\(21),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_3\(6),
      Q => \^sig_tlast_out_reg_0\(22),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_3\(7),
      Q => \^sig_tlast_out_reg_0\(23),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_4\(8),
      Q => \^sig_tlast_out_reg_0\(34),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACFF0FACACF000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(0),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      O => \sig_final_mux_bus[3]_7\(0)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACFF0FACACF000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(1),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(1),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(1),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      O => \sig_final_mux_bus[3]_7\(1)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACFF0FACACF000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(2),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(2),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(2),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      O => \sig_final_mux_bus[3]_7\(2)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACFF0FACACF000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(3),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(3),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(3),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      O => \sig_final_mux_bus[3]_7\(3)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACFF0FACACF000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(4),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(4),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(4),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      O => \sig_final_mux_bus[3]_7\(4)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACFF0FACACF000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(5),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(5),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(5),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      O => \sig_final_mux_bus[3]_7\(5)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACFF0FACACF000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(6),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(6),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(6),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      O => \sig_final_mux_bus[3]_7\(6)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACFF0FACACF000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(7),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(7),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(7),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      O => \sig_final_mux_bus[3]_7\(7)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => sig_dre_tvalid_i_i_6_n_0,
      I1 => fifo_wren,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_advance_pipe_data16_out,
      I1 => sig_dre_tvalid_i_i_6_n_0,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2CCE233E200E2"
    )
        port map (
      I0 => p_0_in14_in,
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      O => \sig_pass_mux_bus[3]_1\(8)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_final_mux_bus[3]_7\(0),
      Q => \^sig_tlast_out_reg_0\(24),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_final_mux_bus[3]_7\(1),
      Q => \^sig_tlast_out_reg_0\(25),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_final_mux_bus[3]_7\(2),
      Q => \^sig_tlast_out_reg_0\(26),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_final_mux_bus[3]_7\(3),
      Q => \^sig_tlast_out_reg_0\(27),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_final_mux_bus[3]_7\(4),
      Q => \^sig_tlast_out_reg_0\(28),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_final_mux_bus[3]_7\(5),
      Q => \^sig_tlast_out_reg_0\(29),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_final_mux_bus[3]_7\(6),
      Q => \^sig_tlast_out_reg_0\(30),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_final_mux_bus[3]_7\(7),
      Q => \^sig_tlast_out_reg_0\(31),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_pass_mux_bus[3]_1\(8),
      Q => \^sig_tlast_out_reg_0\(35),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
sig_dre_tvalid_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF0000FFFFFFFF"
    )
        port map (
      I0 => sig_flush_db2,
      I1 => \^sig_flush_db1\,
      I2 => sig_dre_tvalid_i_reg_0,
      I3 => sig_enable_input_rdy,
      I4 => fifo_wren,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_dre_tvalid_i_i_1_n_0
    );
sig_dre_tvalid_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444440040"
    )
        port map (
      I0 => sig_flush_db2_reg_0,
      I1 => sig_enable_input_rdy,
      I2 => \INCLUDE_UNPACKING.lsig_cmd_loaded\,
      I3 => empty,
      I4 => \^sig_flush_db1\,
      I5 => sig_flush_db2,
      O => sig_advance_pipe_data16_out
    );
sig_dre_tvalid_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_dre_tvalid_i_i_5_n_0,
      I1 => sig_dre_tvalid_i_i_6_n_0,
      O => sig_dre_tvalid_i0
    );
sig_dre_tvalid_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000155555555"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(9),
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(9),
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(9),
      I3 => sig_dre_tvalid_i_i_7_n_0,
      I4 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17\(9),
      I5 => sig_dre_tvalid_i_i_8_n_0,
      O => sig_dre_tvalid_i_i_5_n_0
    );
sig_dre_tvalid_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(8),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(8),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14\(8),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I5 => p_0_in14_in,
      O => sig_dre_tvalid_i_i_6_n_0
    );
sig_dre_tvalid_i_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      O => sig_dre_tvalid_i_i_7_n_0
    );
sig_dre_tvalid_i_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00DC00"
    )
        port map (
      I0 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15\(9),
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16\(9),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(9),
      I5 => sig_dre_tvalid_i_i_9_n_0,
      O => sig_dre_tvalid_i_i_8_n_0
    );
sig_dre_tvalid_i_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFFE"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13\(9),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12\(9),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      O => sig_dre_tvalid_i_i_9_n_0
    );
sig_dre_tvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_advance_pipe_data16_out,
      D => sig_dre_tvalid_i0,
      Q => dm2linebuf_mm2s_tvalid,
      R => sig_dre_tvalid_i_i_1_n_0
    );
sig_enable_input_rdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => sig_enable_input_rdy,
      R => SS(0)
    );
sig_flush_db1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => sig_flush_db2_reg_0,
      I1 => sig_flush_db2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_flush_db1_i_1_n_0
    );
sig_flush_db1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_flush_db1_reg_0,
      Q => \^sig_flush_db1\,
      R => sig_flush_db1_i_1_n_0
    );
sig_flush_db2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_flush_db2,
      I1 => sig_flush_db2_reg_0,
      I2 => \^sig_flush_db1\,
      O => sig_flush_db2_i_1_n_0
    );
sig_flush_db2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_flush_db2_i_1_n_0,
      Q => sig_flush_db2,
      R => sig_flush_db1_i_1_n_0
    );
sig_tlast_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_dre_tvalid_i_i_5_n_0,
      O => sig_final_mux_has_tlast
    );
sig_tlast_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_advance_pipe_data16_out,
      D => sig_final_mux_has_tlast,
      Q => \^sig_tlast_out_reg_0\(36),
      R => sig_dre_tvalid_i_i_1_n_0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => sig_flush_db2_reg_0,
      I1 => empty,
      I2 => \INCLUDE_UNPACKING.lsig_cmd_loaded\,
      I3 => sig_enable_input_rdy,
      I4 => sig_flush_db2,
      I5 => \^sig_flush_db1\,
      O => sig_input_accept21_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_pcc is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sig_sm_halt_reg : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    sig_calc_error_pushed : out STD_LOGIC;
    sig_mstr2sf_cmd_valid : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_mstr2data_sequential : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sig_first_xfer_im0_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_calc_error_pushed_reg_0 : out STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 50 downto 0 );
    sig_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_addr_cntr_im0_msh_reg[0]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_cmd2dre_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_pcc : entity is "axi_datamover_pcc";
end design_1_axi_vdma_0_0_axi_datamover_pcc;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_pcc is
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \I_STRT_STRB_GEN/GEN_8BIT_CASE.lsig_end_vect\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \I_STRT_STRB_GEN/GEN_8BIT_CASE.lsig_start_vect\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[13]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[9]_i_2_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_2_n_0 : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_14_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_15_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_16_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_4_n_0 : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_5 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_6 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_7 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_bytes_to_mbaa_im0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_calc_error_pushed\ : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_first_xfer_im0_i_1_n_0 : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_drr_reg : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal \sig_last_addr_offset_im2__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp_i_1_n_0 : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_sequential\ : STD_LOGIC;
  signal \^sig_mstr2sf_cmd_valid\ : STD_LOGIC;
  signal sig_mstr2sf_eof : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_push_input_reg11_out : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal \^sig_sm_halt_reg\ : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_strbgen_bytes_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_xfer_end_strb_ireg3[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[7]_i_1_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[5]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[6]_i_1\ : label is "soft_lutpair131";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[0]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[1]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[2]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[4]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[5]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[6]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[7]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][3]_srl4_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][5]_srl4_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[10]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[4]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[5]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[9]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[5]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_one_ireg1_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_zero_ireg1_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_3 : label is "soft_lutpair129";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lt_b2mbaa_im01_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sig_btt_lt_b2mbaa_im01_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_im01_carry_i_8 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of sig_ld_xfer_reg_i_1 : label is "soft_lutpair126";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[5]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[6]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[7]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of sig_xfer_reg_empty_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_3\ : label is "soft_lutpair127";
begin
  \in\(36 downto 0) <= \^in\(36 downto 0);
  sig_calc_error_pushed <= \^sig_calc_error_pushed\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2data_sequential <= \^sig_mstr2data_sequential\;
  sig_mstr2sf_cmd_valid <= \^sig_mstr2sf_cmd_valid\;
  sig_sm_halt_reg <= \^sig_sm_halt_reg\;
\FSM_onehot_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => sig_parent_done,
      I4 => \^sig_calc_error_pushed\,
      I5 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => sig_parent_done,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I4 => \^sig_calc_error_pushed\,
      O => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => \sig_addr_cntr_im0_msh_reg[0]_0\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_im0_msh_reg[0]_0\,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => \^sig_calc_error_pushed\,
      O => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      S => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_sm_ld_calc2_reg_ns,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg,
      Q => sig_sm_ld_xfer_reg_ns,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      R => sig_init_reg
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_calc_error_reg_reg_1(0),
      O => sig_calc_error_pushed_reg_0
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(14)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(13)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(12)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(11)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(10)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(9)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(8)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(7)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(6)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(5)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(4)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \^in\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(3)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      O => \^in\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(2)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(1)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(0)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_input_drr_reg,
      O => sig_first_xfer_im0_reg_0(0)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^in\(35),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in\(36),
      I1 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(17)
    );
\INFERRED_GEN.data_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF57575757"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_brst_cnt_eq_one_ireg1,
      I4 => sig_addr_aligned_ireg1,
      I5 => sig_no_btt_residue_ireg1,
      O => \^sig_mstr2data_sequential\
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_mstr2sf_eof,
      I1 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(16)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(15)
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => sig_bytes_to_mbaa_im0(6)
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(6),
      Q => sig_addr_aligned_ireg1,
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200FFFFFEFF"
    )
        port map (
      I0 => \out\(35),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => sig_addr_cntr_im0_msh_reg(0),
      O => p_0_in(0)
    );
\sig_addr_cntr_im0_msh[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \out\(45),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_addr_cntr_im0_msh[10]_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(10),
      O => p_0_in(10)
    );
\sig_addr_cntr_im0_msh[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => sig_addr_cntr_im0_msh_reg(6),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(7),
      I4 => sig_addr_cntr_im0_msh_reg(9),
      O => \sig_addr_cntr_im0_msh[10]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \out\(46),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(11),
      I3 => \sig_addr_cntr_im0_msh[13]_i_2_n_0\,
      O => p_0_in(11)
    );
\sig_addr_cntr_im0_msh[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \out\(47),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(12),
      I3 => \sig_addr_cntr_im0_msh[13]_i_2_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(11),
      O => p_0_in(12)
    );
\sig_addr_cntr_im0_msh[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \out\(48),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(13),
      I3 => sig_addr_cntr_im0_msh_reg(11),
      I4 => \sig_addr_cntr_im0_msh[13]_i_2_n_0\,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => p_0_in(13)
    );
\sig_addr_cntr_im0_msh[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => sig_addr_cntr_im0_msh_reg(9),
      I2 => sig_addr_cntr_im0_msh_reg(7),
      I3 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(6),
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[13]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \out\(49),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(14),
      I3 => \sig_addr_cntr_im0_msh[15]_i_3_n_0\,
      O => p_0_in(14)
    );
\sig_addr_cntr_im0_msh[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => p_1_in_0,
      I3 => \sig_addr_cntr_im0_msh_reg[0]_0\,
      O => \sig_addr_cntr_im0_msh[15]_i_1_n_0\
    );
\sig_addr_cntr_im0_msh[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \out\(50),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(15),
      I3 => \sig_addr_cntr_im0_msh[15]_i_3_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(14),
      O => p_0_in(15)
    );
\sig_addr_cntr_im0_msh[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => sig_addr_cntr_im0_msh_reg(11),
      I2 => \sig_addr_cntr_im0_msh[13]_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(12),
      O => \sig_addr_cntr_im0_msh[15]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \out\(36),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(1),
      O => p_0_in(1)
    );
\sig_addr_cntr_im0_msh[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \out\(37),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(2),
      I3 => sig_addr_cntr_im0_msh_reg(0),
      I4 => sig_addr_cntr_im0_msh_reg(1),
      O => p_0_in(2)
    );
\sig_addr_cntr_im0_msh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \out\(38),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(3),
      I3 => sig_addr_cntr_im0_msh_reg(1),
      I4 => sig_addr_cntr_im0_msh_reg(0),
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => p_0_in(3)
    );
\sig_addr_cntr_im0_msh[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \out\(39),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(4),
      I3 => \sig_addr_cntr_im0_msh[4]_i_2_n_0\,
      O => p_0_in(4)
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => sig_addr_cntr_im0_msh_reg(0),
      I2 => sig_addr_cntr_im0_msh_reg(1),
      I3 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[4]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \out\(40),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(5),
      I3 => \sig_addr_cntr_im0_msh[5]_i_2_n_0\,
      O => p_0_in(5)
    );
\sig_addr_cntr_im0_msh[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => sig_addr_cntr_im0_msh_reg(1),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(2),
      I4 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[5]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \out\(41),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(6),
      I3 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      O => p_0_in(6)
    );
\sig_addr_cntr_im0_msh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \out\(42),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(7),
      I3 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(6),
      O => p_0_in(7)
    );
\sig_addr_cntr_im0_msh[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => \out\(43),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(8),
      I3 => sig_addr_cntr_im0_msh_reg(6),
      I4 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => p_0_in(8)
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => sig_addr_cntr_im0_msh_reg(2),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(1),
      I4 => sig_addr_cntr_im0_msh_reg(3),
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \sig_addr_cntr_im0_msh[8]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \out\(44),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(9),
      I3 => \sig_addr_cntr_im0_msh[9]_i_2_n_0\,
      O => p_0_in(9)
    );
\sig_addr_cntr_im0_msh[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(6),
      I3 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[9]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(0),
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(10),
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(11),
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(12),
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(13),
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(14),
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(15),
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(1),
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(2),
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(3),
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(4),
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(5),
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(6),
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(7),
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(8),
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(9),
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      O => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      O => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_addr_aligned_ireg1,
      I2 => sig_first_xfer_im0,
      O => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(19),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(29),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(30),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(31),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(32),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(33),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => sig_calc_error_reg_reg_1(0),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \^in\(36),
      I4 => \sig_addr_cntr_im0_msh_reg[0]_0\,
      O => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(34),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => p_1_in(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(20),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(21),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(22),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(23),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(24),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(25),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(26),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(27),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \out\(28),
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => p_1_in_0,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(19),
      Q => sig_addr_cntr_lsh_kh(0),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(29),
      Q => sig_addr_cntr_lsh_kh(10),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(30),
      Q => sig_addr_cntr_lsh_kh(11),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(31),
      Q => sig_addr_cntr_lsh_kh(12),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(32),
      Q => sig_addr_cntr_lsh_kh(13),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(33),
      Q => sig_addr_cntr_lsh_kh(14),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(34),
      Q => sig_addr_cntr_lsh_kh(15),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(35),
      Q => sig_addr_cntr_lsh_kh(16),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(36),
      Q => sig_addr_cntr_lsh_kh(17),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(37),
      Q => sig_addr_cntr_lsh_kh(18),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(38),
      Q => sig_addr_cntr_lsh_kh(19),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(20),
      Q => sig_addr_cntr_lsh_kh(1),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(39),
      Q => sig_addr_cntr_lsh_kh(20),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(40),
      Q => sig_addr_cntr_lsh_kh(21),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(41),
      Q => sig_addr_cntr_lsh_kh(22),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(42),
      Q => sig_addr_cntr_lsh_kh(23),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(43),
      Q => sig_addr_cntr_lsh_kh(24),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(44),
      Q => sig_addr_cntr_lsh_kh(25),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(45),
      Q => sig_addr_cntr_lsh_kh(26),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(46),
      Q => sig_addr_cntr_lsh_kh(27),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(47),
      Q => sig_addr_cntr_lsh_kh(28),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(48),
      Q => sig_addr_cntr_lsh_kh(29),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(21),
      Q => sig_addr_cntr_lsh_kh(2),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(49),
      Q => sig_addr_cntr_lsh_kh(30),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(50),
      Q => sig_addr_cntr_lsh_kh(31),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(22),
      Q => sig_addr_cntr_lsh_kh(3),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(23),
      Q => sig_addr_cntr_lsh_kh(4),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(24),
      Q => sig_addr_cntr_lsh_kh(5),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(25),
      Q => sig_addr_cntr_lsh_kh(6),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(26),
      Q => sig_addr_cntr_lsh_kh(7),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(27),
      Q => sig_addr_cntr_lsh_kh(8),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(28),
      Q => sig_addr_cntr_lsh_kh(9),
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_adjusted_addr_incr_im1(0)
    );
\sig_adjusted_addr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_adjusted_addr_incr_im1(1)
    );
\sig_adjusted_addr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I5 => sig_mbaa_addr_cntr_slice_im0(2),
      O => sig_adjusted_addr_incr_im1(2)
    );
\sig_adjusted_addr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8884777"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      I4 => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      O => sig_adjusted_addr_incr_im1(3)
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017771777FFFF"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(4),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I4 => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\,
      O => sig_adjusted_addr_incr_im1(4)
    );
\sig_adjusted_addr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7F808F808F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(5),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I4 => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\,
      I5 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      O => sig_adjusted_addr_incr_im1(5)
    );
\sig_adjusted_addr_incr_ireg2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      O => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => sig_init_reg
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I2 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => sig_init_reg
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I2 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_2_n_0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => sig_init_reg
    );
\sig_btt_cntr_im0[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_calc_error_reg_reg_1(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^in\(36),
      I5 => \out\(8),
      O => \sig_btt_cntr_im0[15]_i_10_n_0\
    );
\sig_btt_cntr_im0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => sig_calc_error_reg_reg_1(0),
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \^in\(36),
      O => \sig_btt_cntr_im0[15]_i_2_n_0\
    );
\sig_btt_cntr_im0[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I1 => sig_calc_error_reg_reg_1(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^in\(36),
      I5 => \out\(15),
      O => \sig_btt_cntr_im0[15]_i_3_n_0\
    );
\sig_btt_cntr_im0[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I1 => sig_calc_error_reg_reg_1(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^in\(36),
      I5 => \out\(14),
      O => \sig_btt_cntr_im0[15]_i_4_n_0\
    );
\sig_btt_cntr_im0[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => sig_calc_error_reg_reg_1(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^in\(36),
      I5 => \out\(13),
      O => \sig_btt_cntr_im0[15]_i_5_n_0\
    );
\sig_btt_cntr_im0[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I1 => sig_calc_error_reg_reg_1(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^in\(36),
      I5 => \out\(12),
      O => \sig_btt_cntr_im0[15]_i_6_n_0\
    );
\sig_btt_cntr_im0[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => sig_calc_error_reg_reg_1(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^in\(36),
      I5 => \out\(11),
      O => \sig_btt_cntr_im0[15]_i_7_n_0\
    );
\sig_btt_cntr_im0[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_calc_error_reg_reg_1(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^in\(36),
      I5 => \out\(10),
      O => \sig_btt_cntr_im0[15]_i_8_n_0\
    );
\sig_btt_cntr_im0[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_calc_error_reg_reg_1(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^in\(36),
      I5 => \out\(9),
      O => \sig_btt_cntr_im0[15]_i_9_n_0\
    );
\sig_btt_cntr_im0[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(6),
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(6),
      O => \sig_btt_cntr_im0[7]_i_10_n_0\
    );
\sig_btt_cntr_im0[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(5),
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(5),
      O => \sig_btt_cntr_im0[7]_i_11_n_0\
    );
\sig_btt_cntr_im0[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(4),
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(4),
      O => \sig_btt_cntr_im0[7]_i_12_n_0\
    );
\sig_btt_cntr_im0[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(3),
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(3),
      O => \sig_btt_cntr_im0[7]_i_13_n_0\
    );
\sig_btt_cntr_im0[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(2),
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(2),
      O => \sig_btt_cntr_im0[7]_i_14_n_0\
    );
\sig_btt_cntr_im0[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(1),
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(1),
      O => \sig_btt_cntr_im0[7]_i_15_n_0\
    );
\sig_btt_cntr_im0[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(0),
      I1 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I2 => sig_push_input_reg11_out,
      I3 => \out\(0),
      O => \sig_btt_cntr_im0[7]_i_16_n_0\
    );
\sig_btt_cntr_im0[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(6),
      I1 => sig_calc_error_reg_reg_1(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^in\(36),
      O => \sig_btt_cntr_im0[7]_i_2_n_0\
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(5),
      I1 => sig_calc_error_reg_reg_1(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^in\(36),
      O => \sig_btt_cntr_im0[7]_i_3_n_0\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(4),
      I1 => sig_calc_error_reg_reg_1(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^in\(36),
      O => \sig_btt_cntr_im0[7]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(3),
      I1 => sig_calc_error_reg_reg_1(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^in\(36),
      O => \sig_btt_cntr_im0[7]_i_5_n_0\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(2),
      I1 => sig_calc_error_reg_reg_1(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^in\(36),
      O => \sig_btt_cntr_im0[7]_i_6_n_0\
    );
\sig_btt_cntr_im0[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(1),
      I1 => sig_calc_error_reg_reg_1(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^in\(36),
      O => \sig_btt_cntr_im0[7]_i_7_n_0\
    );
\sig_btt_cntr_im0[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
        port map (
      I0 => sig_addr_cntr_incr_ireg2(0),
      I1 => sig_calc_error_reg_reg_1(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^in\(36),
      O => \sig_btt_cntr_im0[7]_i_8_n_0\
    );
\sig_btt_cntr_im0[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555555545"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_calc_error_reg_reg_1(0),
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^in\(36),
      I5 => \out\(7),
      O => \sig_btt_cntr_im0[7]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \sig_btt_cntr_im0_reg[15]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[15]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[15]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(5) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(4) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[15]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[15]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[15]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[15]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[15]_i_3_n_0\,
      S(6) => \sig_btt_cntr_im0[15]_i_4_n_0\,
      S(5) => \sig_btt_cntr_im0[15]_i_5_n_0\,
      S(4) => \sig_btt_cntr_im0[15]_i_6_n_0\,
      S(3) => \sig_btt_cntr_im0[15]_i_7_n_0\,
      S(2) => \sig_btt_cntr_im0[15]_i_8_n_0\,
      S(1) => \sig_btt_cntr_im0[15]_i_9_n_0\,
      S(0) => \sig_btt_cntr_im0[15]_i_10_n_0\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0[15]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[7]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[7]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[7]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[7]_i_2_n_0\,
      DI(5) => \sig_btt_cntr_im0[7]_i_3_n_0\,
      DI(4) => \sig_btt_cntr_im0[7]_i_4_n_0\,
      DI(3) => \sig_btt_cntr_im0[7]_i_5_n_0\,
      DI(2) => \sig_btt_cntr_im0[7]_i_6_n_0\,
      DI(1) => \sig_btt_cntr_im0[7]_i_7_n_0\,
      DI(0) => \sig_btt_cntr_im0[7]_i_8_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[7]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[7]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[7]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[7]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[7]_i_9_n_0\,
      S(6) => \sig_btt_cntr_im0[7]_i_10_n_0\,
      S(5) => \sig_btt_cntr_im0[7]_i_11_n_0\,
      S(4) => \sig_btt_cntr_im0[7]_i_12_n_0\,
      S(3) => \sig_btt_cntr_im0[7]_i_13_n_0\,
      S(2) => \sig_btt_cntr_im0[7]_i_14_n_0\,
      S(1) => \sig_btt_cntr_im0[7]_i_15_n_0\,
      S(0) => \sig_btt_cntr_im0[7]_i_16_n_0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => sig_init_reg
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1_i_2_n_0,
      I1 => sig_brst_cnt_eq_zero_im0,
      I2 => sig_bytes_to_mbaa_im0(6),
      I3 => sig_btt_eq_b2mbaa_ireg1_i_3_n_0,
      I4 => sig_btt_eq_b2mbaa_ireg1_i_4_n_0,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_2_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      O => sig_btt_eq_b2mbaa_ireg1_i_3_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_4_n_0
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => sig_init_reg
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => sig_btt_lt_b2mbaa_im01,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_5,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_6,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_7,
      DI(7 downto 4) => B"0000",
      DI(3) => sig_bytes_to_mbaa_im0(6),
      DI(2) => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,
      DI(1) => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,
      DI(0) => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,
      O(7 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,
      S(2) => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,
      S(1) => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,
      S(0) => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"045145D3"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_mbaa_addr_cntr_slice_im0(5),
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00015554015557FC"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"145C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      O => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_bytes_to_mbaa_im0(1)
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_bytes_to_mbaa_im0(3)
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_bytes_to_mbaa_im0(4)
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => sig_bytes_to_mbaa_im0(5)
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(1),
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => sig_init_reg
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^in\(36),
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \^sig_calc_error_pushed\,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => \^sig_calc_error_pushed\,
      R => sig_init_reg
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCECC"
    )
        port map (
      I0 => sig_btt_is_zero,
      I1 => \^in\(36),
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_calc_error_reg_reg_1(0),
      O => sig_calc_error_reg_i_1_n_0
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => sig_calc_error_reg_i_3_n_0,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(3),
      I4 => \out\(2),
      I5 => sig_calc_error_reg_i_4_n_0,
      O => sig_btt_is_zero
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(13),
      I2 => \out\(10),
      I3 => \out\(11),
      I4 => \out\(15),
      I5 => \out\(14),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(7),
      I2 => \out\(4),
      I3 => \out\(5),
      I4 => \out\(9),
      I5 => \out\(8),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_reg_i_1_n_0,
      Q => \^in\(36),
      R => sig_init_reg
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50554444"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_cmd2addr_valid_reg_0,
      I3 => sig_inhibit_rdy_n_1,
      I4 => \^sig_mstr2addr_cmd_valid\,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55054444"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_inhibit_rdy_n_0,
      I3 => sig_cmd2data_valid_reg_0,
      I4 => \^sig_mstr2data_cmd_valid\,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555005540404040"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_first_xfer_im0,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_cmd2dre_valid_reg_0,
      I5 => \^sig_mstr2sf_cmd_valid\,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => \^sig_mstr2sf_cmd_valid\,
      R => '0'
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_push_input_reg11_out,
      I2 => \sig_addr_cntr_im0_msh_reg[0]_0\,
      I3 => sig_init_reg,
      O => sig_first_xfer_im0_i_1_n_0
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_first_xfer_im0_i_1_n_0,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_sm_pop_input_reg,
      I1 => \^sig_calc_error_pushed\,
      I2 => sig_init_reg,
      O => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^in\(36),
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_calc_error_reg_reg_1(0),
      O => sig_push_input_reg11_out
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(16),
      Q => \^in\(35),
      R => sig_input_cache_type_reg0
    );
sig_input_drr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(18),
      Q => sig_input_drr_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => \out\(17),
      Q => sig_mstr2sf_eof,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => '0',
      Q => \^sig_input_reg_empty\,
      S => sig_input_cache_type_reg0
    );
sig_last_addr_offset_im2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_last_addr_offset_im2__0\(2)
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_ld_xfer_reg,
      I3 => sig_xfer_reg_empty,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => \sig_addr_cntr_im0_msh_reg[0]_0\,
      I3 => sig_init_reg,
      O => sig_ld_xfer_reg_tmp_i_1_n_0
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_tmp_i_1_n_0,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => sig_init_reg
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001510"
    )
        port map (
      I0 => sig_init_reg,
      I1 => \^sig_mstr2data_sequential\,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_parent_done,
      I4 => sig_push_input_reg11_out,
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(7 downto 0) => sig_predict_addr_lsh_im2(15 downto 8),
      S(7) => p_1_in_0,
      S(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7\,
      DI(7) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(5 downto 0) => sig_mbaa_addr_cntr_slice_im0(5 downto 0),
      O(7 downto 0) => sig_predict_addr_lsh_im2(7 downto 0),
      S(7) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      S(6) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(5) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(4) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\,
      S(3) => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      R => sig_init_reg
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      I1 => \^sig_calc_error_pushed\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => \^sig_sm_halt_reg\,
      S => sig_init_reg
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => sig_init_reg
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I1 => sig_parent_done,
      I2 => \^sig_calc_error_pushed\,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => sig_init_reg
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => sig_init_reg
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => sig_init_reg
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(2),
      Q => sig_strbgen_addr_ireg2(2),
      R => sig_init_reg
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA8"
    )
        port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      I5 => sig_init_reg,
      O => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDAAAAAAA8"
    )
        port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(2),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_last_addr_offset_im2__0\(2),
      Q => sig_xfer_end_strb_ireg3(4),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(5),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(6),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(7),
      R => sig_init_reg
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000001FE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => sig_xfer_len_eq_0_ireg3_i_1_n_0
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_len_eq_0_ireg3_i_1_n_0,
      Q => sig_xfer_len_eq_0_ireg3,
      R => sig_init_reg
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3A"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg[0]_0\,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => sig_init_reg,
      O => sig_xfer_reg_empty_i_1_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_xfer_reg_empty_i_1_n_0,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => sig_strbgen_addr_ireg2(2),
      O => \I_STRT_STRB_GEN/GEN_8BIT_CASE.lsig_start_vect\(0)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033333332"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => sig_xfer_strt_strb_im2(1)
    );
\sig_xfer_strt_strb_ireg3[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0FA8"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057777777"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFBC"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\,
      I4 => sig_strbgen_addr_ireg2(2),
      O => sig_xfer_strt_strb_im2(3)
    );
\sig_xfer_strt_strb_ireg3[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37FF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA88"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => sig_strbgen_addr_ireg2(0),
      O => \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5757575746420202"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111555555757575E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777762222020"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151515557776767E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5777FFFF76220000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => sig_strbgen_addr_ireg2(2),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"173717765676566E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFEA880000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => sig_strbgen_addr_ireg2(2),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"377636663666766E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => sig_strbgen_addr_ireg2(0),
      O => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \I_STRT_STRB_GEN/GEN_8BIT_CASE.lsig_start_vect\(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(2),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(4),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(5),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(6),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \I_STRT_STRB_GEN/GEN_8BIT_CASE.lsig_end_vect\(7),
      Q => sig_xfer_strt_strb_ireg3(7),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\,
      O => \I_STRT_STRB_GEN/GEN_8BIT_CASE.lsig_end_vect\(7),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_rd_status_cntl is
  port (
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_sts_slverr_reg_reg_1 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_rd_status_cntl : entity is "axi_datamover_rd_status_cntl";
end design_1_axi_vdma_0_0_axi_datamover_rd_status_cntl;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_rd_status_cntl is
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal \^sig_rd_sts_slverr_reg_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
begin
  sig_rd_sts_slverr_reg_reg_0(2 downto 0) <= \^sig_rd_sts_slverr_reg_reg_0\(2 downto 0);
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rd_sts_slverr_reg_reg_0\(1),
      I1 => sig_data2rsc_decerr,
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(1),
      R => sig_rd_sts_slverr_reg_reg_1
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(0),
      R => sig_rd_sts_slverr_reg_reg_1
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => \^sig_rsc2data_ready\,
      S => sig_rd_sts_slverr_reg_reg_1
    );
sig_rd_sts_reg_full_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '1',
      Q => sig_rsc2stat_status_valid,
      R => sig_rd_sts_slverr_reg_reg_1
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(2),
      R => sig_rd_sts_slverr_reg_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    sig_addr2rsc_calc_error : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_halt_cmplt_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_reset : entity is "axi_datamover_reset";
end design_1_axi_vdma_0_0_axi_datamover_reset;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_reset is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mm2s_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from\ : STD_LOGIC;
  signal sig_halt_cmplt_i_1_n_0 : STD_LOGIC;
begin
  SS(0) <= \^ss\(0);
  mm2s_halt_cmplt <= \^mm2s_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from <= \^sig_cmd_stat_rst_user_reg_n_cdc_from\;
datamover_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF88"
    )
        port map (
      I0 => \^mm2s_halt_cmplt\,
      I1 => mm2s_halt,
      I2 => mm2s_dmacr(0),
      I3 => datamover_idle,
      O => sig_halt_cmplt_reg_0
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => sig_addr_reg_empty,
      I2 => sig_halt_reg_dly3,
      I3 => sig_data2addr_stop_req,
      I4 => sig_halt_cmplt_reg_1,
      I5 => \^mm2s_halt_cmplt\,
      O => sig_halt_cmplt_i_1_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_1_n_0,
      Q => \^mm2s_halt_cmplt\,
      R => \^ss\(0)
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_0,
      Q => sig_rst2all_stop_request,
      R => \^ss\(0)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      O => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_cmdsts_if is
  port (
    sts_tready_reg_0 : out STD_LOGIC;
    interr_i_reg_0 : out STD_LOGIC;
    s_axis_cmd_tvalid_reg_0 : out STD_LOGIC;
    sts_tready_reg_1 : out STD_LOGIC;
    slverr_i_reg_0 : out STD_LOGIC;
    decerr_i_reg_0 : out STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]_0\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    err_i_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    interr_i_reg_1 : in STD_LOGIC;
    decerr_i : in STD_LOGIC;
    slverr_i : in STD_LOGIC;
    interr_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg_1 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 48 downto 0 );
    zero_hsize_err : in STD_LOGIC;
    zero_vsize_err : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_cmdsts_if : entity is "axi_vdma_cmdsts_if";
end design_1_axi_vdma_0_0_axi_vdma_cmdsts_if;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_cmdsts_if is
  signal err_i_i_1_n_0 : STD_LOGIC;
  signal \^err_i_reg_0\ : STD_LOGIC;
  signal \^interr_i_reg_0\ : STD_LOGIC;
  signal mm2s_dma_decerr_set : STD_LOGIC;
  signal mm2s_dma_slverr_set : STD_LOGIC;
  signal \^sts_tready_reg_0\ : STD_LOGIC;
begin
  err_i_reg_0 <= \^err_i_reg_0\;
  interr_i_reg_0 <= \^interr_i_reg_0\;
  sts_tready_reg_0 <= \^sts_tready_reg_0\;
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sts_tready_reg_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]\(0),
      O => sts_tready_reg_1
    );
\I_DMA_REGISTER/dma_decerr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mm2s_dma_decerr_set,
      I1 => dma_decerr_reg,
      O => decerr_i_reg_0
    );
\I_DMA_REGISTER/dma_slverr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mm2s_dma_slverr_set,
      I1 => dma_slverr_reg,
      O => slverr_i_reg_0
    );
decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => decerr_i,
      Q => mm2s_dma_decerr_set,
      R => interr_i_reg_1
    );
err_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mm2s_dma_slverr_set,
      I1 => mm2s_dma_decerr_set,
      I2 => \^interr_i_reg_0\,
      I3 => zero_hsize_err,
      I4 => zero_vsize_err,
      I5 => \^err_i_reg_0\,
      O => err_i_i_1_n_0
    );
err_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err_i_i_1_n_0,
      Q => \^err_i_reg_0\,
      R => interr_i_reg_1
    );
interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => interr_i,
      Q => \^interr_i_reg_0\,
      R => interr_i_reg_1
    );
\s_axis_cmd_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(0),
      Q => \s_axis_cmd_tdata_reg[63]_0\(0),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(10),
      Q => \s_axis_cmd_tdata_reg[63]_0\(10),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(11),
      Q => \s_axis_cmd_tdata_reg[63]_0\(11),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(12),
      Q => \s_axis_cmd_tdata_reg[63]_0\(12),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(13),
      Q => \s_axis_cmd_tdata_reg[63]_0\(13),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(14),
      Q => \s_axis_cmd_tdata_reg[63]_0\(14),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(15),
      Q => \s_axis_cmd_tdata_reg[63]_0\(15),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(1),
      Q => \s_axis_cmd_tdata_reg[63]_0\(1),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(16),
      Q => \s_axis_cmd_tdata_reg[63]_0\(16),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(2),
      Q => \s_axis_cmd_tdata_reg[63]_0\(2),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(17),
      Q => \s_axis_cmd_tdata_reg[63]_0\(17),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(18),
      Q => \s_axis_cmd_tdata_reg[63]_0\(18),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(19),
      Q => \s_axis_cmd_tdata_reg[63]_0\(19),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(20),
      Q => \s_axis_cmd_tdata_reg[63]_0\(20),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(21),
      Q => \s_axis_cmd_tdata_reg[63]_0\(21),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(22),
      Q => \s_axis_cmd_tdata_reg[63]_0\(22),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(23),
      Q => \s_axis_cmd_tdata_reg[63]_0\(23),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(24),
      Q => \s_axis_cmd_tdata_reg[63]_0\(24),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(3),
      Q => \s_axis_cmd_tdata_reg[63]_0\(3),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(25),
      Q => \s_axis_cmd_tdata_reg[63]_0\(25),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(26),
      Q => \s_axis_cmd_tdata_reg[63]_0\(26),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(27),
      Q => \s_axis_cmd_tdata_reg[63]_0\(27),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(28),
      Q => \s_axis_cmd_tdata_reg[63]_0\(28),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(29),
      Q => \s_axis_cmd_tdata_reg[63]_0\(29),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(30),
      Q => \s_axis_cmd_tdata_reg[63]_0\(30),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(31),
      Q => \s_axis_cmd_tdata_reg[63]_0\(31),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(32),
      Q => \s_axis_cmd_tdata_reg[63]_0\(32),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(33),
      Q => \s_axis_cmd_tdata_reg[63]_0\(33),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(34),
      Q => \s_axis_cmd_tdata_reg[63]_0\(34),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(4),
      Q => \s_axis_cmd_tdata_reg[63]_0\(4),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(35),
      Q => \s_axis_cmd_tdata_reg[63]_0\(35),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(36),
      Q => \s_axis_cmd_tdata_reg[63]_0\(36),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(37),
      Q => \s_axis_cmd_tdata_reg[63]_0\(37),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(38),
      Q => \s_axis_cmd_tdata_reg[63]_0\(38),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(39),
      Q => \s_axis_cmd_tdata_reg[63]_0\(39),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(40),
      Q => \s_axis_cmd_tdata_reg[63]_0\(40),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(41),
      Q => \s_axis_cmd_tdata_reg[63]_0\(41),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(42),
      Q => \s_axis_cmd_tdata_reg[63]_0\(42),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(43),
      Q => \s_axis_cmd_tdata_reg[63]_0\(43),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(44),
      Q => \s_axis_cmd_tdata_reg[63]_0\(44),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(5),
      Q => \s_axis_cmd_tdata_reg[63]_0\(5),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(45),
      Q => \s_axis_cmd_tdata_reg[63]_0\(45),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(46),
      Q => \s_axis_cmd_tdata_reg[63]_0\(46),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(47),
      Q => \s_axis_cmd_tdata_reg[63]_0\(47),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(48),
      Q => \s_axis_cmd_tdata_reg[63]_0\(48),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(6),
      Q => \s_axis_cmd_tdata_reg[63]_0\(6),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(7),
      Q => \s_axis_cmd_tdata_reg[63]_0\(7),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(8),
      Q => \s_axis_cmd_tdata_reg[63]_0\(8),
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(9),
      Q => \s_axis_cmd_tdata_reg[63]_0\(9),
      R => SR(0)
    );
s_axis_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => s_axis_cmd_tvalid_reg_1,
      Q => s_axis_cmd_tvalid_reg_0,
      R => SR(0)
    );
slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => slverr_i,
      Q => mm2s_dma_slverr_set,
      R => interr_i_reg_1
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => \^sts_tready_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_fsync_gen is
  port (
    mm2s_frame_sync : out STD_LOGIC;
    mm2s_dmac2cdc_fsync_out : out STD_LOGIC;
    \GEN_FREE_RUN_MODE.mask_fsync_out_i\ : out STD_LOGIC;
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0\ : out STD_LOGIC;
    \GEN_FREE_RUN_MODE.all_idle_d1_reg_0\ : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    frame_sync_out0 : in STD_LOGIC;
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_1\ : in STD_LOGIC;
    mm2s_valid_video_prmtrs : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_fsync_gen : entity is "axi_vdma_fsync_gen";
end design_1_axi_vdma_0_0_axi_vdma_fsync_gen;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_fsync_gen is
  signal \GEN_FREE_RUN_MODE.all_idle_d1\ : STD_LOGIC;
  signal \GEN_FREE_RUN_MODE.all_idle_d2\ : STD_LOGIC;
  signal \GEN_FREE_RUN_MODE.frame_sync_i0\ : STD_LOGIC;
  signal \^gen_free_run_mode.mask_fsync_out_i\ : STD_LOGIC;
begin
  \GEN_FREE_RUN_MODE.mask_fsync_out_i\ <= \^gen_free_run_mode.mask_fsync_out_i\;
\GEN_FREE_RUN_MODE.all_idle_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_all_idle,
      Q => \GEN_FREE_RUN_MODE.all_idle_d1\,
      R => \GEN_FREE_RUN_MODE.all_idle_d1_reg_0\
    );
\GEN_FREE_RUN_MODE.all_idle_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_FREE_RUN_MODE.all_idle_d1\,
      Q => \GEN_FREE_RUN_MODE.all_idle_d2\,
      R => \GEN_FREE_RUN_MODE.all_idle_d1_reg_0\
    );
\GEN_FREE_RUN_MODE.frame_sync_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \GEN_FREE_RUN_MODE.all_idle_d1\,
      I1 => mm2s_dmacr(0),
      I2 => \GEN_FREE_RUN_MODE.all_idle_d2\,
      O => \GEN_FREE_RUN_MODE.frame_sync_i0\
    );
\GEN_FREE_RUN_MODE.frame_sync_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_FREE_RUN_MODE.frame_sync_i0\,
      Q => mm2s_frame_sync,
      R => \GEN_FREE_RUN_MODE.all_idle_d1_reg_0\
    );
\GEN_FREE_RUN_MODE.frame_sync_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_sync_out0,
      Q => mm2s_dmac2cdc_fsync_out,
      R => \GEN_FREE_RUN_MODE.all_idle_d1_reg_0\
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_1\,
      Q => \^gen_free_run_mode.mask_fsync_out_i\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gen_free_run_mode.mask_fsync_out_i\,
      I1 => mm2s_valid_video_prmtrs,
      O => \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_genlock_mngr is
  port (
    mm2s_valid_frame_sync : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\ : out STD_LOGIC;
    \GENLOCK_FOR_MASTER.frame_ptr_out_reg[0]_0\ : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_dmasr : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_genlock_mngr : entity is "axi_vdma_genlock_mngr";
end design_1_axi_vdma_0_0_axi_vdma_genlock_mngr;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_genlock_mngr is
  signal \GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0\ : STD_LOGIC;
  signal \^master_mode_frame_cnt.frame_number_i_reg[1]\ : STD_LOGIC;
  signal mstr_reverse_order : STD_LOGIC;
  signal mstr_reverse_order_d1 : STD_LOGIC;
  signal mstr_reverse_order_d2 : STD_LOGIC;
  signal s_frame_ptr_out : STD_LOGIC;
begin
  \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\ <= \^master_mode_frame_cnt.frame_number_i_reg[1]\;
\GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mstr_reverse_order_d2,
      O => s_frame_ptr_out
    );
\GENLOCK_FOR_MASTER.frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_frame_ptr_out,
      Q => in0(0),
      R => \GENLOCK_FOR_MASTER.frame_ptr_out_reg[0]_0\
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mstr_reverse_order,
      Q => mstr_reverse_order_d1,
      S => \GENLOCK_FOR_MASTER.frame_ptr_out_reg[0]_0\
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_d2_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mstr_reverse_order_d1,
      Q => mstr_reverse_order_d2,
      S => \GENLOCK_FOR_MASTER.frame_ptr_out_reg[0]_0\
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6AFFFF"
    )
        port map (
      I0 => mstr_reverse_order,
      I1 => \^master_mode_frame_cnt.frame_number_i_reg[1]\,
      I2 => mm2s_dmacr(0),
      I3 => mm2s_dmasr,
      I4 => \out\,
      O => \GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0\
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0\,
      Q => mstr_reverse_order,
      R => '0'
    );
\GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => valid_frame_sync_d2,
      Q => mm2s_valid_frame_sync,
      R => \GENLOCK_FOR_MASTER.frame_ptr_out_reg[0]_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => valid_frame_sync_d2,
      I4 => Q(4),
      I5 => Q(3),
      O => \^master_mode_frame_cnt.frame_number_i_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_intrpt is
  port (
    mm2s_dly_irq_set : out STD_LOGIC;
    ch1_delay_cnt_en : out STD_LOGIC;
    mm2s_ioc_irq_set : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\ : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]_0\ : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_0\ : out STD_LOGIC;
    ch1_dly_fast_cnt0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\ : in STD_LOGIC;
    mm2s_packet_sof : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_tstvect_fsync : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_1\ : in STD_LOGIC;
    mm2s_valid_frame_sync_cmb : in STD_LOGIC;
    \GEN_FREE_RUN_MODE.mask_fsync_out_i\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_intrpt : entity is "axi_vdma_intrpt";
end design_1_axi_vdma_0_0_axi_vdma_intrpt;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_intrpt is
  signal \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[5]_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ch1_delay_count0 : STD_LOGIC;
  signal ch1_dly_fast_incr : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^mm2s_ioc_irq_set\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4\ : label is "soft_lutpair50";
begin
  \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ <= \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out\;
  \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\ <= \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]_0\;
  \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]_0\ <= \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[5]_0\;
  \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\(7 downto 0) <= \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  mm2s_ioc_irq_set <= \^mm2s_ioc_irq_set\;
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555C00000000000"
    )
        port map (
      I0 => \^mm2s_ioc_irq_set\,
      I1 => mm2s_dmacr(0),
      I2 => mm2s_valid_frame_sync_cmb,
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[5]_0\,
      I4 => \GEN_FREE_RUN_MODE.mask_fsync_out_i\,
      I5 => \out\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      O => minusOp(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      O => minusOp(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(3),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      O => minusOp(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(4),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(3),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      O => minusOp(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(5),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(4),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(3),
      O => minusOp(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ch1_dly_fast_cnt0,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(6),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_7_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_7_n_0\,
      O => minusOp(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => minusOp(0),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1_n_0\,
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => minusOp(2),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => minusOp(3),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(3),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => minusOp(4),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(4),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => minusOp(5),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(5),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => minusOp(6),
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(6),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_7_n_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(6),
      O => ch1_dly_fast_incr
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(4),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(2),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(0),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(1),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(3),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg\(5),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_7_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_incr,
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      R => ch1_dly_fast_cnt0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\,
      Q => ch1_delay_cnt_en,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => plusOp(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => plusOp(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => plusOp(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => plusOp(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\,
      O => plusOp(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\,
      O => plusOp(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(0),
      Q => \^q\(0),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(1),
      Q => \^q\(1),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(2),
      Q => \^q\(2),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(3),
      Q => \^q\(3),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(4),
      Q => \^q\(4),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(5),
      Q => \^q\(5),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(6),
      Q => \^q\(6),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(7),
      Q => \^q\(7),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000041"
    )
        port map (
      I0 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out\,
      I1 => mm2s_dmacr(12),
      I2 => \^q\(7),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\,
      I5 => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]_0\,
      O => ch1_delay_count0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBBFFBFFFFBFFB"
    )
        port map (
      I0 => mm2s_packet_sof,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      I2 => mm2s_dmacr(10),
      I3 => \^q\(5),
      I4 => \^q\(1),
      I5 => mm2s_dmacr(8),
      O => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(0),
      I1 => mm2s_dmacr(7),
      I2 => mm2s_dmacr(9),
      I3 => \^q\(2),
      I4 => \^q\(6),
      I5 => mm2s_dmacr(11),
      O => \^gen_include_mm2s.gen_ch1_delay_interrupt.ch1_delay_count_reg[0]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_delay_count0,
      Q => mm2s_dly_irq_set,
      R => ch1_dly_fast_cnt0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[5]_0\,
      I1 => \out\,
      I2 => mm2s_tstvect_fsync,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_1\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0\,
      O => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[5]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\,
      Q => \^mm2s_ioc_irq_set\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\,
      I4 => mm2s_dmacr(1),
      O => p_2_in(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\,
      I5 => mm2s_dmacr(2),
      O => p_2_in(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\,
      I3 => mm2s_dmacr(3),
      O => p_2_in(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\,
      I3 => mm2s_dmacr(4),
      O => p_2_in(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\,
      I4 => mm2s_dmacr(5),
      O => p_2_in(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\,
      I5 => mm2s_dmacr(6),
      O => p_2_in(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I4 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(0),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      S => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(1),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(2),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(3),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(4),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(5),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(6),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(7),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_reg_mux is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_reg_mux : entity is "axi_vdma_reg_mux";
end design_1_axi_vdma_0_0_axi_vdma_reg_mux;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_reg_mux is
  signal ip2axi_rddata_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ip2axi_rddata_int : signal is std.standard.true;
begin
  ip2axi_rddata_int(31 downto 0) <= in0(31 downto 0);
  \out\(31 downto 0) <= ip2axi_rddata_int(31 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_regdirect is
  port (
    mm2s_prmtr_updt_complete : out STD_LOGIC;
    mm2s_regdir_idle : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_module_hsize_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]_0\ : out STD_LOGIC;
    \reg_module_vsize_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]_0\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[14]_0\ : out STD_LOGIC;
    \reg_module_hsize_reg[13]_0\ : out STD_LOGIC;
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\ : in STD_LOGIC;
    run_stop_d1_reg_0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    prmtr_updt_complete_i_reg_0 : in STD_LOGIC;
    regdir_idle_i_reg_0 : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_regdirect : entity is "axi_vdma_regdirect";
end design_1_axi_vdma_0_0_axi_vdma_regdirect;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_regdirect is
  signal \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^mm2s_prmtr_updt_complete\ : STD_LOGIC;
  signal \^mm2s_regdir_idle\ : STD_LOGIC;
  signal \^reg_module_hsize_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^reg_module_vsize_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal regdir_idle_i_i_1_n_0 : STD_LOGIC;
  signal run_stop_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_56 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_58 : label is "soft_lutpair45";
begin
  \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(31 downto 0) <= \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(31 downto 0);
  \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(15 downto 0) <= \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(15 downto 0);
  mm2s_prmtr_updt_complete <= \^mm2s_prmtr_updt_complete\;
  mm2s_regdir_idle <= \^mm2s_regdir_idle\;
  \reg_module_hsize_reg[15]_0\(15 downto 0) <= \^reg_module_hsize_reg[15]_0\(15 downto 0);
  \reg_module_vsize_reg[12]_0\(12 downto 0) <= \^reg_module_vsize_reg[12]_0\(12 downto 0);
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(0),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(0),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(10),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(10),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(11),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(11),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(12),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(12),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(13),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(13),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(14),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(14),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(15),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(15),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(16),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(16),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(17),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(17),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(18),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(18),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(19),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(19),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(1),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(1),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(20),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(20),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(21),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(21),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(22),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(22),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(23),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(23),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(24),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(24),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(25),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(25),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(26),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(26),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(27),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(27),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(28),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(28),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(29),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(29),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(2),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(2),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(30),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(30),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(31),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(31),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(3),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(3),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(4),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(4),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(5),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(5),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(6),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(6),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(7),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(7),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(8),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(8),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(9),
      Q => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(9),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(0),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(0),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(10),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(10),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(11),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(11),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(12),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(12),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(13),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(13),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(14),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(14),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(15),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(15),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(1),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(1),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(2),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(2),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(3),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(3),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(4),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(4),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(5),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(5),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(6),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(6),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(7),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(7),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(8),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(8),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(9),
      Q => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(9),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
ip2axi_rddata_int_inferred_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(15),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(15),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(0),
      I4 => \^reg_module_hsize_reg[15]_0\(15),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15]_0\
    );
ip2axi_rddata_int_inferred_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(14),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(14),
      I4 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(14),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\,
      O => \reg_module_hsize_reg[14]_0\
    );
ip2axi_rddata_int_inferred_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => \^reg_module_hsize_reg[15]_0\(13),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(13),
      I4 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(13),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\,
      O => \reg_module_hsize_reg[13]_0\
    );
ip2axi_rddata_int_inferred_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(12),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(12),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(12),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(12),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]_0\
    );
ip2axi_rddata_int_inferred_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(11),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(11),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(11),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(11),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]_0\
    );
ip2axi_rddata_int_inferred_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(10),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(10),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(10),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(10),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]_0\
    );
ip2axi_rddata_int_inferred_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(9),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(9),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(9),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(9),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]_0\
    );
ip2axi_rddata_int_inferred_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(8),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(8),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(8),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(8),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]_0\
    );
ip2axi_rddata_int_inferred_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(7),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(7),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(7),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(7),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]_0\
    );
ip2axi_rddata_int_inferred_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(6),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(6),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(6),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(6),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]_0\
    );
ip2axi_rddata_int_inferred_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(5),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(5),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(5),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(5),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]_0\
    );
ip2axi_rddata_int_inferred_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(4),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(4),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(4),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]_0\
    );
ip2axi_rddata_int_inferred_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(3),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(3),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(3),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]_0\
    );
ip2axi_rddata_int_inferred_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1),
      I2 => \^reg_module_hsize_reg[15]_0\(2),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]_0\
    );
ip2axi_rddata_int_inferred_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(1),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1),
      I2 => \^reg_module_hsize_reg[15]_0\(1),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]_0\
    );
ip2axi_rddata_int_inferred_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_num_fstores_1.reg_module_start_address1_i_reg[31]_0\(0),
      I1 => \^m_gen_dlystride_register.reg_module_strid_reg[15]_0\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1),
      I3 => \^reg_module_hsize_reg[15]_0\(0),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(0),
      I5 => \^reg_module_vsize_reg[12]_0\(0),
      O => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]_0\
    );
prmtr_updt_complete_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmtr_updt_complete_i_reg_0,
      Q => \^mm2s_prmtr_updt_complete\,
      R => '0'
    );
\reg_module_hsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(0),
      Q => \^reg_module_hsize_reg[15]_0\(0),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_hsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(10),
      Q => \^reg_module_hsize_reg[15]_0\(10),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_hsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(11),
      Q => \^reg_module_hsize_reg[15]_0\(11),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_hsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(12),
      Q => \^reg_module_hsize_reg[15]_0\(12),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_hsize_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(13),
      Q => \^reg_module_hsize_reg[15]_0\(13),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_hsize_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(14),
      Q => \^reg_module_hsize_reg[15]_0\(14),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_hsize_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(15),
      Q => \^reg_module_hsize_reg[15]_0\(15),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_hsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(1),
      Q => \^reg_module_hsize_reg[15]_0\(1),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_hsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(2),
      Q => \^reg_module_hsize_reg[15]_0\(2),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_hsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(3),
      Q => \^reg_module_hsize_reg[15]_0\(3),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_hsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(4),
      Q => \^reg_module_hsize_reg[15]_0\(4),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_hsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(5),
      Q => \^reg_module_hsize_reg[15]_0\(5),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_hsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(6),
      Q => \^reg_module_hsize_reg[15]_0\(6),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_hsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(7),
      Q => \^reg_module_hsize_reg[15]_0\(7),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_hsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(8),
      Q => \^reg_module_hsize_reg[15]_0\(8),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_hsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(9),
      Q => \^reg_module_hsize_reg[15]_0\(9),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_vsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(0),
      Q => \^reg_module_vsize_reg[12]_0\(0),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_vsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(10),
      Q => \^reg_module_vsize_reg[12]_0\(10),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_vsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(11),
      Q => \^reg_module_vsize_reg[12]_0\(11),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_vsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(12),
      Q => \^reg_module_vsize_reg[12]_0\(12),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_vsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(1),
      Q => \^reg_module_vsize_reg[12]_0\(1),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_vsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(2),
      Q => \^reg_module_vsize_reg[12]_0\(2),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_vsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(3),
      Q => \^reg_module_vsize_reg[12]_0\(3),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_vsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(4),
      Q => \^reg_module_vsize_reg[12]_0\(4),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_vsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(5),
      Q => \^reg_module_vsize_reg[12]_0\(5),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_vsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(6),
      Q => \^reg_module_vsize_reg[12]_0\(6),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_vsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(7),
      Q => \^reg_module_vsize_reg[12]_0\(7),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_vsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(8),
      Q => \^reg_module_vsize_reg[12]_0\(8),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
\reg_module_vsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(9),
      Q => \^reg_module_vsize_reg[12]_0\(9),
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
regdir_idle_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF3A2FFFF"
    )
        port map (
      I0 => \^mm2s_regdir_idle\,
      I1 => run_stop_d1_reg_0,
      I2 => run_stop_d1,
      I3 => \^mm2s_prmtr_updt_complete\,
      I4 => regdir_idle_i_reg_0,
      I5 => mm2s_stop,
      O => regdir_idle_i_i_1_n_0
    );
regdir_idle_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => regdir_idle_i_i_1_n_0,
      Q => \^mm2s_regdir_idle\,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => run_stop_d1_reg_0,
      Q => run_stop_d1,
      R => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_register is
  port (
    mm2s_dmacr : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    dly_irq_reg_0 : out STD_LOGIC;
    halted_reg_0 : out STD_LOGIC;
    mm2s_ip2axi_introut : out STD_LOGIC;
    \dmacr_i_reg[0]_0\ : out STD_LOGIC;
    halt_i0 : out STD_LOGIC;
    \dmacr_i_reg[0]_1\ : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_dly_fast_cnt0 : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : out STD_LOGIC;
    halted_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    halted_reg_2 : out STD_LOGIC;
    halted_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]_0\ : out STD_LOGIC;
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]_0\ : out STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\ : out STD_LOGIC;
    \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\ : out STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\ : out STD_LOGIC;
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\ : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 24 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \dmacr_i_reg[2]_1\ : in STD_LOGIC;
    \dmacr_i_reg[2]_2\ : in STD_LOGIC;
    irqdelay_wren_i0 : in STD_LOGIC;
    irqthresh_wren_i0 : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    dma_slverr_reg_1 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    ioc_irq_reg_1 : in STD_LOGIC;
    dly_irq_reg_1 : in STD_LOGIC;
    halted_reg_4 : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    introut_reg_0 : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    run_stop_d1 : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\ : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\ : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    mm2s_packet_sof : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    mm2s_tstvect_fsync : in STD_LOGIC;
    \GEN_FREE_RUN_MODE.mask_fsync_out_i\ : in STD_LOGIC;
    mm2s_valid_video_prmtrs : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    mm2s_prmtr_updt_complete : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]_0\ : in STD_LOGIC;
    mm2s_valid_frame_sync : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_register : entity is "axi_vdma_register";
end design_1_axi_vdma_0_0_axi_vdma_register;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_register is
  signal \^enable_dmacr_delay_cntr.dmacr_i_reg[24]_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \^genlock_for_master.mstrfrm_tstsync_d1_reg\ : STD_LOGIC;
  signal \^genlock_for_master.mstrfrm_tstsync_d1_reg_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_8_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \^m_gen_dmacr_register.dmacr_i_reg[12]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \^ch1_dly_fast_cnt0\ : STD_LOGIC;
  signal \^dly_irq_reg_0\ : STD_LOGIC;
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[2]_0\ : STD_LOGIC;
  signal err : STD_LOGIC;
  signal err_d1 : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal err_irq_reg_n_0 : STD_LOGIC;
  signal \^halted_reg_0\ : STD_LOGIC;
  signal introut_i_1_n_0 : STD_LOGIC;
  signal introut_i_2_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal irqdelay_wren_i : STD_LOGIC;
  signal irqthresh_wren_i : STD_LOGIC;
  signal \^mm2s_dmacr\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal reset_counts : STD_LOGIC;
  signal reset_counts_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_5\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of stop_i_1 : label is "soft_lutpair48";
begin
  \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]_0\ <= \^enable_dmacr_delay_cntr.dmacr_i_reg[24]_0\;
  \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\ <= \^genlock_for_master.mstrfrm_tstsync_d1_reg\;
  \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\ <= \^genlock_for_master.mstrfrm_tstsync_d1_reg_0\;
  \M_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0\(0) <= \^m_gen_dmacr_register.dmacr_i_reg[12]_0\(0);
  ch1_dly_fast_cnt0 <= \^ch1_dly_fast_cnt0\;
  dly_irq_reg_0 <= \^dly_irq_reg_0\;
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[2]_0\ <= \^dmacr_i_reg[2]_0\;
  halted_reg_0 <= \^halted_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  mm2s_dmacr(21 downto 0) <= \^mm2s_dmacr\(21 downto 0);
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(17),
      Q => \^mm2s_dmacr\(14),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(18),
      Q => \^mm2s_dmacr\(15),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(19),
      Q => \^mm2s_dmacr\(16),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(20),
      Q => \^mm2s_dmacr\(17),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(21),
      Q => \^mm2s_dmacr\(18),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(22),
      Q => \^mm2s_dmacr\(19),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(23),
      Q => \^mm2s_dmacr\(20),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(24),
      Q => \^mm2s_dmacr\(21),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => irqdelay_wren_i0,
      Q => irqdelay_wren_i,
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(9),
      Q => \^mm2s_dmacr\(6),
      S => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(10),
      Q => \^mm2s_dmacr\(7),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(11),
      Q => \^mm2s_dmacr\(8),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(12),
      Q => \^mm2s_dmacr\(9),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(13),
      Q => \^mm2s_dmacr\(10),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(14),
      Q => \^mm2s_dmacr\(11),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(15),
      Q => \^mm2s_dmacr\(12),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(16),
      Q => \^mm2s_dmacr\(13),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \^mm2s_dmacr\(12),
      I1 => D(15),
      I2 => \^mm2s_dmacr\(13),
      I3 => D(16),
      I4 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg_0\,
      I5 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^mm2s_dmacr\(11),
      I1 => D(14),
      I2 => \^mm2s_dmacr\(10),
      I3 => D(13),
      I4 => D(12),
      I5 => \^mm2s_dmacr\(9),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => irqthresh_wren_i0,
      Q => irqthresh_wren_i,
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^mm2s_dmacr\(0),
      I1 => \^dmacr_i_reg[2]_0\,
      I2 => dma_err,
      I3 => mm2s_halt,
      O => \dmacr_i_reg[0]_1\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\,
      I1 => mm2s_dly_irq_set,
      I2 => \^dly_irq_reg_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_5_n_0\,
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_6_n_0\,
      O => \^ch1_dly_fast_cnt0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^mm2s_dmacr\(19),
      I1 => \^mm2s_dmacr\(21),
      I2 => \^mm2s_dmacr\(15),
      I3 => \^mm2s_dmacr\(16),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_8_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_5_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => mm2s_frame_sync,
      I1 => mm2s_packet_sof,
      I2 => irqdelay_wren_i,
      I3 => ch1_delay_cnt_en,
      I4 => reset_counts,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_6_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^mm2s_dmacr\(20),
      I1 => \^mm2s_dmacr\(17),
      I2 => \^mm2s_dmacr\(14),
      I3 => \^mm2s_dmacr\(18),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_8_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0A8"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0\,
      I1 => ch1_delay_cnt_en,
      I2 => mm2s_tstvect_fsync,
      I3 => mm2s_packet_sof,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_5_n_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\,
      I2 => \^dly_irq_reg_0\,
      I3 => mm2s_dly_irq_set,
      I4 => \GEN_FREE_RUN_MODE.mask_fsync_out_i\,
      I5 => mm2s_valid_video_prmtrs,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0041"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\,
      I1 => Q(5),
      I2 => \^mm2s_dmacr\(21),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\,
      I4 => \^ch1_dly_fast_cnt0\,
      O => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0\,
      I1 => \^enable_dmacr_delay_cntr.dmacr_i_reg[24]_0\,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_5_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_5_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FF4"
    )
        port map (
      I0 => \^mm2s_dmacr\(16),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \^mm2s_dmacr\(18),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_5_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBEFFBE"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_5_n_0\,
      I1 => \^mm2s_dmacr\(18),
      I2 => Q(4),
      I3 => Q(2),
      I4 => \^mm2s_dmacr\(16),
      O => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^mm2s_dmacr\(14),
      I1 => Q(0),
      I2 => \^mm2s_dmacr\(15),
      I3 => Q(1),
      I4 => \^mm2s_dmacr\(17),
      I5 => Q(3),
      O => \^enable_dmacr_delay_cntr.dmacr_i_reg[24]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => \^genlock_for_master.mstrfrm_tstsync_d1_reg\,
      I1 => \^mm2s_dmacr\(6),
      I2 => \^genlock_for_master.mstrfrm_tstsync_d1_reg_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\(0),
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F44F"
    )
        port map (
      I0 => \^genlock_for_master.mstrfrm_tstsync_d1_reg\,
      I1 => \^mm2s_dmacr\(7),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\(1),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\(0),
      I4 => \^genlock_for_master.mstrfrm_tstsync_d1_reg_0\,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFF4FFF4"
    )
        port map (
      I0 => mm2s_valid_frame_sync,
      I1 => mm2s_tstvect_fsync,
      I2 => reset_counts,
      I3 => irqthresh_wren_i,
      I4 => mm2s_dly_irq_set,
      I5 => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      O => \^genlock_for_master.mstrfrm_tstsync_d1_reg_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      I1 => mm2s_dly_irq_set,
      I2 => irqthresh_wren_i,
      I3 => reset_counts,
      I4 => mm2s_tstvect_fsync,
      O => E(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^genlock_for_master.mstrfrm_tstsync_d1_reg_0\,
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]_0\,
      O => \^genlock_for_master.mstrfrm_tstsync_d1_reg\
    );
\GEN_NOSYNCEN_BIT.dmacr_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(8),
      Q => \^mm2s_dmacr\(5),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404440"
    )
        port map (
      I0 => \^halted_reg_0\,
      I1 => introut_reg_0,
      I2 => mm2s_prmtr_updt_complete,
      I3 => prmtr_update_complete,
      I4 => mm2s_frame_sync,
      O => halted_reg_2
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \^halted_reg_0\,
      I1 => introut_reg_0,
      I2 => \^mm2s_dmacr\(1),
      I3 => initial_frame,
      O => halted_reg_1(0)
    );
\MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^dma_decerr_reg_0\,
      I1 => \^dma_slverr_reg_0\,
      I2 => \^dma_interr_reg_0\,
      O => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(0),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(0),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(1),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(1),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(2),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(2),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(3),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(3),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(4),
      Q => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(5),
      Q => \^m_gen_dmacr_register.dmacr_i_reg[12]_0\(0),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(6),
      Q => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(7),
      Q => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14]\,
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(2),
      Q => \^mm2s_dmacr\(2),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(3),
      Q => \^mm2s_dmacr\(3),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(4),
      Q => \^mm2s_dmacr\(4),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dly_irq_reg_1,
      Q => \^dly_irq_reg_0\,
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dma_decerr_reg_1,
      Q => \^dma_decerr_reg_0\,
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dma_interr_reg_1,
      Q => \^dma_interr_reg_0\,
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => dma_slverr_reg_1,
      Q => \^dma_slverr_reg_0\,
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^mm2s_dmacr\(2),
      I1 => mm2s_ioc_irq_set,
      I2 => \dmacr_i[0]_i_2_n_0\,
      O => \dmacr_i[0]_i_1_n_0\
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => mm2s_stop,
      I1 => \^dmacr_i_reg[2]_0\,
      I2 => D(0),
      I3 => mm2s_axi2ip_wrce(0),
      I4 => \^mm2s_dmacr\(0),
      I5 => introut_reg_0,
      O => \dmacr_i[0]_i_2_n_0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \dmacr_i[0]_i_1_n_0\,
      Q => \^mm2s_dmacr\(0),
      R => '0'
    );
\dmacr_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(1),
      Q => \^mm2s_dmacr\(1),
      S => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_2\,
      Q => \^dmacr_i_reg[2]_0\,
      R => \dmacr_i_reg[2]_1\
    );
err_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^dma_interr_reg_0\,
      I1 => \^dma_slverr_reg_0\,
      I2 => \^dma_decerr_reg_0\,
      O => err
    );
err_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err,
      Q => err_d1,
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F000F"
    )
        port map (
      I0 => D(7),
      I1 => mm2s_axi2ip_wrce(1),
      I2 => err_d1,
      I3 => \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      I4 => err_irq_reg_n_0,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => err_irq_reg_n_0,
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
halt_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \^mm2s_dmacr\(0),
      I1 => run_stop_d1,
      I2 => \^dmacr_i_reg[2]_0\,
      I3 => soft_reset_d1,
      I4 => mm2s_stop,
      O => halt_i0
    );
halt_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444F444"
    )
        port map (
      I0 => \^mm2s_dmacr\(0),
      I1 => halt_reset,
      I2 => mm2s_halt,
      I3 => mm2s_halt_cmplt,
      I4 => \^dmacr_i_reg[2]_0\,
      I5 => mm2s_stop,
      O => \dmacr_i_reg[0]_0\
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halted_reg_4,
      Q => \^halted_reg_0\,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => introut_i_2_n_0,
      I1 => introut_reg_0,
      I2 => \^dmacr_i_reg[2]_0\,
      O => introut_i_1_n_0
    );
introut_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^m_gen_dmacr_register.dmacr_i_reg[12]_0\(0),
      I1 => \^ioc_irq_reg_0\,
      I2 => \^dly_irq_reg_0\,
      I3 => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      I4 => err_irq_reg_n_0,
      I5 => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14]\,
      O => introut_i_2_n_0
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => introut_i_1_n_0,
      Q => mm2s_ip2axi_introut,
      R => '0'
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ioc_irq_reg_1,
      Q => \^ioc_irq_reg_0\,
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\
    );
ip2axi_rddata_int_inferred_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFAAEFAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2\,
      I1 => err_irq_reg_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\,
      I4 => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[14]\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\(0),
      O => in0(1)
    );
ip2axi_rddata_int_inferred_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFAAEFAAEAAA"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\,
      I1 => \^dly_irq_reg_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\,
      I4 => \M_GEN_DMACR_REGISTER.dmacr_i_reg_n_0_[13]\,
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\(0),
      O => in0(0)
    );
reset_counts_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => introut_reg_0,
      I1 => \^dmacr_i_reg[2]_0\,
      I2 => reset_counts,
      O => reset_counts_i_1_n_0
    );
reset_counts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => reset_counts_i_1_n_0,
      Q => reset_counts,
      R => \dmacr_i_reg[2]_1\
    );
\s_axis_cmd_tdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^halted_reg_0\,
      I1 => introut_reg_0,
      O => halted_reg_3(0)
    );
stop_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => dma_err,
      O => stop_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_valid0 : out STD_LOGIC;
    fifo_pipe_empty : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : in STD_LOGIC_VECTOR ( 37 downto 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_m_valid_out_reg_1 : in STD_LOGIC;
    sig_s_ready_out_reg_0 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_skid_buf : entity is "axi_vdma_skid_buf";
end design_1_axi_vdma_0_0_axi_vdma_skid_buf;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_skid_buf is
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_user_skid_mux_out : STD_LOGIC;
  signal sig_user_skid_reg : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \out\ <= sig_s_ready_out;
  sig_m_valid_out_reg_0 <= sig_m_valid_out;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      I1 => sig_m_valid_out,
      O => fifo_pipe_empty
    );
s_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_m_valid_out,
      O => s_valid0
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axis_mm2s_tdata(0),
      R => SR(0)
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axis_mm2s_tdata(10),
      R => SR(0)
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axis_mm2s_tdata(11),
      R => SR(0)
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axis_mm2s_tdata(12),
      R => SR(0)
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axis_mm2s_tdata(13),
      R => SR(0)
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axis_mm2s_tdata(14),
      R => SR(0)
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axis_mm2s_tdata(15),
      R => SR(0)
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axis_mm2s_tdata(16),
      R => SR(0)
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axis_mm2s_tdata(17),
      R => SR(0)
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axis_mm2s_tdata(18),
      R => SR(0)
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axis_mm2s_tdata(19),
      R => SR(0)
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axis_mm2s_tdata(1),
      R => SR(0)
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axis_mm2s_tdata(20),
      R => SR(0)
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axis_mm2s_tdata(21),
      R => SR(0)
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axis_mm2s_tdata(22),
      R => SR(0)
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axis_mm2s_tdata(23),
      R => SR(0)
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axis_mm2s_tdata(24),
      R => SR(0)
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axis_mm2s_tdata(25),
      R => SR(0)
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axis_mm2s_tdata(26),
      R => SR(0)
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axis_mm2s_tdata(27),
      R => SR(0)
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axis_mm2s_tdata(28),
      R => SR(0)
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axis_mm2s_tdata(29),
      R => SR(0)
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axis_mm2s_tdata(2),
      R => SR(0)
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axis_mm2s_tdata(30),
      R => SR(0)
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axis_mm2s_tdata(31),
      R => SR(0)
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axis_mm2s_tdata(3),
      R => SR(0)
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axis_mm2s_tdata(4),
      R => SR(0)
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axis_mm2s_tdata(5),
      R => SR(0)
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axis_mm2s_tdata(6),
      R => SR(0)
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axis_mm2s_tdata(7),
      R => SR(0)
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axis_mm2s_tdata(8),
      R => SR(0)
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axis_mm2s_tdata(9),
      R => SR(0)
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(0),
      Q => sig_data_skid_reg(0),
      R => SR(0)
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(10),
      Q => sig_data_skid_reg(10),
      R => SR(0)
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(11),
      Q => sig_data_skid_reg(11),
      R => SR(0)
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(12),
      Q => sig_data_skid_reg(12),
      R => SR(0)
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(13),
      Q => sig_data_skid_reg(13),
      R => SR(0)
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(14),
      Q => sig_data_skid_reg(14),
      R => SR(0)
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(15),
      Q => sig_data_skid_reg(15),
      R => SR(0)
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(16),
      Q => sig_data_skid_reg(16),
      R => SR(0)
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(17),
      Q => sig_data_skid_reg(17),
      R => SR(0)
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(18),
      Q => sig_data_skid_reg(18),
      R => SR(0)
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(19),
      Q => sig_data_skid_reg(19),
      R => SR(0)
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(1),
      Q => sig_data_skid_reg(1),
      R => SR(0)
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(20),
      Q => sig_data_skid_reg(20),
      R => SR(0)
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(21),
      Q => sig_data_skid_reg(21),
      R => SR(0)
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(22),
      Q => sig_data_skid_reg(22),
      R => SR(0)
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(23),
      Q => sig_data_skid_reg(23),
      R => SR(0)
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(24),
      Q => sig_data_skid_reg(24),
      R => SR(0)
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(25),
      Q => sig_data_skid_reg(25),
      R => SR(0)
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(26),
      Q => sig_data_skid_reg(26),
      R => SR(0)
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(27),
      Q => sig_data_skid_reg(27),
      R => SR(0)
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(28),
      Q => sig_data_skid_reg(28),
      R => SR(0)
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(29),
      Q => sig_data_skid_reg(29),
      R => SR(0)
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(2),
      Q => sig_data_skid_reg(2),
      R => SR(0)
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(30),
      Q => sig_data_skid_reg(30),
      R => SR(0)
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(31),
      Q => sig_data_skid_reg(31),
      R => SR(0)
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(3),
      Q => sig_data_skid_reg(3),
      R => SR(0)
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(4),
      Q => sig_data_skid_reg(4),
      R => SR(0)
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(5),
      Q => sig_data_skid_reg(5),
      R => SR(0)
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(6),
      Q => sig_data_skid_reg(6),
      R => SR(0)
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(7),
      Q => sig_data_skid_reg(7),
      R => SR(0)
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(8),
      Q => sig_data_skid_reg(8),
      R => SR(0)
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(9),
      Q => sig_data_skid_reg(9),
      R => SR(0)
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(36),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axis_mm2s_tlast,
      R => SR(0)
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(36),
      Q => sig_last_skid_reg,
      R => SR(0)
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075F50000"
    )
        port map (
      I0 => sig_m_valid_out_reg_1,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => m_axis_mm2s_tready,
      I4 => sig_s_ready_out_reg_0,
      I5 => sig_reset_reg,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => sig_reset_reg,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA8A8A8AAA8"
    )
        port map (
      I0 => sig_s_ready_out_reg_0,
      I1 => m_axis_mm2s_tready,
      I2 => sig_reset_reg,
      I3 => sig_s_ready_dup,
      I4 => sig_m_valid_dup,
      I5 => sig_m_valid_out_reg_1,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(32),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(33),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(34),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(35),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => m_axis_mm2s_tkeep(0),
      R => SR(0)
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => m_axis_mm2s_tkeep(1),
      R => SR(0)
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => m_axis_mm2s_tkeep(2),
      R => SR(0)
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => m_axis_mm2s_tkeep(3),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(32),
      Q => sig_strb_skid_reg(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(33),
      Q => sig_strb_skid_reg(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(34),
      Q => sig_strb_skid_reg(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(35),
      Q => sig_strb_skid_reg(3),
      R => SR(0)
    );
\sig_user_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(37),
      I1 => sig_s_ready_dup,
      I2 => sig_user_skid_reg,
      O => sig_user_skid_mux_out
    );
\sig_user_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_user_skid_mux_out,
      Q => m_axis_mm2s_tuser(0),
      R => SR(0)
    );
\sig_user_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => dout(37),
      Q => sig_user_skid_reg,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_sm is
  port (
    tstvect_fsync_d2 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ : out STD_LOGIC;
    zero_vsize_err : out STD_LOGIC;
    zero_hsize_err : out STD_LOGIC;
    halted_set_i0 : out STD_LOGIC;
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0\ : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    load_new_addr : out STD_LOGIC;
    frame_sync_out0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 48 downto 0 );
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_all_lines_xfred : in STD_LOGIC;
    zero_vsize_err0 : in STD_LOGIC;
    zero_hsize_err0 : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_allbuffer_empty : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]_0\ : in STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0\ : in STD_LOGIC;
    \vert_count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    mm2s_halt : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    \GEN_FREE_RUN_MODE.frame_sync_out_reg\ : in STD_LOGIC;
    \GEN_FREE_RUN_MODE.mask_fsync_out_i\ : in STD_LOGIC;
    \cmnds_queued_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \VFLIP_DISABLE.dm_address_reg[31]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dma_interr_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_interr_reg_0 : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmnds_queued_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmnds_queued_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_sm : entity is "axi_vdma_sm";
end design_1_axi_vdma_0_0_axi_vdma_sm;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_sm is
  signal \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\ : STD_LOGIC;
  signal \^gen_done_for_snf.gen_for_free_run.xfred_started_reg_0\ : STD_LOGIC;
  signal \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_normal_dm_command.cmnd_wr_i_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \VFLIP_DISABLE.dm_address[23]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[23]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_10_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[31]_i_9_n_0\ : STD_LOGIC;
  signal \^vflip_disable.dm_address_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_12\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_13\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_14\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_15\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal all_lines_xfred_d1 : STD_LOGIC;
  signal \cmnds_queued[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_2_n_0\ : STD_LOGIC;
  signal cmnds_queued_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal dm_address : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal dmacntrl_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dmacntrl_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal frame_sync_d3 : STD_LOGIC;
  signal frame_sync_reg : STD_LOGIC;
  signal \^load_new_addr\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal tstvect_fsync_d1 : STD_LOGIC;
  signal \^tstvect_fsync_d2\ : STD_LOGIC;
  signal \vert_count[10]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[12]_i_1_n_0\ : STD_LOGIC;
  signal \vert_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[9]_i_2_n_0\ : STD_LOGIC;
  signal vert_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^zero_hsize_err\ : STD_LOGIC;
  signal \^zero_vsize_err\ : STD_LOGIC;
  signal \NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[0]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[1]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[2]_i_3\ : label is "soft_lutpair9";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[0]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[1]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[2]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \cmnds_queued[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[10]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[11]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[12]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[13]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[14]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[15]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[23]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[32]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[33]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[34]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[35]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[36]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[37]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[38]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[39]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[40]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[41]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[42]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[43]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[44]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[45]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[46]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[47]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[48]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[49]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[50]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[51]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[52]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[53]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[54]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[55]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[56]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[57]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[58]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[59]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[60]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[61]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[62]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[6]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[7]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[8]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[9]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \vert_count[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \vert_count[10]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \vert_count[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \vert_count[4]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \vert_count[5]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \vert_count[9]_i_2\ : label is "soft_lutpair11";
begin
  \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0\ <= \^gen_done_for_snf.gen_for_free_run.xfred_started_reg_0\;
  \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ <= \^gen_normal_dm_command.cmnd_wr_i_reg_0\;
  Q(5 downto 0) <= \^q\(5 downto 0);
  \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0) <= \^vflip_disable.dm_address_reg[15]_0\(15 downto 0);
  load_new_addr <= \^load_new_addr\;
  tstvect_fsync_d2 <= \^tstvect_fsync_d2\;
  zero_hsize_err <= \^zero_hsize_err\;
  zero_vsize_err <= \^zero_vsize_err\;
\FSM_sequential_dmacntrl_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEF"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\,
      I1 => \FSM_sequential_dmacntrl_cs[0]_i_3_n_0\,
      I2 => dmacntrl_cs(0),
      I3 => dmacntrl_cs(1),
      I4 => dmacntrl_cs(2),
      O => dmacntrl_ns(0)
    );
\FSM_sequential_dmacntrl_cs[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD00"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      I1 => vert_count_reg(11),
      I2 => vert_count_reg(12),
      I3 => dmacntrl_cs(2),
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      O => \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFEAAFA"
    )
        port map (
      I0 => \^load_new_addr\,
      I1 => dmacntrl_cs(1),
      I2 => dmacntrl_cs(2),
      I3 => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\,
      I4 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0\,
      O => \FSM_sequential_dmacntrl_cs[0]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCFFEFFFEC"
    )
        port map (
      I0 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0\,
      I1 => \^load_new_addr\,
      I2 => dmacntrl_cs(1),
      I3 => dmacntrl_cs(2),
      I4 => mm2s_dmacr(0),
      I5 => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\,
      O => dmacntrl_ns(1)
    );
\FSM_sequential_dmacntrl_cs[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I1 => mm2s_dmacr(0),
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_cs(1),
      O => \^load_new_addr\
    );
\FSM_sequential_dmacntrl_cs[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => mm2s_halt,
      I1 => dma_err,
      I2 => mm2s_soft_reset,
      I3 => frame_sync_reg,
      I4 => dmacntrl_cs(0),
      O => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFFEAAA"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => \FSM_sequential_dmacntrl_cs_reg[0]_0\,
      I2 => \GEN_FREE_RUN_MODE.frame_sync_out_reg\,
      I3 => frame_sync_reg,
      I4 => dmacntrl_cs(1),
      I5 => dmacntrl_cs(2),
      O => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAABABABABA"
    )
        port map (
      I0 => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1_n_0\,
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      I2 => dmacntrl_cs(2),
      I3 => vert_count_reg(12),
      I4 => vert_count_reg(11),
      I5 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      O => dmacntrl_ns(2)
    );
\FSM_sequential_dmacntrl_cs[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => mm2s_halt,
      I2 => dma_err,
      I3 => mm2s_soft_reset,
      I4 => frame_sync_reg,
      O => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => vert_count_reg(10),
      I1 => vert_count_reg(8),
      I2 => vert_count_reg(6),
      I3 => \vert_count[8]_i_2_n_0\,
      I4 => vert_count_reg(7),
      I5 => vert_count_reg(9),
      O => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\
    );
\FSM_sequential_dmacntrl_cs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\,
      D => dmacntrl_ns(0),
      Q => dmacntrl_cs(0),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\FSM_sequential_dmacntrl_cs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\,
      D => dmacntrl_ns(1),
      Q => dmacntrl_cs(1),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\FSM_sequential_dmacntrl_cs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\,
      D => dmacntrl_ns(2),
      Q => dmacntrl_cs(2),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11010101"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\,
      I1 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\,
      I2 => \FSM_sequential_dmacntrl_cs_reg[0]_0\,
      I3 => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      I4 => mm2s_all_lines_xfred,
      O => \^gen_done_for_snf.gen_for_free_run.xfred_started_reg_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => frame_sync_reg,
      I1 => \GEN_FREE_RUN_MODE.frame_sync_out_reg\,
      I2 => \FSM_sequential_dmacntrl_cs_reg[0]_0\,
      I3 => dmacntrl_cs(2),
      I4 => dmacntrl_cs(1),
      I5 => dmacntrl_cs(0),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => cmnds_queued_reg(7),
      I1 => cmnds_queued_reg(6),
      I2 => \^q\(1),
      I3 => \^q\(5),
      I4 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5_n_0\
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.all_lines_xfred_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_all_lines_xfred,
      Q => all_lines_xfred_d1,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      I1 => all_lines_xfred_d1,
      I2 => mm2s_all_lines_xfred,
      I3 => mm2s_frame_sync,
      I4 => \out\,
      I5 => mm2s_dmacr(0),
      O => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\
    );
\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0\,
      Q => \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_n_0\,
      R => '0'
    );
\GEN_FREE_RUN_MODE.frame_sync_out_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => tstvect_fsync_d1,
      I1 => \GEN_FREE_RUN_MODE.frame_sync_out_reg\,
      I2 => \GEN_FREE_RUN_MODE.mask_fsync_out_i\,
      O => frame_sync_out0
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000020000"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(2),
      I2 => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\,
      I3 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0\,
      I4 => \out\,
      I5 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFF"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(2),
      I2 => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\,
      I3 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0\,
      I4 => \out\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\,
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      R => '0'
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \^vflip_disable.dm_address_reg[15]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(16),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(17),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(18),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(19),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(20),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(21),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(22),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(23),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(24),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(25),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(26),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(27),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(28),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(29),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(30),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => dm_address(31),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0\,
      I1 => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\,
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_cs(1),
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1_n_0\,
      Q => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\I_DMA_REGISTER/dma_interr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFF0"
    )
        port map (
      I0 => dma_interr_reg(0),
      I1 => mm2s_axi2ip_wrce(0),
      I2 => dma_interr_reg_0,
      I3 => \^zero_hsize_err\,
      I4 => \^zero_vsize_err\,
      I5 => dma_interr_reg_1,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\
    );
\VFLIP_DISABLE.dm_address[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(7),
      I1 => \^load_new_addr\,
      I2 => dm_address(23),
      O => \VFLIP_DISABLE.dm_address[23]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(6),
      I1 => \^load_new_addr\,
      I2 => dm_address(22),
      O => \VFLIP_DISABLE.dm_address[23]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(5),
      I1 => \^load_new_addr\,
      I2 => dm_address(21),
      O => \VFLIP_DISABLE.dm_address[23]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(4),
      I1 => \^load_new_addr\,
      I2 => dm_address(20),
      O => \VFLIP_DISABLE.dm_address[23]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(3),
      I1 => \^load_new_addr\,
      I2 => dm_address(19),
      O => \VFLIP_DISABLE.dm_address[23]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(2),
      I1 => \^load_new_addr\,
      I2 => dm_address(18),
      O => \VFLIP_DISABLE.dm_address[23]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(1),
      I1 => \^load_new_addr\,
      I2 => dm_address(17),
      O => \VFLIP_DISABLE.dm_address[23]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(0),
      I1 => \^load_new_addr\,
      I2 => dm_address(16),
      O => \VFLIP_DISABLE.dm_address[23]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \^load_new_addr\,
      I1 => dmacntrl_cs(1),
      I2 => dmacntrl_cs(2),
      I3 => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\,
      O => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(8),
      I1 => \^load_new_addr\,
      I2 => dm_address(24),
      O => \VFLIP_DISABLE.dm_address[31]_i_10_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(15),
      I1 => \^load_new_addr\,
      I2 => dm_address(31),
      O => \VFLIP_DISABLE.dm_address[31]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(14),
      I1 => \^load_new_addr\,
      I2 => dm_address(30),
      O => \VFLIP_DISABLE.dm_address[31]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(13),
      I1 => \^load_new_addr\,
      I2 => dm_address(29),
      O => \VFLIP_DISABLE.dm_address[31]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(12),
      I1 => \^load_new_addr\,
      I2 => dm_address(28),
      O => \VFLIP_DISABLE.dm_address[31]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(11),
      I1 => \^load_new_addr\,
      I2 => dm_address(27),
      O => \VFLIP_DISABLE.dm_address[31]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(10),
      I1 => \^load_new_addr\,
      I2 => dm_address(26),
      O => \VFLIP_DISABLE.dm_address[31]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg[31]_0\(9),
      I1 => \^load_new_addr\,
      I2 => dm_address(25),
      O => \VFLIP_DISABLE.dm_address[31]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(0),
      Q => \^vflip_disable.dm_address_reg[15]_0\(0),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(10),
      Q => \^vflip_disable.dm_address_reg[15]_0\(10),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(11),
      Q => \^vflip_disable.dm_address_reg[15]_0\(11),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(12),
      Q => \^vflip_disable.dm_address_reg[15]_0\(12),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(13),
      Q => \^vflip_disable.dm_address_reg[15]_0\(13),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(14),
      Q => \^vflip_disable.dm_address_reg[15]_0\(14),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(15),
      Q => \^vflip_disable.dm_address_reg[15]_0\(15),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_15\,
      Q => dm_address(16),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_14\,
      Q => dm_address(17),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_13\,
      Q => dm_address(18),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_12\,
      Q => dm_address(19),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(1),
      Q => \^vflip_disable.dm_address_reg[15]_0\(1),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_11\,
      Q => dm_address(20),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_10\,
      Q => dm_address(21),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_9\,
      Q => dm_address(22),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_8\,
      Q => dm_address(23),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\,
      CO(6) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1\,
      CO(5) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2\,
      CO(4) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_8\,
      O(6) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_9\,
      O(5) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_10\,
      O(4) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_11\,
      O(3) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_12\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_13\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_14\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_15\,
      S(7) => \VFLIP_DISABLE.dm_address[23]_i_2_n_0\,
      S(6) => \VFLIP_DISABLE.dm_address[23]_i_3_n_0\,
      S(5) => \VFLIP_DISABLE.dm_address[23]_i_4_n_0\,
      S(4) => \VFLIP_DISABLE.dm_address[23]_i_5_n_0\,
      S(3) => \VFLIP_DISABLE.dm_address[23]_i_6_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[23]_i_7_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[23]_i_8_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[23]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_15\,
      Q => dm_address(24),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_14\,
      Q => dm_address(25),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_13\,
      Q => dm_address(26),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_12\,
      Q => dm_address(27),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_11\,
      Q => dm_address(28),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_10\,
      Q => dm_address(29),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(2),
      Q => \^vflip_disable.dm_address_reg[15]_0\(2),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_9\,
      Q => dm_address(30),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_8\,
      Q => dm_address(31),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1\,
      CO(5) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2\,
      CO(4) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_8\,
      O(6) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_9\,
      O(5) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_10\,
      O(4) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_11\,
      O(3) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_12\,
      O(2) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_13\,
      O(1) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_14\,
      O(0) => \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_15\,
      S(7) => \VFLIP_DISABLE.dm_address[31]_i_3_n_0\,
      S(6) => \VFLIP_DISABLE.dm_address[31]_i_4_n_0\,
      S(5) => \VFLIP_DISABLE.dm_address[31]_i_5_n_0\,
      S(4) => \VFLIP_DISABLE.dm_address[31]_i_6_n_0\,
      S(3) => \VFLIP_DISABLE.dm_address[31]_i_7_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[31]_i_8_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[31]_i_9_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[31]_i_10_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(3),
      Q => \^vflip_disable.dm_address_reg[15]_0\(3),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(4),
      Q => \^vflip_disable.dm_address_reg[15]_0\(4),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(5),
      Q => \^vflip_disable.dm_address_reg[15]_0\(5),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(6),
      Q => \^vflip_disable.dm_address_reg[15]_0\(6),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(7),
      Q => \^vflip_disable.dm_address_reg[15]_0\(7),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(8),
      Q => \^vflip_disable.dm_address_reg[15]_0\(8),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \VFLIP_DISABLE.dm_address[31]_i_1_n_0\,
      D => \VFLIP_DISABLE.dm_address_reg[15]_1\(9),
      Q => \^vflip_disable.dm_address_reg[15]_0\(9),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\cmnds_queued[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \cmnds_queued[0]_i_1_n_0\
    );
\cmnds_queued[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \cmnds_queued_reg[0]_0\(0),
      I2 => m_axis_mm2s_sts_tready,
      O => \cmnds_queued[7]_i_2_n_0\
    );
\cmnds_queued_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_0\(0),
      Q => \^q\(1),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_0\(1),
      Q => \^q\(2),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_0\(2),
      Q => \^q\(3),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_0\(3),
      Q => \^q\(4),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_0\(4),
      Q => \^q\(5),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_0\(5),
      Q => cmnds_queued_reg(6),
      R => \cmnds_queued_reg[0]_1\(0)
    );
\cmnds_queued_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_0\(6),
      Q => cmnds_queued_reg(7),
      R => \cmnds_queued_reg[0]_1\(0)
    );
frame_sync_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_sync,
      Q => tstvect_fsync_d1,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
frame_sync_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => tstvect_fsync_d1,
      Q => \^tstvect_fsync_d2\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
frame_sync_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^tstvect_fsync_d2\,
      Q => frame_sync_d3,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
frame_sync_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_sync_d3,
      Q => frame_sync_reg,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
halted_set_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^gen_done_for_snf.gen_for_free_run.xfred_started_reg_0\,
      I1 => mm2s_allbuffer_empty,
      I2 => datamover_idle,
      I3 => mm2s_dmacr(0),
      O => halted_set_i0
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cmnds_queued_reg(6),
      I1 => cmnds_queued_reg(7),
      O => S(6)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => cmnds_queued_reg(6),
      O => S(5)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => S(4)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
p_0_out_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
p_0_out_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
p_0_out_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A655"
    )
        port map (
      I0 => \^q\(1),
      I1 => m_axis_mm2s_sts_tready,
      I2 => \cmnds_queued_reg[0]_0\(0),
      I3 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      O => S(0)
    );
\s_axis_cmd_tdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      O => D(0)
    );
\s_axis_cmd_tdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      O => D(10)
    );
\s_axis_cmd_tdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      O => D(11)
    );
\s_axis_cmd_tdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      O => D(12)
    );
\s_axis_cmd_tdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      O => D(13)
    );
\s_axis_cmd_tdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      O => D(14)
    );
\s_axis_cmd_tdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      O => D(15)
    );
\s_axis_cmd_tdata[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      O => D(1)
    );
\s_axis_cmd_tdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => D(16)
    );
\s_axis_cmd_tdata[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      O => D(2)
    );
\s_axis_cmd_tdata[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      O => D(17)
    );
\s_axis_cmd_tdata[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      O => D(18)
    );
\s_axis_cmd_tdata[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      O => D(19)
    );
\s_axis_cmd_tdata[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      O => D(20)
    );
\s_axis_cmd_tdata[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      O => D(21)
    );
\s_axis_cmd_tdata[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      O => D(22)
    );
\s_axis_cmd_tdata[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      O => D(23)
    );
\s_axis_cmd_tdata[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      O => D(24)
    );
\s_axis_cmd_tdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      O => D(3)
    );
\s_axis_cmd_tdata[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      O => D(25)
    );
\s_axis_cmd_tdata[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      O => D(26)
    );
\s_axis_cmd_tdata[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      O => D(27)
    );
\s_axis_cmd_tdata[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      O => D(28)
    );
\s_axis_cmd_tdata[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      O => D(29)
    );
\s_axis_cmd_tdata[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      O => D(30)
    );
\s_axis_cmd_tdata[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      O => D(31)
    );
\s_axis_cmd_tdata[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      O => D(32)
    );
\s_axis_cmd_tdata[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      O => D(33)
    );
\s_axis_cmd_tdata[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      O => D(34)
    );
\s_axis_cmd_tdata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      O => D(4)
    );
\s_axis_cmd_tdata[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      O => D(35)
    );
\s_axis_cmd_tdata[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      O => D(36)
    );
\s_axis_cmd_tdata[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      O => D(37)
    );
\s_axis_cmd_tdata[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      O => D(38)
    );
\s_axis_cmd_tdata[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      O => D(39)
    );
\s_axis_cmd_tdata[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      O => D(40)
    );
\s_axis_cmd_tdata[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      O => D(41)
    );
\s_axis_cmd_tdata[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      O => D(42)
    );
\s_axis_cmd_tdata[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      O => D(43)
    );
\s_axis_cmd_tdata[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      O => D(44)
    );
\s_axis_cmd_tdata[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      O => D(5)
    );
\s_axis_cmd_tdata[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      O => D(45)
    );
\s_axis_cmd_tdata[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      O => D(46)
    );
\s_axis_cmd_tdata[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      O => D(47)
    );
\s_axis_cmd_tdata[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      O => D(48)
    );
\s_axis_cmd_tdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      O => D(6)
    );
\s_axis_cmd_tdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      O => D(7)
    );
\s_axis_cmd_tdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      O => D(8)
    );
\s_axis_cmd_tdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      O => D(9)
    );
s_soft_reset_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^gen_done_for_snf.gen_for_free_run.xfred_started_reg_0\,
      I1 => halt_reset,
      I2 => mm2s_halt_cmplt,
      I3 => mm2s_soft_reset,
      O => s_soft_reset_i0
    );
\vert_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(0),
      I1 => \^load_new_addr\,
      I2 => vert_count_reg(0),
      O => p_0_in(0)
    );
\vert_count[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(10),
      I1 => \^load_new_addr\,
      I2 => \vert_count[10]_i_2_n_0\,
      I3 => vert_count_reg(10),
      O => p_0_in(10)
    );
\vert_count[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => vert_count_reg(9),
      I1 => vert_count_reg(7),
      I2 => \vert_count[8]_i_2_n_0\,
      I3 => vert_count_reg(6),
      I4 => vert_count_reg(8),
      O => \vert_count[10]_i_2_n_0\
    );
\vert_count[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(11),
      I1 => \^load_new_addr\,
      I2 => vert_count_reg(11),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      O => p_0_in(11)
    );
\vert_count[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^load_new_addr\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1_n_0\,
      O => \vert_count[12]_i_1_n_0\
    );
\vert_count[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(12),
      I1 => \^load_new_addr\,
      I2 => vert_count_reg(12),
      I3 => vert_count_reg(11),
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      O => p_0_in(12)
    );
\vert_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(1),
      I1 => \^load_new_addr\,
      I2 => vert_count_reg(0),
      I3 => vert_count_reg(1),
      O => p_0_in(1)
    );
\vert_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(2),
      I1 => \^load_new_addr\,
      I2 => vert_count_reg(0),
      I3 => vert_count_reg(1),
      I4 => vert_count_reg(2),
      O => p_0_in(2)
    );
\vert_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(3),
      I1 => \^load_new_addr\,
      I2 => vert_count_reg(2),
      I3 => vert_count_reg(1),
      I4 => vert_count_reg(0),
      I5 => vert_count_reg(3),
      O => p_0_in(3)
    );
\vert_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(4),
      I1 => \^load_new_addr\,
      I2 => \vert_count[4]_i_2_n_0\,
      I3 => vert_count_reg(4),
      O => p_0_in(4)
    );
\vert_count[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vert_count_reg(3),
      I1 => vert_count_reg(0),
      I2 => vert_count_reg(1),
      I3 => vert_count_reg(2),
      O => \vert_count[4]_i_2_n_0\
    );
\vert_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(5),
      I1 => \^load_new_addr\,
      I2 => \vert_count[5]_i_2_n_0\,
      I3 => vert_count_reg(5),
      O => p_0_in(5)
    );
\vert_count[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => vert_count_reg(4),
      I1 => vert_count_reg(2),
      I2 => vert_count_reg(1),
      I3 => vert_count_reg(0),
      I4 => vert_count_reg(3),
      O => \vert_count[5]_i_2_n_0\
    );
\vert_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(6),
      I1 => \^load_new_addr\,
      I2 => \vert_count[8]_i_2_n_0\,
      I3 => vert_count_reg(6),
      O => p_0_in(6)
    );
\vert_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(7),
      I1 => \^load_new_addr\,
      I2 => vert_count_reg(6),
      I3 => \vert_count[8]_i_2_n_0\,
      I4 => vert_count_reg(7),
      O => p_0_in(7)
    );
\vert_count[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(8),
      I1 => \^load_new_addr\,
      I2 => vert_count_reg(7),
      I3 => \vert_count[8]_i_2_n_0\,
      I4 => vert_count_reg(6),
      I5 => vert_count_reg(8),
      O => p_0_in(8)
    );
\vert_count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => vert_count_reg(5),
      I1 => vert_count_reg(3),
      I2 => vert_count_reg(0),
      I3 => vert_count_reg(1),
      I4 => vert_count_reg(2),
      I5 => vert_count_reg(4),
      O => \vert_count[8]_i_2_n_0\
    );
\vert_count[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vert_count_reg[12]_0\(9),
      I1 => \^load_new_addr\,
      I2 => \vert_count[9]_i_2_n_0\,
      I3 => vert_count_reg(9),
      O => p_0_in(9)
    );
\vert_count[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vert_count_reg(8),
      I1 => vert_count_reg(6),
      I2 => \vert_count[8]_i_2_n_0\,
      I3 => vert_count_reg(7),
      O => \vert_count[9]_i_2_n_0\
    );
\vert_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(0),
      Q => vert_count_reg(0),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\vert_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(10),
      Q => vert_count_reg(10),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\vert_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(11),
      Q => vert_count_reg(11),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\vert_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(12),
      Q => vert_count_reg(12),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\vert_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(1),
      Q => vert_count_reg(1),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\vert_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(2),
      Q => vert_count_reg(2),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\vert_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(3),
      Q => vert_count_reg(3),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\vert_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(4),
      Q => vert_count_reg(4),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\vert_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(5),
      Q => vert_count_reg(5),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\vert_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(6),
      Q => vert_count_reg(6),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\vert_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(7),
      Q => vert_count_reg(7),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\vert_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(8),
      Q => vert_count_reg(8),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
\vert_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(9),
      Q => vert_count_reg(9),
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
zero_hsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => zero_hsize_err0,
      Q => \^zero_hsize_err\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
zero_vsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => zero_vsize_err0,
      Q => \^zero_vsize_err\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_sof_gen is
  port (
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\ : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    s_valid0 : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_sof_gen : entity is "axi_vdma_sof_gen";
end design_1_axi_vdma_0_0_axi_vdma_sof_gen;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_sof_gen is
  signal hold_sof : STD_LOGIC;
  signal hold_sof_i_1_n_0 : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      I1 => hold_sof,
      I2 => s_valid_d1,
      I3 => s_valid,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\
    );
hold_sof_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hold_sof,
      I1 => s_valid,
      I2 => s_valid_d1,
      I3 => \out\,
      I4 => mm2s_fsync_out_i,
      O => hold_sof_i_1_n_0
    );
hold_sof_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => hold_sof_i_1_n_0,
      Q => hold_sof,
      R => '0'
    );
s_valid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_valid,
      Q => s_valid_d1,
      R => scndry_reset2
    );
s_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_valid0,
      Q => s_valid,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_sts_mngr is
  port (
    mm2s_all_idle : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    halted_set_i_reg_0 : out STD_LOGIC;
    datamover_idle_reg_0 : in STD_LOGIC;
    all_idle_reg_0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    halted_set_i0 : in STD_LOGIC;
    datamover_idle_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_sts_mngr : entity is "axi_vdma_sts_mngr";
end design_1_axi_vdma_0_0_axi_vdma_sts_mngr;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_sts_mngr is
  signal mm2s_halted_clr : STD_LOGIC;
  signal mm2s_halted_set : STD_LOGIC;
begin
all_idle_reg: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => all_idle_reg_0,
      Q => mm2s_all_idle,
      S => datamover_idle_reg_0
    );
datamover_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => datamover_idle_reg_1,
      Q => datamover_idle,
      R => datamover_idle_reg_0
    );
halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_dmacr(0),
      Q => mm2s_halted_clr,
      R => datamover_idle_reg_0
    );
halted_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => mm2s_halted_set,
      I1 => \out\,
      I2 => mm2s_dmasr,
      I3 => mm2s_halted_clr,
      O => halted_set_i_reg_0
    );
halted_set_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halted_set_i0,
      Q => mm2s_halted_set,
      R => datamover_idle_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_vregister is
  port (
    zero_vsize_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_hsize_err0 : out STD_LOGIC;
    \hsize_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    load_new_addr : in STD_LOGIC;
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\ : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1\ : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[0]_0\ : in STD_LOGIC;
    \vsize_vid_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \hsize_vid_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_vregister : entity is "axi_vdma_vregister";
end design_1_axi_vdma_0_0_axi_vdma_vregister;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_vregister is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \VFLIP_DISABLE.dm_address[15]_i_10_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_11_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_12_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_13_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_14_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_15_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_16_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_17_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[15]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_10_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_11_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_12_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_13_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_14_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_15_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_16_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_17_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_7_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_8_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[7]_i_9_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal crnt_start_address : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crnt_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^hsize_vid_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal video_reg_update : STD_LOGIC;
  signal zero_hsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_3_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_4_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_5_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_3_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of zero_hsize_err_i_1 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of zero_vsize_err_i_1 : label is "soft_lutpair39";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \hsize_vid_reg[15]_0\(15 downto 0) <= \^hsize_vid_reg[15]_0\(15 downto 0);
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(0),
      Q => crnt_start_address(0),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(10),
      Q => crnt_start_address(10),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(11),
      Q => crnt_start_address(11),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(12),
      Q => crnt_start_address(12),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(13),
      Q => crnt_start_address(13),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(14),
      Q => crnt_start_address(14),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(15),
      Q => crnt_start_address(15),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(16),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(0),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(17),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(1),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(18),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(2),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(19),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(3),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(1),
      Q => crnt_start_address(1),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(20),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(4),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(21),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(5),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(22),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(6),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(23),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(7),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(24),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(8),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(25),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(9),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(26),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(10),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(27),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(11),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(28),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(12),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(29),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(13),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(2),
      Q => crnt_start_address(2),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(30),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(14),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(31),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(15),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(3),
      Q => crnt_start_address(3),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(4),
      Q => crnt_start_address(4),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(5),
      Q => crnt_start_address(5),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(6),
      Q => crnt_start_address(6),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(7),
      Q => crnt_start_address(7),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(8),
      Q => crnt_start_address(8),
      R => \stride_vid_reg[0]_0\
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(9),
      Q => crnt_start_address(9),
      R => \stride_vid_reg[0]_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(15),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(15),
      I2 => load_new_addr,
      I3 => crnt_start_address(15),
      O => \VFLIP_DISABLE.dm_address[15]_i_10_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(14),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(14),
      I2 => load_new_addr,
      I3 => crnt_start_address(14),
      O => \VFLIP_DISABLE.dm_address[15]_i_11_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(13),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(13),
      I2 => load_new_addr,
      I3 => crnt_start_address(13),
      O => \VFLIP_DISABLE.dm_address[15]_i_12_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(12),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(12),
      I2 => load_new_addr,
      I3 => crnt_start_address(12),
      O => \VFLIP_DISABLE.dm_address[15]_i_13_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(11),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(11),
      I2 => load_new_addr,
      I3 => crnt_start_address(11),
      O => \VFLIP_DISABLE.dm_address[15]_i_14_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(10),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(10),
      I2 => load_new_addr,
      I3 => crnt_start_address(10),
      O => \VFLIP_DISABLE.dm_address[15]_i_15_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(9),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(9),
      I2 => load_new_addr,
      I3 => crnt_start_address(9),
      O => \VFLIP_DISABLE.dm_address[15]_i_16_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(8),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(8),
      I2 => load_new_addr,
      I3 => crnt_start_address(8),
      O => \VFLIP_DISABLE.dm_address[15]_i_17_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(15),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(14),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(13),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(12),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(11),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(10),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(9),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(8),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[15]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(7),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(7),
      I2 => load_new_addr,
      I3 => crnt_start_address(7),
      O => \VFLIP_DISABLE.dm_address[7]_i_10_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(6),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(6),
      I2 => load_new_addr,
      I3 => crnt_start_address(6),
      O => \VFLIP_DISABLE.dm_address[7]_i_11_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(5),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(5),
      I2 => load_new_addr,
      I3 => crnt_start_address(5),
      O => \VFLIP_DISABLE.dm_address[7]_i_12_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(4),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(4),
      I2 => load_new_addr,
      I3 => crnt_start_address(4),
      O => \VFLIP_DISABLE.dm_address[7]_i_13_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(3),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(3),
      I2 => load_new_addr,
      I3 => crnt_start_address(3),
      O => \VFLIP_DISABLE.dm_address[7]_i_14_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(2),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(2),
      I2 => load_new_addr,
      I3 => crnt_start_address(2),
      O => \VFLIP_DISABLE.dm_address[7]_i_15_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(1),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(1),
      I2 => load_new_addr,
      I3 => crnt_start_address(1),
      O => \VFLIP_DISABLE.dm_address[7]_i_16_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => crnt_stride(0),
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(0),
      I2 => load_new_addr,
      I3 => crnt_start_address(0),
      O => \VFLIP_DISABLE.dm_address[7]_i_17_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(7),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(6),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(5),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(4),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(3),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(2),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_7_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(1),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_8_n_0\
    );
\VFLIP_DISABLE.dm_address[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crnt_stride(0),
      I1 => load_new_addr,
      O => \VFLIP_DISABLE.dm_address[7]_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1\,
      CO(5) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2\,
      CO(4) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_4\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_5\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_6\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_7\,
      DI(7) => \VFLIP_DISABLE.dm_address[15]_i_2_n_0\,
      DI(6) => \VFLIP_DISABLE.dm_address[15]_i_3_n_0\,
      DI(5) => \VFLIP_DISABLE.dm_address[15]_i_4_n_0\,
      DI(4) => \VFLIP_DISABLE.dm_address[15]_i_5_n_0\,
      DI(3) => \VFLIP_DISABLE.dm_address[15]_i_6_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[15]_i_7_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[15]_i_8_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[15]_i_9_n_0\,
      O(7 downto 0) => \stride_vid_reg[15]_0\(15 downto 8),
      S(7) => \VFLIP_DISABLE.dm_address[15]_i_10_n_0\,
      S(6) => \VFLIP_DISABLE.dm_address[15]_i_11_n_0\,
      S(5) => \VFLIP_DISABLE.dm_address[15]_i_12_n_0\,
      S(4) => \VFLIP_DISABLE.dm_address[15]_i_13_n_0\,
      S(3) => \VFLIP_DISABLE.dm_address[15]_i_14_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[15]_i_15_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[15]_i_16_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[15]_i_17_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0\,
      CO(6) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1\,
      CO(5) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2\,
      CO(4) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_4\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_5\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_6\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_7\,
      DI(7) => \VFLIP_DISABLE.dm_address[7]_i_2_n_0\,
      DI(6) => \VFLIP_DISABLE.dm_address[7]_i_3_n_0\,
      DI(5) => \VFLIP_DISABLE.dm_address[7]_i_4_n_0\,
      DI(4) => \VFLIP_DISABLE.dm_address[7]_i_5_n_0\,
      DI(3) => \VFLIP_DISABLE.dm_address[7]_i_6_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[7]_i_7_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[7]_i_8_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[7]_i_9_n_0\,
      O(7 downto 0) => \stride_vid_reg[15]_0\(7 downto 0),
      S(7) => \VFLIP_DISABLE.dm_address[7]_i_10_n_0\,
      S(6) => \VFLIP_DISABLE.dm_address[7]_i_11_n_0\,
      S(5) => \VFLIP_DISABLE.dm_address[7]_i_12_n_0\,
      S(4) => \VFLIP_DISABLE.dm_address[7]_i_13_n_0\,
      S(3) => \VFLIP_DISABLE.dm_address[7]_i_14_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[7]_i_15_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[7]_i_16_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[7]_i_17_n_0\
    );
\hsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(0),
      Q => \^hsize_vid_reg[15]_0\(0),
      R => \stride_vid_reg[0]_0\
    );
\hsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(10),
      Q => \^hsize_vid_reg[15]_0\(10),
      R => \stride_vid_reg[0]_0\
    );
\hsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(11),
      Q => \^hsize_vid_reg[15]_0\(11),
      R => \stride_vid_reg[0]_0\
    );
\hsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(12),
      Q => \^hsize_vid_reg[15]_0\(12),
      R => \stride_vid_reg[0]_0\
    );
\hsize_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(13),
      Q => \^hsize_vid_reg[15]_0\(13),
      R => \stride_vid_reg[0]_0\
    );
\hsize_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(14),
      Q => \^hsize_vid_reg[15]_0\(14),
      R => \stride_vid_reg[0]_0\
    );
\hsize_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(15),
      Q => \^hsize_vid_reg[15]_0\(15),
      R => \stride_vid_reg[0]_0\
    );
\hsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(1),
      Q => \^hsize_vid_reg[15]_0\(1),
      R => \stride_vid_reg[0]_0\
    );
\hsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(2),
      Q => \^hsize_vid_reg[15]_0\(2),
      R => \stride_vid_reg[0]_0\
    );
\hsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(3),
      Q => \^hsize_vid_reg[15]_0\(3),
      R => \stride_vid_reg[0]_0\
    );
\hsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(4),
      Q => \^hsize_vid_reg[15]_0\(4),
      R => \stride_vid_reg[0]_0\
    );
\hsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(5),
      Q => \^hsize_vid_reg[15]_0\(5),
      R => \stride_vid_reg[0]_0\
    );
\hsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(6),
      Q => \^hsize_vid_reg[15]_0\(6),
      R => \stride_vid_reg[0]_0\
    );
\hsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(7),
      Q => \^hsize_vid_reg[15]_0\(7),
      R => \stride_vid_reg[0]_0\
    );
\hsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(8),
      Q => \^hsize_vid_reg[15]_0\(8),
      R => \stride_vid_reg[0]_0\
    );
\hsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_1\(9),
      Q => \^hsize_vid_reg[15]_0\(9),
      R => \stride_vid_reg[0]_0\
    );
\stride_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(0),
      Q => crnt_stride(0),
      R => \stride_vid_reg[0]_0\
    );
\stride_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(10),
      Q => crnt_stride(10),
      R => \stride_vid_reg[0]_0\
    );
\stride_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(11),
      Q => crnt_stride(11),
      R => \stride_vid_reg[0]_0\
    );
\stride_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(12),
      Q => crnt_stride(12),
      R => \stride_vid_reg[0]_0\
    );
\stride_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(13),
      Q => crnt_stride(13),
      R => \stride_vid_reg[0]_0\
    );
\stride_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(14),
      Q => crnt_stride(14),
      R => \stride_vid_reg[0]_0\
    );
\stride_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(15),
      Q => crnt_stride(15),
      R => \stride_vid_reg[0]_0\
    );
\stride_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(1),
      Q => crnt_stride(1),
      R => \stride_vid_reg[0]_0\
    );
\stride_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(2),
      Q => crnt_stride(2),
      R => \stride_vid_reg[0]_0\
    );
\stride_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(3),
      Q => crnt_stride(3),
      R => \stride_vid_reg[0]_0\
    );
\stride_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(4),
      Q => crnt_stride(4),
      R => \stride_vid_reg[0]_0\
    );
\stride_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(5),
      Q => crnt_stride(5),
      R => \stride_vid_reg[0]_0\
    );
\stride_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(6),
      Q => crnt_stride(6),
      R => \stride_vid_reg[0]_0\
    );
\stride_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(7),
      Q => crnt_stride(7),
      R => \stride_vid_reg[0]_0\
    );
\stride_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(8),
      Q => crnt_stride(8),
      R => \stride_vid_reg[0]_0\
    );
\stride_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_1\(9),
      Q => crnt_stride(9),
      R => \stride_vid_reg[0]_0\
    );
\vsize_vid[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\,
      I1 => mm2s_frame_sync,
      I2 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1\,
      O => video_reg_update
    );
\vsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(0),
      Q => \^q\(0),
      R => \stride_vid_reg[0]_0\
    );
\vsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(10),
      Q => \^q\(10),
      R => \stride_vid_reg[0]_0\
    );
\vsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(11),
      Q => \^q\(11),
      R => \stride_vid_reg[0]_0\
    );
\vsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(12),
      Q => \^q\(12),
      R => \stride_vid_reg[0]_0\
    );
\vsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(1),
      Q => \^q\(1),
      R => \stride_vid_reg[0]_0\
    );
\vsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(2),
      Q => \^q\(2),
      R => \stride_vid_reg[0]_0\
    );
\vsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(3),
      Q => \^q\(3),
      R => \stride_vid_reg[0]_0\
    );
\vsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(4),
      Q => \^q\(4),
      R => \stride_vid_reg[0]_0\
    );
\vsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(5),
      Q => \^q\(5),
      R => \stride_vid_reg[0]_0\
    );
\vsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(6),
      Q => \^q\(6),
      R => \stride_vid_reg[0]_0\
    );
\vsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(7),
      Q => \^q\(7),
      R => \stride_vid_reg[0]_0\
    );
\vsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(8),
      Q => \^q\(8),
      R => \stride_vid_reg[0]_0\
    );
\vsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(9),
      Q => \^q\(9),
      R => \stride_vid_reg[0]_0\
    );
zero_hsize_err_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => load_new_addr,
      I1 => zero_hsize_err_i_2_n_0,
      I2 => zero_hsize_err_i_3_n_0,
      O => zero_hsize_err0
    );
zero_hsize_err_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(13),
      I1 => \^hsize_vid_reg[15]_0\(12),
      I2 => \^hsize_vid_reg[15]_0\(4),
      I3 => \^hsize_vid_reg[15]_0\(8),
      I4 => zero_hsize_err_i_4_n_0,
      O => zero_hsize_err_i_2_n_0
    );
zero_hsize_err_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(9),
      I1 => \^hsize_vid_reg[15]_0\(1),
      I2 => \^hsize_vid_reg[15]_0\(7),
      I3 => \^hsize_vid_reg[15]_0\(14),
      I4 => zero_hsize_err_i_5_n_0,
      O => zero_hsize_err_i_3_n_0
    );
zero_hsize_err_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(0),
      I1 => \^hsize_vid_reg[15]_0\(3),
      I2 => \^hsize_vid_reg[15]_0\(11),
      I3 => \^hsize_vid_reg[15]_0\(10),
      O => zero_hsize_err_i_4_n_0
    );
zero_hsize_err_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(5),
      I1 => \^hsize_vid_reg[15]_0\(15),
      I2 => \^hsize_vid_reg[15]_0\(2),
      I3 => \^hsize_vid_reg[15]_0\(6),
      O => zero_hsize_err_i_5_n_0
    );
zero_vsize_err_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(10),
      I1 => load_new_addr,
      I2 => zero_vsize_err_i_2_n_0,
      O => zero_vsize_err0
    );
zero_vsize_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => zero_vsize_err_i_3_n_0,
      I5 => zero_vsize_err_i_4_n_0,
      O => zero_vsize_err_i_2_n_0
    );
zero_vsize_err_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(11),
      I2 => \^q\(0),
      I3 => \^q\(6),
      O => zero_vsize_err_i_3_n_0
    );
zero_vsize_err_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(12),
      I2 => \^q\(7),
      I3 => \^q\(9),
      O => zero_vsize_err_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_cdc_sync is
  port (
    axis_clear_sft_rst_hold : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    axis_soft_reset_re : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_cdc_sync : entity is "cdc_sync";
end design_1_axi_vdma_0_0_cdc_sync;

architecture STRUCTURE of design_1_axi_vdma_0_0_cdc_sync is
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\ : STD_LOGIC;
  signal \^axis_clear_sft_rst_hold\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  axis_clear_sft_rst_hold <= \^axis_clear_sft_rst_hold\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\,
      Q => \^axis_clear_sft_rst_hold\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      I1 => prmry_min_assert_sftrst,
      I2 => scndry_out,
      I3 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      I1 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\,
      I2 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^axis_clear_sft_rst_hold\,
      I1 => axis_soft_reset_re,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_cdc_sync_1 is
  port (
    axis_soft_reset_re : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\ : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    axis_min_count0 : in STD_LOGIC;
    axis_clear_sft_rst_hold : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_cdc_sync_1 : entity is "cdc_sync";
end design_1_axi_vdma_0_0_cdc_sync_1;

architecture STRUCTURE of design_1_axi_vdma_0_0_cdc_sync_1 is
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\ : STD_LOGIC;
  signal \^axis_soft_reset_re\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  axis_soft_reset_re <= \^axis_soft_reset_re\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\,
      Q => \^axis_soft_reset_re\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      I1 => s_soft_reset_i_d1,
      I2 => s_soft_reset_i,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      I1 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\,
      I2 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => \^axis_soft_reset_re\,
      I2 => axis_min_count0,
      I3 => axis_clear_sft_rst_hold,
      O => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_cdc_sync_2 is
  port (
    lite_clear_sft_rst_hold : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    lite_soft_reset_re : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_cdc_sync_2 : entity is "cdc_sync";
end design_1_axi_vdma_0_0_cdc_sync_2;

architecture STRUCTURE of design_1_axi_vdma_0_0_cdc_sync_2 is
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\ : STD_LOGIC;
  signal \^lite_clear_sft_rst_hold\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  lite_clear_sft_rst_hold <= \^lite_clear_sft_rst_hold\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\,
      Q => \^lite_clear_sft_rst_hold\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      I1 => prmry_min_assert_sftrst,
      I2 => scndry_out,
      I3 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      I1 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\,
      I2 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^lite_clear_sft_rst_hold\,
      I1 => lite_soft_reset_re,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_cdc_sync_5 is
  port (
    lite_soft_reset_re : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\ : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    lite_min_count0 : in STD_LOGIC;
    lite_clear_sft_rst_hold : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_cdc_sync_5 : entity is "cdc_sync";
end design_1_axi_vdma_0_0_cdc_sync_5;

architecture STRUCTURE of design_1_axi_vdma_0_0_cdc_sync_5 is
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\ : STD_LOGIC;
  signal \^lite_soft_reset_re\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  lite_soft_reset_re <= \^lite_soft_reset_re\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\,
      Q => \^lite_soft_reset_re\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      I1 => s_soft_reset_i_d1,
      I2 => s_soft_reset_i,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      I1 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\,
      I2 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => \^lite_soft_reset_re\,
      I2 => lite_min_count0,
      I3 => lite_clear_sft_rst_hold,
      O => \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_cdc_sync__parameterized0\ is
  port (
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_cdc_sync__parameterized0\ : entity is "cdc_sync";
end \design_1_axi_vdma_0_0_cdc_sync__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_cdc_sync__parameterized0\ is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_cdc_sync__parameterized0_0\ is
  port (
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_cdc_sync__parameterized0_0\ : entity is "cdc_sync";
end \design_1_axi_vdma_0_0_cdc_sync__parameterized0_0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_cdc_sync__parameterized0_0\ is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => \^scndry_out\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => axis_min_assert_sftrst,
      Q => Q,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8FFFFCCC8CCC8"
    )
        port map (
      I0 => prmry_min_assert_sftrst,
      I1 => min_assert_sftrst,
      I2 => \^scndry_out\,
      I3 => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\,
      I4 => s_soft_reset_i_d1,
      I5 => s_soft_reset_i,
      O => \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_cdc_sync__parameterized0_3\ is
  port (
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_cdc_sync__parameterized0_3\ : entity is "cdc_sync";
end \design_1_axi_vdma_0_0_cdc_sync__parameterized0_3\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_cdc_sync__parameterized0_3\ is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_cdc_sync__parameterized0_4\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : out STD_LOGIC;
    s_soft_reset_i_reg : out STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\ : in STD_LOGIC;
    prmry_min_count0 : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_cdc_sync__parameterized0_4\ : entity is "cdc_sync";
end \design_1_axi_vdma_0_0_cdc_sync__parameterized0_4\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_cdc_sync__parameterized0_4\ is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => \^scndry_out\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_min_assert_sftrst,
      Q => Q,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F2FFF2FFF2FFF2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      I2 => prmry_min_count0,
      I3 => prmry_min_assert_sftrst,
      I4 => \^scndry_out\,
      I5 => \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\,
      O => s_soft_reset_i_reg
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => s_soft_reset_i_d1,
      I1 => s_soft_reset_i,
      I2 => prmry_min_assert_sftrst,
      I3 => \^scndry_out\,
      I4 => \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_cdc_sync__parameterized0_6\ is
  port (
    scndry_out : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_cdc_sync__parameterized0_6\ : entity is "cdc_sync";
end \design_1_axi_vdma_0_0_cdc_sync__parameterized0_6\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_cdc_sync__parameterized0_6\ is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_in,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_cdc_sync__parameterized0_7\ is
  port (
    halt_i_reg : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ : out STD_LOGIC;
    prmry_reset2 : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_1\ : out STD_LOGIC;
    halt_i_reg_0 : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    halt_reset : in STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    assert_sftrst_d1 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_cdc_sync__parameterized0_7\ : entity is "cdc_sync";
end \design_1_axi_vdma_0_0_cdc_sync__parameterized0_7\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_cdc_sync__parameterized0_7\ is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal mm2s_hrd_resetn : STD_LOGIC;
  signal \^prmry_in\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn_inferred_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dmacr_i[2]_i_1\ : label is "soft_lutpair164";
begin
  prmry_in <= \^prmry_in\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => Q,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => mm2s_hrd_resetn,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => Q,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => mm2s_hrd_resetn,
      I2 => min_assert_sftrst,
      O => \^prmry_in\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mm2s_hrd_resetn,
      O => prmry_reset2
    );
\GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn_inferred_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => mm2s_hrd_resetn,
      I2 => s_soft_reset_i,
      I3 => halt_reset,
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => assert_sftrst_d1,
      I2 => mm2s_hrd_resetn,
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_1\
    );
halt_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CEEE0000"
    )
        port map (
      I0 => halt_i_reg_0,
      I1 => halt_i0,
      I2 => mm2s_dmacr(0),
      I3 => halt_reset,
      I4 => \^prmry_in\,
      O => halt_i_reg
    );
run_stop_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => mm2s_hrd_resetn,
      I2 => s_soft_reset_i,
      I3 => mm2s_soft_reset,
      I4 => mm2s_stop,
      I5 => mm2s_dmacr(0),
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_cdc_sync__parameterized1\ is
  port (
    mm2s_fsync_out_i : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    mm2s_dmac2cdc_fsync_out : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_cdc_sync__parameterized1\ : entity is "cdc_sync";
end \design_1_axi_vdma_0_0_cdc_sync__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_cdc_sync__parameterized1\ is
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\ : STD_LOGIC;
  signal \^mm2s_fsync_out_i\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  mm2s_fsync_out_i <= \^mm2s_fsync_out_i\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\,
      Q => \^mm2s_fsync_out_i\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      I1 => mm2s_dmac2cdc_fsync_out,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      I1 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\,
      I2 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\,
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^mm2s_fsync_out_i\,
      I1 => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\,
      I2 => \out\,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_cdc_sync__parameterized1_14\ is
  port (
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\ : out STD_LOGIC;
    mm2s_packet_sof : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\ : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_cdc_sync__parameterized1_14\ : entity is "cdc_sync";
end \design_1_axi_vdma_0_0_cdc_sync__parameterized1_14\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_cdc_sync__parameterized1_14\ is
  signal \^generate_pulse_p_s_cdc_open_ended.p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\ <= \^generate_pulse_p_s_cdc_open_ended.p_in_d1_cdc_from\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\,
      Q => mm2s_packet_sof,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^generate_pulse_p_s_cdc_open_ended.p_in_d1_cdc_from\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\,
      Q => \^generate_pulse_p_s_cdc_open_ended.p_in_d1_cdc_from\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      I1 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\,
      I2 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\,
      R => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_cdc_sync__parameterized1_21\ is
  port (
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : out STD_LOGIC;
    irqdelay_wren_i0 : out STD_LOGIC;
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 5 downto 0 );
    irqthresh_wren_i0 : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mm2s_soft_reset : in STD_LOGIC;
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\ : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\ : in STD_LOGIC;
    prepare_wrce_d1 : in STD_LOGIC;
    lite_wr_addr_phase_finished_data_phase_started : in STD_LOGIC;
    wvalid : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_cdc_sync__parameterized1_21\ : entity is "cdc_sync";
end \design_1_axi_vdma_0_0_cdc_sync__parameterized1_21\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_cdc_sync__parameterized1_21\ is
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\ : STD_LOGIC;
  signal \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : STD_LOGIC;
  signal \dmacr_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^mm2s_axi2ip_wrce\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal prepare_wrce_pulse_mm2s : STD_LOGIC;
  signal \ptr_ref_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_module_hsize[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_module_vsize[12]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1\ : label is "soft_lutpair5";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "VCC:CE";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dmacr_i[2]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ptr_ref_i[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ptr_ref_i[4]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \reg_module_hsize[15]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \reg_module_hsize[15]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_2\ : label is "soft_lutpair2";
begin
  \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ <= \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\;
  mm2s_axi2ip_wrce(5 downto 0) <= \^mm2s_axi2ip_wrce\(5 downto 0);
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8AAAAAAAA8AA8"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\,
      I1 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\,
      I2 => D(4),
      I3 => mm2s_dmacr(2),
      I4 => D(3),
      I5 => mm2s_dmacr(1),
      O => irqdelay_wren_i0
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\,
      I1 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\,
      I2 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\,
      O => prmry_resetn_i_reg(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\,
      I1 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\,
      O => irqthresh_wren_i0
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\,
      Q => prepare_wrce_pulse_mm2s,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to\,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      I1 => prepare_wrce_d1,
      I2 => lite_wr_addr_phase_finished_data_phase_started,
      I3 => wvalid,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4\,
      I1 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5\,
      I2 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4\,
      Q => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5\,
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(4),
      I2 => \out\(1),
      I3 => \reg_module_hsize[15]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(5)
    );
\I_DMA_REGISTER/dly_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(2),
      I1 => \^mm2s_axi2ip_wrce\(0),
      I2 => mm2s_dly_irq_set,
      I3 => dly_irq_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\
    );
\I_DMA_REGISTER/ioc_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(1),
      I1 => \^mm2s_axi2ip_wrce\(0),
      I2 => mm2s_ioc_irq_set,
      I3 => ioc_irq_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(4),
      I2 => \out\(1),
      I3 => \reg_module_vsize[12]_i_2_n_0\,
      O => \^mm2s_axi2ip_wrce\(4)
    );
dma_interr_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dmacr_i[1]_i_2_n_0\,
      I1 => \out\(0),
      I2 => \out\(3),
      O => \^mm2s_axi2ip_wrce\(0)
    );
\dmacr_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(3),
      I2 => \dmacr_i[1]_i_2_n_0\,
      O => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\
    );
\dmacr_i[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(4),
      I2 => \out\(5),
      I3 => \out\(2),
      I4 => prepare_wrce_pulse_mm2s,
      O => \dmacr_i[1]_i_2_n_0\
    );
\dmacr_i[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => D(0),
      I1 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\,
      I2 => mm2s_soft_reset,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\
    );
prmtr_updt_complete_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \reg_module_vsize[12]_i_2_n_0\,
      I1 => \out\(5),
      I2 => \out\(4),
      I3 => \out\(1),
      I4 => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\,
      I5 => mm2s_dmacr(0),
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\
    );
\ptr_ref_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \ptr_ref_i[4]_i_2_n_0\,
      I1 => \out\(3),
      I2 => \out\(0),
      I3 => \out\(1),
      O => \^mm2s_axi2ip_wrce\(1)
    );
\ptr_ref_i[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => prepare_wrce_pulse_mm2s,
      I1 => \out\(2),
      I2 => \out\(5),
      I3 => \out\(4),
      O => \ptr_ref_i[4]_i_2_n_0\
    );
\reg_module_hsize[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \reg_module_hsize[15]_i_2_n_0\,
      I1 => \out\(5),
      I2 => \out\(4),
      I3 => \out\(1),
      O => \^mm2s_axi2ip_wrce\(3)
    );
\reg_module_hsize[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(3),
      I2 => prepare_wrce_pulse_mm2s,
      I3 => \out\(2),
      O => \reg_module_hsize[15]_i_2_n_0\
    );
\reg_module_vsize[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \reg_module_vsize[12]_i_2_n_0\,
      I1 => \out\(5),
      I2 => \out\(4),
      I3 => \out\(1),
      O => \^mm2s_axi2ip_wrce\(2)
    );
\reg_module_vsize[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(3),
      I2 => prepare_wrce_pulse_mm2s,
      I3 => \out\(2),
      O => \reg_module_vsize[12]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_cdc_sync__parameterized2\ is
  port (
    mm2s_introut : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    mm2s_ip2axi_introut : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_cdc_sync__parameterized2\ : entity is "cdc_sync";
end \design_1_axi_vdma_0_0_cdc_sync__parameterized2\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_cdc_sync__parameterized2\ is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => mm2s_introut,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_ip2axi_introut,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from\,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_cdc_sync__parameterized3\ is
  port (
    mm2s_all_lines_xfred : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_cdc_sync__parameterized3\ : entity is "cdc_sync";
end \design_1_axi_vdma_0_0_cdc_sync__parameterized3\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_cdc_sync__parameterized3\ is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => mm2s_all_lines_xfred,
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from\,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_cdc_sync__parameterized3_15\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_fifo_ainit : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg\ : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_cdc_sync__parameterized3_15\ : entity is "cdc_sync";
end \design_1_axi_vdma_0_0_cdc_sync__parameterized3_15\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_cdc_sync__parameterized3_15\ is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sig_data_reg_out[31]_i_1\ : label is "soft_lutpair43";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      R => scndry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_halt,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from\,
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg\,
      I2 => mm2s_fsync_out_i,
      O => m_axis_fifo_ainit
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      I1 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_cdc_sync__parameterized3_16\ is
  port (
    mm2s_allbuffer_empty : out STD_LOGIC;
    scndry_reset2 : in STD_LOGIC;
    fifo_pipe_empty : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_cdc_sync__parameterized3_16\ : entity is "cdc_sync";
end \design_1_axi_vdma_0_0_cdc_sync__parameterized3_16\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_cdc_sync__parameterized3_16\ is
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2\,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3\,
      Q => mm2s_allbuffer_empty,
      R => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => fifo_pipe_empty,
      Q => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from\,
      R => scndry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_cntr_incr_decr_addn_f is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_last_dbeat_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_coelsc_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo_0\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_2 : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rready_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f : entity is "cntr_incr_decr_addn_f";
end design_1_axi_vdma_0_0_cntr_incr_decr_addn_f;

architecture STRUCTURE of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : STD_LOGIC;
  signal \^sig_coelsc_cmd_cmplt_reg_reg\ : STD_LOGIC;
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_4_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_1 : label is "soft_lutpair153";
begin
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ <= \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\;
  sig_coelsc_cmd_cmplt_reg_reg <= \^sig_coelsc_cmd_cmplt_reg_reg\;
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0140000"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => \^q\(0),
      I2 => \USE_SRL_FIFO.sig_wr_fifo_0\,
      I3 => \^sig_last_dbeat_reg\,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => sig_mstr2data_cmd_valid,
      I4 => \^sig_last_dbeat_reg\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20DFFF00DF2000"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => \^q\(0),
      I4 => \^sig_last_dbeat_reg\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13372004"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_last_dbeat_reg\,
      I2 => \USE_SRL_FIFO.sig_wr_fifo_0\,
      I3 => \^q\(0),
      I4 => \USE_SRL_FIFO.sig_rd_empty\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \USE_SRL_FIFO.sig_rd_empty\,
      S => SS(0)
    );
m_axi_mm2s_rready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFBFF"
    )
        port map (
      I0 => m_axi_mm2s_rready,
      I1 => sig_dqual_reg_full,
      I2 => sig_next_calc_error_reg,
      I3 => m_axi_mm2s_rready_0(0),
      I4 => m_axi_mm2s_rready_0(1),
      I5 => m_axi_mm2s_rready_0(2),
      O => \^sig_coelsc_cmd_cmplt_reg_reg\
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(1),
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \sig_dbeat_cntr_reg[7]\(2),
      I3 => \sig_dbeat_cntr_reg[7]\(3),
      I4 => \^sig_last_dbeat_reg\,
      O => D(0)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(1),
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \sig_dbeat_cntr_reg[7]\(3),
      I3 => \sig_dbeat_cntr_reg[7]\(2),
      I4 => \sig_dbeat_cntr_reg[7]\(4),
      I5 => \^sig_last_dbeat_reg\,
      O => D(1)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[5]\,
      I1 => \sig_dbeat_cntr_reg[7]\(5),
      I2 => \^sig_last_dbeat_reg\,
      O => D(2)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[5]\,
      I1 => \sig_dbeat_cntr_reg[7]\(5),
      I2 => \sig_dbeat_cntr_reg[7]\(6),
      I3 => \^sig_last_dbeat_reg\,
      O => D(3)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54444444"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_4_n_0,
      I1 => sig_dqual_reg_empty,
      I2 => sig_next_sequential_reg,
      I3 => sig_dqual_reg_empty_reg,
      I4 => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      I5 => \sig_dbeat_cntr_reg[0]\,
      O => \^e\(0)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD02"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[5]\,
      I1 => \sig_dbeat_cntr_reg[7]\(5),
      I2 => \sig_dbeat_cntr_reg[7]\(6),
      I3 => \sig_dbeat_cntr_reg[7]\(7),
      I4 => \^sig_last_dbeat_reg\,
      O => D(4)
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3FF0000A3000000"
    )
        port map (
      I0 => sig_last_dbeat_reg_0,
      I1 => sig_last_dbeat_reg_1,
      I2 => \^sig_last_dbeat_reg\,
      I3 => \^e\(0),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I5 => sig_dqual_reg_empty_reg,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I2 => sig_ld_new_cmd_reg,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => m_axi_mm2s_rlast,
      I2 => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => m_axi_mm2s_rlast_0
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      I1 => sig_dqual_reg_empty_reg,
      I2 => sig_next_sequential_reg,
      I3 => sig_dqual_reg_empty,
      I4 => sig_next_cmd_cmplt_reg_i_4_n_0,
      O => \^sig_last_dbeat_reg\
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => full,
      I1 => sig_dqual_reg_empty_reg_1,
      I2 => m_axi_mm2s_rvalid,
      I3 => \^sig_coelsc_cmd_cmplt_reg_reg\,
      O => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFFFEFFFE"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_5_n_0,
      I1 => sig_next_calc_error_reg,
      I2 => \USE_SRL_FIFO.sig_rd_empty\,
      I3 => sig_rsc2stat_status_valid,
      I4 => sig_dqual_reg_empty_reg_0,
      I5 => sig_inhibit_rdy_n_2,
      O => sig_next_cmd_cmplt_reg_i_4_n_0
    );
sig_next_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axi_mm2s_rready_0(1),
      I1 => m_axi_mm2s_rready_0(0),
      I2 => m_axi_mm2s_rready_0(2),
      O => sig_next_cmd_cmplt_reg_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_10 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_10 : entity is "cntr_incr_decr_addn_f";
end design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_10;

architecture STRUCTURE of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_10 is
  signal \^inferred_gen.cnt_i_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair101";
begin
  \INFERRED_GEN.cnt_i_reg[2]_0\ <= \^inferred_gen.cnt_i_reg[2]_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80009200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^inferred_gen.cnt_i_reg[2]_0\,
      I2 => \USE_SRL_FIFO.sig_wr_fifo\,
      I3 => \^q\(1),
      I4 => \USE_SRL_FIFO.sig_rd_empty\,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669666"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^inferred_gen.cnt_i_reg[2]_0\,
      I2 => sig_mstr2addr_cmd_valid,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBDBBB44442444"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^inferred_gen.cnt_i_reg[2]_0\,
      I2 => sig_mstr2addr_cmd_valid,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A03AA"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => \^q\(1),
      I2 => \USE_SRL_FIFO.sig_wr_fifo\,
      I3 => \^inferred_gen.cnt_i_reg[2]_0\,
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \USE_SRL_FIFO.sig_rd_empty\,
      S => SS(0)
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => sig_sf_allow_addr_req,
      I2 => sig_addr_reg_empty,
      I3 => sig_data2addr_stop_req,
      O => \^inferred_gen.cnt_i_reg[2]_0\
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => sig_data2addr_stop_req,
      I1 => sig_addr_reg_empty,
      I2 => sig_sf_allow_addr_req,
      I3 => \USE_SRL_FIFO.sig_rd_empty\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_halt_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_13 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_ld_offset\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_input_accept21_out : in STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_13 : entity is "cntr_incr_decr_addn_f";
end design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_13;

architecture STRUCTURE of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__0\ : label is "soft_lutpair64";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06080000"
    )
        port map (
      I0 => \^q\(0),
      I1 => FIFO_Full_reg,
      I2 => \^q\(2),
      I3 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => sig_input_accept21_out,
      I1 => \^q\(2),
      I2 => \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg\,
      O => E(0)
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \INCLUDE_UNPACKING.lsig_ld_offset\,
      I1 => sig_mstr2sf_cmd_valid,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A69AA6A6A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INCLUDE_UNPACKING.lsig_ld_offset\,
      I2 => \^q\(0),
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I5 => sig_mstr2sf_cmd_valid,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"58F0F0F1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I2 => \^q\(2),
      I3 => FIFO_Full_reg,
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_8 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    FIFO_Full_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_8 : entity is "cntr_incr_decr_addn_f";
end design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_8;

architecture STRUCTURE of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__1\ : label is "soft_lutpair104";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C1100000"
    )
        port map (
      I0 => \^q\(2),
      I1 => FIFO_Full_reg,
      I2 => FIFO_Full_reg_0,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFBFFFB0004"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_calc_error_pushed,
      I4 => FIFO_Full_reg_0,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40BFFF00BF4000"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I1 => sig_inhibit_rdy_n,
      I2 => s_axis_mm2s_cmd_tvalid,
      I3 => \^q\(0),
      I4 => FIFO_Full_reg,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"071F0810"
    )
        port map (
      I0 => \^q\(0),
      I1 => FIFO_Full_reg_0,
      I2 => FIFO_Full_reg,
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_9 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_9 : entity is "cntr_incr_decr_addn_f";
end design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_9;

architecture STRUCTURE of design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_9 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1\ : label is "soft_lutpair102";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20020200"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => m_axis_mm2s_sts_tready,
      I3 => \USE_SRL_FIFO.sig_wr_fifo\,
      I4 => \^q\(0),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF20DF2020DF20"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_mm2s_sts_tready,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => sig_rsc2stat_status_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7708FF10"
    )
        port map (
      I0 => \^q\(0),
      I1 => \USE_SRL_FIFO.sig_wr_fifo\,
      I2 => m_axis_mm2s_sts_tready,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SS(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_dynshreg_f is
  port (
    sel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 50 downto 0 );
    sig_input_burst_type_reg_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_dynshreg_f : entity is "dynshreg_f";
end design_1_axi_vdma_0_0_dynshreg_f;

architecture STRUCTURE of design_1_axi_vdma_0_0_dynshreg_f is
  signal \^sel\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  sel <= \^sel\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(42),
      Q => \out\(44)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(41),
      Q => \out\(43)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(40),
      Q => \out\(42)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(39),
      Q => \out\(41)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(38),
      Q => \out\(40)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(37),
      Q => \out\(39)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(36),
      Q => \out\(38)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(35),
      Q => \out\(37)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(34),
      Q => \out\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(33),
      Q => \out\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(32),
      Q => \out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(31),
      Q => \out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(30),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(29),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(28),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(27),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(26),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(48),
      Q => \out\(50)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(47),
      Q => \out\(49)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_input_burst_type_reg_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => s_axis_mm2s_cmd_tvalid,
      O => \^sel\
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(46),
      Q => \out\(48)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(45),
      Q => \out\(47)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(44),
      Q => \out\(46)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(43),
      Q => \out\(45)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_dynshreg_f__parameterized0\ is
  port (
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \design_1_axi_vdma_0_0_dynshreg_f__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_dynshreg_f__parameterized0\ is
  signal \^use_srl_fifo.sig_wr_fifo\ : STD_LOGIC;
  signal m_axis_mm2s_sts_tdata : STD_LOGIC_VECTOR ( 6 downto 4 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of decerr_i_i_1 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of slverr_i_i_1 : label is "soft_lutpair103";
begin
  \USE_SRL_FIFO.sig_wr_fifo\ <= \^use_srl_fifo.sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => slverr_i_reg(2),
      Q => m_axis_mm2s_sts_tdata(6)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => slverr_i_reg(1),
      Q => m_axis_mm2s_sts_tdata(5)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => slverr_i_reg(0),
      Q => m_axis_mm2s_sts_tdata(4)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => FIFO_Full_reg,
      I2 => FIFO_Full_reg_0,
      O => \^use_srl_fifo.sig_wr_fifo\
    );
decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(5),
      I1 => Q(2),
      O => decerr_i
    );
interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(4),
      I1 => Q(2),
      O => interr_i
    );
slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(6),
      I1 => Q(2),
      O => slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_dynshreg_f__parameterized1\ is
  port (
    \USE_SRL_FIFO.sig_wr_fifo\ : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \design_1_axi_vdma_0_0_dynshreg_f__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_dynshreg_f__parameterized1\ is
  signal \^use_srl_fifo.sig_wr_fifo\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \USE_SRL_FIFO.sig_wr_fifo\ <= \^use_srl_fifo.sig_wr_fifo\;
  \out\(38 downto 0) <= \^out\(38 downto 0);
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(35),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => sig_calc_error_reg_reg_0,
      I2 => sig_calc_error_reg_reg_1,
      O => \^use_srl_fifo.sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(36),
      Q => \^out\(38)
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(38),
      O => sig_calc_error_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_dynshreg_f__parameterized2\ is
  port (
    sig_first_dbeat_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \design_1_axi_vdma_0_0_dynshreg_f__parameterized2\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_dynshreg_f__parameterized2\ is
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal \^use_srl_fifo.sig_wr_fifo_0\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 9 downto 7 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair154";
begin
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
  \USE_SRL_FIFO.sig_wr_fifo_0\ <= \^use_srl_fifo.sig_wr_fifo_0\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => sig_cmd_fifo_data_out(9)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => sig_cmd_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => sig_next_calc_error_reg_reg,
      I2 => sig_next_calc_error_reg_reg_0,
      O => \^use_srl_fifo.sig_wr_fifo_0\
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \out\(15)
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => D(2)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"35300000"
    )
        port map (
      I0 => sig_first_dbeat_reg_0,
      I1 => \^inferred_gen.cnt_i_reg[0]\,
      I2 => \sig_dbeat_cntr_reg[0]\,
      I3 => sig_first_dbeat,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_first_dbeat_reg
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => sig_cmd_fifo_data_out(8),
      I2 => sig_cmd_fifo_data_out(7),
      O => \^inferred_gen.cnt_i_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_dynshreg_f__parameterized3\ is
  port (
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd2dre_valid_reg : out STD_LOGIC;
    sig_input_accept21_out : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_ld_offset\ : in STD_LOGIC;
    sig_sf2dre_use_autodest : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \design_1_axi_vdma_0_0_dynshreg_f__parameterized3\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_dynshreg_f__parameterized3\ is
  signal \INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out\ : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal \^sig_cmd2dre_valid_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_i_1\ : label is "soft_lutpair65";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
begin
  sig_cmd2dre_valid_reg <= \^sig_cmd2dre_valid_reg\;
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out\(4),
      I1 => \INCLUDE_UNPACKING.lsig_ld_offset\,
      O => D(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out\(5),
      I1 => \INCLUDE_UNPACKING.lsig_ld_offset\,
      O => D(1)
    );
\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"35300000"
    )
        port map (
      I0 => sig_input_accept21_out,
      I1 => \INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out\(8),
      I2 => \INCLUDE_UNPACKING.lsig_ld_offset\,
      I3 => sig_sf2dre_use_autodest,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out\(11),
      I1 => \INCLUDE_UNPACKING.lsig_ld_offset\,
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\
    );
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2dre_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out\(11)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2dre_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out\(8)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2dre_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out\(5)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2dre_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out\(4)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2sf_cmd_valid,
      I1 => FIFO_Full_reg,
      I2 => FIFO_Full_reg_0,
      O => \^sig_cmd2dre_valid_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gwdc.wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized1\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_15\ : label is "lutpair0";
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_7\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  Q(0) <= \^q\(0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[0]_0\(0),
      I5 => count_value_i(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => count_value_i(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\gwdc.wr_data_count_i[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \gwdc.wr_data_count_i_reg[7]\(1),
      I2 => \^q\(0),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      O => S(1)
    );
\gwdc.wr_data_count_i[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(0),
      O => S(0)
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      O => \^di\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized2\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized2\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair67";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(6 downto 0) <= \^q\(6 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_pf,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(3),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(5),
      I3 => \^q\(5),
      I4 => \gwdc.wr_data_count_i_reg[7]_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(2),
      I3 => \^q\(2),
      I4 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gwdc.wr_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(4),
      I2 => \^q\(5),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(5),
      O => S(2)
    );
\gwdc.wr_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(3),
      I2 => \^q\(4),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(4),
      O => S(1)
    );
\gwdc.wr_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(2),
      I2 => \^q\(3),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(3),
      O => S(0)
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      O => DI(0)
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(6),
      I2 => \count_value_i_reg_n_0_[7]\,
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(7),
      O => S(4)
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(5),
      I2 => \^q\(6),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(6),
      O => S(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized2_11\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized2_11\ : entity is "xpm_counter_updn";
end \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized2_11\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized2_11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_13_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair69";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[7]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[7]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_pf,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(0),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      I4 => \^q\(2),
      O => \gwdc.wr_data_count_i[7]_i_13_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(4),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(3),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(2),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      DI(5) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      DI(4) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      DI(3) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(7 downto 3) => D(4 downto 0),
      O(2 downto 0) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\(2 downto 0),
      S(7 downto 3) => S(6 downto 2),
      S(2) => \gwdc.wr_data_count_i[7]_i_13_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair68";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized3_12\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized3_12\ : entity is "xpm_counter_updn";
end \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized3_12\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_xpm_counter_updn__parameterized3_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair71";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_xpm_fifo_reg_bit : entity is "xpm_fifo_reg_bit";
end design_1_axi_vdma_0_0_xpm_fifo_reg_bit;

architecture STRUCTURE of design_1_axi_vdma_0_0_xpm_fifo_reg_bit is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_xpm_fifo_rst is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_xpm_fifo_rst : entity is "xpm_fifo_rst";
end design_1_axi_vdma_0_0_xpm_fifo_rst;

architecture STRUCTURE of design_1_axi_vdma_0_0_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]\(1),
      I3 => \count_value_i_reg[1]\(0),
      O => SR(0)
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[6]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 74 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 74 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 74 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 74 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is 7;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is 7;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of design_1_axi_vdma_0_0_xpm_memory_base : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of design_1_axi_vdma_0_0_xpm_memory_base : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of design_1_axi_vdma_0_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of design_1_axi_vdma_0_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of design_1_axi_vdma_0_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of design_1_axi_vdma_0_0_xpm_memory_base : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of design_1_axi_vdma_0_0_xpm_memory_base : entity is 9600;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of design_1_axi_vdma_0_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of design_1_axi_vdma_0_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of design_1_axi_vdma_0_0_xpm_memory_base : entity is 128;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of design_1_axi_vdma_0_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of design_1_axi_vdma_0_0_xpm_memory_base : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of design_1_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of design_1_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of design_1_axi_vdma_0_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of design_1_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of design_1_axi_vdma_0_0_xpm_memory_base : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is 7;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is 7;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is 7;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is 7;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_axi_vdma_0_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is 75;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of design_1_axi_vdma_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of design_1_axi_vdma_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of design_1_axi_vdma_0_0_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axi_vdma_0_0_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_axi_vdma_0_0_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of design_1_axi_vdma_0_0_xpm_memory_base : entity is 76;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of design_1_axi_vdma_0_0_xpm_memory_base : entity is 76;
end design_1_axi_vdma_0_0_xpm_memory_base;

architecture STRUCTURE of design_1_axi_vdma_0_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 9600;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p0_d3";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 74;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p0_d3";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 74;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 9600;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 74;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => dina(63 downto 32),
      DINPADINP(3 downto 0) => dina(67 downto 64),
      DINPBDINP(3 downto 0) => dina(71 downto 68),
      DOUTADOUT(31 downto 0) => doutb(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(63 downto 32),
      DOUTPADOUTP(3 downto 0) => doutb(67 downto 64),
      DOUTPBDOUTP(3 downto 0) => doutb(71 downto 68),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_1\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 5) => addrb(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 5) => addra(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINA_UNCONNECTED\(15 downto 0),
      CASDINB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINB_UNCONNECTED\(15 downto 0),
      CASDINPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPA_UNCONNECTED\(1 downto 0),
      CASDINPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPB_UNCONNECTED\(1 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DINADIN(15 downto 3) => B"1111111111111",
      DINADIN(2 downto 0) => dina(74 downto 72),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"11",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 3) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOUTADOUT_UNCONNECTED\(15 downto 3),
      DOUTADOUT(2 downto 0) => doutb(74 downto 72),
      DOUTBDOUT(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOUTBDOUT_UNCONNECTED\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => enb,
      ENBWREN => '1',
      REGCEAREGCE => regceb,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
uS/dIpDTldS7400uyLsI6bJxO+WmZJrKXsU8qB+wpyI+d4PWZVO6Cm0qMQFNUZb63p6zCI5fvnQy
SxjaSP1nCte/oQZc55w1rQbTqy54T9kryRoH26nDjSBVZvJ8hffw7NONwiKrqeB6I7HJKX5RKw73
wIJxNNH7BCiCEtRLIxc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
L7q2sHnC0pU7uHs8shPm9nAcqyU+hUFnNkd6BPHl+ureEVBUvubWhEbLRLiFFJveufcmAfAXTzae
tWbKcVVt/zKzWEtv0onUXoSEgyS4+QaTAFeCPHR2bbnlP0aCCG2SYmC1dv16cFoAk/NLitClNXAv
h+UBGzod+suWv55DaNHeHtSZ/YLZxHdn/R47atTiQM+A1TWQkpa3faF/L9ANZISSe/OR6mPfQ/Zk
4AptHNmW/pWpd3JL4e06iK9P6ZLLRqSMR9mu6AFIeWYBVz+KkxgSIWgQO7/AHBUFjlIiMFhyQR5Y
UC1fo4CPZX7fMdUPwQiC+eZ7UtxMAUzovIzwEw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KZhqqPnSEvcItoYRHrFT/Wt2IEXHe7pq5lmAOfYqAaaoY8mpIG3Kd8B/C4s9kNUbktSOX78NnnrJ
brxcu/1EAlI9itnDH8ahxble+2Nt/Lj3dQ1/wbDy3HOKlwBVuOvVDArOpgho+BAnoLUZXrpsw8EI
FSIPKmsETVzLzZDw6m0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WZbb0PsQl1vn7dY/rZzI8ZGsAP5Ad4C/d2cBXS49yTbQqKMTY7r1YHlrjBGteY6wrhKVmM92u/3/
/UJWPyNVqwcsrRAHhR/Lp3Mg87NIhYzETdNAOpnc7rWC9ieIeEiyPM734sI7QtAMVrZxXoUXnCjp
fjQhaMqv+HsuEWpFhDail+v8Ftwmr5xP1JSpqPfxLz5a6+q8/lTxRGeWZokM7vP2YFKg7L7Yoowh
gOm5w3JhR2fXZsksWxfQk7885JzsI4yZOrU8dY667YWWhkjZE/SKo2TMksiasL22T6CpyUbMwQm2
DJ+cMJbr9/8csBEifIsopc4V9zFbSU9eoxlqZA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Adid/GOKDljgmM7UpkmD6EVL+5rt6bnWK9P8RIZiI3EkLW96rM6eCs7jkLeKnEW/WPGRhlZrGw8p
C7Ni27oibJKJT5xUBJDymbO+yheaaTI0GaeDMIzks860gYA3qdvTPxTBotaOg6MIpnYd070NhTod
Qq5XNnxLuF7/s5rAZANJHyRQKwu4gVBfs5SU2FSjF546M5FvN7BX6G7B76ALW6vKqGyKxwoHkc52
Bm8/jGTxJ6zbwn2v31NEfjO6nM5m6yYwY0476QLXWI6+7/ILkSvDVTt7B9HpcaRg3n3T4AEQDMyX
8bBPgm0qFbWZue0dlr9ljYOl0dgwaO8G9uYe9g==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tq2b3cw7fnIOEbRUxnQIgAjXwRE3aRwj2IBVmS0S998fvCLPMUtm5MVXAqk0TwuEzKG3br/oRham
Oe5KAx6FauTTVpRhLH5RY3832M9OVTSW/bNq12/dXnJyOfYS76FQtd9HNFrSkVPMONGMD0ZQXRic
Yr0MaeflUHQmU6QUCt5OJkbG4F8qJLMWJsg03K7dNzDfkvev3QVf72bmHTm4SF6/cs94NXQl/NPr
CzQorTZ5BgCzVAui7mM0eu3mu6OPkecNQ3Ih+1zsJuGkAHWC7aFgh7ii6xEj1upD365TzJUF1ZCe
0jZj/Ub1m5OgZMbjbLYn/Fh5nqi+fAmL7jDAHQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
S+EkimFGNL3D/SKyjUVYhIZzRbEoTqlnv2kHD0e4rYYCt/O4IYecNmch6HRfd2U/WSZPkAoJ+xa7
GKQSo51PL81HSvqURo2CxltObyTYiklnzGtbdWUMpOSCjDe8LpQjUNwhSksWjZjUQypyYXS4hbCR
VJy96ow8zi5m1XMzoLaVMDYoJYLtOVh7eaL7InaIL5gXJIHWkhoKYh9bR/O5HE6YTsgZl+Ofmx/3
0mQ/bL5ZKSY6gBEUD8f5+SoMIjfXrGkjMj1+fEAIv0fO/wKyJQMKnDOgWMvcUw56dOJ7FWkbNvbC
kzquuXhk5LuzZfXWmhyDSyMGBWK1wN7iyMKMUg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
LQ4hjhkD/G9XJd+gVR5WF2vSll/p8/psR+nHjJ5/DHrtiRqVWFVc7B7T9XZuJBmTqrQV4iSBYWDo
zNaVdq26mGk6TTNo11Dcici0hEwC2Bg66k9kr1if+0iZo3VtB/ZuEOj2w7euhFo3ja1OovnDXxf0
8t4WMUK68mfUiMuKgVcbOFhm3Jdnbnz4u7SggH2/rkfOS8jbon9q9n0EXlK23tz2NzDLCS8B7ERx
dYvwqwBiySKoP1/EcfSwFNIWpr6p7kbRo7iM/JbP6UwBbkDHgE8HGS+3lTXIUXsmGmsx6EDSr/gY
i7lHwZTmDuhuIEJaf6gTJgtqMSxVyDVsrnba5umKgV8z5OOWUkM3FjVWIXOG7Ef2iKFCzBPmp2Lk
8XbrXk/bb9H/jr4UR3hgdbizISTysLTJd4n5uyeDhDgkxAc+1FudacmuZyBlA/VTR1f0i9+cOgLI
kdqbo1u5hQwnMphluBKjdTA3nZ8VnpDbdq5R7hIF61tIrUfdjwQw02je

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JzhYMwmYowESMI19XNb+BEFcZw3IXZpwZO3gzrVg2CdSjbAR3tiIVbPHI5Rgu59SH7H8abU59Atd
+nrPiG37rmU6CD+cMV2mU8SHfCDLYsnrbd9YLZ1GEfqTovR0NZHQTHj+7c5dP7nqm30C/kg1adqd
DOV7F128PbmM5U45xRxOJKUgS/Waz0gvmYKKJejkiyFPOgGbN5f844mtysoOckLrAU/BzRs8SB9G
zzisK/a8hM5af8/opZ64TGhH44Npzy8kcP+gI+k+U0oF0SOqW7CjadKaJhr2oDkTScVVCbBqFEjc
2gH862vcCfZu5Cd0Sp2ALgoqVxA+91lAIHJp3Q==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ooNS+XjsaWLRgvcrNWVpR3ihKtIJNT1oT4D5ivD5mCfw+4/SAyx9P4cmdvOotLNPE1eqvx1Smd9Q
LDImL/GqS7Cq3KEUtEBbvQAOp+0SjiW74cC6nyOqCA8NQcn5JM+vUzGSsORPnM5qP96axGmyEvSi
p3uL9Gmx+3S3KUJuAzfuqZwJD7gdcA0Zv3hPRl+xhx8qFtkPCfT5uj7wpFVaaJ8tTl1SDd2uRUIx
rgVgV+oERCg71oEVN7PqPK1y7pFVgSW9uhP1wuvO/EsbyrLYZV6HtBn3tJDcxhTsQWrrou3F1kFQ
cFnl9tcL1wXJo/F3wvsbYM1W0UPHv69XAsEUhg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d8YRbu+fllaHlNDedyRNDRtn9CBoVbO9fZCdhKpy0yf9dL6A08sFZuWVtVGljxF/L9volGB0IRjl
KbH2N/JBQA+tZWuh75kK5pjveAAKLVACS8A+Jmt/mrxzlolPWsruJ8o1Owrjq5tGWspdqmeDGS7U
/Ww7cN0C9ExUj4cjRDcKaqDS9MGwRtx4LfcQbQbRDZBk+cyRaWCchvmhjoum4uTizvqMq2u4oSym
t2zyKFjAuMO4zC2LbPbODeumm+FhlOKAHRyEBKA+VQeLB4apkMYparuD5AFWAuVvdWEbGq/L4cJ7
pEGz+6Hqi68CfF/4tMNiyHveP1lxnyAaiW6Kjg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 46144)
`protect data_block
HtzVH2ktAIekmMiOKuggtvDwXtjBmgqnK50uu29+d6wJmyew2Vbim2ZW7e+ssExKHhlSuS6UQ7G3
tdn3kt0VeWEjLqg6iZbA76AlNzfNkByP3ct18jG7MwtYl14zD+e9PvungrDL2Ud3ZjwGFiO23v8L
RzPuybdREs0M6cDGoXLcIeZCfFwyelm5AhYw99ANb9GwY0ipZ7Gp/HsKpbq7d/IDPpnA3ZDsR9N/
vTIh15cqswHN+IDAe7o1h1NZBHYZ9EsI/SDVnhwhxjuuNF/TmtU6BgHXS18Iau3N0NBnQ035I9h/
RJ0yL9DvNWG704N74SBTXBcOTQzbcjGmrGeuhKqHqsuOX61aRqXZ5OAnVyo4xdd96rYD48+BAh7F
5Of7QikgLOu+94rrh52YgqGFCp685LOc2EcoUY9/2hduYO67oPBejSdWwWeGSrkbEiGL5oXq8ONu
d9zVqj/nksIKDU2oUmSN5u3q7Fux4l2KZB6j9vLCfmTsaAH4vTaZdymsUL0NiqfGT/wxfyaDzIS2
sUb33yZ0P4shfWw6cCFfVSXV9+Ap84LhkRGy4VexDk5IFNHLFJaljcS1RGUI9/jqaa0Ty1hbna1v
KYUNF7Yvl7ewiOWBx5dgj0mXKnpUM0/zznvDOypm+i9z5wM+QwzUj5VsxZ9ZTfrLVRU7+84So9tx
JJRUK0I7HvX3yRBJtoqAT/VAeHlaAxqmtJEniOvPWodJoJUIMzk00cPzFBxMQNyLQd/wiarRHRR5
lh3iGuPeKaOCgDAm+Bik2CNJ40iLUJEMNlj70/JsTUBxLsMudx0G6UXCEOlGNh098sNJCsiz62zD
NLGJlgMSqmY70mvlu6hKeX7k3aJGShvkGgP2BWZIwH1QwmUWn8rD5Cp2y3TMvblxoBc3pNs1xuGR
++wiNnpUSyscgjDbuTKfCbo9OC216wV2oDZ+HVjP+mYeasga2UgJro3Adrux2lSXKfSXoY9FObkQ
u4XYFfpTP9w9RGZJ5S74sGvtLn0ulvhMIyMRpCrur2poZmX9pFAfUwXKdaV/5CTMQOYA5ZBVIZh5
/BSSpn20ZP0NsrKil/iTAu24//PA/2arwjDQ8G1x/0YqqPFssoSCacp2DVH9r1D4OEMGrzf/Ptsv
nEiMfpmjya6kV7RhOQIn8gDAjVUx7wzh796biXYhSnVfU0R3R4YK4PCjKKHchEVbBp0+iWGycObY
ZS7bY3qfyZ7dovwtFdqk2xA1lLkqvjw+Pu7z4H8/oXx248NtPwejzSo4lEBaY0XGVriBWD627H3M
69zTsvGxO4x9jhLOU+4Z1obLSAST7Ky4jwD867JzsjOMY1bDJfDNB7ntfCkjXHDRiNw7lDxMUrBP
fNw25YqKmBpeMG1cIaWYBVQwQ5rszITpYO8xDVeJ5BUz7OW1U25q7xgNq0BOYDju0JrlD1g6YwjH
77Qumn0RUG++XyMNaWnhN3tU/JVwhMSaSXEEtckVpQTCDiMpELQT6ufxUpwj2L0KbbqqGoVG9imE
qGdTcFQApAslvOsSYADCF7gnCxhci4Gmxrla66Hhl+dcpUnj3qEXgDDO4tP3n1fGvm0s4jQ6+kS8
3dxmFS9m9QJwahIEAkX165ioQmDO77g4FR6SQsDw0wmlnjeoeWn/eMXgQ2Pvgloax6x/lKH8eyqV
tobhuAATFotzP1hBwp0+D8eLyCWvNI1v668EO6JiPGvQHp8EdAuwhe+Cq7b6uVIzm00aY8pFnrl/
lHpssI2zFwwmOwEB538SC8dIF7yZl9Eeo3GmVh/4HUPXcs1/2nd22TLs3O4Rdv7lI1s4LEqzzE2l
8vzMWtK8V6zuvNTpRCUULpRyxsrswhfyKucgAaTsuqQMJy4/O4C9oTzc9v4UZ7AK2W1EF9hwHeAn
7MFgCJjgNyFAwqcq9lm7gkyEWYymXJFjtDhOTBUkiOYQ9MzrWdX2cbciUAAfYR9/GNzQunjPjvu+
KIek2+T97mBPjQ4HRVKT2JvGpZSVMfSXp28dEbLozCqDhet85X9H/CPsAHSTj3HKzDF0ee56L9g+
fUQK5GaEEE2eAPthSiyfyoKSXi4/8RVN8jnWMuJ6JDafOystYrPdckhjyD7v22RaT/NgbKUA9Irc
opSJiAgssDg0k8ub9tnB88U1EnH0BdH5dnYFoRvcUFTcbHcsjCExjBa035ZKvrlZQx9aOVu5AaE8
eM3AuPmGQT+IVc9yMMmrLq0QGGKEnZH/SS98oDV3fRy2GGaw/P6LR3SIOtYsVa3EHTPltMmLnNLR
IX6VOeMwt4S6Ryo8VtrEyZ4wo6C+qAuYhfc6pEelVGrsmgzkPY9yOM0mn4UsQOiX70osNU6iZGat
hSF4YDqOiKe6dIFl4c6GWD4Tf73lLQlVuuW/MIBRDYGzMgiJMG8W9eq6OLlXQElnRMD9yaOxZJW3
CIGFS+IbbH8sQy+KCGDMsZKraTstRkPMQLaPw7gOC0DOgxRhXpDyefVUYjHPtjNCVAX1hwjiMAuR
ZSuoHx1zwtmC5GJpFwZ5zruBZgzo3tiMGUupC0DSdMtslMTwx0ANfZwyXC+CI13bW08hC77RO0iA
IBvZ3ZV9WAcANvGs3D2/HXQyfSIMOpznWqSwsoZ6S4azzDSMqXCAQpF7SEz3QlJNqyjDobpdOHsW
Jcc3jRzoV0kRTzWnAOfXVMs9hm3sdQKw0dzxKIbkltAIPnhL1q7aEp4UQAhtVGwCMYsIf6fd+hMb
Ay9Xmocl92d6NMLNAIvYUoZtUcWocxIuHCqdqcZKCrJi1LSVcXRJ78Q0JBAckqK1OuzYQAZI5oZd
LGO/6aB86aY70TFSCHTAfaYSvW+ZcpQLO5J6dlUXaNWqp3nh/JnScmJoGnuA/eBlEq7SnWoltFdY
6Jxi/XE8VJgr6gS7WUs4b4T3VTk6HmlPXvOMhwWGxrYQbhVnReZemge4kjcPVzxMBpGRil2j/Ngy
KkTgHfFWEdu59RchlmHfdJGdYT006yuN9KqHN2S+kk5K40lt041HenYUnqALywpVcuNP/w00LK5e
Z6bGHnIhLU1JLTiCnK/2gLgnQMFBI3NStI3aJ3qX6y8Fo7Q6jRQLIF0zRfVcuciPS9rqK5Qs5lKH
fRuHsVa+Lw9KHxm901svei1yQ0bf2AqDiNrdJpGOjHfNo+2DpdKlpdl+X7omWV4gdX60farhCx8f
5q8in4oLg1z8WLtK+eG8U9vfgwmX9yewgfZmlcBgB1CoZNnFjE+ZWNHjdniYbn+97FHz3VaprhTg
kNES9Gzu9mHuiGD7LOCKWd/XlRb9AUe5jtjIoDkawQpiCDgsx6SeXJdRaZAUCui9Z63+KsoRfELT
LH7nhfZLY2TYoxapO0fsNZOF9Nn+sMoINlTGs80NJqIYLH8LnCXZ6SHjT5wjx6BZBO2jOmg7BArX
zc7uCZjHovZA1s5o8jeR8BipwdirXgj//Ka2No4oEWgDubjNibmDTeN4BZfiCAt03bUTvB32Hb0f
OwG1zOR7cyjxmn95yiWduHUsBj9a4JqzQj6gaPVZ0su7y8Q+wWWK2gK8LeCWsEEyF5qvHprmxvqH
4zjhAdqaRNygB/h2brFXkSfx2N+JrkP3zD3ICMf0yq60825CJZjrZ5U7PLa1IcQ247mAbjLS7FLg
yAtwK2aKWslOBq95cPrV4nCUn1sc/FbN8ghmNOfLIw4JWrD2jPZLBua/XdPbl6SPX/q7DUXgYSDi
+cYtBbGQdf8fFC1XaSsq+DnBUJtDclVDM/QBQYsEDFnQVk4uewX629q9Hb7HFx+JNuoU7iPRioSt
FHVDZE9hB4PeGLmNS8Ev4rvHEdruzknljn9AbNIXaPag0i5kXFoYgWTqbllVKPvrxCuO7WsgZCcd
lGVyEd+2ukjAQJ0B4ZjgxKafN+PUcCj0TUYXWtrtfQ6kAragvsZI5BaUOEeMVuJ93KmtSN5Xo/Hq
wHmaWSC2j0pkaaBYaq5B9ndwYdt9dL5Fx/Qmw1X94CaHFkupm23XZ5chc+kDukmUtrxZt8wBnDp9
HywOm7hQ9eDSSmUycqoR918QaHFioxvLyiqT6Yof+avGtur21K2dCJM/z4JHZPLFD5xChev7TA1n
hdc9EOGe4zgV9dJufmKte/08AXEieHgXko9O5kjEN4rrxR8KI4Lmk5sJu/ajol7ONIlrUG9GsuYI
/HMohBqwFXMD+BeYAGp3KVCiT7voaPBeRotnDl/qDlcChkaxJwvDycUydVgku7xc+Okfkgm9vo9V
kSalNAVher2SgefMcfPSaIF3mrnlIWhqp/DlJjxdtH5WF1/EQnWuf3ZNtUpCe+zg1dcxo8FGlVH9
RPGXWzv/QVBgk96KtJLLvi2mPUs9be7MyrCFHLrq6RsGT8Q6lpSHDF4xgZm2SVWK4GDpPMOGDDjX
KlT3fY/3FJNbISHlq+3TzzeblukOyJtRttCK7ed45ujZV1v8/rJG5zMN0PAoY0wFMEWjH1PGF4jd
n//fA4RRCID6GQu7QDJ484tGcY90iBgTROR5YSOJMGvS3RnPG8W79tK5gs+ShNUNqR/epdMtkrlV
7QRugTW8wtyc0nHNnZ7acrdDhJVbZ0RqEw35klNsUcMXVvCp95HejBfKjjvM2TzdFgP2EuJkSsop
fas/pI+7Mlr7z2lIs/EY0N38oB5yx1dQ8Jw2RAvZe2MTc67gkxxlCTOfNVf6VoL0J8Gy0N1hs24i
u6KY28zlbJw+q2wt9C1z8CYCnaSDaTRoVUKyToTkY4G/S4XV1cftGowZ7fFnG5FnWS+C3Ex+VSzs
nuFWsX/CgJG9k/JN9HDB5nWzujgVFCoStu9dM/ZDP91imHGx3lG0QQ/k8w3xkzW0uFdBiQtcq/2p
ey+hkJdpzUtkAvR/CAxflsNgQbqZXanzoarGg0COdSDxuwjyEyFdv+/wLoR8f9dA4cDkJzTqO4rp
VjDZXTJ5K8Vk4BWo75aoCEkIG02uHRDVqVX+9zg6c8IqBlzcBrOHYsPXu2Ku42S8Rn0cmQv/2v7G
sa9EfpZxtV9/kAXinQw2hiBwVlpGS7Ehg7hDyQzYH/v3pJC9egL/tyOKAx65j7tIN7LxKUAVI7Z+
WE6PYP83JiIyepyL0b6WRBVf90dJvr0pLcR5yHFoSTuWR2dGOZ3D/atwETv4lXuPoLb6BFhtcYrs
Ocezpcdca0tNtRDXG7wMB/gOY2dpTa85we6V0FoVSHyCjfuaFWiityLzWOi+lqIdBTcdD6eorNZt
F0liICDCnV9XmG+BazUMyJnqBdCnvqdRmZ2ntyFgv6zHYY91n3v8IR5mG++Lq7Q+U2NSq7WOaqOV
rqzw87yJ9+iVQ5zR5SMNADDXifQ7r+FgwsDfFVpqYYuv8Wi1u01gebFeXRDJ+Cl76Gq7bsjDz5KF
9ELLcwepdz6tOiRNuVt5PZNGzEvoj4EZK708UoLFuScdbGaIFp709E7F27GzviFLYnEcs1+dwVoz
E8WVpnpD7E93e+5NKsXEDAcsst4T7KPg0GWeK0dTRiQW/kQeR2uSN6QqANkY+p6L5oql5CHJVHGl
Gq9pNgq+/A/9/wnKTjkXy61bzuhVB6DlDY1E18GvijsH1ndo97lotOGk8ZUORT9bL8W2F+8+ckII
Hnv6x2KkYs1eAk6tfdK1E65AgLf3lUryJHH6q0Rhs0NIGVRH6A6efzKQYbPI+1cQ4mXzhBVXHCmm
vRk5PxTyPaN6MG7MPHkh9LWWveZK79DyxnsurKO6vBm0u8bTUDI4wJ4c1W5MC/0tTs5+JYv2f68N
3uNtnCMmE8MXp2ouM6pEXQaLzHvGMksE1QKW+JYAZLOSS67hfT2Q/jTtimiMULCHTc9g5+y+nBe9
pPUs0MpdDD2kiVHAXnjgYRuRvSrQ2POm7JEvzDT4WVV4gargITWY3sMTHtVTztocqO4iX8I4zsR9
+RobzZHdPt4Og47Qy3v2lq2YOMPk5Kz6OKpv4lB56JPuGYNhV3qyXtP/9MDE0C7v2uOwXRhaIFzH
wQyzii3PDDoEWjpycx8QksK2D7XEJIbUVzBfGiRtVavtfqBpREVlbxjELcbf8J56hjpZUyC2w5AX
14ZnRsL5g7a4HjLq5QrWwDdQYoF6xVjHnEasyeDIMh1h8cqovYEL1zAm1Ip2MqJ1IdyslZFPjSk0
sxApSNeha/r29JlJLvlyYmqKHfg8EmB5VqqtRCbh3IzUx9yB1Qj57xoJ2vPhK3Q2M7YvEeZ19hx5
urV9W++fHXMBtbqJ/uDfwmj2NkyYsoVPHWt4gis4y6oNxHHAHrryEuXaD7mW1RlExuQ8j9T2No1T
UcC6v/tY4tDYQSh7oacJzOLycpP6rNty6Un0IqGLsRNqn0XeMcTMD4iWQ+8ijY11gvIu7JjLRIX6
FijxTpW4hB3ROg1SsQ+0pZ+e2+KlUAwzoZ8MoBMpi6Ob4nS+ZkG791kNxt9ChUij5hUea2Mg/Wpc
D4zqG1FTQgYHXxAUey1jABbQpw55G1Ji7EHUbs4Z9SRhtR7mBKBJMVYv/peb73biP0Fjrf34ID91
KuyKA6kLdUZZ5d3TH7oSVbEs3OMYb2pj9uiG6gSLLRfNLc8mWUPZprTFadMk9bH09pufAc8CXL/F
3kVVyfTqtrM4SLjlOAH1bYsaTixnSc9AwLssC8FBTwTFM84rUyDF0F+EM74PTW+y7GwBH4IyHkoR
k65hQAOQqXDIOru5OpQR1+daGlumHRtYc5wZx1EDTA3ZLABjzvEDZfZo3v+sBT0ZhELbDVpv5iKR
jwot+gmhq6jRlxKPz7rcydSoJPJbHaEhOYftHWKSIVG5MG3SbuatheD9yUlMNY8gYtxLyLxkTQGl
OzN/P64cNWqHa2WkFfmDTCyX6IBVfmItEsw6SXmYWaVcmFzq+VZs0vYveLSjhBUaAK10DlWzX1cK
cRnmUVnWQxfK+d2A71kFLiTG9UpyU3IbJiYSxBoPu9olpQUpwDRXKWuPCuRcOIiR2akcRP/OnOgE
XkPPuXyQkqsfpGcqSMD+ULQhi3edTI8kbOIB0NKeVKGkEGWJdGvzfkBzjPbFVccxrlieX2L6wv4t
JLotKRd95MmsXgQzEsaB14D004LYNnq1nfcIFXoButV3WrBKXHKV7wwVzcj2Hf6BkAfqkvJBhvoa
YG+EvtfJC5OauNAZPdMSNXHDMQj5mXn6XHCK+OHx9wFOzNqKww5EOjxPiz8yuxjl/JqCK2VG4P/S
PZpuCyotYuJuX9nWu1Ohi9ElYhSwz3OxR22erlJdEplfZn2DAsgLV74kHGm+N6rt+YAb91BgjqO1
A8NW6XcdlsY4+xz/LhIuw/5r4foYJQY7O41k+9OmUu1d7CYoJllxrqBa3buhw46gcmSaaxhjssj/
yqA4zE545MvYrT2Z0w4OmrmrRNnUWJZFjXsWUUk+CKhMYLjZhdyVqf0czuq6u5SQvst/unGDqqNA
2EqnH+hFMF6lCCPjViZys78HXlvvp0UqvoAa9N4VEE7SWfuQLgB5ywhaD05JUTn1tt9jGcxGFMXQ
tMmeleXhvW66QdqINy6dYRUtK7a9f7Htm3zGebeOnA72UZrA34oE4ieVHZT+wPc4i0VL4LfzT0Ob
fLAFceARuunGtHKV96a2fBW4sCv9b732Gsu1H+TVTX9vWPgQOGNncJF1gOxUc7xVUfJ3i2hI0SXF
OqOVGLdjYvFXCh4RDHx65iAioS8rqycVfRIQQMr0yipwSt1s0BZ956xk2PIY6GqiRUT8XVD8JVWb
FCSUt6YkK6sg8QM0HOxTiuItHQ+6s2fRR3L5wiy0XQlVlKhX6JWfJks307M1mHQYRct1fskr4+uc
LO4wgXtqqhu79Fxzvm/krgX8N+51QyMroxHL7yEVtC7A97GAjfguBvZHaDcq8/aDBxs4obmuXTM1
SoG6DwCYiGst6jkBr0ZLwfBjuSMtQ1NxD6YSG5R6HWsZSzhgnArrWOb9bnChwTJL5+n0+SGXWf+E
UpFeyzIM/QFt96pTmoRFCUwuUm7cJkjgkW7xMm7hKl3aKfgxe6A0oGqDyp4nzrOb9OYNRxxjNyXV
p4vHeUMdPaDXULFbHGguUjg+Ya6GWcWS5WiP+RJGAEoe/Qxca8r2JKW9jMgS9rZYlIFSVeNoCzNE
CcVSZoABhak7Qkx9FX821ijl0ARLyp8Ejg7+fVoUsS5H3zfuneRX9VqLoBx5i6xVB7jZJ50xsQ4g
vrkS5BrfCOfekdMq6jlzH52Xpa6gK+4bwxCEZbuU2hGAsdaLxM8fGg3tgPTpnF1ywnIYqiWaNy9v
50p0Ub7mLp6LJtF3DCowI+Sqx5EXuXcqZSBJUx1lb7WZeX3phWSjervVLIY4X2vfBuh1okJ8tBKT
zCEN+K4WvPrZSfC7dbQ2NUNnAzJJT/P6N5dwm6iVFfq1RZwqnwJxyr1vRysWbuk8NfaF4OHDDo3s
X2I9DVNOXVew9RigpbWDkUPj9axlwO4mzJJnR4f6bE4p5kRt2iyZWm58czxLEQt6gqBg68pd8qun
D8fKqiNPqHV/tjEXCzYTZ7uhwsLlsjhuXP6toI/7UhVi4y046G1Ao2U58YVl4T0R1nzUJ9RNZxvc
TsQFZzpJ2AYN7xPYbNZejwxx+w7MSgxN2SCuN+xnjVWmaimqlRPdfzQ49tyU33nq3YbYa/MhE0go
XtyS+QubNnX4aC8zg+VxO1sgieRedAL23xugQoVzkCxDW184yjvu98GvMfh5mgbEeJsUMmmhdwE6
xUv9HCnPXAuvp0UuIXr+vUzzsQ8sMnpjDlgd69qOrZ/jSGeBAiTfZ2KWECtSfSTivXyMfDexLnyp
rDUJfhg9DGxNbAEDwuB1HyWTNUMP9Exc5moULFy+Lmf/V2/OduRU0eGsCZGnAMD0M/wdINM72i4N
nTsfkHjcGTHs+tGy96VDJusdnUPVDp53mfMIfr0k6Cd1ZIb0Qd+p3lrgmM4GK/K+zyWUL5Taha0v
zvgMbYKf5cYCqIiNP+32gIq9erx4fUug395iPF6k8zrO+PQoATu7smZkgrvFlxVivRwn9KgorXFG
vR+ep7tYU3XfQMt3oab54ZTQMOKtbGc4T7eYbfbYrs0DBvQ6V+5WXK8MkkydT6IbmO0FaxYu3TqX
K6vAn5uyr/p5atVQ2Qrk9WhJ0OcddooR7bpQNCoahbsn1kLP4TI1lzhRQEHZov6z/MjhIcoVjn0r
dI3Y67tyZjANQFfLlKBTY25vPR59FiQLk0ioklPGiGvh29OSrI7v+mv/GMrVDRAAkiu2plh8yt0G
oeJ9KJfuH/PVJn7PFZ31ZGeYlp4Ze5Ezg5oFW5xsLNzIevZKaAW/znixdFxDOX8LZX2xCqboTMhI
awUbqXFVTSsfiYUUdWKMHiHNcPNtT9/qIXDfH0b8PLfW1LA1wMPPNXr07mUOJQ+H2SZDEt034TWB
5gEchvU33ax0cVdNUyiT1NQ1hAcMmDz5aLKx/91XzI29cGCS+T9dCxriWduIQkrXc0XP8RbZ6WYG
hqlsV33jAqSGjGDCouEvBC7p93ZsuTk9GGsJwfHdZXDjy2LQ7ZchgRyvndTVs0zWEX/2AiyK1rHx
m5O2pxKPHuajJjh4BWE8N4AURtUS4ciSTeQhPAaAVl6iYWUtErQ6GNNAqWMAze7ksgTvps/0Z9ft
9yEluqSc2+x1q6KKuJra1safde3xEv6m8NZ1qWGl7XJvmmRk/nlBPdA//F0vudk0NpMPpTPTw4+g
ojBMIsuK+G1w3Xzkczq0VPFhEJ3CGkv3SuYNPLrjBr1rycRsBDm/Nxhe/7PR6b3bcyJwLzfzi4wE
Iq/qaFkxiVb+Nc57N9gMZ2m6zs4OJQaZIB0NhHT/cdf3eHGr5u4ZJeioh0u/QhSgTXss0tKcfWNg
argwAfUWHYmSv8s30AVGewnQPAuc7TeVZzXIepPsgq09Pr4/mMIZi2w0QrYKtp7v++p3lLyNXs3F
vdONyyaeOM31QUO5J7rdej1ivRXM2rKO6juZl2lOKkCq6xWfvOnHBQRzpl5ia3lveFJkLRrBZ1cz
MMgZhggxel6lNuey3M0LAU8qNV+RDqK6LdW+ENT9sYMeM7f3UtaxirZt6WjINz9/dk/EYJF1JEYZ
840MwIeHZ89wkfBqdZ85pLPoOLAVMMKWnhmEiTlnVCoVbCU/UiY74FfqqSxoHAfooRa5UyW98fBT
Qz/bv6GocEa5yh/zGHyCET6bG4C9PPBafJftFCMOc1LPnXRhAHAUa/SbCWRZn6LnDqVzjfr9zqpL
TOU/mcA2AirvPa0CCw/nos67LCepqUdNaeji0JPe3Wf3CqqWv7MWuN4YrnmCAyzUwxjzvxWb2tCd
Kpe/6hE0p41v7WHq4n+IXvPaSeJj6meHwlmd6fuOHBp8KNDz8RyMoJU/sxvRUDkzKyZyYr6RlEbl
0ZBz/ZmZdfMBjLnc0RP5Bj2m08pHtOY3oY5Mk7bqcgS3I8Pjr7DzDccmorVR2EMFc3vq2koAR9U7
xqysryeanJFSnsloio3WyEoXOZKMVWQzOXBvapZqw7ZKqM4dBOxP28JNB+8nDIhdh4RlcagbOxIb
tg9RQUbHFbHwCAwv7mUG6QxgGPM+e/zRGtBpywmJv7G4xvUwMCWKtjrhQ0ccqVKOLHGVeh4JNepp
6Ehjimaa+5eVXgr4VV/KAxKu2tRjt8Luq8l6I8Dsdw2z3Ijlqfo3fRcOmYToLifthXc67aXxX6H0
nFrq1sfmsaddQvB5xxiHK8wWTH9Y4O9Of/PkAXcvSyC8dJv5nFEnVPpwFobDAkftGirHLQvR+enp
buu7oWhpif8HMiWIRwOm0imPV9zNtof7Z/K1m3OcqEz1V6tSC9+GQZQvj2z3bjSK/tdweOxPzBmd
qn/HpQdNRbsmVo0zQow7gWf5N/Ql5senJpOZohvGDO4/PvNgSnSFuupQICAJPV7iRSdJXzaWNsBQ
innlF9k/yGpPn7vYxLPORKPer3pyKPWnfDbgEoXfR1vrO91IVShNCgQjdotAr0UtNvjziJKe1HFX
mq8ZxnI+/wpnMfz4F96GpBmGzJHSzuLbjWEez5rG1ceFpR+At6orhuDX9vsnPPifwN5NqVMvrpfK
xjWgHSvjrkTYtecqv6WGGlpGCVPE5uMRJuZTOi/xLk4n6iQtuYOBtK9o3nuFseCprrz1Ck3eyQpA
iyJUedkBcV9IMG07vTfbllR6WJdA8INodPSoDN2SLxqHAv4qInCySF/pq/pFp/263L5Or2PPULuv
OO33y6gLu77hZ6I3BlMj8CNjseUBBmnY2rx20a0VOY668EBgssqtvvsnT4Pe1mJRFSx7xOXmPLaH
ehxTeA+sTK6ZdZGlU9OUqOljyLHChe7BgIM2NGJRS/66iQJAEawy0wvVG4O7IDX8J46Z1T0zq8FU
mRdmJrw2tn693RJ6v/pkIYl3YtpibuIyN1yghB2d22HuuMhtEb8O3jWipdSTzE7M/8/HCzsle92A
a/QiZ80NKESCdsnYla4IwBSjxxNWtxjhFXXXrqSGlGHCzVEimA47j6jzexGRIeF8wb51ZeHx7nkR
ilE9n7PnOwaRC/b/pTk/hfqrAgDZDk5cecFE7wjuJf/pCI6bUSedYM2/RTKHQ7Flf4Tww859ZEtN
n4yhxROD+f0IVgTbkprb9fAk8ShOybUHqFGgBr9cbtwumOqnpo8QqLC2Pu3HLyYtaPW7PXSZLZ5x
YTmea/LwLUmGYCKGPzuzYEjKbk1zL5i2kKU0Uq3p8FeZHEMRBzZAEi/DnlQWXk5emiDQ8wpTXLAb
f5NS0/l5yMhvHmlF4vRqHaC/3rsoH+fiLbOHz9u+UlOaF364P1sYIjLl1ju4Xu0IBbWLWfPzcu/z
DOf+DznWWTwr4u8z/WAPr7Vj9WCSDjmNhla7kKuKHOjTYZRHb0ruMn5/h4g6ITG9GndLv3v0us3q
Gm2YEK9ugb5qQCfAHS2Z3kYxp8fyLtZoz0i+GWkUwSafobwdeAd3+4picFKZvdBSIamg+euKnjzX
S+chnvvpJ+F1oro0RH6GtfHO66z8hhXuhlTWtCpwCLyipowhLyBhfxKFzHx+rOn2RT9LFBWpOo2s
tYwveF2osksQOMnWsCtYi1bglEPaPzVB4yY1ecFdjdKhDejgGmdipKKqsqqFJfJbIb4NmzvS3VlH
+a+chiRrWbV1Uih6dLFFd/I+EHvn6HW/eEDa9Q5Imnw+ymYultyV4zKX/3X513Cabk1B2sBHn8Pw
ycNrbHrclHeRjME92a8EGHFqBhJIXWrIHr0bqSUEts7/7x+LhA/BLZUin4QMCTZEOtw7wiMBpIX+
3p+CHUrfQnKcjXeIyqUPJWrbawUhd9L8fCdgopdgoQr6PTgD4B7c2/hRwb/zSYYiUqg+4EKxJi4g
b9P4vhGKvglbagGmsFF/QEKIGkSn4M7GkEiEk18SY/yO6Dy3aKAi/jqbOc9ZyZoFmi+tY86ei2ZT
zlX+bSKxYf9TVSoaSTqZcdpKk3rIYjKGpMJTHbh37IDyhzxrJwFlE3FFcQLRdRQMuDjPAnEF1MhG
FmAtrKOe5rYvvCIcjfP4mtFO8VeCs48Vh3ag7ZQOk7ez+z7IMMQKIcd7r0IuN1tQ9oxK/aGzrINj
U+CAvcfqppxdinejeNJ4IVlOhvus0UApM0vjTOb354qq3gIiVfo6Ggw+Gco8W7EhoSW7hSYGPSuc
QJ7TOspG6KW8BNP+ohHL308BUJFQ+us/cJ0j0Cdypu/LUq2wSimw/XiHuDrFvnemRAtB3W4euru4
WTEEBE2EeF4ox0lH0FN3ew/ADxg5vND5TifLUH52XlK4tuJqB1Xv5egkoCYxBFPnkZ+c6N4udlSg
HJyTS+iawj4g88eCI3NA0utQRhq7X86noyhhFVK8ghGzjK5HLodw29xnliA/g06B21Okr2KWY6Qh
8CxPv37FDHFcDXQQl8CP4cpKOCcZpYfGDu9xvSLD8+IgWNiX6DEf1GgL0xFInROPXUd9eL04ekwh
sPLyQZyaL//jUkK34jLhlAr1tGA4r7iDl8nZ0QG5Ez8OH8KTYw8pnzulbFjW6r/7CfJRqNm8Xyli
jOUBRGQAGwvyFZzLinknEe/bqhGs8xWW9tOrVOkncr8kKvSgw/maPzHYMSOG51DzDboZDCf4X1M9
EYTQvYKqXakUWDYSqtZHgn9ugIcAQ9StSrvYE1bgLIDlBKQSyQA5nRzg5zgJIylnexdeHBqvHwDl
27ObV+yoa9p9MjlAbkTpnb8jUT04EnJ3flVUick8oRwR1hTe6JroiWdE76O5tlNro3+oUqhM32DB
+PMWxJ59fov/4oGKtoyzu6twDpibGZGA+rvYD8BVEoeryvw0wz7krNDgqVXuhEjzWl1Pnpg/+BZU
rdXBcGL+E/dea2fmzeyKU+ZqQDTo4ObsMTiuc/c9eMlaHyoSQAbEsXxz/y089pqct78IpdFPWH0K
NrLoOAaaIer3wNQTTzGe1twImaiDSLMDwGA4wZjEGkgKCrYlpT/BjVE9hm7fNtyzwk5Wbpme8FRi
0xbgAxO6iG5mstnG2Qoi2Lsj+WUe6kE0GpB3sn92AZgq9Pw41NjQoECjyzm783c0sCIDaJJjx/Qn
APgN9/1Q+zxkn6vdk1DAI0LGtYtPO4KuhKTrE3dHI9xMAyNEpi1N6L+L2qhBMmHIzyI6mRBSjZWi
JjEq7avzPfS1Sww5rp2SYqkIORGAIkW4QfY7aYoVi9LH6w/4+4AdyQ35q/l5GlNgPLuyOPEZI96Z
oo+qGZu6CW7QJcF7Uf0J3191ObeCYhNdQJlUMCxqMsuKbVqOtFtyyvmNlU8Aq7qTSSiuKP7scNol
7YYu2ec3qb7lBPz0+lP2iXlZqgxZDxku+HsCL5BYxONq5fazFO4LisKdxRGKgeHr4LT21MXRuuVk
Ho+NhB38JgB1Ijgw4dlrZr8G9hC1alulDZztkj9pS77297ybr7UxJFja5sA4R3W4uCKFIEdy09tx
6dNeJ/XOZj2OaIXbvfs0ZgGK0y7BlAtCaw/isHqYOurKU8gYqT2uD/je5ahjeuebQojwzU9JscOL
Ec+AZ/cqulKV5IpFgwE24g+sg+1WiyvRTEEojrhwgcPaD+ikwSE+oig4/qi69dNfmj6gg90ZloSA
EAocQSfd6o0AS7LzE16uF2lQybwz7uzMcWUzTLo7M6Y/YUwT0PEV8Sl9NbO9d9T2L9mQcyCs8JQI
y6qxlQ5fNKR06xYuzstlaodS5+R9uzZ9VXakvQkMDNukaLc3IcRITK+gYFO0VW+BWbk8bFhS9y/L
GDkODtqd0yIkkwS18IZXaAus9AUaLVcgaz6jDxBp5ENhFNfWNNGhThxmf4rESLTUhQslxjWJpGIg
/6CVd6DT9+BwbdJGG5E9ad24hK7g6Gfs2l7uLsTc8t4ImcDyNGbQpkR2VtngF3Vb2KDzG2+Av6tj
nKVp9tDDcnDm5so7C4K8iP2bCEGq1CWp4PrldpShif2qI7g2rurdFHl/57fcFJPI7I8xnVTH+LsZ
xgJ6DImlaJ/Sm1ZVUvRjKKcyP1bXGXVQr2bCq3uErm5rLSPTsPz55CH/r0HZv536cl6sEjtA+umQ
3kHBqRt5YvYIbjKuWl/e/+chwvtEpFovV7O/qcTDnHmk6BTw51cJXe6Pm+MrhZYiXEAWPr6Pl+6M
+qva+QHRLp7VHUpx4CNhTrPQCoW1IA3eU8a0J/cf83cF15ueA98Iq+4fPjI7gU39sbgw5OGAU1tO
FI+R/NaRpMomA64xTwalPsdzUnzidtHRXhIS4lOzY4QB64IvOX3n0CygYmfAQLf5iVEzIibawOVA
x/WTye3R41iTF1lr4gYe4ig+mDypnpcEohMzYUXDyi/nMMo+inCJQYb2/vxyR3Cs+iOEI5cKT3Ix
RA19d5QLPCemaPM/m6UX64mn2v9/y4KOd7X55HTv46GcP8hcyzLcOwMEn4WV683w/0hHo4BHEuJo
28RemBiCvFagMiTbDCqqIhLjzOSfUqsxuscZSXr30vTVRZPpShX7ldXZg6v+lK8NwVcIqbXulpuj
G/dJkF8YAVxQ71ZxawgYvOsSOkRJqEt32blTIx8KXy4rRZ0HnNy4pKysljZw0ykyD7EWA/iZNnfD
VOQfTK+zTAp3pIqGv9L9wmHsyIRIwEZh+H5FuuxrKpELSIqEVO7arsqxzz2Ei1h7YgA6lwKFL/no
B9dQXLcVehHnihz4sPjmoMRoJmlkh618C/Uw49stmK0ltvMCyaFxEtFJ6QHloL5wRkBo8g6MNKkZ
vo1doEF90lRHWR+gVQJqGCge4Qx5fp/3joqlNT5UizTe96kxjhPCdiDQuEXYhmCinGsJto5hl7dL
JyRMWdmvN+hfR0vKXdlNm/S/u3z8I+Np+7KEvRp4prjetWa8vrsgmmI5TcxLKtT2JO2yhxSDsHJ8
CGNho7UhkLbXH5VpB6LOgZMJzjSMnR7bsKbywiM2/6H265i8Od5qHmHd1IWb9HAd+Df6wZrwKBM3
2xPoXQsvVKhInBGh2Lf1l491/8YlSGNn4nEqwQ1ZH4TgZO/EZTYly9vdqnn8BB+IYEyswDcDjNry
zZ8/yycq6uBkxTDaLg2OlTM0R89BGJjOxj/SY6XfjWekjojIONeusJPq1n0l7HSt7GsvDM/cxy7z
hfTO/5BQ5t2qPkczLUifUz9Xuo852q7rA5YOXCkRPtYYOLZbUXkZqFElPR9WgPtsNmI0kzuEnNrv
wGp15rtrA9rnieuqYlOFr9lKphM2l95s1pBymo8v2nSCgH2ChIlAuhQdRmXJ+df95FUbWIu19VgW
h45a21wCV6XM2dkbnMqWb1e5nvE3+dSwQU3angUwR57My6sKsvgG6oPMHhIz6HbDk44Ebnd2PRUM
7bFNwGREVPVvzlZrOlzVqG8R+vn/7Cm0bpBwpJVju7hL3UfcPRRT10+lKaFhC+FGG6TjFll/gxVV
HmLgA7s7LU+GHUZPt4FaDwXfIOXZmmBoddWsOM9ve14Vb8Fw070tcIy9l/WyA7y/ix05wg4GdsjD
U8uocvDJgLctYuwGg7QP9MEmuFrOovirwTpcBsksq6YUT9w0uUqmEYOXvreYaATMSKcpdvNGvTl2
5kZhyZtpD2g0ZC/eM7eLgt9clEoa5pXe7nHlIUcvrubh5NoGxjdOkp1YtaF2ucnodFIP3jDLNQXv
9jB707PDbCOwDzlo7NhyoEomR82hEfjXLYrxN/wNsShr6Wq7QyvFaJGnpSvqT5uPaE1jvWzCdiqn
kyV1Y8hQBOxNo1c+vcUz0NHZRFtwWmwjAvsy2rZ+3sH+drSFNgW9dWEWCMQNdoPT2HHJQxsto3Dw
v8iT0x47kDnw740sh2WFJZpVagvptkUuUrvzANkZAGTgSUQeQKS8w0e6g8qRTzqSCpkMGm7JDje7
USubDey3BVtdNekQDRq3VSM35X+acNntJECorSxKFGP0yEVXAHCUS97Zg5d1gV+m8HH+yssZkWPU
sGg51Rukl4MHP3F55GNCh6V7G5mtORvUPAqAWxSH0yLIe+oo0vmtAzQ/bY9Bl1BVpkxNu2gJgePq
eWPLXoY4XK7fkJrLZt8rSYRFe6uIMjfWoeqIW7g+pmF9ORGehZmvmhuWKtUuwy4OxPn0y5XWbj/x
XjuM5K/OeFG7I8Ciq9OFnmeIEzOXJCQwx0bpPxwbsJO4xwsNJby6tXgCLWw54q64MKf/w2A/NFzZ
XAm0EqfeCmTVLhrfwqPLOKLqMsOsKJMKFzZmBZ6es97TNmLJX4Xa4+X3ikqoYdfuZEbAVTB0L1s3
9ajSDyqAc9MEsddPszncje9YIP+/G93CmMVPPaAhPxIhgLfZYAJhhaoblRA6Qe788G9l2Pgq7sgP
VPoVfenCJDxorpfTodiqQt+bDWfSUlRZ+2HRVK9+fHZk5ySmpdiYDh9g0/RLnNk7ExuzCflcD+ob
yyuQiNFjYulYdHa2OJ4vGY1nrtNmLvcsZlk5RWMjn+MjzcMNXyvT7R5lwblCBeQKfBTOa76fsPxC
geJTM/dQODmjHW5EOrG1yIdooRFByOs1Hd5sBtfXVIuYrDOHKQs+Ka35/M5Y7O9B5g0yoDuCWt51
+1Kn1rIeH/B6+XLDUAlM27uNiaUowiIPvWpSQvjYHGs5dCHCLS9bGlDTWorNAkSCm6kaP/KjdNY/
EN7+ESb72P8Vy4MU2qoLtiFS77chVNY7KhCVde9bz9ttVOJb8/woV7PvRPhEG7aJKGxUTDoXX+aM
nNJJMwirAVgR8Ma/4QD9SNifHUbIJR6Lz7yscEuP7Ka/Yc/Z1JnvXQntt41iuYWzgFhGm19VcedZ
WS3sxwKpKm+Y1BxlxnSTpsLlYJ+bonqWDOwDlwkPMB+1LgVZXOwquRnjj+NI53eguOyUKKZX5Pzv
uBm2l/VBJxgaLp+J0GK/UgvyKVS1iMpeod9GHBqg98sQDDgzFZfmrZaokedgoJfm5EBVV8aHz8Yk
eSzamRYC4SS5SOA6O2IErTbU0mtXiyA8Q7Sv3/fuB/YWG4VIH2lf+NyvNdewOJkOJ8iaj/I8SGq1
e9b3up4ekwK2FXVKGPL8Xsfo5gxdZWrpE30J3v2diztAxxNOFry3Jjq0bRABMoxMXuRbUuWjrITj
RkrFSkStwBt2yYjwa6rct9eJ5ARr39T4thPvEz2QGVajD6tfrbfO21i3RdEa96y9pGLDoa49IxMd
w4Dsy1vq2A3JISQBs+Y8ARKDJuCXWHyDKtKK+OG6RbfoKV4wzOqCSR0b8/6X8Rh9XVTdl6UJ3QKV
gIo2BtUMLmH8uXMRWIH+ETDDwhD6qWndZUC7umwnEFPpAr13J7g3ap12oFldCMksD6HqgusKVGCh
Wq4jGLrigr5ajTnVNYETj8OPgEd1Mz2v9gNPXOhejDvwotx/7OqWZEKj0nfRzwtTbSTo9aRjbIAz
k8mEqc6OrHXpstzZ0XdO6askACcAmJk8p4wK3Awj4i7YPdDIdzItGEXhHKjI59sHBy/sQstzCkfI
GjqFes2T9CAaytKRZ9elvPT0S5Mf2t7sPoJrqChtbwxSyJO7TdRcDvtiPa/vxuVM2p2T1cEbFA7L
AOFhsFgIo4gxo8L7d5kF7GC6JeMU7iJT4xDm/PHbbgS8Rh0fq+yS16yvGQQ1PThNemRBMwtOWmJ6
72SyJ+yv/6knQyn6hFy8SyF5gHu8pXkQA10rPY2Me0dAEPFpLi2gUwCaskbSA5+AqbfR4oE4yaIP
eqNX8HzVETqJMwWNwh6X5ULvjZIUWOmfLDUOtMz6KRZVm57hEdsHpwaSI+FO53pqQMM4VP94SNZ/
CwoiFlTiCZLM/0k38VjgU8NfseaJy4fhBvjHytPO7zAaXoKUFUPaMY8d489OVNhd/qieWnSQPITH
No/YGwU6nV8ejdAlOXYaEyERQPBB0mhsh5X5jaQulDkI3DOu0G1hDl3gdAD5PgeR0xqzGdobnx1M
n95mnnsrZQDiG7m/8yWHnm3oWFB0ZjNfL7fv3/xFh2yV8zwN5pqlIxJYCKEDoTpOIlZxBZrX8bMT
WbZTj5P2XUUIrpVyKwckN6bzW9HpolZuzB1R0wWLv6vcBBsiXw0SqhOxNHqfsVoVlqjYpzl7JgHq
XbvTkOGwFM3uicl78I0YYFzFLP18/+tHQmdNd32lqAHuXSP0kVkKW9S+8tBDCAxrQSHaor8hGckN
saUgVOPm0SrPU7B448OI2aAHHP8bmzNY6szRtJT6e3MhADSsT3C/UCL6Bzk9WWsJ2EVGTZRSqYpW
/Dtz4WSRprbNjrfo7liYtQK7GDz+TovUQhsrEd8SFjMEMqBvUb8DAP73bcprbG+kd/hm2EvwCVE+
ZYvczTksCxMksbPfxVPksU1XKGyOAoJp1yA0u8FWl2mrV7k6lW9wfXXccXJJrFX+tUt7ZJCIThs5
vmB122+qv48Hvt3GVf10j0cZ6hIXWMojZcHG+IRAcA+kWTbzjRlLnnI6HcDzNhBGNVV8F6uT7m87
3lePnKm8AOWy5lat6uvNCO6Zbq6KbEE59zocjnGFs6ENy+mev/mvO/jaaXkBvGBIDPuDDl2KYtMP
3qFCwxZ8kh2T1Qoils039mIN2t1qoJgDs6KVPxagN6jKjFDF67I7pDJ94RmIsw8etblKPL8x0DKm
D32qUiJWjGntKM1rjGlMv3jtdOkmAZi/PcxinnWT+8YnYdGgSHg8N/VnjfekckO301Q8y30cNSU0
8z2US1mtRekRvHnCYqPuDH9Z9aLOIboXfpOm2dTbhkCu8iLQypN4JA9lTQjDzXKmd7IkKIhoGqA2
Jij3JKTjusD6hQjDO4e/7/G8gCjEzaOKzBZy9qBSIMwhePCO+FqJNZMY13kDGbSQQydcG2m9wuwk
xWoKU7WJhkUAIi8+AY+7eU8rauAG9qasV6VcSMYVzoDzX9Ctpp2ZZ3jOLji69Syojqqsg2OtKvFm
DrMobyREhFhDtl3FU3H+Ue8nq35nyfatEye3Qg5X7MwPqCdRr+ElvClUHcoxNkcikIrkI6M6ozgE
6wkkUht8ADtC1coo0aeXz6B27ygdss3KcdSOaiCatx5cvKvDqCEhRil3fPUnflJ0CiJ1wn920e2Z
AgQjCK52CPMuyIDoBSI/8/o/hqRoDZVYohodNjEl2aGJsmRGxHOBT7/3migm2m/3AUW9eMEfjKTJ
ZkK+GjY4UgRGohXtjH8rXOemSaUs44H+m66df5pXg2ZnOUxtqfn9qiylFuRF1oGLX1dZceqG5dd8
nnsUlcFynkEK5MPpzjN/mcC2/X9RRBtgUwn4HlDBRe8K/epxDDt/eSZCJObV6f1XXHp2iygaHo96
kwfZjs05UjeuKMmeXDMUzkeoEIBjVnyuTDxY/WviqqPhGrcSs6vp+zOOYltaZjzkEVPm3gfIlnPC
8h0C+SQNvJ+GsHTYALyyvVcn/YZqo6J3NC0ElhISu+QN5DO6vsVMEMtfABHj2I7DrzppHMtqFS2c
7Y5hdILh3AlFj8G1JxTqTiKhyBiiytoHxPlZtl5sbW6CnITNJfAaTFXoXm34kyhm6J5rh8v+ZwFG
maueeJHjpZ49HUxYxZKkydL1uyIFR68SII0FMYVCwe03TrnbNdIW3ior2V4AUUra7aDQlWABRNK5
IreVTJo3MxSaygCG0qajJIEPu6FQGtTxUcqKOO6Krt9lV5/bFahpFeEiWjoJ4T16JPQb5f1aM2S4
SCXHUkmJtYc0HF1fT0ZBH+wURcr3/lv1SlieCCQ7oUcJxiPvT7rRCenq/2UWxmVScQo0dq9SDdJ8
Efhe704e+6sDn+75pIg9rUvzzdaoVul8ww5t3XsTz8ZuNKs5hLSbK/Dp8hu3RLR8IdJoPV3s4Bsu
E9Ax8nFTgEEwmWBt72sqwvXR7Ky6LoX0L6Elg2Ng6IFFvyIHbOaQeDt+zMJyssKecBsViWXPQtki
uBYZBiqmAzDnWEm2j5dyTlThCyxzB01dPY2lR2IMPahjnk7Tz/STkDeKESmlVmslH7jjMTGYEQ00
uPZ9tUmhVkdANuRynIDNlj2s8DXJybLqfKArmUFMP1DT983Q9Lwajl+g7Bgqib5FGDJ3yhFOxEZV
4jHhAoX0Hw59/P3Plvg21J2m0y5q0XdwGPMLsloxx/60rYPp7AGDSflo9IxyB7CeSHIeu5Yulv13
Q6I6N1LGf8LcMebm5OY4rk4TnDTmJ9QFIuys06lCka4sydUrr1haLmOAEdsxPuBBHVxN1bWqohL4
G3JBd6DAyZTSfFVlN+lyF1CQA2kRDnKfnKpzxOO2sZw6kNTmrXSXBIoAvtEyxDFn2xgadagyFOlU
qejMrphM36i0UhM2z8R+JVfo7fMMfYvNnEneS9hMYYMqznIO6d3a2UWNWL8Eu9KovnpTu+2ippfk
F66ihu2TWquX29B1qq4biBEGE/WIOvZVsOB6eKgH3+AhlBduA4aJi59exNXIT6pzSs7yAIb4iQea
pGLJA+mUhXHYqUqA5ByYriaWO/T1BI744kFYTPxfdzITD2P/+qo41LrU79AUgvuq3a/kLVSTvl2C
FC2O8JIU0xrxLJOGpfY2nWJbvWUm40dlhyRnNC6ajoiCn/cCkx/g7LTbw4Uvs3E9dCdGR5uwiQSx
T+5uIQ+XgV8wrE8PeBS8THnpmXmy+UPjnmNHh5cp3K+/NHG4k9tm06VVYrTvgIjm209P3eB1Ddrf
fPNXoQ0jg5C0Giz5xgf9KOavKFm1iDxd6yf54BUyqJ6ZZKLJzeOTWvd+blbReee91aq2yktO0/02
XrkQC6vwLmzOnrXpPonvtSdKlYEj0sP8VfsxtjQtpa6s2Su2nA0ZLJcNAnEcERwe2j0GOuig9F2B
+KYe1L2sUcV4eQiClmsx9KXyBHAMoiPNGic2EpdhA/iYT8y1QKHjcNgG/Br8enMb0GmVRO/jSOYs
/9XXxYUN/omDxfddlB+NMGaM+6loe+4kW6HRIOH+ih0sb4yhX0SV4j+1x2jYTOli5bfj7MrZx8v8
lUjOPP+Txbw6CxiMUGcauuuIlbkq/KTLsO++c+ZvHZGxYFSM8tYmERbykOvaYvzVm0HE449fLtfd
860MUq7rwG9T1TAz5K215QxkB7046Ke71tnJfrXV+ISsPzkFbQ/0q/EJFZAhAwVNfc3hGc1ywDeN
EFqMZ7TMj+bzPpMigPWS3wS/y34Heki7p5M5tw6YDQ7wfjUspLz+UKoiNGI2QtsGCReXd3RCHudR
YxDMD/jr/KJR6jx8hxql8JBVpQWntcmxPCR9SjYZYJ6p2bi16uIuFokxykYAGANHDXgE1+KnyDIP
MgtQ9Nig2yqO1YApy9p3yhHQYe3UfEijBHQpUVpJypv84S/FgQEyHlRhKfyoSVc001hdt4bEtWCU
kspCvskpLaOz9wHcjGBgrxM3YaRL5F2M8Qeelw/k0P7NIAQ8No4GtEaUaqDKdvn4VhStVSf4Wbdx
hI777+v1FlnR09QT9Gl3DDQBnIl2FpRX+euLL4xJqmvmqjj/nXx3ChjZss2Yz9uRc0CtSsSFmomz
72W1BD8CpW3PF7erm27uG1EPWtsrzfBGVVVWLBwJPaJKV3e2+yq39CR661xV5y6M+9h9temripGt
L4pMMh7EX67UOa6uqcEqiTW5HMTxuql/sLbiL8qXVSs9mTye0pJgwpZ1hVfAVzbxLnZBmA/PwqoM
hn3d5bUpLOeKIIwMwO7spsoIMcsvibpVnoyZOq2mAl0jnJZrCSJjZzZ4A3lyJRK++emrY6RvTSUs
YydoIO7K5ADEDhDT8yx0BBi/Xy5ewghFi9bVKJGaek24U20+x3XCexiw7RHx41B/KPQ6jawto+E0
tI343E/OXf2uRrmA95dztf0VHXd1S1SD12h7bSp90MG6uE3QcjuniFeU2sLNFBh3FDQ6DHBupnFg
VQvjbhcec+80nBxPtBndLI0F5XUOQi9cvkUA/l7erEmNelsQO8Mm71sIPPvVGM/bXpx2ZgaiWD1N
nZqvPwDR1u0WuKdJvZsbT5dmKat/PWMWlmx5Z29U2LVkz+ZLtutj49APbzls5svLmOZfcMCWzjpN
mISUWXg+fXjNjtZmWkBpU7aYQoRDnC4jaBiGBnoxan9ssqhhSAXLDs+egpIi06nztrwVGoKZGVUd
O70W/+Wc4MQMRNMv4I8vkgWE9Z4N7rS0YVQ9/ui6NZ78+bSYMGRuC4dYLpO5dixQ8uoW1yKz4OW1
V4dW/C8ppjXj6/4BnxtyPf9saMfjo1LEQ5zm2O1IPX+To5/yvJC9idT/OvZULnpTZnftodeAqpqF
GGxncIx9n/ahS9zQ349eomqkXatvd8tF+xX40ndirQbofKOn2n4DL0IGrY0H/o7jD8XgmjeTS+gx
Fj+d/KO2TZ9s4Mz8ph6/2g+IlU7iJYznOZQyIK173Hn5cUHbSQTn0xU8eJQp0Pnnm38fraVqm+Xr
bNuuoEzFtgzpiucIK8HUgQ9ssK2L9VIJXJXgP9b7BW9ITZoSPdP6FI9UaoxeRkMpHDqohKQvjXaB
MEcHMJWHrQ/Iv93vQQ1otF2wWUICzPDukg/rnyHZPFrheTtfYAtofMvaxaQ7EBInrRyYO0KkcSEK
AC7FsnekdaR2Fz+x5eWxGNlvrfXtBymhIta9bFqNn+rGTMxJTqExAGtFMWsc9U8ws51Cfydfbhxc
AZ4FCyqmCJOGuNuhuz1HDEC+yEYIGqxpcoPChORCzb5H6vizZ+M2dNwn09JQIdpBFHuayz5u+OVD
3GVXfy6SSd0CZbqrAyu9BqjJmhDp+nD8r5j6yJlwu4LVyESsTG/UHBl5H75cudLpb5WobaakkBB9
98bIiVH6NtFK49QKVNOUOSE/pXVhLRD6jB35o7qHp30rYny5HQQosf7IzwDaDohHLmbQLiRXKK7t
QvxfOTrDJzK2H+T3+8tDJyhpoIq4gX4EpoZXSoJv6Tb2+wMEcEp03FGbgpqNOu6EDglqd35X4wYH
WCLk45Rzs/Qr7g0t4C4t7xCbi9AKYAfNwmdkoSDdhm3kil/WodBXNoJ2EhRT5YRBaz6CcUu9rSdD
7jmdZ0oqBEKDBtaAh62URCVOUPU57ksoMxR3wBZKRVjcYy9IGP2G4QZ84K6iEetK1OewRSrGiMx8
DXmsUmyOLOfj56cRKI6o1OXSNxdRf9pE2K6ot5XfK7YWZv8Wl3n56b9xcK1W9XoN/uYIJPJ+/lQP
LzvF8uvkzUs+48+m8pN0/pHsMYBkUjzcKHB5Uvhzvy6lNuo47NnbZ0j5F6X3Escokpm5sxBTlYr0
oy6grzUok4M56fxh9TZRV570hFo+mKzxB6KGMPMZv/ZZr6vG2Ra0z0N4Dvl0MlSiPpJpFF8SbRZw
vVdzEzAingQdGOMWo4AvTa5nt4ur66obIinf2Uxi8g9wVJn2RZ3ik0Dd3iY+njZ2FXfN7IDg2sLN
C8boOQyKUKYSRUn3MDA3GOryOY9V6TiUiddc2QWIM7h/Ij+pKjaRPRUviPUooPw55FZFo9y+4Qgo
t2y6ugs/600doPcF2sCU0yLpPHpduT3D7yvrphz94ITAG9pRZyh6jk6Vxdxj7UO+j/dYYNObFn9j
NKODUEu2ZMClL9+xi6Zep9HFQyN4vjAglFz3aJ4ODuEGhmThU6hDBiUSUBESDXEtQP2m1U8PpX69
QsPTcA4itgoDceseSGIPkNC5evAn/j6ItKmO9GzDoqslXRd+EnM95VntwBnuSbTG6MvC/pdLgEyY
mbcctbKD6AeA7pa2grcFPGTdVaFlYP6PgjgeHJwhLGCQZDbYc95m+ViVgw2Nv6tBtUlkS4SHy65F
DeFNhSgmMT3Q/8gbw/NOthzbIxo998XUZx9i34vuG4UxqmEgsl4MaRCc9UKxfbxkeeAasekuwUXk
rdjKjwBMCy+0SjDcBPjAh7rZCRWRJ7PpGiArC7PUKnJbrhNYcB6visaar53fhfdpYQFKjd8X8Qdm
X6i3/hPFN+p+3ci4/+0m/6A80sXgI21LaWIiMN53EePaM63NLTtBPvcNZSA6rEVR3q8jWbbc7/M6
a76RY5yRMmo0Y4oBJ6oZfmlZ0ivM7TcnhoLZPiNFH5EfmD+Li/o6ApsCPVr0Owsc+RqOFYg5U3Du
NxXLv0fPUgTH0wpJ0KZWDzwJL6RHOnphNqau7Z1XomqaqsI/Hd6Qu+v9lsMtgeboecKTDuv/7t2T
HgNK1jRbs5zZmsO6GLDCQrcQiv8kNTAL832RcohlcWlqbOqBXHzf1qoFpw874E3g9aBMU1eEL86J
nfCnjXQqe6qpkMJCdvdb717R2AeUI/2Kada24GxfHP4Wwcocvn7OjKCQQPCOh4Fnkx45sq/BP/0e
uEEo+WWo9ID8RVUXbGyDnHPXp5dzcwHseBtU2r0YggZmOFKNaz77dLEyYfsSq81TFrJ5cpW+qXh4
7x+OGcdyFd0PD3fWv0kyvm9xxueAD9G9d2YeiIPKs6qH39a+GSR8SlYiQUeSi6FWn/G4xOozauqS
vW/5zp5Gz8Vc5ytJOELFOS5qTfMnE2O6byRaCapiDwM4KRK/c8gvJolr/JxHuXaWtyL6h/XYRvTk
HABywL3CpnF4Fr/eR8/Wp0QUacnaPqMWc2AD5ZXzniSqnLYp6yvHQHEO8EK4Xeet9O2JptlsY1WO
X40Y3F+wEp87qKOpTiOmgCDkbzXNvtvuh5vQNh8Zj6NkK22Q3GsJUACSipRH91i5rOJXdbSH1XJl
UR857pKavyseE0yBKYBHkg6M4NozaYRF0RWYxOA6CT0RTKiToLk6XqFnsZqn1drm+NAoPkmgpKgz
ClBeOzjVv1FcXo1i2+8EX9j8XOUsyq6DB9RcFaZV1wm5QrEN+LdsTuKat/skJkSEVljSS8wC4xCD
i3vtdo63Q0UBeorVeyJhCIv4wkU0ckHxmMVuUtLoOzhXw6SyW7fIPrdoLkR6sa6FyC+on4Wl9O5F
HhTQgtp0u4P3SlulHc0tIuWkhBfX3f9PUvBhYByy1kRB7mdy3/1401IMytgoF6Gxfcyg3gL6tm3B
qUe678NkWT1sHy9c1yldWu5GImMaLz9RLDZcSDX4AFlwTp4bf2bNQgUV2Ba2VouuVLSwSCRp5BUR
ZTSanHrSG7ftkJqGTqHe6RbS7R+ImCuYgL/EY1rt261tKplFHl0jryDwX2MV+B6KsNO+YiX8d0xM
kUxJAV2wsJvRNwn2tqkdkzCs61pMlR7ehct/EI4CuqhNVK+I8oxFfMq6j1QZ3cOEh7OU1IrVzMrV
ovXg/2iRiIB7lk68AugHk+6vyjK26p9kgi3x/6O8faRcjbyLdftpOfmYfyEhR2KkneFqVAP6uYFz
ELFly6S/dAa9pZBhVU269QezNb2vtRFmMiC462Nx4lQJ7g6wU5vZDFf6TB+K18baNaf04NAnRXRq
gK5CWHSndSrOdISg8+OEHymY8KXEFHmj7dlwuvmeASBC9WmcOqrG5eJhATU6nI9B/YLP/+TCBR2K
vr6RQ28YlkL/ng07til2XmY3KbQXDCGULsVxUEvPmvgAEi8/7qB8YCdC4MCR/YLLDZaN5+5ytLwX
JwmgDxDe/nocJSSxmBDUs3B92u3bmnZvQN7AGFmsorReeWkRp+hVpdu13c5seB9uPgcPRbIviPwT
JvXD+R1wPXlhqQ+vLlFfmnWvOgqOYdrQIHyZrsZk2lekrumSaoqNc+0cYkVlcYdVtqaUT+37xWJu
huwYNd4/FUXzdc73ytY9/kWeukpgjlgafeUYSxcbRScsgf71WsIONycQvfEqFfCp2/L2JTQWwQyT
ijaNOK3ds/6hD02rlzTCkb0iogF51Rcf3U+pdVPkwXc+v8lJTPjjx1zc9y2TJ6hwQX3hgtI1hhpr
kq9Me2iJxKaQM78KyraKR66HBA8e7q5G3zBDYviIwT8GMcjnfeSdxQZ/ZKhACIaimANDe4SmE6Lo
YTKqvPRyEmqAN5l+OhqgXUcid+Dp5RBJFU6ereinLXsKt5BqowW7F3P0Y8qy96jj27pzeoniesW9
JMQvTN3h2QnbKHKVX1GOy0FrfdJbr1BB03JuZIIdu5+43FwtJUeYtCU3OKxlFLnaAyhbNvZ2DZj5
rB2jNT5rBuSP6/X6ZFgO2Fy03+9yYM/rOm4E9xd97/Z9Y3PgscoBJIzEvOpk1U3vxOp8nXRZw1Lo
K0WgAPVMj/zCOOEExFzSw+iZ5KXVLNzfxHmaiD8BX8EC1ugQDQ0mV3NLJsxFXrS4ol0SJOm7NGub
omkc0iLsoRKQGBJf5uFM8M27eoeGtIW5ao3RL/eunxqz3l7VTjIAklPyKsfkBn03Y8HuqVKUVMdO
UNUrlLRWyQE+8mwc/VXsyQ5tYnRqiQL4poTO9OExG1qwz6tLDlbzl4Xx+xWYQFKFyNJ+fwxB069Q
7DAPi8QB+nl692LPDZVBA2Qimj/69REdKkT7R7FV1Rhy0Ljz63sgIpF6ysaA4BBcbkwlAW2VEXUW
cFdalHHojz/4ZfJFMf6jN4wmt6UoL0pdLb31rzJ2hbSPsQoLwtvXaX76OQ/yWq0BzIxEvdwnn5Rx
XKdYDZGio2RpfLqoXnl+LTZrMGJjif6FGNMGHMxnOo+4s5Eo/1lg1KlLct4c/r7rkz5DuO5sdQdo
QRXnloNWs/LrIuV1GYBAZlGZpEqqM7i6vE2XpGp9rhTVHEedercsZtqJ0sA2HWegPYk28mkI2Swt
1XNnKMDe2/zWSkE0tFANcLzcni87oR3XfLqwrTJ2QT7m+s8w5iaXUrPOlm9AFfmaok8269ifiQ83
JpdYXymJIbnY5yvhBj0rnsH3twQx5sNLXmjbZssh3ToEAxzTHMusD0oYqDOrr+vwYPspSLRELSTi
0TGEdgiIC3l8vyBszvs4cg0A8Dbf0B0R5Si7QQCLi5AV8HdpEAno88yZmUbU45OMDlHm3l/qUmBZ
LrrCD2bcegog6BJUiMBRjvvH5YyPUiGzhzM6E4AycMjSD/Gl4El7t/l1MhMVKAqVdDI8hWtALv37
bY25vO+Rk7SYlxf5O8pf1Zunnc+Fn/URHz4+YtLpTp9W3oqn/zJVz6MF595OTl/VvSopvfX6kTYY
V6g9q9reAUEGtUOH1CTQxiXZruOp61a6Yf6zhwJ+I+c4vQpOXp7jn2ubTbpuCmUTe+eFyRNJMqak
vc/gYUSxgEn4vLFqztGGhdsw9zAw9oXDCdpqEIv8WzyPjKJUMSpRdp54f5pzfHGzzl775wUMGL3V
7zFm1R9/PcQMSb6reLbFVgfmnmTz4b5aeQ9Ungmx58lXDdwl02pzN/WJfu6HK7T7mjP9G7EqxKQD
sb36M74fNsLrbmoKRdLFUDDPXXxT/wHiouB0SdYBuL9k5MxOysoDkpmKlIURbBOAq2LPH4oVB+rP
FYM5QLlNBQ2eX+/4VU6OBzjC7pAi5tl9QVH5LA+zXQ86EYfwJnd6rKnc5SJI2zFnMAQEf/OP/pyp
w474fRyyKiFbC+OvFtRxVP6V8HKUWY7+/FqvRaRAnDXV7/O0FIQcp2kljdaTkYcqxlr5oeVpohwe
lqag48bDUqplVO60IdJsGllVhm9/foDNhiJOaAYVXRtrGbf1BuY37Uo7g+WNqyTFflniT5hDSYer
8xk0XnsbVvooAlu7Iz48LzYcvTW1ZfjQTfZeqxwcJDFirprNqd/2/uWFD+UJP7ZXtxFn0/BSYZWQ
Oo6Dn8MzPfjn4eapnOHNs9nZdnFxs7+zP523Zv04C5jbVaPKjwO8GWwHI0thLKuoX0uf3i418giO
gv8w48v18GRsyp7Bu7eLz+5g9YzCMD/oTEwdBvi6x4mx2VJyWpUAdvcimaegGaaU3kq8XluUVpGc
1q5dfqnAu2T2AjH6fwtvJuR3PZHWu/3BSbuVJqkSJLVv+k90+f6VqsddYIg4U6GMfxwtm1+VnjEq
tQ3dM5B2y6/dAwmSyxT+T4r31FZbOSKYUtlTzVGmJYvi8J6HK8rAqNexJ68vDpfNLrMlWGFgyl4L
soRkuluzKTaqB8mrWrFdYDncuSxZSwUE41vsNjKa5Z/gY/DX28HFCKKZVmtWMiDn/S1KH/RjeYTU
P5cKoXM5ZpvEUrYNTPCM5HkFwjgcJgNmrc9sm3TnhLqd5uduoIz5Zrq9+00Yppr/5iVhA91xiwtq
zpJODbtOn7vzgUhbgZQQOYmeMKQGzLFxlv0AuDd5iSTSy7TQ4EFcG8cANAiDKgwmdchAB1gxobDp
MJ/bNxgLsy3l/+0DyCEO/YEWplc3Q9ilfWzGojeVQ0Qd6CgaeSa+JttNEqrNnozDxnJWyUwqrFrU
uowhe66krQaDz+0pKW9JyJqk/Ck+WMiU8cEHpgE6T2R/KoO7jGCT5EEM/wucmabvkMHiEIJWXMD+
FJX1R/BYloGvoNcHhJbFq39O06DxafXlSPnjz8hPdCAeB89wqLn1D38bztrp8BlJ8WJEDIzIuJXz
xRbCItkOxRy/MwWEcopemhuhYQJ3BRARxysxbuw5iJOJX/VQw2B0/aLuaxKpsQOZVk4YztqCf0Fi
wrT0qRPYemHxPKX/NFBnjdnxpiQVS91j/5RcADIad51lATjhdKjCZo1n3Q6nfgTsvrZmuIxlu7a7
zVRUdKfISeHitMasngahX8PY3IJkhm/2PSEtP0ItqO4iKUXUM2GS77Q3YzcJ8iTOfwu8Ay4XOgCg
HCGyZkayuhog1RYxrU945PgeePjRmZ1Nrjafghf1eOlKQeo79PcFwxRcQzjTNemVCc6UxnUgcAfc
HBIaErQUuVA2Mn05lciQUzAUd7O4df6xQ/rsP6YjdcHzWOYLzJD1Jq7x/zgQT0ZxF3PvalfB7yLi
ll6J7NETCkM7j8CwxBKa3ecSkeDBs2eBlTBM5dMo35eNaGd2P4aS2Uv+MRbm32eu22X7HSAprYXg
3RMGhrK/vtFP3TxueG+8N91EG5fGke4xKB1h4GjZPPv41TVnaWiwnSyzAJtiQlvVknH+O3ITrmZ1
g7Wb4kzaruWucZxu6JZZlZGpv1wGjY03Ef99AunnlVcof2R/acJRpwMMK0opFhPUxHq2NmuY/cp0
ZXdSxAHjzIpgGWm+cXujYushL2s03+ySDPlLlhbvWQEm2SrvWK3AbluyLWy6nGm+UCflzt9IK/6y
6tvQ9D2Wbn6t4xjudNRKLww9hACe1EUgO8A4xFTuTSM/DflJcSPsOhvnDI9uJXA8f8mKM00NW/Zr
ZTsZLcINK4ULxRkEFPMXZLVcZ8LmgRpJt4e3ri+wr/dIN9qfZbz6mT8nZ7VMkmbhOiBxZBu1enAo
EeN4JdxN7Ic4HG5kTN0EapUQgr7uNqgyuqzZt9/52KoBUSHvqFp/k0/LPzlizoGmGjwUFxRB4H0C
oFP2D6jA8/vG0BYTls4NYkfEaqRTDM+jReAOccKgcz8BMnlGDEutbq2YZCuU8QDnDkALXRpNnnZ3
cY1AYq5+KQ9mUfH6cONtQELUn0FtoHvTPD1g5qKqFYuEC3uIe0ExPHzFYFOnd0zzSs7nHZZvpsGb
/W7xVBWVRrzdhiHUC5IAVR/7700uWly8KxNb9TzKFlV++X3qMVYf57JfbiLGCNPfroVERnfmHEj7
LKTKvGasAxzwPyMFSCVt5hLA4B9Cf/tpsNik4ihKMLBJElk3FH+bqQT+2+35VdtF3lFRI26BhmMM
sz9wlSE4KIztK43Ghb4Mc9olfo0cK/fh8+W1vIdZyPjutRHPEJPCYT0B7kcQGpg31ZhBEPTEt0I7
lgrwUlcgUN7cOJ2pTPWaBcagUEax2evU+W6/F5Y8kGQczpAsz9RfdKTS0xcUueT0AiByRUmBXx14
STo2S8B3P0MlbTXxrOXMfTBM9JWXoAM4x68dV8zlgiLNaNOqy1qpxqBEFffwjkLP6BjcW1AMKwww
BfjIFTZbMIzmwekb+Qf9MWRw96ePhJESoVKojYkF1vONb7nH0Uzk9sR8xZBUNI2nhJkQsG/B5h7Y
xUWGrJyySXLYxE3xCzEax6lWu4yCJyiCEXk+opMdMFfQ448VUMUS33qYql6SZZ2uEENJ5bKPAIbW
ncDddU9qindcpUkWONvyW/jNQFxsWc6MZCiinPdzKlHHd5YCikN1JostU7SQcZBvi1sNwZdTRV8X
7KDyPK694H5yrWXCRgibm1wibExSxNZD1Uq2ZeKQI3c3W0yxXrctnUrwoqExDPdyeCbEJmegxQBu
vB6q821axzWfkPNDup8dsGqOKNtkmrOwkTaezV2fdbL71lZKW5AXyKbzJGv15zAzl7gl3Z5YzUZR
3a+NVuUd2f3gD5DcXn1VtVOKbJJo6cM8ua5Djy1KDyp4x7097tuSevMKcb0OyRENvrTi8DwkTrji
9f1HuOZtGyTUTh6WH8+7iBdZEaJT9m+6ihhTfCQJ/BzNjvr9+YXI3OFH9G7gD/gcUjqfJxCbVQom
9W9/Y9eJit4Z6j/KGvAVm4i7EllU6onVfkzZtTQyqKk3XWA2MFMEpuDSRjMEsXs0SaWvxlG4CZfY
9GqVQs1eSLYghVk0NUYuzvlml6xNAralLeMJ0SHDZVLF6Zu1VAQcJFUti5MorMBczSG2YBA19ZdT
pyOn1TJo2KRajcARXFQS13UPidhw7H0dWijbf2RFrHS0X4iSdEfgFA5XAl5++iOhpDaJ72VkaFWi
9+IaMXjNPVi4VkY7xDX2CupHXt7U0WK+NITRN+XnFcFtYJ7Fn1XEKgoFsGZoQ618MIRFCT5mnKhb
JUe5QVm7AMaxlWOA85OIChQNYTeqta9iviPbHMFoGBRQdpeSrtvJv8V2x19D3Ea8C8QMyZH0d9/n
Niad5qWfaF04CUdnnFSVLTDhUPSSfyt+jFfpv+qVbzvtWB6wUytnc9WMP57b/3ftVe+W5Zhleflk
4RLD4Vmb8x7yyyWOF0iTrW9C5SYucUiSwEITHUQow58UNVDCgmIWtasfF6b8w3KwUbkfc/uQMv2i
0N7av1nILbofnQsFEJwzAWKVqnQ4haASF9RpeGsPRf+3z22byWHfCryzioZYi37kF7p6Lev4uajz
NeGORV7SI0OkgcSuusOAqSffgWDHyM2DqmUwTMq+smUo8IcfwIt1D0iRxP/k341tteCmx663BCtR
dDeLVJoB/vWNq08eoIS5Vmdo+MhG3MiKcbQvhrNGPomz/EIzAlUIs/+5A4srOtIprD8mrIHQgpgZ
zctkXsPQ4/Ysk33zKUq7YVHnjKT3ckUqNxl5apaLpGp+jltgHE9MXDjCKPc7Xsr2Ndde6ABV38v4
ElkZM6plvPggMUOq6M1Cs6Fm++IeFgI3yToNoUAqMzUKCIuRW/REG+czC8eO4vRvMLPlW/4lkcJe
Enxv3ICE77aIPZn8IBs7T3y5dvCWRFvK7N/k0JB/1lIt169bZHYZQfHFL6WwFdrXLoB6FzB8RarC
HTGf9xtnfa2I8OAQ2wnzl0uuls9AzkFdGLKcvKsoTQ2SqIh9s/12akW8wPEiMG5YeG/O3Io8BNtj
w/oPmVcwrG/LfpfCOVsSQd4BpQSw2w7mFHbNwVSpwEWOljs6jl2GnnODFLnYk1fVvSQmwEKg7cn9
cF7F2zgbAEnrCI0cgMCo4brVx7gzuXO/urjldkKxhU0O0ZzFf3Hr3jEv1WEuwYLSl8G/tRCMEdm7
oMWkvqX6K7ZoA8mrtkE11XDX+bkVmXBJBolC/rI+GI2uY4fn3qXmIgt9xyrztklBW9scSyoGkCVe
Oh/SeKQzcM6QO7b8Edyq43fl4fnOMlh10aSh6qFvUuoV46uVGc6Jb+4bFX+ZNEMOVkStPPZh2xSh
2OHvIioeDeKCC+8B6em6bdTglz5Smz5Tpw10XSqAVy0QQwCy6rqX7s1sUBV5oXHFir/YBulASvvP
o7DUi/dRjX/J4KJ2b9+OCj3vomPuxM5Ku5BFHWcDX+oo//BKKvn/nkpSH7GhQd+rHUy6jw4uV45T
A7H+vffyWN0s+lKRdkJdgR5nyZiXnKEylB4Xrilf+ccV+FdWygXRlHbQkLU2bDcG190vbDAsNHX+
2EQBo7zKKBO7ipbRNMJfIG/pWKt5raBwcHhQjcrfHBo37uQbH5c5+i2c4zM2hbKJNuotLC7PFP+u
95JGKMecb1tiqJ8lg3vpW3I6ZzL1ODbczRo31yA+UyVnP/BN7bT4wlM4R8kPPkpuqlbs2WLbVeXE
xlP82Tn2iAfLFD0eOC+K+k5MoCY0hVHO0MTHGYYhrG1P2/LM6Ed0duaBvs+ZdhJvlNsgAuv6ru0x
bzFA494kWfpi7ZXyoI3UQEVWwX5UDOPoXGNRBkqnRm+bku/UQK120rI2DBkS7hAq5rLZG0jnzTG9
0yyyTT2o0mPuoKu8o9XXKm4seYtqiUe8FQ95AK4ex6llnpf7tazdoETA8y0vP+rDcq1iY671vx3N
ou+5cPFJieAODZzpOEdcdBDSgodcPXWjFb8JUARPa413F5jFsFMZHJ7kVQC/eo831KyiKA8dFeWy
q6gdEek+3XNEDou4b85D6PYyz7ZEF10U217p4HQXKfEQZqZ+d6CXw1eKo/31ulgQ397gbTYua+Zk
oTOuTWzbx/vN7a37Cy0/6iRehQIzq9rk2ZzaQ1eYRGk3f4bJi4FrT7nDyaJ3yf4uqIUn5J+WOb8P
/omquMZDtVhqlJMKLp31WSzzFCp09J/Z1GggpKnY9LefVRIvlnSIpyjO8SPZvVTDL8PvxtaFh33X
Ni1rqp/cYcEXHnobuIJBg3jpNzKqQ2lPI8oZXTvTxQ66rdmJCnzC8TQWM4VHikCOSAdo1nMr3E9V
qM54IY616ThsF9d/fNijxjPaTmuUaNE0ippz0Qv3/CLXtt/tZ9jB7H7P+fwBbE6seCFEvQPzdOWU
CiLg5MFBPHxs7chHgEpJ8wRnbmiTdArDzt6C4xmYk1muXIGNcrmsVD1ZD6/hij53eIqmhzhVEuLN
yPGTpjnvC8F/qgpU1YwRPlAFB4a9G6IDF0ZkpmbC15acOmaZCEqLKUwdYglmFRE2nHLr6M6Cr7br
hrF6ZKDuV3yE28YSf9xiNQEwAMCsYm1BJ+qZY/q7WVD8jmkDecfrmM091ebSqT3WhZC0mZ8jJ4IE
VjNnPnj5p9Fsl8R3Pk1GdwYFTPVGw0Gg3S6DLswoEXQ0j8Jb3DpiaoUnr68FW9uogFzloFCqZ5xw
o0lunKjKifL+NIXtSkB67B9hPg4t0ZS6A8v3nfounheFAluT77+HTQQB6iuynYfwVC3wKyF5gJkO
GkQkgUc7FN25xWl5wbsPj9G1iwXdBu2nB9plH3SFo2yWMLbroMIGmLkTLC01npshZkXH2oHjaVgS
79Pg33XNv+n9/E5hfPDzj+YEvEUGX0gj7SHYQk6ncv9lxCmA7VmnluBo2T0iTPuJEWsdnNLdLF4a
Dw0HAGnz1PPj6A8w1TbcAAVQDxw+o9W4ET2OHFsb5UAR9INgwywruvkRaCraP3bbb5bqLlRbKsJy
88IHtuoVXA9wcyp+x7AB0Q5Qrc0rFbHdy47DcvR7iCXgWyExbuf/YdYJNczaboB2W1U/Vj8FJ6MT
plbBejN0Kvy7lOOsea/a0CbJp4B4lgYPMZb1rVLu9Dxbeb++YwRSefOFUQSJ44+zc35RMAZAF9QT
Fdonip99F31KprZvwgTAjQvbCgrGNL4rZPoroOj+C+Art2Q3W4UwnBrHGvhLyIxsDKADUXQEfbMq
7S5L9al0KaxQsWt7d7kcIVUC0qaigjO6K45kLAdWbe/a/A7hzmyCnW4TGmM6xJdPkzUirZqQbCi2
iuPQ6hQMZWGELslEhT9syQqidXzhYG7kGueA0px6yPOgkr4YnnvSRNpxlpxgvQ/iTEFciskyyHXt
xEq48idkDccHXd4k6umHzugVpb9T8MVPpoUKCXJzxr+ObEYRsyXZbN7KHi4V9QQgnDBlE8HvcSpw
Vl9/aXsgQ0JYPW5+iBWQG1kdYuIRbNGQDv6qhklUwwbhaaQelNpD44/AMmVFcPWRi7pNzuzqoQA8
NjMymYXDKMrxAW2JiIX2rLqr//8dcw2RYIx6WU9Cy6AFmFMDJioPjir/45L8gHhsfESvidQ4Qtnf
AnILWu6ycKHTjOEI/FZd6xKSWj6iUAwKxaEQrgDB7C1dLy1QFaWZ49JTsj8CVsiNKJC1+gG6k6Z/
KFbzsb4z/IIkhYSzHfXufnVci7aAvS26Jsf7XMDWkCAK4mloThBCBXukKhbcADkgJzQY/5snRoVH
15RXFmHtnmjpK3yDmkhQPuaT/XYwQE5/l4fAgACGUovTm53OvMVVDquWPzKvq2Hg5R/g90EtlTUw
o3hXE40bMwk/Fb8QQbqaZwXUW3QMj9EWoMMNAfIX+1IbXI4kG1wNusZI68iSldK4Ygcz9h3QfEw9
d3y/ALcrAU8bLuJHBFxFrSraUssahhhukioAnbnzNuQO8S+Oo/kgiR2V7QxyFl5CYnOeLS9+umgf
j6CaMwWs6VfOOEGOy4Vi/L5iFC2JPcyeUVAdGSeLLam97eJDQcyh48D0+bMSos/xm1guIVAYGywj
8j9MC3lgN9fe6x2c5ck3XU0Eq8aaRs47Ex75gnVaWzvzzczyt3Pz7PsW44buZZaGMCPrXy/bC3u6
V9UI9A7QyeDgjH92DniSQNAVu5nWHB8nkXef5E5APlKG2JN2MRimyhQVWkui2AKS/D9vCar+U5SG
IkakV4VTWf1n2AXpZI0fuzX8dpcWFUlEXpAOrro/zprG/tLCsergYUePjdukllxgQKcS8zIXAdCi
sISpxxlydRx0aPKeDWA7ly0MCi0GlRvnMzh9KDRH17bK7QYUWXo6Ew5hb72tc8dlf7I1iEqp2rTb
GFDR6kFlC60VtVytGYYBlnR1cpYOPNAW8AoOIkjcWD7pJbqdVODCKLbCsQQc4fg9ZNoiL8g9vmaO
awuQOVIi0mDFlshYOvRpuDXyRw+ctEhGnKoDTc5XDrs1VLpKIcVJwFRt/h2pRJVQ9RQmNJhmbQ47
tYLAmRCJb3KKXBwI76+69IpfMFNskw378cRObpPufA0tvASFi7fBSH5KP4nRy1GFO33Gq/r4og/Y
ryZnc88cOWOi/4hgYZRZxUUcBGHeRBgaVFkk2dUlrSIadMh9x4gnDnBnxPgdo3ked3XE246wW/tM
4rPst3Mow8l3MRdXHa1KqGlsKtCzmXg/fpvHoh4GH5glqlvQu8zR+0N1umrJMpDmEUwvepd5thxb
yjy8qpwrYwF4py7ePyX2VccTyuSHa83RfQFS64iGGfEzQVkZrAUqn6hHSvGLK01QxTzYAdbokk+k
ZL6XyJFBf4nKZO7WOOCC/aUkqKb3r5yu+V7wsdpxhmBOa8X5kiRNpe4URSlV+1VXbuDHX6pi1ci6
CoG6WX2QQOTmaOit1E/s5CTmCUatWqmKwFQFYtQMadJ1Ir6yx/sErK3x79rBtDq0q2PGcVcK4zby
bgh2WxNNWApIcI8SXGom3s6f20lFy3Gk05Og/P0x+Dfp3br6LOxXpqiR/dxqDfR3D5C/kr5OUQJa
w/FGbdI9qSYraz8fdDYR/QkbLbJXeepgUwazhJRw+WyBX3FJ0vX0CFQMhARQvAFpBYXgjpws3W79
cish5pEmny7j4f3n6wjYlV+mgeI0BQJs7QLvk9STi8jkqLfq09LWo6DAuFFSDeBE7pVEySS3JVXk
uKrVvnvq0+bXYZs30fd/fFw/6SyBiL7TLkf3KwTsgHr2GK/IU9WqM7q5zfTj9oO7m7pgUsCfXmEi
MNz2vvv+ALVb//3fr3F6nrdiOD+JeFdt41wCTtpkU8s3MqapW/ZoHLqWtyAOy0ru0/YiKADGFSn6
+PIp279bgmY3KihOpVqeDSMpzVgHKYCcW3PlZRyrzPrMazDeHXmfRaWmtLpD3szrLsiNzFOeO09d
gn8yaiuyzMFNG74Hy07f6Pxp6XDmJli8eAfaUIkl/7yuvACrakZmj3gfWJ9YjuX19I+mrLays4cR
Q5ydWvsetwYIEzZ+94H7h9QwKHSTqSZyBtrK+Isat20mX1r9U5JMo6gcEKWsy9kt0IEznbNdzB1O
gbz0mhIuvbJ1zUnDNkNUMAOukjiRqJSjK7iiZdt8vOe92mLEUoqb8bdX69L0i3PyYTH4F1cMnhlg
/PsjWYWH58V76bRY0TD1O5J93M+m/ZwTm1bcYg9JmBYb75K7KlF8NIjtW68R1q9MN5XkVBoSvJDt
pjRp96oQJlyRmjqhWR0lp2XGD3YbyGG5uC4v5TR2uFjsbFkcO3XfE1qkCtzWko2uMRplsrYhdcd4
jEzeFR25soOsSzpqJ6YFbdwgzW7EP1wCTCMi0GJ+spl+F7WBPg6yjt7F/pGL0vSqyesVe+r3w5im
BW9Et3xk2UG3Ss3nTnENptyEMnsdPzLwBAvFz/yRwOgLjmkAFJAyJWHjuJ6bhpiDmFzDifeT/Q09
1fYRrh3KTSvXU7BvIgrMTUQanIVODQ5VU9Ze+MLkiLDqHPeMYXYUv+yp7ipwtCwzMaoXWCCJOped
ZNr45PLU0PS0Xx66w9pQDfu2xK4mS0RbB0uByc4XqSMFaUqiYpJPaND5PDF2vT5Zz9Rw6XhxLz34
mYAR+zQc4y0JTiMGssrzwjVydc1S5eoJMCOiKL7UY88kBEOOtOouv92VYyAA2HpF29P9zUGFqh5u
4GQedUTUuV8KDRIUQMhyUSgcnA+DxVahqpJmiicFidmWr0vlZZ3ax/5ZVjXLgPbqlfmGCRVm1WPo
yY+7Tgkp/W8nnwq7d0PLLqf6xQsP5QImh5LNgAapHSJfeulNp86zrwv2car3h7C9mImfLXbpTRZI
rjF0grCA+ds25z4DEDlYgGSNDcEk7n1u4iGwE6eO1iN6wEAkSj9kCFMzc5BwU8uEN6FjX2mK2Met
heUCrSK+2h+e6j77ae0+udWnT3MhyZtvVcoRMbntZ9oPDQD3Lj8OXSKq4l5E/ZZ4DLhiDhvWrbjI
elIzPt2V8uJistE7IB8iweYux2M3kL/QYhO4jCJvBdHHL9XSuY9S14aBdonEyp/6T0zpQHUZWR8c
v/9A4di7kTgX/PwQH2laSa9SRod0LlMcRWyluakMt6DtJPCW/fBCLZyil2Z2NXb3fWc0lRM7nl6u
Ue6EQB7gPTQbsGbaaUsoFervIjjetRh/pFpyEHFu+af8mLynrBzhakOd7ETaj97enzuuL/hytk/c
twCoeZ51i6g+nGrfAVmtZFDPR16KRJsWuooW33FiGSuVnP983gh/6GSCLoBkSSp8TytOzuf57xWR
iMSo7zEk/7H/d5265lixcJNEtfsjhndl4/q28oc3T53J2+gerAh0MY8Delivtl3EQ2QeQWC7VzPd
7savrh7KBHzegv8MmYDcRf6qM+o0+opEXHgk27K6FN6OOTTFrzF7/shsPLqJlwZps2P964r6REaC
9CI+JMmhAWQOwQclVywVArQNAn7CaRKZvzEfE1fuAyuvo0vTZ4f57FEbC+0sQW31WeLteJFonw9w
7uGGqlHwnc1I1ZJmI93fGfhdMKYpUWIJyDfLrbalkd+lXbaJHtJERSSM3Mzi+vosrDxtQ4AoBe3S
9GuugDx/B5EIC7ltmTCcEYRZrt0PO2nOrnjBwDSnG8JOBLwCeu397uFKnZCcdxq4nFlRxigOjqCG
YaP0wOG+ekar82iH2ARu0MYhoIlV2kEJ4gcd1c/7a9yWU1/bdXcJenq3D/H29/j70gvkUF3GDMSh
99GWrCEhY5RnUgI4g7ljOK+QIr8sCHBGf5TXe6kQuISaTdXYvE1fqZFBvmFB7Peq8EybCAoPsLgE
PISnRWtVUJxViTrSxABB9d4ET8xMzVw3UsybDib46l0K89dVcO/aYX5C5nurKeRyxJr54OBRFB+/
rmK9rBiNklC3SSX3Vi6REh/Z5TldNYMHk+AuF8rMz34Zc8XDT9E2xShR+rJj84CMhTcBfOgYC5vR
sflI+cZpIpAeNwdhFTS3PaLNaK/ta4yfcOAFyJ8avW/++EB63/peAvRyFRB6/p6syRweuYKkPT74
qpyyUchv0uD8uQbgSFKVnLjHGnEKbThzKnEeRUeiuHkW4kojgceWBO00rHZDl/tfP8JNQFSrX31L
2O+NYNozqpG2g2G9KSOJZS914BT4tyRDAaxP8aGxlotBlGvdV6Ce/+Kw5KDdRRviFLUxwvMq7Aj1
dQtvngvJuu+ceCanq9QiPLer+R0l6rNokR1PEwbKMESFmzfG76Xyj802Vt7zily/CFYfnK0vQtMo
cF07TSoIci5XmXsB1qdE7HVRi/S8BT83WVd25Md2RYbhBf8uKmZ5Mz/pm5R3YQBhMxRUUiYGvMqb
xHG6MRbLq6Ki24gId8HYs00FJoIm6gnwwO1kjK5p9WcE1scKH1D7kf1cRqcx5Ie1xNLaCYrE8pzV
sD+l04rRXTdBOJPUkgg+ah6d6ZHRF78thpmiii3ATmIWFRrJkNU1KMeb70fSjqKbl3PN+x5WQAfI
vqVKZpwyQR9SKyHIoSS/CSB/O5IQNfU/c+h0fXaXaYbfJ3cj5HUld5GOtA15mcXOVAArbNqEEKx8
mTYW7T/6aWYPsq2FwyWY7+hZB/h/oJNjOkUaaDNW887jNQXfmZI3068f2WHQU6uWBKS0/2faOb9f
VZIhUdbs3HML0uS4IFnS2hNG4A5Wmx68yly6bH1YZbJ+GjBz9ipeTdACZkYYCG7SpSJt0PqU1kL9
1HXXabOXhTKgKjqfMu1x0744aQEu/vEWk6/PfQuLoRVvfPge8U+LHK7VJnCisbsVglavA30wZKA4
TsZPnunxQGv7SGhJaYjTizDRHAO+MEiOnJHv3uUcJY1Zn01p5nw7tKo01y7OCq79076OuUBc77B8
9v1i9XK9odZoFMHfHMX8vompwo4nAyZ+S6AmIsgQRe2TkpcZFrPfybiFtU/PpXm67jqysyNYIDJM
Z8DYvwLu1Ts/3xCmdA6Jc7J1k/1mcemyYmAWZaA53YJmHqO1qfkkNCyymj/HdbnMMrTHZAZLdTqG
vYMHBBvwyI+e6TxWLBwvD5KnO89dZGY6UDKWE+oa7hDBjOd67EdmgpZipMmWKH+biwYBllZHvTHf
/oZQOqAxz7mIy1L1ZwLBNCMay1kcMocJy7/oeUpjAYt1q0nu91c+WqGpVf/Oj/1lpIoQogvTqGgL
GzaPAmybHbRfKkDSP+4VBNbiiQ+Yej0bLbhYlJMGDC6Z94Z5jO/lvsB2+d6NvU0T384Xien6urmk
fDB9z/zQ6/AT3siis3fpFv3ymogHh/N/kG4ajjhgBrnI8r1sFhkUAb6awkUUqDLplqE7YkUE/Ufa
uWopqnKPKtW3XeAmMYiE5cZWtK9Ju+bPMbd5m0cCUTlfBq+rfH+phNcYiE8xAr040jp+JHeZ8iWo
QzvwBBlT6p0BMsHqiy9LTuJbPfolNwh5e3rTD3pGyyWq5b8B0c4B+TSyfds0oduG3dltfiifV7A8
3aHFBnOE3XY0+wbhOgsHow9B2dwqWIHQ21l8ZZwoKjf/vIM95WzNT1pblMbfj+uwSS2Ecq3yfGFd
omFQCX7wxNqH5q/YvwZsDqHKMc1wAlCwsBJS6EeXwT20JmR2DtaFrHwORauJAXKl6jECdAqHijbx
K6nOnOT+YWzPUppilmc2XAe34rw4NIMWaqQ1aQTCyYKAtjb8UbvGl/1SW5OiAiPfeVdFoC9mb9cd
d5xsnCO2mUv7wnbGdkCVLWJ0aXVhf7laQBSCGEZBN/XE4TbHkoKlelw76HXAog0ms6tjJTBFLS8U
1mmeaM2XYpp8YsJj+rXZSSKh4wlE0Hfr4G0VlIqDhPQ8wT3IMqTLKABMx5aoCKgUY4HoHP/fFUeF
X4ZSBE/ezaiB/7o9Tw8HbvJvYg06XU3trqm3jIWLXHDZwU8WHcMtiiP3z/nQ1z7hnFFA6DeANd0y
Wlx6fRxJBrd232d4AIdouRHwWSftaNFqWsHFL6ud+RRubTdTzmvmHZ9mc58IaS41dexdh9k42BGg
dZY0tPGD1HCejzrV9XO5vpxML9oAePDSeX0Lf+bFb39j/O+PRo77FXo84nGUZGu/xlfdOHx4qNgH
+KN3sLM2gs6D1ox+ir6HDlNS1q59BwC9IukVJSIlQZ9EuyoosTaQ8WgeAzbgNHJGhg7oFUiDpwps
Ba6NKYYcGjeGFpJ+Ne/j2wzDuB09HIRnjvRUJKZEcLo7TcYz+8trYf4qwnnyk3tyRl2rRjBRJiPn
5ep4bQ12ABydQ7kmH5PczIfOE5/QkBnm7gtQONIHVtEc+pyWG2Gl7l3nnerjgjxNpsh0ZusORFvI
Xj11cfNZ2EYPcPKGSmqqxpHlWKve10ZcFR6wstXVF1S7Pw8/xODM9nv6ZoPhsUSzWtzJQbxxYx54
Yq3bHLaPz4KSCgaMDE9PwENLGpSGzRsa0jO/k7zZx6qLEW8ermEcvgceOmoLmmfwiJ4PnrJPlG6c
1+AmZf7qoEQ7A83KauEz2kIW+JfN53EDOMugRhv+Tn5KF6zEat1eXWE2iM46BHpyeV7ZZ23nk3b8
REoCuPhmF96XrE3GRo261zVYsTdWB+UWufVmhOIgglGBolQkfpNDe9vqj4F5LyzTHueRDhhrhqBu
6midMofRN5ZwTnTfA/pPUfIsC0vEB2TEU577ywiJggk5bLNSNsPo9okmYj5KraOxomIUnHBWpkwG
v9jMA1+bDK6CnWusT8ijlzymoo4pZQa2MjX4iexIA15LW4scQk65vr7wox8LxAGQNxpb/paDY1B3
5+X8qGRu3r7n4+pLJJm8oI/vo5nZKV53bqFpB0MdcBC4rFbVYUH0Xj5BZ2XTiU5o50KwZueAbU3O
gd7tZDmqoSWFZQ3i0wv2pnP4XdtaBvxOWBdLbZmv56H1s1NTmFgBKm3uloevNAxG6XZCFIyQSPkI
vhBMFIKRnMlY0U1I4A4oVtK9y8O9otDETMurKJLj5hUzSPkHad+JuS70TpspPvpXr2ebA6Alp5k4
7+EKBh8/X+jBM0V1+rLsyv86tilX/z8S1/VyAK6k33korpkHxxni/gNthXtxTJsqXGmiPQ1GHe2N
1k1vk9QIb+Q/uhui2p77/4YJL70UqzCWYbjx1B+wtnj37wYK8ZHdjCUre5o6TK+PfY/dO4mNjACg
aifJ4atvzwBt/XyZiZXusMGLcDhMAXuJVl7k9KozWQwGQVARJGnMBCppRqGjv3pzoQRGnJmXk4kn
87QkN7+QzPzhDdqfXaVtk05eGZl95ib4nFkK8+qcDF9uJzRVu3l17tuYSCBBynQO+ZhszLy31qLR
OPL1l0nd7OHifSyJuqYRt22SgTLFVUU+NPHacn45h6uotWzAg/aJeEk3FhagJ7KqILr5+vRxUufU
i6EVaxOVSpqvyXPOh24nbPVTlUHAaZnW4cqxkgZaWlY2bTV1eNObFCfj7IjQg+PK5fPlleUASzs/
pYW516183UzF89HyOvjfbaG0qtKoXBYaAbOxm4MHP4EFN6rQqF94wipVZAZ1tywENtI9MB6ML7sb
IdofFivBhVpoi7+/nEs/N6lV+i/SfOzSzsT5AV7FsZ2Y2YqxXLSvedXvPjZ/F0/2+hQKT1e5+aAl
SodvljG1sd4nnL2VmotDyx86PZLQW6tJyMV6hMJGcMUOgpAxXoDeM0trK7u+QYGPDtmUNOIuSPtt
qJv+SppR3yyJ0kGnOZy4d52WW6DIiGSsSRttab6hhljwIZzWdhzCkPzM35aMQaZNgiQVE1Mk1pvH
BN+SjJjaHBf8knp0AzCt+bCwN/vEkBGxcw95AwhvRyv7p7GUGeWz2TYcq/6XO+M0oMPH7hlSzd9H
SGRfoYSy4ZVf6FWoxu7i3vl63aGDrZ6YyHuRERK5PdZ8Vpt09gopny7YLmaM+fgUPhUIT5moJZ33
/0GEM1tow2eC1PUYABQWpstgDo2pqOGvlKI6ou2SfdqbLzHR0u7qvfIp4ybh/bp/kFCc5kgeXsbf
6hNoYPqpvn0Pib5CJ/Re8iBNQqSLnkUrfZZ3vrEZko3BNk27E5lg+MmnHSky4rxZjIaEi9Ca01Kg
E8kQrgAD9SpYyZmKPgz8SzQNds+52IxlWyn9alEq4//4Xm51CgYb7MX5231iSesvTidvOi+r3xu7
jclzhGUoH6nquwhW60EDiYKjkaK32yM2P3NFQnOt0aaBt/Ympi0dZyNgU63UlUTUeI/ygDPPhVXb
PAsCEnvEjcqSrMKhiueeuWIb3UetoRHSKd9OrPlqp0BvEibGk+wJTl7WK+CK7WsIKuqJtUHrBgdE
tbQdduqRfHaXp+K2SzB5jVO2iMFwpke0SS08Q5wQ9P05Ix5vigz/9y0UWqJ6SucMl3PFvRyYAM+m
/9QcaWOzqgfKmR0+JNRlNX3emeruz28WvxLPie82R/tfefnAq68QfVKrjeck2tPMNLpavIRmqa/T
ty3lb9wVOcPgFrKegflzhbQOK1MZfjvvjSc8i9SEronl8dWcst5EF80UmisIRR0b8qi8YTCcDrY6
sc+G9wKm7Ng85IklBeL08NhgUOJCEv51WFWKeUIvcd9cGtNozqaqU0qyc9FBjbBpsBc9tb//9uCY
J56/8btzTaownwcRwvY4sUettMaZT3Jd8AljvC+3S9BiIrdYFPalaT0UxY0L/m0jbU4nqyY/oaGm
n69qZh7Jus5VP+3WclEFM+fgRD3sGbTHyWPhB3TBIjgPZh9siGre0sQB5DLJU0B9LOKHGvEH3k3V
/MeSQQkxTkanUJ+WfUzwTCJulPvbkFqmaR42se4k8NPPmCIp7tmHqpyD2AP3EFFG+cG70aV7zyg1
hJFKWT0UFN17IpBvT7i+nPZ6yMOEnp41w6Q6/SwmtWTlknUH4O3/J9pHJiDwkKT1/DjOEd2zxwT0
ZShZ8OwvSKonNc1s9Y4c566Z80Vn/LZGcRzuaOxRklPJ/chYUsM2Cs8OFSbSxhiWn3DBMWUPADpd
wwZQkLf8O4euxU5NV8JVwLi/hFhWTtewPuPNdmg9zOYGXPsDlIavIy3DRrB5+YC2CKANAt1ynCsh
hMt6KI9xkdcBYIcBbanewhRHZ4He+tLdK4zU3w9Yu19XGxW3RctrQPXd7C0YRrQ4IDvkrE9DSvn/
IbRHlRs7VZ7xZnww/5mIhgn53BxR7ccceJkB0H6H8Tz6fBkVgKdfq1dFUiGTwOQIpPM8EEx2SVqJ
j6kK1+xWSnJ+eGQ5QAIfC5C44hXnp7DErxxaV3pV6P+zUg/185AH90/BGQdkjaaoD2SyOj/7nwca
EikzcjcwOjy0/4vrdaRbMmRl8N7PbtT4qS89FcezSymjoRYuNW5gzboi8WMyYWDaAId+zCsbr/wE
Bq7iilsd3fKIKr3yaDGU9GEL3dW6fAP85GEPGmOmIl0oFpWAyXYRYRoWaLHOaCCoIDKPQEYjs+zB
NyM+BfW/Gys1uTSB1ZpvNL2oqK9iqPj0c8+C628ZTnBjHzSpt4T55KE9BFXkUebIjPhphwrLU7YZ
Ck+euPUwerwnspWsJrEuArDzCBQgsj9k84Tm4kmyM1DyV0OXK3QYSWLytqbv0wVOQLG+nhaHoIt2
ZUR5iTxRdT7b+xeJT41WMgLjAwtQwIWCRwgDig0VUBfNN4jq9leBYUWRLYQNejn4P7n6HpVgpkub
7I9kHUGANaENM+STFFr2eDQYIRvUuk3EbhAy91zEG6nRjSDby+PJUH9R5VKKnnaX2MTrcyWwV6SI
yGKdeIWPH3exQJ4jvBjcrS6cdHsB9rVGJjo2s3B7dqKzr9b4xCyEr+6tJ5pvCZ+G8+Jy8Sp2fCqQ
Wqb4ptFS3iuTLVJ066M9UQo+e8dAUnbngqR3k3sZnQCx0hb6ANb/4biluFFlzUfygSIAaeZeWv2R
rCB4b0N0717WoWOo7zBzXWPqNtLqyXlanHn8uHyrknw2Wm2met9pUUlAgyHQF2RN+4+O9GtfKcTp
R0oGCrUTB7h8D5g8D+GaX3SEbOWTriRz62fusmWmOh3KbF9WJN+jKW2UsNtVeK1Z03eJoy5CpDNH
9asBpiIqsBL14C9Zs64iD6lOxZUdmndtPKb8R41t64Oja4ZbPgex6ng0UO+CSudSAtvRTqOh5/Vt
noK5k5dbLzu7AaQM+Tt1VcPJ2L4k4XOy4wVhI7xsKeRaUwUN6azGtqa5Rcw0Td9LnxvgZbS6GnW8
rCYY9uw5qnTIHhB49w3pSYs6P6i4ERqp4mHlrM2pakrIU/49pBQHtU2o9xKZkpDReKaU++zKVpvp
vVvuAloH0shi4F6j0rK/SQvr9cyDcVnSa4N87LwpVEU4FgDgpraqtAYMz+n1P3FxcO74/DvXV6um
6ijV6TPX+nYR+jWNRSCtmvsWYyUL/FruaZsQjYSjrFco3lbDX3+ZadpihBue2VbKt6t3DcNUGcc8
+O4OaPiY1ULanqM2gUtggHhdz7+vEBU1vvzRnu2QDxRwZ3OEZvWoVFajFZmrbdeeEZhMd75083eB
VzSzBfFPPKtg7DDdrhz9nZfmA1vIkdga4wf64iEHUz4j1OaG5xb5hBn/1MLB1ewTZwsPKf9ZV/o4
/GqKa1u/SofMFx3dpxCNUaC10ESS8L7kanCg6aoNYCFKx0JMbd9DUMSQkoXL4TwS0fP16NPB7FQU
HWR6NJI5CtNxOSSNDCYHbRuFXf6aMTaza31qI5qfgkYZTsMhMUR6Ng/BRAAZtGKU320V4jwb8eJc
tPY/miTnsuNRAJqcuWRjimPiGiuHZPIaud7330efaUxHfGfEq20y5BmzXNvcc+9a0EXKxAIQd1M5
uZRr4R4d/E+TwRGJGLPttFbrkvSRstFbwS/EZ3YxMjGYW9NDCTRVSrSEf1GQpIuY2H84Z8Q/CesL
Uii9FjMb6bXYjtEOnDg3eXzJjl/QcL1SbJoIBaXoHDsPOT4ESj3/SuibM56B7NcHMcJn3aGn96hi
PLHAvaLVvrHAD03m3BZOI7o0eHDFP8ZiJkDNNpUFaThqI3YAH70d9MqTgCvx3SY68sb4ba4SPdl8
vMPN+0viNZXcC0IpMsnba5j3g7YKUxcfgL7Jvy8KpW9F96s/n9nD6sUhnSCvNCoVExwXyaef1F/Q
NhQydirocgfJWsUN3tAFEcNIBIVMHoBIdmbf+duogSaLc6mYpYPORs3THVVf10UrHMN5ZGglUkiI
Exo7EOh8mcXdoRFjzwtMznz3JVNIQiu6wHSkBofAzBswUR7G7zNONbTsbER3cXvnSapr57fcKybI
azWoeB+H0JNHYHfkE02baFX3X4dX2bQrfA5TuctiII9nrp7+v/Yk59SWx4ZhfaLCpD1pXW+BIVxR
xWdKSO87vJ/Dj4c3Tw/5vTOxGtWMiLjsPfg+XA1GkQWun90djHkcKI9xr4uJmXgXyEFF8HoHmufU
XZvJnQcRhSm0MASSFEM8TwfEzAXA/CaBR83wJJK7m8uTaEmGwu/H+qNLOUwMxleg4NVdHjihzSy6
R5Nbk0YUiJTlYFtCDDAGSs8EJ3mqkqN7jH7APOr26pT84Z+XX2+h1uBrUozHwndfM2nnX0yP7gvI
n7bXYzGUw4/uItiYrIBs1Pbzn528VncxcwGJ/H+44JnRvkStVSAcKhIK04+0CnaFMP/NYKdgs5O0
CXgoTrlqg1iox5SNzmegAhGc7PpuoFnuKGptKN2RgcwcSB/qDGRGlqhlYFDWlkYIsQhnW9nFoeXp
e/mV0koACM9Dv+obxYY+NeushgQY0oXeHjGCLofnkg3NWGA4POUCwLI1xt78njlsxPvqDpWpFntH
9+ehlfZ+seMvm3U3/KAulQSO0WrCEwCqxKN3sRQvFrKBdVPye60e3ieTrzEwNzGZlrqiSrN4eGW4
9JUdePWORsAyPOe3G2d9W+/WTP5uL8dMR9z1njN9CEH2Vjt16HdpI5fg6s1200Z9wLAtDriURcYZ
0lQJhnp0mu/bDt23rczdVCXmXBqt/00PI4Wasg4agONgmtEns2uzfx2rN8Oo8dYxpiXlnKYUS3DW
euRjlSeXfkXCa1rx9jDKLCVDP1C0j9yTedYXqseci5YIS9watZtXWxjmO+edEosbbox7zJ5WxdDs
V9hj8+kVgjIbux6cTvKNN/zm3R8BdTV6amp8VMM4J7dt3UhKvm6YSQiKKxvqYc6CFDTPv+t5RjK4
1BWJd4kR1KJgB/Q5ONn2wyrww7DR+SQASvGgc/aqaFjDBhWPm4h0W/KgVMGuM+KCBduadZ5KNksY
hXO5yqn9ndEI8yiOeM5ImdIsorN9dotcc+VOPOFYyjTHapq64eHpMot2hx6nM9V7PZA0kKJso/yz
HM7O0LDhwVIMvut45crZmxjrr3FuhsgQM2GFCnffS/ifv4kFfnWVL6eQEv7u4iMM0nzsBnlRbxMk
KtCUaVt10m/4bS/x7oDOvj6zNcO1L/IjN/JVdGavCbdHR7ed1VeERy5T0VCkIeMLZwX9A65r/scz
cQOqED+sgJODzCPrpigN2e3mNn5MXmh5AUJ4XPGz4/6FkfN0eaoUeJc8MBwNXn5ZVCxlURuE0xek
mHkiX/TofhvWlQWQ4ren911J3/C3ZmZ7GFQXvFeRq40W/gLonGAbKd2CspIqJo0zpIKZN0uL45Ri
jmZPN+6lTlrxveilv9quo5KdkQjL0v3WHSKs7wIOb9TP65Yv1nKOEjsTZLq4Z3tdHQCZ+Vi43DAH
DUrgr9C+6TloNn9E0fZBJNTCDfhzF4UABtYyBdsE6Nr2hGD51J70NINV+yuny8Za8dVULq7Rqr0b
e+QeP49IFJGjsFstqxkqh/2nePEabyjTe//7t/dERmsUfx0gOSQUs+lJNi0yjoA3OSy7bQpALSwT
E9Gen0PrLMttpNq15LMeZrBKfgVhuEIRmTEoQJWJYf7P7wdfsDHaGP8YpxvRv/dvyT08KkutTXI3
TFeDgHLN3qzl0xUDGnRkOk6cx0FA00bKr/PuZ7z+Vw++JkxLQciQaMYhhAHhn6YlE9or+lyQ6j9S
sRWipldR1t+R3kvnfJcoy0arALqBwF9qNGEgkHu9mU8WKqugD8GjHl1xjnLBigt/kytvAWDKCFh+
qfgOn0fMBMaUQZXPfQDK4+jUW8UZvLIox0yRhlKYUmdLTqvdsVKxYZ2MdLfjdi0FlVTQjzRTuvF+
nslu2/4VnWNqB8zNykEpQ6jcZBMOmUWI9jtM8y1l7qAyuzQSiHmqJYiwV0pVH8YwPK6kPoWr4Ypd
rDl52wmYjVQvQgdC5Um8Dj5s3qrH2gXE8h2En6IuFIhgEhtzGKfvuaaxf/6ErPlyR7uMmN6rY5JB
F5N3DcVw/1gkUNIzqN5WsBOkzlR6KWD3qysGymIcKoYh/URPQLE4pE4jjKaOx9NQZJMWjk/yppsC
f/552jTj0tqy2wMsnz6X5gbssItm3QzLfIquBerMhFuaWHHzvqfCMpffv5KQ2k5tdsEG7O2ZyX48
1YnrF+PBFFwZheJRPcuMYQWL/JTAKOAQssynWLVm4fG/+n7wVg6uxCZJ+wr4ONAWAaB0Q1Ko/JDl
ik2Xopdez9BYMouh8gHHgEWhqC7FMJRhbxMIZWShOBuUHQKpQYStXhFp5BnGcWCVnh7D9G79eeAj
/ldkUtxpp86XTUZTAfPh30Mfz+DsiOLvT7X2vI2Bjccx8C1zBrGAroEc+RUN5MFsiXgrgpdryRPU
53joti9oMNDHpiA/Pm9sj2e9xXHVV4McWFNG4Jw9XrZaMCyWvauRtJCUIJvU03BZZTmliLYb9cw3
Td/scYFQ53KIfGjvxTDfSw9w9TiQ75VpANz3adj9yPO2T5ipohC+79XCeQOZiONG3fh/eRqHwMNx
9PU5X83GMbWb7GiBU+rGQL60yUeb0TIClDWgiZ4uIHu5BfmI+4NfQN8QPMg2ARhUJplKKmG4zUmu
IAY0CXs9bodnYDPnA2fGM2rItgHO1CxpxIqNZGT3C3HDK/4UK+9JQ00srUElX7P+qEeUHLd+qs14
Ab9hUXnYqx0HCPgyt3J9+CiKBpF8o8hThg0Gy8BOj289BbFHneqvJgSKFhpE4v+lqR9JeUHfs3+L
V8MH8G7QI7BHESw/azl/SdP8USH7OzfSArWl4jWKMGXZ+XkWCcIRzRUNf5zODinYv2R9EUG2dfiR
VwAf8v0zNR1nkkre+jtQaYbkAS0/axI043SDFwrsCW8GVb4fFUu5tb21CHIQw6TLE3bFwCkyX1bw
CnkjdH0O3HNbxR+PpBHCbuqV5nAeT7N0Lo2a8rSiVBk124UPmrqXzz8pQRFZwn9HlL7ifFEj+v4R
H8KiswUefyn/TMo7WjI6bW/DsBO/RNivqkGm95sFpbTlmXfl7NDbrojDK1It1PCoQzI/zUPjDq5p
d4ibJKTMrNrZLa6lFH43WG4tM1n0I1KwtwAiYhF8+mDwVE9lD+/PMy5Mya2D++xonyaq15gQg19D
n9uwpLTbZii/wzP1REF2ozjytafOow57wCDx2URStJkxSuKmFRxWIAxe0zJ3oVrQdugBm6RzG0BO
MpPbItIEA6Tkh//ZgiHBJqSKjZRQrqLV215e39I/0t9U3+ySfP/PBc5uQyRTn+oD9csNnMuMT35C
ooGVsB478+kqdw75pZHcgFN2fJ2oM18FmOt4VcYQUOK5hMAbjabIscs9+S1sJMitaRXyWPS9yfCh
rGJls+pE0Lu4KvZqgn5uVCgdovAPkSXZZu8N42JyP2Sn6O7lBQrQfTbVjX4qKqzBZVwvAmbXQAIR
M3Uma2scudhrt1QHeQLPYSK7ajkTVpxuqj+YMP0bwBTeUZTd384iNP56Di/aaXOPRcyX1shTq2Xh
QffVizqIjAFbrsRaaujbFHnzPWWlzdyXkGDUjkWaAssAt4d2lVRXFsq6s7NaYtmvIlKRgBy+4PAW
sJQSeWajRpdgtyabDs2R+cwtR4kKOr5ISw4NixZDJ/3AKrzb2j17I7xo2mFVPJIL3Ev0iVTvZSAO
vwuIuUMg5glXvqS057acF0KS5L7/hss5xJzvgFgZs7do1chXoebIdjqWaELgPlOMsWxVFnZhApKg
nU1lk9YyGtFq3lwJ0yX7cfEx1lE7FnxXWoUdT6Y/APEiXbmjohEk9mzvBb+YimZ4yJkfWIa94B5W
uhTrfbgAXn+TXob7mYtPg7BZWSgZreBioLaniDuIYQqenby4+t85g9WOB3JZpw9t42aBMfFSq9+M
9DMEA9NzRZJcMP8ySCH+6ykfvO7aPSIDP8euId+/kZIM0tAYuDHh2FNqsPDZM/6sZCclmHUujG8G
9zWPraie7Z6jPqfQpcdEPlUqbmbWzAbiXkGw95ENhww14uNJEsKG5og4cXT4yzGU32XYBtVv+nsH
78Qe2HCLO1EKmVuol98PPi8kXUI3v4znay73BuBTNx5Kn27cTbOQr0XXbUmAU0tEI6gE9a9PUSgA
8iq+PN9b5GMiNBIkTgpjMVlcLE4feeYOtVTUizDSGaxQQlbeHr2NiXq8KrDB0eKGKKUP6AQ5OATt
u52anQsKUa19JcTpeBcqL5LudkE/t5ROp0Lz+zkte3oFIeB1X5Z2vsHYZvcCQPJ8P9w8ZQgF60iv
uwh1EVFChQ8zoYgVTqXvJV8SYEGMQBxEXLkJIrZ6Bt/Ck0t8Grc4c4/OqhCesa+pJaZUYRZ+vu1C
8FYdgAT5Uwl6TXGkwBiYgsgvpKEuDGhuEQyHH8qNn7G4m0yuiuU9sgz6Sja0ZkEctqlqTn5gE3yW
OL+5zu62E3KeGeLzFQzqX4cG4ZHe6STpTJWvzLSHlEBFlKuaBGlHkdNaOAbOO71G5ZepXs7TVDIR
2LvoIo+dD+VYjDG2072L0aZWitFgdAfrZxzocwhTaRPQxcRXwgRgMjNY7f3uIXkHvZiHA1Z49XW1
ENKYAmx9B6qisNfjS2TILHJbcdQoZSS72vXV3sONueaM0vXp0sx4JZneToNDGYe2m/ETfnSgdAIn
kzegySZPZl77y3bjifZYPzxCXksSFbY16dCrN1ewOJpv9wkmGme+JJ5cPuquGwHetwQF2xcJXdmB
ZcvjnX/ns1Wk32EKmVNx0HvLxLPUtPM1kzpCsosHi+WKdRYDz0WhnLz/4mtXJ8cXDokkRNsicJq2
kUZOkSPrsjpO4ZJ83kczZep/Yx9a0cxiPO14OGi+fmDf87ZcoA2hv838eoCAB2aVnzD63jPk4e1H
NaZcVRiG3jQzyHDWvZZCddpy3XToScaQwjrkIbyQN+Nzm9YEx0KqCk/GVgoM2vrbCddyF53eLPHb
z3liDUTrCx+nG+QM8ITBYj8O3/3JqHyH3SXEo/fFyJGwly9e6wsKC4b6lvG8Ey5sTFanxTwFV5YN
avzK8n8R/x+lEYctvWHAdH8rYeBLFU34txnvk5EC/Kopeg24XpNL4ZTisDdyDbszOmsh5uiH/590
A98sEDGEPAl18+UdKGmqJCrmdev6bljw+I3i/1rpDabXODcm93vnes2bKZo/gwdWnkj3TgnxxwNH
sCxgXSr2pKrTqLVwbNh7H81KnzVZaymrLieSnkznGxxmAYZSEN9UhEcBe7tWLxh9JeTJPFj+Yp2x
Fq2PWEbXUUO4dmfliZue1sGqjeJ666JUYBgDbtd8ijXqgaG8dMt/quyPMnzGUI4jrpSkAcxknUG3
HXthzu/Wu79AAjjwh/NqSgxUN6u2j+Vj1ywxKpGaj5tUtZ4WzTbfGnRRhy5aDw05rW8rfoJEXkPO
Ux7TMB+gJtOkk7Lo30fOErJPEV2xcO0pYlXYYX4uopVXn2YeWKKbmA3Dq+vzmUbfOSdFbPJykxRH
26H4ivwQaGTUoK9Tg1GbpuP/FuGSfmh0rmqwXhWRe93SDa1PRg1lB/u2LZyypkKtJbRaiVX7KVIN
w0rTqPEqWaJrCt7hbKq3BXTIpEqxW61/pPhRXx9VFMy8y9N27dtuLPZ1KTNH7R/9c+CnVJyv4qxJ
nJdu26c518IfKMBujauC2nSNUS77UTpODbFhv5mxXJ6EkHc1jDuyjyytB0fOVcHkbg0lcqjN7RwK
jlvjkR5w2StL4jVBeH9tZ+Fmy2mbRS+JjfRB+syPxFgF+xWB+ZpvumeObhU0eh8NMlp8Yz/PbHWs
+bFzOG47c3FSlPopgKpxkM1/8AUpqJVXMjDu4elX3piCwD6h383DICml2l/trLDSNi6+j8XgTw7t
k7HqlwfDVkQ6mIVCW9uInMBw74sX1l0gGGjOh6ugqHYHRps2CC98pdYBkFJchWs6KLYYFII8+ae0
zZJqmADKlHKQKpDxYbcP6amZ05UB7QXGv02cEI0xNnxifbQglgsCSaiGt+VTTNF1i+l1y45mjGS2
bV3nqI7V2/yTNlfAOVgYkPqdHanhS4knu5JI//XRHY6wUDXQH5XvSAURt7m1ZfoBhfOlBDJU3Pen
lqrNFbjLkeXBgSShp/XG0+8wW3Rl8D/N+E05zuh0LDgmmhoamHzee+P4utLQSan9cl20+fDSDuXs
uACraSS2/nA34HD3uGR9pamnl2fHAK2+r+lhK8+3aY9qrm9G3CFpd+K9ZMMBAltkvxV/+LyFfNNv
01XOKG29T84QyyI/mAAEPEADrVGNvdbe/hxQs/pLzudzVigP33fnsZFrRSWJA6U2QxEK7jRx9Psg
Vf4nwiInuCeLSbzZ3NY0A7WzG8aCHB6zmxH1GSq9sz3rIDXXGdLhbajwTcywa1DD1H06AY4ZijDd
oP2SfYlGSBiw3P9YqMSKSj1kBaur3YsUG0Sth/DpZcAlMPlEz5ksf05N5huWnfnHsF7FmfAEowvl
9a7zsLclMKRE9t6v7tjTD/JI9/WLIMVY1GCPlM0NtODCeePrYRL8m84Id21k7MkylCoCf9VBPtZC
j0oq3c5FKliGXxPR4HgcXD3LzqhYA+HMVAd/hYO8Kaswkh/y/W3UuJJHnNiIBkiV6Wed3aoMFWnc
4ChV/bdmVFuX84uK7NWQx3AUEh5LIJTgzLUKUlfxwK+Dh6EU+s3V1xrWYDZfmetUpVFd8L8gB3th
NPF1xRyR8f8CwHbrV7Ixp+Uhw3Tx7LIPJRB0jX0C34/cyZ3lnSlQpulrOqxYA4iezoarOe9drbPd
bkU9dhHBLPsm6SS0nk6zqiPV2C4Tf2L7eUQIwgeIf4PvvoVJM0j/MbjTOWnT8XGUJyFvUBo0kzvY
ZcmYoqx40OI15fPDuiZCoplWwwyu72/rPws6xQjlKcrph/tdSwQ3r/YxtNnXfvyWezBClS4ncN6E
MdZo53JDPPvJuJsB09kjzjwpINA8+xKXB7iXFBDD7JARMeDMzlXObJNgvung/fnq0eC1INLsBInJ
d61hlst5lFmxbI5Z8PYft66CLJiS8fLIwDIcTirXfOT8NLtYRTAYAm0bd/ahAw9IZKX73iJV2K+t
JGFdGoEanxTht/DX+iPQEpGnYPrOEhXZlyj9Wk0FUfLpbI1EsW3klNi37WnhiAOBS+xRIq9mVhjC
rGWwbqTGiuOwSFqh6bJhFqGS39dqIuMTtFVpUIF3hxXdFBxrQfXAw5lwiuwRkfXYhC5WSTKxa8qX
h7XF0qJ2xbKQKwnqLf1HG757t6TwoeFR58/4m9XgpkCtw0waZJ3nymcERXZ5cQI6em/Vscy8tpxj
jM/T6ncGr1K3/mg8QZZdZmcFU0qCcjmbpDdRkUJhEp6BTErjZhG/UYTLZ2j3w2UoZNbdSAMUyAcr
W5EG6qa/EBQdwziVc0Ytw0/tWhQNpG2+nqPR/Enj6yh1D3g+mN+ypJ6ZEokDvMVflArfKtM788GK
fNsOM5B4Wck0ZnEZ/Lnq9N1+M5yOGT5h9GnJZUbAgeYPWmxp6Rll3BgS7UuBN9tZwxEGiKuYrgAx
ZsPdPfmmGjy+mAUSVr45O+tcq5NnQzTChQILo4G5IWo3aeAsY5EAkUWdxb2IeanzUdQm6V8nIY6P
/Y50TDUubjOc187omujyrl5wY5T8ABgWxGXFb/FohihjK+puvOQOS1muLzWEmmhM2iARwaMT26cu
36oJKcRXUQyqRT405yMxYn11gJ9BYAvp2L1AUI5wD/+t5cZi1x1JVDAm3LUA7+2b/E39HvvK2YFE
KKEV1TsApbzQs00QFR/z6mJHm6hi6mC6VZQs5iN2n1iGB3EADBdVpvHMNugXmooDqm5tz2yGR2/Y
vJ27v0PlqFFUvAPN64kebi83aHWY0ONU8odwCAH4trcT7V09V54tuJP7UGmaTDWwXg1pC0qMwkAK
Vi9Ua3iJ+aAOYz0EsxAFwy2CWxuFpBQZwsbiXpmxIyhafK4Z90cGP4R54tSymBvKFR42atlTmroG
cJHYY++U0x1XuT3AkYBkEhpCxobIG0wD2Mgbd4ZGsQRC9g0t6pGsow8NqzubvwfqfOzx1yntrZ6j
97VHXw/G+uFF6tqx/db9/nyod40SUuFauDEojR02Ufj8uzMuCcsPBvVNQX7vqrNsw97VkFFPPHEa
lxXKlsgqpk5jDkaT0ukwUUSnPsFp0HGaeIT6Fio4Aa32d0CA8I/7O42n0q1/40pFjw/ApJJXlhhB
ozmJmS0x1CbtLqkUeolSbtS77gr27fN13bbW53cT8ASXh4CZsVMUtTzRvBLDCIfJ2VRzALkXKo/2
DadNyYPyra/W52nxQt7GUzZvmcqKXqzWaPBO87GJC+4hU4f3eFL6yFLNaSnafYIjDYhz63QkGUrX
LVyauUaYv1kWIo1Ek4I69fUHgvl0VTFVJyV73OW1Bm5+CteudzuDL3usWCDnpDS7dKYBs+AfMVsD
u2vtkkAy3ovTvebomTjLLuKzgUyFfgfoMlypuLAJ1wsvInjmiKzASmO30+CGv3DHrCnKdFKl4yCk
/XCgiUv9D0WCqo775bjdd29r9bZ6NTXPOl84XAVWXXtdHRo4dEEBd9yV7wnjMOZnsGfCVqm3ax/4
gSCfMT/NIyMq3WC7QGRlMn4ma17r/kyEvI73x7ERxOvQxM3EfbNTK9g6EdDTFI1aMw343op/xZLz
Gc5A0wxTK0KYIxaMdLVgYSN5ViWH+dvGH3Th7Ji+0DIldwxKncAa9GsNpPf4h33FXJDJOQ8f+C9r
MLKLJyND0VA1+8x+5sjH7gnWn/TXPJ5XBLiGzGYVIUTgPtFPH+OFUrCbiZ1wMqvXtrIWHhgjXlxV
f85naaePLVDTbJYVXUyk0xYUj1cpG3tiEiH6rfz84dXV6J9yqZd0743reIbj9d+zPUxQTpvvn2fa
TNIfgXxMWsnWG9XXgAZDAr2S+2H0Ek1/dVN8IfL6hrOOWUcnJBR7qnzQXrOYOmVAGQw1Aj1dq6g9
R4w2VmPXYppJJQV+mIaFPQYWfplli0HfW/IPNySAlUg7xRRcJsHx4CczpegvErQpd5/BsILMgBGS
T20xDf+0s5Rm+9AV3YnplquHHeqzI92lXV/H+qsyxgz5rpSnyb6lp+idFlErdX5yjFknj7WnAFeR
jqBrxNiFTmgiQn4/dlUZqCmyUEHIEVqY9UlRenEUP7PKNC/WaTlYtrkR3p64uJ2NnhDtcgeGvm2u
cNPMSIWxenkVUHTM0s34OTXS/5VCGPbht8HIVNHIQVLTvHtZjH2Yvq3C8kSZ41qrNy/cXAoCRfeO
LSfuyO6e6MyWjY4auJLqHSohvluM7pGCmjjRPNe9ek1YPgdR7YYf9OnohWEgpPvgL7Q/IUNARbYu
CymYZfPJsj9KyqGYMudDNtujqq3sZqbCMex4VTO1U5r5zzDEBd9qBerGzx9/hqSeR1PRtQFA8tlW
/SjDzradKAfMlqK9bQex96sO5EF5FAeApHKw+1EBWR/NSRpQ9gG2eLNbI7D9lAnWbm+9wMqPalnW
dUjvu2QVrd2/jEmb0cJV1tJQ2+2afKe4AVvowIqeTUfqkls4Qk+RAO9VRgjDfxv39SrZjPZJ26yc
QtmmEOO0TteazI5FiwTB1vB8Q4Wd5znNDrYGGATN9sOBdQ15287NeRgZNKMsKM/g2N9IcPmUjDf+
zvJ3C6CL1EnW1WSehaCuHxEc5bwqAoK6w+Bvz3qHASJ/LSr6geWy2Refb73bl3OHlnh6ts87bQmE
pfPX8YzciCCsbEny24/PUsfEn6VIMQt6XCqLjky2LacC2l7MZLSzA5kC6t67WqwmxwX6f556gd3v
4T5XVMbndzJXL7x3fpCohinonUpcAsq4HLELcGoOZqOr4AXCnb2hktzUeP9VirNdQSQ+Khd/MAqO
MGXHI38/72rjqdGgeYRHHXHK2jKyLP1OKI66+Yhhmtc3mI/j5JCRaonVO6G4S085MZCCuydT7jlr
fcKdqPulqEN8QDM2vii38qaMI6R0IicUe5Dr+oPTfWOeHVXSj91G7JfqvjcZmX7TEF5U0Vw+g7JW
7MScQpVjZj95VVVfpmACHa+Er6YYhWt1vHSbVcPefyTT9/MoDjTKIO4Gx8gWPe3marB2ha8ILj4F
ojy7YrBLpTjctNiDZSwvvOT9IQELiPJk34clv79hTHhJbmopsR3pqnf2XORF39SLtV/tHympPl1L
uMYvfagOldtcZ4jt8Ia3CacM/72vPHFHWyd7UhUNxh7pzyM2b2hK2mJnnYy9FYAAW39kRwNWyLaF
Nw9M9Ca27B9TMTFmLjuz/tDqZe4tb8SgJ9JT2mjHkTKyKpWzcxHwmvGX9pTyL3HwZUWjD45zI8WI
VzLYz1TXQ0+OLc3OCbf5p2flqRj6YC/EKBEayQH7FD599x9bFEh/pIafXDFYnMBTS//xiDI311QN
6cpjg7mpX8DKSOT2Xz9ytaFt7go1qKeByrX/s1xNhLtHRBHQFF2etyd5PB/quD/9N8H6qNcrXpI7
C/Z9EiJXxQssWrsCaPmeLKtZ3nJ7GDYqNROjpjlboC6bKwoJHCIoTX01NpH5ZnG1nPfhcrzmI0Vd
qGyfoTa6LVs6nHyA4fSt8htrqRpY+mldsmb1VrzcnBk/fub+awpS/A7HxluISna+4lK5xmMD0TF+
qmmfDFC6auK0yN9lSLlGL2F5UbtT7pXsorfh7z6D21fFW0lJRzBr0nKcD7vJgN3AJCBd40zT6mG8
b0+VUeBRxh1nr7bInUTziKM2VRazlF7X9kfQckwfnEpJ0n86+eLPC8IBlB8kQr2cwQ0R+FpRQFYk
M+sfK+rl5cVzxuMdyRqmw2gkEkCpplQ/RrakblF79/jBGPL7BVIOc/dKORtEheqiTC37knxTnLik
uvo8I/PZDiajbUYLcpDTYg5ZahwZ0RzFtRwLui7BR5lQlMPzfB7XDP6EOTKrZptmwKmaO0qvnX6T
mrFBd1IDo9r6WVLKKTBBXpgNsB/4gJ8XOnB+nAurICKBI/l2P06ZJL4Moox5Jk2rXnPc8YjDvdiz
YhU+4uoCqVSLfMDkXiDMlxbLPU5LFIrrUbO/Ve26s/AS4Lf8wIFD3P5yElEWlNQYPDZMTqnIprxd
10t71pO1QAPxZ/AeKXfG5mgH7epQHdI2aVu6QyGMRRb4YT21EKgJxSMcTn3mTnizcxJx+YgTDKg9
OJuBT+TG7hQezeLZ0gaS6p8SKxug9rR0l0/gNXxi/6EgX0PGyg5oJd1Eig1yl+Qu+BF+FL9KwPG+
C3RfhxNth9/XntB9ptE2SgZUU4qnE2l6BvlLq9nDMVzuutakT5BdCriWr9AJnxVbY6H93kPMQ58m
MvhtvGOUx1cwmIV8DNE/J42LXlJiU1zUoXWJXtI0q4tJ/JDBhhbk4hdxa7+8rVB4PAOJzTq1r3xh
IWPaqLD4AQK6Bh7OPJrYyd4FMjilQq+hmFEYmBEhBdA+JoDG6sQZRTViVt4XR7yvcJYcnH0MiXVb
oBz/+EGQFvt1OF2+727eB/s3HozgvcEBue+D0+IigjQtxiM5K/YNKpMzekDx7Y8s9vgC3mDZLMn1
D2DhlXl9ygk5vbOuVESrTDkACdzJyODNIMqUuH91OGj+nH5B90hX3Z7PcgIGG0gxXQ0qdbepxguW
Ko+3tLPZl8K77wl+0n+gweBrvz6CIxq+ZDmHk+vHL6ttSKkxLHaZcq2W3eflypgNj6HGcM+kZdIl
ODCUqwDBJy2KnbKe+Qlc2YAe7rP9fAnrhSuqsDgdoinksHAERDf4bKyj+E36NhLDrs2qqSKcpo9M
BPGZe/8b12DwDwHfVglI78S0pFgTFhxE5vnzMOohIWNRH9jHh13kRHq27BaVnsGfsTuwq7XxtteV
YxZoDXmA91XyDdQ62F+F6MpBEOl31dbQKeKE3oTv4oDyunTZDcTVSCsLNIpsLkzn5bexqCU67IdC
RvVbZXuzKmHorKIh5Qk0SDEDWm+mTGgtc/0/Suks0GjE/uFuxJGZ9G30hNrESCc/YGMJ6cSYblx5
rlVCIfkEPYpveM+9SugBQtnyFEgqDJW2mJBwlnpZx7YKZ4zjOjqZng+bh6dXQ6/Z7ldLCDeWapGS
/JW4YnT2m0+cylJmRACljKW3bREJMSzofIXQJv0A2OmaRKGOwYTdzjZnlRJrD6eJJv3ifEwtH21h
+VuLJ3HzxKP+CPuIDFMPNzyKetRTmhBD/oDyn042sd5c8r38hyt+89KuXFtIj1xvSjpzhgYM9PA1
j6VeUxuZhYs+dGAN81fAMLGT9sbCQGQL+3c6WkG4h5hTqKMsKuD+r8z21zU/4pnR6j983GiM81/m
RLWPKPYEVWNpKvWkTY85pIv773780KVOp+6oWwhWtaw0h/xLS1kZSI8rbAdh2C6dNyZU7O1Som/2
U8NxGMqBq2rAr2YSYLbJC5PJemqzBaX/9DUFb8ruEJH6WA7TE9q0NUWwbxMvzsg20CSPKFOmNNzF
j18jn657a25Ov6rnhMaGMkhNG44S/mcfiB2Ln/nhaq2pOI/RynowwM56mYM6fl3WHnXGuFQzfrhl
2pp2XkEewhSQonj6r5/GEAWz3yyNUvcCgQ98VTj9+QYTB0O2u8Q4aRgplTr1+KHKbW6uWwC0NZT7
ySbGUC9wIyKBMZBgXxjzjIIHiA3Ehe729K883dBj4D5Uaak2zIlqCIOgU2Oaj0+Dkq+wU3TB6S2u
0JOyNiOHnJtXwMy8SJg/Mp4AXX/+7VdHCDEP2w2WE26ioaJIH7rtUdRgKOmERxPqgDZSg2CkZzDn
iBSan6asfomErH75K+pAkuxotlHvtEG+ZjTW7tQwztN1EzdER698URQNgKoFvgj6mNqj4fFAWG9B
QZGqAXPMignEujgNk4uZRdbCqo/dISctGVEfUJLwq2fo8iScJHobForw6AUiJCjHA3DcQnVeMZel
NNA69REQIhf3lyPoAlI+8NkUiQf+K6ZsDWdsF2wi/egQ6jfDsJi10ToRRqLcaNA3jaGBZczwcTBr
ecKwMWr6xy0HfwbodISOh5If99lAYp1c78XdZCwyXS/O2TrlnlE33dEuALszgpYgbv3wrBbuugqd
uf+/YxrCRzaBXiUEIA91RK7Ba771g8Io3THy2tt28pDPdfaUGRNK0wWvVnjn+DLcswMwRdyFg8cT
lDp9hRkMdCAwMo2y/s+kUQf2HKvPM/kfkwNhZ/Adt9S32QxgOG0qbBzmAIqaAxcWRzFLwa4MlUEJ
wYvQyVfFmOQEg2ZPCZAjfBV+/1o2V2cr/fBo3YmdJb57sFy6B9y7TMXI4NHU4/Dbqx2Y9BJGSv1k
uehHZdosaLtHUKw3pj//ZXK3RZADmFCcMKqtRg12gzXdXYyL8LqZ+0Alxa2I0EqVLlK0tqQU9vIJ
T1TUFJnIucDdJofG74a9vLfDs0S4U2mTD56FmiIplwE8ao8riSgNEskYm25rs/lDQ4RGy2z1j9El
aJXoLnYfXKAvKcJ2/aMOWkftUvnu4WMvvP/yfw4V8DqlXWOLSuZmwz7ii10kQ7bha6U1GL/53qtY
K/NlY6wmqn//naBInXypuMIsky9iv/bPkXiUj52cuo8WFo4utPyDgPkIx1YsTQSGzATAf+WwWh1k
DfyoCHLtScNhmt2vJaAV3RbFNE2FLxa7tjYhgkCf5YUrNOQqYJVXqts5wMpbXO3pw1iGCsejMt00
gm4Eb0fVL9mbb2v6aiibxAr5hRE7RCGMAJsOmTdSuTaIJPJFNpW5grQg3HkVjtY9I509GxUQpAUM
IYR4apIeJ7RuqOlMmjbTHZfoRQSf0Kvvdx/EyPazvseQEYzHsnkITs+Vepo4YPeWC8YVILGRWly6
9ckFuP2zlTqZQ5xo5edWhydzdl1IksPak/2f50qXAhI71dzxUzqOgHWtit7fPE5QGap0IL5WfNLT
Qc7Q7hkGrscof3G6Ea/N43TbHADxD+2D3Mok4JY4D7p0rlCRpOLm800uhMjSpxTcG8nWhL3WaCXm
e2KDo0XakEp6RyHhJGgl7yMk5lcPrRmC/PoQdyOq8GnXLEAiWpkEi/o6uG6zDG2qCAbbPavK/fYy
wGbjykH1CQ3FcFoFn7V/KoCfIPa0w2YmRu7Up/47aTfcQIFworgd9G80hZN8ywdkCb7dlgywOKA/
SSfffwnoyjE2E2/L51plwIYKKMnKpkTwd+42gyRAUUfE2DfbjPwWISrpRYzx3klucfSnItQ0xvd2
XpFKjjsoQxYWpxZdZtqbkYG0g06T5Pztlb9sHBpqDAM6twJ/b+N+kG/NAgj9ReIiaFfAs5z/RF5L
FKJQUajJA7UtYm3ui/rBJZfIvlOHFIPKWaJ6YalzliJuUuRG37C0relnsUCihiLnRvYtFrRJiEr5
IqcGt+RGFUhmRdGxGvoDalZZ0RwSCj/MxxprtNMo1N3Fkugr8wJ1myUwDIKOeQzR3wVZf1AFBsw+
VC4dxzN3Y3QwRuucqjUAbM/2MsGwerfZSUGCihioVLRxNSWbUYNU4MohdfvPCNQHXx+f436e+QBa
xF71lcBdWubAFgR4YMaZXI5qZkrXvyXWeBNpS0eAl0g/tyfuVKmsKoU6C5WZagW/7rKkeWXLUbX4
mMCJ4y7GVgVKsklfvzhppKJpIuzpfnepF7ZSfc3vaKzJWwZ7/1SiossqmaxnpkpeYGoGf5npB1Ul
1uVWazwqFNKf2xLAlkd7v0ykFl6STyI8yeeVBsYg3BK1ctEZfKvAdmgWjVv4w9D1ybt+AqmJdsdQ
/94JdH1rZHMpTZEymtaw8Z8Y7EhbZL3q3oRFh+AXSKUvj/K3bmyCBs/wqJJ/K7iGP77eKYIZzWvV
XwWTUWazYJQFYR+0x15GU/Ly2oTg1dn0+xZgAN9DesnXdIfRX3/QFY9zs2O7X3a4Dd5n7uEkE4e+
gfyP7tUSQ8usCM2BOvW5jjMIj0jl66L5rGq6w5oi7afkI0Id38SUNFJE/ZexgKr/0rAfmh4wxCU1
xh1n9tCXuY+TJ4KZd2lvCUI2ylF8BJuTkGCnHa8/eInsmDAlHd4JRbwkCFHGLk19gy+kg1Z5HTeO
heCUKtp/z5Gp0ZMIHpEHCm+XzWqu56kLw69BBFGYx06aW13+d3hSRzOHeB5eUY5BPoDyv1El6Fve
TeVxgsRMKM+B3uru0lv0X9VXTNBknigLiL11gn5ubyZbYiY6K1RRL/F3XMsoBpVTPN2MrXom5tKu
gIxL864pwgwnY54+vKlfskim4G8AerIp06UqDBpZRNe698OEau5niuZ9UkMUxCl6DjAoaLsYdGs4
vBHhTKh5wxt9ixvBjH6xpnzsuyAolkQVuOcXBCD2C+XdlW55ekPtxuFzvtchnEZEBWkD/8BK0LSP
I3cTyTGDFdAkRuqZrUuas2cE912QgpMFe32P4ZVvDzDLFcyHYSBDE6KdETgHIbGRNGZ9fobP1U0G
U+6AszvDhFf+Q8hbUeo1UdGHkajSKN0aqI0AcfaJNcl5hbgLpm9zzZb+A2Dqy2SQ4pYOlE+3xxS3
JFyBx9vNd+/djKMZyOiPrcdNougyBHsoRTdJTRJFSd22fn83Nm7q615rRsw/ihxt5NQGBTD5Ospp
e3kIA+m9Lks4XvURjUQrpdwoVDMAICbxNtjTYSHxTc+U/0x7WtUOOKeGtQiekd7Do176eFhbUjPt
9OzOWOlowB+5uW2ETcpfrzEav9xmPqORmm1LZJoPyQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_lite_if is
  port (
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0\ : out STD_LOGIC;
    irqdelay_wren_i0 : out STD_LOGIC;
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 5 downto 0 );
    irqthresh_wren_i0 : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]_0\ : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\ : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0\ : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ioc_irq_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\ : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_ioc_irq_set : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_lite_if : entity is "axi_vdma_lite_if";
end design_1_axi_vdma_0_0_axi_vdma_lite_if;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_lite_if is
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\ : STD_LOGIC;
  signal arvalid : STD_LOGIC;
  signal awaddr : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal awvalid : STD_LOGIC;
  signal axi2ip_rdaddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg : string;
  attribute async_reg of axi2ip_rdaddr_captured_mm2s_cdc_tig : signal is "true";
  signal \axi2ip_rdaddr_captured_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[7]\ : STD_LOGIC;
  signal axi2ip_rdaddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_rdaddr_captured_s2mm_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal axi2ip_wraddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_mm2s_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_s2mm_cdc_tig : signal is "true";
  signal bvalid_out_i_i_1_n_0 : STD_LOGIC;
  signal ip2axi_rddata_captured : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ip2axi_rddata_captured_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_d1 : signal is "true";
  signal \ip2axi_rddata_captured_inferred__0_i_33_n_0\ : STD_LOGIC;
  signal \ip2axi_rddata_captured_inferred__0_i_34_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_mm2s_cdc_tig : signal is "true";
  signal ip2axi_rddata_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_s2mm_cdc_tig : signal is "true";
  signal ip2axi_rddata_int_inferred_i_33_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_37_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_41_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_48_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_50_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_52_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_55_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_57_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_59_n_0 : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started_i_1_n_0 : STD_LOGIC;
  signal mm2s_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of mm2s_axi2ip_wrdata_cdc_tig : signal is "true";
  signal mm2s_ip2axi_rddata_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal prepare_wrce : STD_LOGIC;
  signal prepare_wrce_d1 : STD_LOGIC;
  signal prepare_wrce_pulse_lite : STD_LOGIC;
  signal prepare_wrce_pulse_lite_d6 : STD_LOGIC;
  signal read_has_started_i : STD_LOGIC;
  signal read_has_started_i_i_1_n_0 : STD_LOGIC;
  signal s2mm_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s2mm_axi2ip_wrdata_cdc_tig : signal is "true";
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^s_axi_lite_rvalid\ : STD_LOGIC;
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal sig_arvalid_arrived_d1 : STD_LOGIC;
  signal sig_arvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal sig_arvalid_arrived_d4 : STD_LOGIC;
  signal \sig_arvalid_detected__0\ : STD_LOGIC;
  signal sig_awvalid_arrived_d1 : STD_LOGIC;
  signal sig_awvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal \sig_awvalid_detected__0\ : STD_LOGIC;
  signal wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal write_has_started : STD_LOGIC;
  signal write_has_started_i_1_n_0 : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1\ : label is "soft_lutpair7";
  attribute srl_name : string;
  attribute srl_name of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6\ : label is "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 ";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1\ : label is "soft_lutpair7";
  attribute srl_name of \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3\ : label is "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 ";
  attribute SOFT_HLUTNM of \ip2axi_rddata_captured_inferred__0_i_33\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ip2axi_rddata_captured_inferred__0_i_34\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of sig_arvalid_arrived_d1_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of sig_awvalid_arrived_d1_i_1 : label is "soft_lutpair8";
begin
  D(31 downto 0) <= mm2s_axi2ip_wrdata_cdc_tig(31 downto 0);
  \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\ <= \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\;
  \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\ <= \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\;
  \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\ <= \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\;
  \out\(2) <= axi2ip_rdaddr_captured_mm2s_cdc_tig(6);
  \out\(1 downto 0) <= axi2ip_rdaddr_captured_mm2s_cdc_tig(3 downto 2);
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  s_axi_lite_rdata(31 downto 0) <= ip2axi_rddata_captured_d1(31 downto 0);
  s_axi_lite_rvalid <= \^s_axi_lite_rvalid\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => mm2s_dmacr(16),
      I1 => mm2s_axi2ip_wrdata_cdc_tig(26),
      I2 => mm2s_dmacr(17),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(27),
      I4 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\,
      I5 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(25),
      I1 => mm2s_dmacr(15),
      I2 => mm2s_axi2ip_wrdata_cdc_tig(24),
      I3 => mm2s_dmacr(14),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(28),
      I1 => mm2s_dmacr(18),
      I2 => mm2s_axi2ip_wrdata_cdc_tig(29),
      I3 => mm2s_dmacr(19),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(20),
      I1 => mm2s_axi2ip_wrdata_cdc_tig(21),
      I2 => mm2s_axi2ip_wrdata_cdc_tig(22),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(23),
      I4 => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(18),
      I1 => mm2s_axi2ip_wrdata_cdc_tig(19),
      I2 => mm2s_axi2ip_wrdata_cdc_tig(17),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(16),
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => mm2s_axi2ip_wrdata_cdc_tig(16),
      I1 => mm2s_dmacr(6),
      I2 => mm2s_dmacr(8),
      I3 => mm2s_axi2ip_wrdata_cdc_tig(18),
      I4 => mm2s_dmacr(7),
      I5 => mm2s_axi2ip_wrdata_cdc_tig(17),
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I\: entity work.\design_1_axi_vdma_0_0_cdc_sync__parameterized1_21\
     port map (
      D(4 downto 3) => mm2s_axi2ip_wrdata_cdc_tig(31 downto 30),
      D(2 downto 1) => mm2s_axi2ip_wrdata_cdc_tig(13 downto 12),
      D(0) => mm2s_axi2ip_wrdata_cdc_tig(2),
      \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\ => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\ => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\,
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]_0\,
      SR(0) => SR(0),
      dly_irq_reg => dly_irq_reg,
      ioc_irq_reg => ioc_irq_reg,
      irqdelay_wren_i0 => irqdelay_wren_i0,
      irqthresh_wren_i0 => irqthresh_wren_i0,
      lite_wr_addr_phase_finished_data_phase_started => lite_wr_addr_phase_finished_data_phase_started,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(5 downto 0) => mm2s_axi2ip_wrce(5 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(2 downto 1) => mm2s_dmacr(21 downto 20),
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_soft_reset => mm2s_soft_reset,
      \out\(5 downto 0) => axi2ip_wraddr_captured_mm2s_cdc_tig(7 downto 2),
      prepare_wrce_d1 => prepare_wrce_d1,
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg(0) => prmry_resetn_i_reg(0),
      s_axi_lite_aclk => s_axi_lite_aclk,
      wvalid => wvalid
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.arready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d4,
      Q => \^s_axi_lite_arready\,
      R => SR(0)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      Q => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(2),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(3),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(4),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(5),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(6),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(7),
      Q => axi2ip_wraddr_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(0),
      Q => ip2axi_rddata_captured_d1(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(10),
      Q => ip2axi_rddata_captured_d1(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(11),
      Q => ip2axi_rddata_captured_d1(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(12),
      Q => ip2axi_rddata_captured_d1(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(13),
      Q => ip2axi_rddata_captured_d1(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(14),
      Q => ip2axi_rddata_captured_d1(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(15),
      Q => ip2axi_rddata_captured_d1(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(16),
      Q => ip2axi_rddata_captured_d1(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(17),
      Q => ip2axi_rddata_captured_d1(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(18),
      Q => ip2axi_rddata_captured_d1(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(19),
      Q => ip2axi_rddata_captured_d1(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(1),
      Q => ip2axi_rddata_captured_d1(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(20),
      Q => ip2axi_rddata_captured_d1(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(21),
      Q => ip2axi_rddata_captured_d1(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(22),
      Q => ip2axi_rddata_captured_d1(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(23),
      Q => ip2axi_rddata_captured_d1(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(24),
      Q => ip2axi_rddata_captured_d1(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(25),
      Q => ip2axi_rddata_captured_d1(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(26),
      Q => ip2axi_rddata_captured_d1(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(27),
      Q => ip2axi_rddata_captured_d1(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(28),
      Q => ip2axi_rddata_captured_d1(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(29),
      Q => ip2axi_rddata_captured_d1(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(2),
      Q => ip2axi_rddata_captured_d1(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(30),
      Q => ip2axi_rddata_captured_d1(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(31),
      Q => ip2axi_rddata_captured_d1(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(3),
      Q => ip2axi_rddata_captured_d1(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(4),
      Q => ip2axi_rddata_captured_d1(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(5),
      Q => ip2axi_rddata_captured_d1(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(6),
      Q => ip2axi_rddata_captured_d1(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(7),
      Q => ip2axi_rddata_captured_d1(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(8),
      Q => ip2axi_rddata_captured_d1(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(9),
      Q => ip2axi_rddata_captured_d1(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(0),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(10),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(11),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(12),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(13),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(14),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(15),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(16),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(17),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(18),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(19),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(1),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(20),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(21),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(22),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(23),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(24),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(25),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(26),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(27),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(28),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(29),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(2),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(30),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(31),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(3),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(4),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(5),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(6),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(7),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(8),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_ip2axi_rddata_d1(9),
      Q => ip2axi_rddata_captured_mm2s_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(0),
      Q => mm2s_axi2ip_wrdata_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(10),
      Q => mm2s_axi2ip_wrdata_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(11),
      Q => mm2s_axi2ip_wrdata_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(12),
      Q => mm2s_axi2ip_wrdata_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(13),
      Q => mm2s_axi2ip_wrdata_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(14),
      Q => mm2s_axi2ip_wrdata_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(15),
      Q => mm2s_axi2ip_wrdata_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(16),
      Q => mm2s_axi2ip_wrdata_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(17),
      Q => mm2s_axi2ip_wrdata_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(18),
      Q => mm2s_axi2ip_wrdata_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(19),
      Q => mm2s_axi2ip_wrdata_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(1),
      Q => mm2s_axi2ip_wrdata_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(20),
      Q => mm2s_axi2ip_wrdata_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(21),
      Q => mm2s_axi2ip_wrdata_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(22),
      Q => mm2s_axi2ip_wrdata_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(23),
      Q => mm2s_axi2ip_wrdata_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(24),
      Q => mm2s_axi2ip_wrdata_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(25),
      Q => mm2s_axi2ip_wrdata_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(26),
      Q => mm2s_axi2ip_wrdata_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(27),
      Q => mm2s_axi2ip_wrdata_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(28),
      Q => mm2s_axi2ip_wrdata_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(29),
      Q => mm2s_axi2ip_wrdata_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(2),
      Q => mm2s_axi2ip_wrdata_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(30),
      Q => mm2s_axi2ip_wrdata_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(31),
      Q => mm2s_axi2ip_wrdata_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(3),
      Q => mm2s_axi2ip_wrdata_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(4),
      Q => mm2s_axi2ip_wrdata_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(5),
      Q => mm2s_axi2ip_wrdata_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(6),
      Q => mm2s_axi2ip_wrdata_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(7),
      Q => mm2s_axi2ip_wrdata_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(8),
      Q => mm2s_axi2ip_wrdata_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wdata(9),
      Q => mm2s_axi2ip_wrdata_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(0),
      Q => mm2s_ip2axi_rddata_d1(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(10),
      Q => mm2s_ip2axi_rddata_d1(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(11),
      Q => mm2s_ip2axi_rddata_d1(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(12),
      Q => mm2s_ip2axi_rddata_d1(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(13),
      Q => mm2s_ip2axi_rddata_d1(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(14),
      Q => mm2s_ip2axi_rddata_d1(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(15),
      Q => mm2s_ip2axi_rddata_d1(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(16),
      Q => mm2s_ip2axi_rddata_d1(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(17),
      Q => mm2s_ip2axi_rddata_d1(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(18),
      Q => mm2s_ip2axi_rddata_d1(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(19),
      Q => mm2s_ip2axi_rddata_d1(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(1),
      Q => mm2s_ip2axi_rddata_d1(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(20),
      Q => mm2s_ip2axi_rddata_d1(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(21),
      Q => mm2s_ip2axi_rddata_d1(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(22),
      Q => mm2s_ip2axi_rddata_d1(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(23),
      Q => mm2s_ip2axi_rddata_d1(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(24),
      Q => mm2s_ip2axi_rddata_d1(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(25),
      Q => mm2s_ip2axi_rddata_d1(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(26),
      Q => mm2s_ip2axi_rddata_d1(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(27),
      Q => mm2s_ip2axi_rddata_d1(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(28),
      Q => mm2s_ip2axi_rddata_d1(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(29),
      Q => mm2s_ip2axi_rddata_d1(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(2),
      Q => mm2s_ip2axi_rddata_d1(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(30),
      Q => mm2s_ip2axi_rddata_d1(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(31),
      Q => mm2s_ip2axi_rddata_d1(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(3),
      Q => mm2s_ip2axi_rddata_d1(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(4),
      Q => mm2s_ip2axi_rddata_d1(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(5),
      Q => mm2s_ip2axi_rddata_d1(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(6),
      Q => mm2s_ip2axi_rddata_d1(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(7),
      Q => mm2s_ip2axi_rddata_d1(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(8),
      Q => mm2s_ip2axi_rddata_d1(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(9),
      Q => mm2s_ip2axi_rddata_d1(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => wvalid,
      O => prepare_wrce
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce,
      Q => prepare_wrce_d1,
      R => SR(0)
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => prepare_wrce_pulse_lite,
      Q => prepare_wrce_pulse_lite_d6
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wvalid,
      I1 => lite_wr_addr_phase_finished_data_phase_started,
      I2 => prepare_wrce_d1,
      O => prepare_wrce_pulse_lite
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_arready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_rready,
      I3 => \^s_axi_lite_rvalid\,
      O => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\,
      Q => \^s_axi_lite_rvalid\,
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => sig_arvalid_arrived_d1,
      Q => sig_arvalid_arrived_d4
    );
\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.wready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce_pulse_lite_d6,
      Q => \^s_axi_lite_wready\,
      R => SR(0)
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => p_1_in(0),
      R => SR(0)
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => p_1_in(1),
      R => SR(0)
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => p_1_in(2),
      R => SR(0)
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => p_1_in(3),
      R => SR(0)
    );
\araddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => p_1_in(4),
      R => SR(0)
    );
\araddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => p_1_in(5),
      R => SR(0)
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => SR(0)
    );
\awaddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(0),
      Q => awaddr(2),
      R => SR(0)
    );
\awaddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(1),
      Q => awaddr(3),
      R => SR(0)
    );
\awaddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(2),
      Q => awaddr(4),
      R => SR(0)
    );
\awaddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(3),
      Q => awaddr(5),
      R => SR(0)
    );
\awaddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(4),
      Q => awaddr(6),
      R => SR(0)
    );
\awaddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(5),
      Q => awaddr(7),
      R => SR(0)
    );
awready_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \sig_awvalid_detected__0\,
      Q => \^s_axi_lite_awready\,
      R => SR(0)
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(0),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(1),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(2),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(3),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(4),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_1_in(5),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(2),
      Q => axi2ip_wraddr_captured(2),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(3),
      Q => axi2ip_wraddr_captured(3),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(4),
      Q => axi2ip_wraddr_captured(4),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(5),
      Q => axi2ip_wraddr_captured(5),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(6),
      Q => axi2ip_wraddr_captured(6),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(7),
      Q => axi2ip_wraddr_captured(7),
      R => SR(0)
    );
bvalid_out_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_wready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_bready,
      I3 => \^s_axi_lite_bvalid\,
      O => bvalid_out_i_i_1_n_0
    );
bvalid_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => bvalid_out_i_i_1_n_0,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(0)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(7)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(6)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(5)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(4)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(3)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(2)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(7)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(6)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(27)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(5)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(4)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(3)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(2)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(31)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(30)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(29)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(28)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(27)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(26)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(26)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(25)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(24)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(23)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(22)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(21)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(20)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(19)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(18)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(17)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(16)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(25)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(15)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(14)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(13)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(12)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(11)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(10)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(9)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(8)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(7)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(6)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(24)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(5)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(4)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(3)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(2)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(1)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(0)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(22)
    );
\ip2axi_rddata_captured_inferred__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(31),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(31)
    );
\ip2axi_rddata_captured_inferred__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(22),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(22)
    );
\ip2axi_rddata_captured_inferred__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(21),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(21)
    );
\ip2axi_rddata_captured_inferred__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(20),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(4),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(20)
    );
\ip2axi_rddata_captured_inferred__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(19),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(3),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(19)
    );
\ip2axi_rddata_captured_inferred__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(18),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(2),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(18)
    );
\ip2axi_rddata_captured_inferred__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(17),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(1),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(17)
    );
\ip2axi_rddata_captured_inferred__0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(16),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(0),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(16)
    );
\ip2axi_rddata_captured_inferred__0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(15),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(15)
    );
\ip2axi_rddata_captured_inferred__0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(14),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(14)
    );
\ip2axi_rddata_captured_inferred__0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(13),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(13)
    );
\ip2axi_rddata_captured_inferred__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(30),
      I2 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      O => ip2axi_rddata_captured(30)
    );
\ip2axi_rddata_captured_inferred__0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(12),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(12)
    );
\ip2axi_rddata_captured_inferred__0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(11),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(11)
    );
\ip2axi_rddata_captured_inferred__0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(10),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(10)
    );
\ip2axi_rddata_captured_inferred__0_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(9),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(9)
    );
\ip2axi_rddata_captured_inferred__0_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(8),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(8)
    );
\ip2axi_rddata_captured_inferred__0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(7),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(7)
    );
\ip2axi_rddata_captured_inferred__0_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I2 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(6),
      O => ip2axi_rddata_captured(6)
    );
\ip2axi_rddata_captured_inferred__0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(5),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(5)
    );
\ip2axi_rddata_captured_inferred__0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF44444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(4),
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(4)
    );
\ip2axi_rddata_captured_inferred__0_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(3),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(3),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(3)
    );
\ip2axi_rddata_captured_inferred__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I2 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(29),
      O => ip2axi_rddata_captured(29)
    );
\ip2axi_rddata_captured_inferred__0_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(2),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(2),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(2)
    );
\ip2axi_rddata_captured_inferred__0_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(1),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(1),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(1)
    );
\ip2axi_rddata_captured_inferred__0_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I1 => ip2axi_rddata_captured_mm2s_cdc_tig(0),
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(0),
      I4 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      O => ip2axi_rddata_captured(0)
    );
\ip2axi_rddata_captured_inferred__0_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFB0"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      O => \ip2axi_rddata_captured_inferred__0_i_33_n_0\
    );
\ip2axi_rddata_captured_inferred__0_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      O => \ip2axi_rddata_captured_inferred__0_i_34_n_0\
    );
\ip2axi_rddata_captured_inferred__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(28),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(28)
    );
\ip2axi_rddata_captured_inferred__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(27),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(27)
    );
\ip2axi_rddata_captured_inferred__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(26),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(26)
    );
\ip2axi_rddata_captured_inferred__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ip2axi_rddata_captured_inferred__0_i_34_n_0\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I2 => \ip2axi_rddata_captured_inferred__0_i_33_n_0\,
      I3 => ip2axi_rddata_captured_mm2s_cdc_tig(25),
      O => ip2axi_rddata_captured(25)
    );
\ip2axi_rddata_captured_inferred__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(24),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(24)
    );
\ip2axi_rddata_captured_inferred__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202A282"
    )
        port map (
      I0 => ip2axi_rddata_captured_mm2s_cdc_tig(23),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => ip2axi_rddata_captured(23)
    );
ip2axi_rddata_int_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(15),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(7),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(21),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(29)
    );
ip2axi_rddata_int_inferred_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(6),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(6),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(12),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(20)
    );
ip2axi_rddata_int_inferred_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(5),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(5),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(11),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(19)
    );
ip2axi_rddata_int_inferred_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(4),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(10),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(18)
    );
ip2axi_rddata_int_inferred_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(3),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(9),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(17)
    );
ip2axi_rddata_int_inferred_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(2),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(8),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(16)
    );
ip2axi_rddata_int_inferred_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(1),
      I4 => ip2axi_rddata_int_inferred_i_37_n_0,
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(15)
    );
ip2axi_rddata_int_inferred_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(0),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(6),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(14)
    );
ip2axi_rddata_int_inferred_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => mm2s_dmacr(5),
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\,
      O => in0(13)
    );
ip2axi_rddata_int_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(14),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(6),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(20),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(28)
    );
ip2axi_rddata_int_inferred_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\,
      O => in0(12)
    );
ip2axi_rddata_int_inferred_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => in0(11)
    );
ip2axi_rddata_int_inferred_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => in0(10)
    );
ip2axi_rddata_int_inferred_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => in0(9)
    );
ip2axi_rddata_int_inferred_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => in0(8)
    );
ip2axi_rddata_int_inferred_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => in0(7)
    );
ip2axi_rddata_int_inferred_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_48_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\,
      O => in0(6)
    );
ip2axi_rddata_int_inferred_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_50_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\,
      O => in0(5)
    );
ip2axi_rddata_int_inferred_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_52_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\,
      O => in0(4)
    );
ip2axi_rddata_int_inferred_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      O => in0(3)
    );
ip2axi_rddata_int_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(13),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(5),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(19),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(27)
    );
ip2axi_rddata_int_inferred_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5000000D5C0D5C0"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_55_n_0,
      I1 => mm2s_soft_reset,
      I2 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0\,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => in0(2)
    );
ip2axi_rddata_int_inferred_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5000000D5C0D5C0"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_57_n_0,
      I1 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I2 => mm2s_dmacr(1),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\,
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]_0\,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      O => in0(1)
    );
ip2axi_rddata_int_inferred_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_59_n_0,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I5 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0\,
      O => in0(0)
    );
ip2axi_rddata_int_inferred_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => ip2axi_rddata_int_inferred_i_33_n_0
    );
ip2axi_rddata_int_inferred_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      O => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\
    );
ip2axi_rddata_int_inferred_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      O => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\
    );
ip2axi_rddata_int_inferred_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(7),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(5),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(4),
      O => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\
    );
ip2axi_rddata_int_inferred_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F7"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(1),
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => mm2s_dmacr(7),
      O => ip2axi_rddata_int_inferred_i_37_n_0
    );
ip2axi_rddata_int_inferred_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(12),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(4),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(18),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(26)
    );
ip2axi_rddata_int_inferred_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8800008A888088"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_1\(0),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => ioc_irq_reg,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_41_n_0
    );
ip2axi_rddata_int_inferred_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AAA8A2000"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1\,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I5 => mm2s_dmacr(4),
      O => ip2axi_rddata_int_inferred_i_48_n_0
    );
ip2axi_rddata_int_inferred_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(11),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(3),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(17),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(25)
    );
ip2axi_rddata_int_inferred_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8800008A888088"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I1 => mm2s_dmacr(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I4 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1\,
      I5 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_50_n_0
    );
ip2axi_rddata_int_inferred_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AAA8A2000"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I5 => mm2s_dmacr(2),
      O => ip2axi_rddata_int_inferred_i_52_n_0
    );
ip2axi_rddata_int_inferred_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_1\(1),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_2\(1),
      O => ip2axi_rddata_int_inferred_i_55_n_0
    );
ip2axi_rddata_int_inferred_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_1\(0),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I3 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_2\(0),
      O => ip2axi_rddata_int_inferred_i_57_n_0
    );
ip2axi_rddata_int_inferred_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AAA8A2000"
    )
        port map (
      I0 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      I1 => axi2ip_rdaddr_captured_mm2s_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_mm2s_cdc_tig(2),
      I3 => mm2s_dmasr,
      I4 => axi2ip_rdaddr_captured_mm2s_cdc_tig(6),
      I5 => mm2s_dmacr(0),
      O => ip2axi_rddata_int_inferred_i_59_n_0
    );
ip2axi_rddata_int_inferred_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(10),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(2),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(16),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(24)
    );
ip2axi_rddata_int_inferred_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(9),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(1),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(15),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(23)
    );
ip2axi_rddata_int_inferred_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(8),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(0),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(14),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(22)
    );
ip2axi_rddata_int_inferred_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(7),
      I2 => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(7),
      I3 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\,
      I4 => mm2s_dmacr(13),
      I5 => \^gen_lite_is_async.gen_mm2s_only_async_lite_access.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      O => in0(21)
    );
lite_wr_addr_phase_finished_data_phase_started_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => \^s_axi_lite_awready\,
      I2 => s_axi_lite_resetn,
      I3 => \^s_axi_lite_wready\,
      O => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0
    );
lite_wr_addr_phase_finished_data_phase_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0,
      Q => lite_wr_addr_phase_finished_data_phase_started,
      R => '0'
    );
read_has_started_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => read_has_started_i,
      I1 => arvalid,
      I2 => sig_arvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_rready,
      I5 => \^s_axi_lite_rvalid\,
      O => read_has_started_i_i_1_n_0
    );
read_has_started_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => read_has_started_i_i_1_n_0,
      Q => read_has_started_i,
      R => '0'
    );
sig_arvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => arvalid,
      I1 => s_axi_lite_resetn,
      I2 => read_has_started_i,
      O => sig_arvalid_arrived_d1_i_1_n_0
    );
sig_arvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d1_i_1_n_0,
      Q => sig_arvalid_arrived_d1,
      R => '0'
    );
sig_arvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_has_started_i,
      I1 => arvalid,
      I2 => sig_arvalid_arrived_d1,
      O => \sig_arvalid_detected__0\
    );
sig_awvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => awvalid,
      I1 => s_axi_lite_resetn,
      I2 => write_has_started,
      O => sig_awvalid_arrived_d1_i_1_n_0
    );
sig_awvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_awvalid_arrived_d1_i_1_n_0,
      Q => sig_awvalid_arrived_d1,
      R => '0'
    );
sig_awvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => write_has_started,
      I1 => awvalid,
      I2 => sig_awvalid_arrived_d1,
      O => \sig_awvalid_detected__0\
    );
\wdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(0),
      Q => wdata(0),
      R => SR(0)
    );
\wdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(10),
      Q => wdata(10),
      R => SR(0)
    );
\wdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(11),
      Q => wdata(11),
      R => SR(0)
    );
\wdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(12),
      Q => wdata(12),
      R => SR(0)
    );
\wdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(13),
      Q => wdata(13),
      R => SR(0)
    );
\wdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(14),
      Q => wdata(14),
      R => SR(0)
    );
\wdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(15),
      Q => wdata(15),
      R => SR(0)
    );
\wdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(16),
      Q => wdata(16),
      R => SR(0)
    );
\wdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(17),
      Q => wdata(17),
      R => SR(0)
    );
\wdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(18),
      Q => wdata(18),
      R => SR(0)
    );
\wdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(19),
      Q => wdata(19),
      R => SR(0)
    );
\wdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(1),
      Q => wdata(1),
      R => SR(0)
    );
\wdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(20),
      Q => wdata(20),
      R => SR(0)
    );
\wdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(21),
      Q => wdata(21),
      R => SR(0)
    );
\wdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(22),
      Q => wdata(22),
      R => SR(0)
    );
\wdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(23),
      Q => wdata(23),
      R => SR(0)
    );
\wdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(24),
      Q => wdata(24),
      R => SR(0)
    );
\wdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(25),
      Q => wdata(25),
      R => SR(0)
    );
\wdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(26),
      Q => wdata(26),
      R => SR(0)
    );
\wdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(27),
      Q => wdata(27),
      R => SR(0)
    );
\wdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(28),
      Q => wdata(28),
      R => SR(0)
    );
\wdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(29),
      Q => wdata(29),
      R => SR(0)
    );
\wdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(2),
      Q => wdata(2),
      R => SR(0)
    );
\wdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(30),
      Q => wdata(30),
      R => SR(0)
    );
\wdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(31),
      Q => wdata(31),
      R => SR(0)
    );
\wdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(3),
      Q => wdata(3),
      R => SR(0)
    );
\wdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(4),
      Q => wdata(4),
      R => SR(0)
    );
\wdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(5),
      Q => wdata(5),
      R => SR(0)
    );
\wdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(6),
      Q => wdata(6),
      R => SR(0)
    );
\wdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(7),
      Q => wdata(7),
      R => SR(0)
    );
\wdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(8),
      Q => wdata(8),
      R => SR(0)
    );
\wdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(9),
      Q => wdata(9),
      R => SR(0)
    );
write_has_started_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => write_has_started,
      I1 => awvalid,
      I2 => sig_awvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_bready,
      I5 => \^s_axi_lite_bvalid\,
      O => write_has_started_i_1_n_0
    );
write_has_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => write_has_started_i_1_n_0,
      Q => write_has_started,
      R => '0'
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_reg_module is
  port (
    mm2s_dmacr : out STD_LOGIC_VECTOR ( 21 downto 0 );
    mm2s_soft_reset : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    mm2s_dmasr : out STD_LOGIC;
    mm2s_ip2axi_introut : out STD_LOGIC;
    mm2s_regdir_idle : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    halt_i0 : out STD_LOGIC;
    \dmacr_i_reg[0]_0\ : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_dly_fast_cnt0 : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : out STD_LOGIC;
    halted_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    halted_reg_0 : out STD_LOGIC;
    halted_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\ : out STD_LOGIC;
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]\ : out STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\ : out STD_LOGIC;
    \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\ : out STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\ : out STD_LOGIC;
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_module_hsize_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]\ : out STD_LOGIC;
    \reg_module_vsize_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\ : out STD_LOGIC;
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ptr_ref_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\ : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    \dmacr_i_reg[2]_0\ : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    irqdelay_wren_i0 : in STD_LOGIC;
    irqthresh_wren_i0 : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    halted_reg_2 : in STD_LOGIC;
    prmtr_updt_complete_i_reg : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    introut_reg : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    run_stop_d1 : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\ : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\ : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    mm2s_packet_sof : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    mm2s_tstvect_fsync : in STD_LOGIC;
    \GEN_FREE_RUN_MODE.mask_fsync_out_i\ : in STD_LOGIC;
    mm2s_valid_video_prmtrs : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]_0\ : in STD_LOGIC;
    mm2s_valid_frame_sync : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_reg_module : entity is "axi_vdma_reg_module";
end design_1_axi_vdma_0_0_axi_vdma_reg_module;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_reg_module is
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_93\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_94\ : STD_LOGIC;
  signal I_DMA_REGISTER_n_48 : STD_LOGIC;
  signal I_DMA_REGISTER_n_49 : STD_LOGIC;
  signal \^mm2s_dmacr\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal mm2s_prmtr_updt_complete : STD_LOGIC;
begin
  mm2s_dmacr(21 downto 0) <= \^mm2s_dmacr\(21 downto 0);
\GEN_REG_DIRECT_MODE.REGDIRECT_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_regdirect
     port map (
      D(31 downto 0) => D(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\(1 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\(1 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(31 downto 0) => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(31 downto 0),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]_0\ => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\,
      \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]_0\ => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\,
      \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(15 downto 0) => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(3 downto 0) => mm2s_axi2ip_wrce(6 downto 3),
      mm2s_prmtr_updt_complete => mm2s_prmtr_updt_complete,
      mm2s_regdir_idle => mm2s_regdir_idle,
      mm2s_stop => mm2s_stop,
      prmtr_updt_complete_i_reg_0 => prmtr_updt_complete_i_reg,
      \reg_module_hsize_reg[13]_0\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_94\,
      \reg_module_hsize_reg[14]_0\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_93\,
      \reg_module_hsize_reg[15]_0\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_vsize_reg[12]_0\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      regdir_idle_i_reg_0 => introut_reg,
      run_stop_d1_reg_0 => \^mm2s_dmacr\(0)
    );
I_DMA_REGISTER: entity work.design_1_axi_vdma_0_0_axi_vdma_register
     port map (
      D(24 downto 5) => D(31 downto 12),
      D(4 downto 2) => D(6 downto 4),
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]_0\ => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\,
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]_0\ => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]\,
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0\ => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0\(1 downto 0) => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(1 downto 0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0) => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\(0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0\ => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\,
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg_0\ => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\,
      \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\ => \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\,
      \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\ => \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\,
      \GEN_FREE_RUN_MODE.mask_fsync_out_i\ => \GEN_FREE_RUN_MODE.mask_fsync_out_i\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\(1 downto 0) => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\(1 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]_0\ => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_94\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\(0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\(2),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2\ => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_93\,
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0) => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0),
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(4 downto 0) => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0),
      \M_GEN_DMACR_REGISTER.dmacr_i_reg[12]_0\(0) => \M_GEN_DMACR_REGISTER.dmacr_i_reg[12]\(0),
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_dly_fast_cnt0 => ch1_dly_fast_cnt0,
      dly_irq_reg_0 => dly_irq_reg,
      dly_irq_reg_1 => dly_irq_reg_0,
      dma_decerr_reg_0 => dma_decerr_reg,
      dma_decerr_reg_1 => dma_decerr_reg_0,
      dma_err => dma_err,
      dma_interr_reg_0 => dma_interr_reg,
      dma_interr_reg_1 => dma_interr_reg_0,
      dma_slverr_reg_0 => dma_slverr_reg,
      dma_slverr_reg_1 => dma_slverr_reg_0,
      \dmacr_i_reg[0]_0\ => \dmacr_i_reg[0]\,
      \dmacr_i_reg[0]_1\ => \dmacr_i_reg[0]_0\,
      \dmacr_i_reg[2]_0\ => mm2s_soft_reset,
      \dmacr_i_reg[2]_1\ => \dmacr_i_reg[2]\,
      \dmacr_i_reg[2]_2\ => \dmacr_i_reg[2]_0\,
      halt_i0 => halt_i0,
      halt_reset => halt_reset,
      halted_reg_0 => mm2s_dmasr,
      halted_reg_1(0) => halted_reg(0),
      halted_reg_2 => halted_reg_0,
      halted_reg_3(0) => halted_reg_1(0),
      halted_reg_4 => halted_reg_2,
      in0(1) => I_DMA_REGISTER_n_48,
      in0(0) => I_DMA_REGISTER_n_49,
      initial_frame => initial_frame,
      introut_reg_0 => introut_reg,
      ioc_irq_reg_0 => ioc_irq_reg,
      ioc_irq_reg_1 => ioc_irq_reg_0,
      irqdelay_wren_i0 => irqdelay_wren_i0,
      irqthresh_wren_i0 => irqthresh_wren_i0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(21 downto 0) => \^mm2s_dmacr\(21 downto 0),
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_ip2axi_introut => mm2s_ip2axi_introut,
      mm2s_packet_sof => mm2s_packet_sof,
      mm2s_prmtr_updt_complete => mm2s_prmtr_updt_complete,
      mm2s_stop => mm2s_stop,
      mm2s_tstvect_fsync => mm2s_tstvect_fsync,
      mm2s_valid_frame_sync => mm2s_valid_frame_sync,
      mm2s_valid_video_prmtrs => mm2s_valid_video_prmtrs,
      prmtr_update_complete => prmtr_update_complete,
      run_stop_d1 => run_stop_d1,
      soft_reset_d1 => soft_reset_d1,
      stop_i => stop_i
    );
LITE_READ_MUX_I: entity work.design_1_axi_vdma_0_0_axi_vdma_reg_mux
     port map (
      in0(31 downto 15) => in0(29 downto 13),
      in0(14) => I_DMA_REGISTER_n_48,
      in0(13) => I_DMA_REGISTER_n_49,
      in0(12 downto 0) => in0(12 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0)
    );
\ptr_ref_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(0),
      Q => \ptr_ref_i_reg[4]_0\(0),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\
    );
\ptr_ref_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(1),
      Q => \ptr_ref_i_reg[4]_0\(1),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\
    );
\ptr_ref_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(2),
      Q => \ptr_ref_i_reg[4]_0\(2),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\
    );
\ptr_ref_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(3),
      Q => \ptr_ref_i_reg[4]_0\(3),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\
    );
\ptr_ref_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(4),
      Q => \ptr_ref_i_reg[4]_0\(4),
      R => \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_reset is
  port (
    soft_reset_d1 : out STD_LOGIC;
    in0 : out STD_LOGIC;
    run_stop_d1 : out STD_LOGIC;
    halt_i_reg_0 : out STD_LOGIC;
    halt_reset : out STD_LOGIC;
    err_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn\ : out STD_LOGIC;
    prmry_reset2 : out STD_LOGIC;
    halt_i_reg_1 : out STD_LOGIC;
    sof_reset : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ : out STD_LOGIC;
    halt_i_reg_2 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    halt_reset_reg_0 : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_err : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wren : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_reset : entity is "axi_vdma_reset";
end design_1_axi_vdma_0_0_axi_vdma_reset;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_reset is
  signal \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_3\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal axis_all_idle : STD_LOGIC;
  signal axis_clear_sft_rst_hold : STD_LOGIC;
  signal axis_min_assert_sftrst : STD_LOGIC;
  signal axis_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axis_min_count0 : STD_LOGIC;
  signal axis_soft_reset_re : STD_LOGIC;
  signal \^halt_i_reg_0\ : STD_LOGIC;
  signal \^halt_reset\ : STD_LOGIC;
  signal lite_all_idle : STD_LOGIC;
  signal lite_clear_sft_rst_hold : STD_LOGIC;
  signal lite_min_assert_sftrst : STD_LOGIC;
  signal lite_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lite_min_count0 : STD_LOGIC;
  signal lite_soft_reset_re : STD_LOGIC;
  signal min_assert_sftrst : STD_LOGIC;
  signal p_axis_min_assert_sftrst : STD_LOGIC;
  signal p_lite_min_assert_sftrst : STD_LOGIC;
  signal prmry_min_assert_sftrst : STD_LOGIC;
  signal prmry_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal prmry_min_count0 : STD_LOGIC;
  signal resetn_i : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \cmnds_queued[7]_i_1\ : label is "soft_lutpair169";
begin
  halt_i_reg_0 <= \^halt_i_reg_0\;
  halt_reset <= \^halt_reset\;
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => \out\,
      I2 => mm2s_frame_sync,
      I3 => din(0),
      I4 => fifo_wren,
      O => halt_i_reg_1
    );
\GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => \out\,
      O => sof_reset
    );
\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I\: entity work.design_1_axi_vdma_0_0_cdc_sync
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => p_axis_min_assert_sftrst,
      SR(0) => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\,
      axis_clear_sft_rst_hold => axis_clear_sft_rst_hold,
      axis_soft_reset_re => axis_soft_reset_re,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      scndry_out => p_lite_min_assert_sftrst
    );
\GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I\: entity work.\design_1_axi_vdma_0_0_cdc_sync__parameterized0\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      scndry_out => axis_all_idle
    );
\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I\: entity work.\design_1_axi_vdma_0_0_cdc_sync__parameterized0_0\
     port map (
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => p_lite_min_assert_sftrst,
      \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\,
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      min_assert_sftrst => min_assert_sftrst,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1,
      scndry_out => p_axis_min_assert_sftrst
    );
\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.design_1_axi_vdma_0_0_cdc_sync_1
     port map (
      \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\,
      axis_clear_sft_rst_hold => axis_clear_sft_rst_hold,
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      axis_min_count0 => axis_min_count0,
      axis_soft_reset_re => axis_soft_reset_re,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I\: entity work.design_1_axi_vdma_0_0_cdc_sync_2
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => p_axis_min_assert_sftrst,
      SR(0) => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\,
      lite_clear_sft_rst_hold => lite_clear_sft_rst_hold,
      lite_soft_reset_re => lite_soft_reset_re,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => p_lite_min_assert_sftrst
    );
\GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I\: entity work.\design_1_axi_vdma_0_0_cdc_sync__parameterized0_3\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => lite_all_idle
    );
\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I\: entity work.\design_1_axi_vdma_0_0_cdc_sync__parameterized0_4\
     port map (
      \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\ => p_axis_min_assert_sftrst,
      SR(0) => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\,
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      prmry_min_count0 => prmry_min_count0,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1,
      s_soft_reset_i_reg => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2\,
      scndry_out => p_lite_min_assert_sftrst
    );
\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I\: entity work.design_1_axi_vdma_0_0_cdc_sync_5
     port map (
      \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\,
      lite_clear_sft_rst_hold => lite_clear_sft_rst_hold,
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      lite_min_count0 => lite_min_count0,
      lite_soft_reset_re => lite_soft_reset_re,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => axis_min_count(1),
      I2 => axis_min_count(0),
      I3 => axis_min_count(2),
      I4 => axis_min_count(3),
      O => axis_min_count0
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\,
      Q => axis_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(1),
      I3 => axis_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => axis_all_idle,
      I1 => axis_min_count(3),
      I2 => axis_min_count(2),
      I3 => axis_min_count(0),
      I4 => axis_min_count(1),
      I5 => axis_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\,
      Q => axis_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\,
      Q => axis_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\,
      Q => axis_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\,
      Q => axis_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => lite_min_count(1),
      I2 => lite_min_count(0),
      I3 => lite_min_count(2),
      I4 => lite_min_count(3),
      O => lite_min_count0
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\,
      Q => lite_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(1),
      I3 => lite_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => lite_all_idle,
      I1 => lite_min_count(3),
      I2 => lite_min_count(2),
      I3 => lite_min_count(0),
      I4 => lite_min_count(1),
      I5 => lite_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\,
      Q => lite_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\,
      Q => lite_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\,
      Q => lite_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\,
      Q => lite_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => prmry_min_assert_sftrst,
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(0),
      I4 => prmry_min_count(3),
      O => prmry_min_count0
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2\,
      Q => prmry_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(1),
      I2 => prmry_min_count(2),
      I3 => prmry_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC3C"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(0),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFC0"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(0),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      I1 => prmry_min_count(3),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(1),
      I4 => prmry_min_count(2),
      I5 => prmry_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(0),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(2),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\,
      Q => prmry_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\,
      Q => prmry_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\,
      Q => prmry_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\,
      Q => prmry_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0\
    );
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => sig_rst2all_stop_request,
      O => halt_i_reg_2
    );
\GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.\design_1_axi_vdma_0_0_cdc_sync__parameterized0_6\
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      prmry_in => resetn_i,
      scndry_out => scndry_out
    );
\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I\: entity work.\design_1_axi_vdma_0_0_cdc_sync__parameterized0_7\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => prmry_in,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn\,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_3\,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_1\ => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\,
      assert_sftrst_d1 => assert_sftrst_d1,
      halt_i0 => halt_i0,
      halt_i_reg => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_0\,
      halt_i_reg_0 => \^halt_i_reg_0\,
      halt_reset => \^halt_reset\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      min_assert_sftrst => min_assert_sftrst,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_soft_reset => mm2s_soft_reset,
      mm2s_stop => mm2s_stop,
      prmry_in => resetn_i,
      prmry_reset2 => prmry_reset2,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
\cmnds_queued[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => dma_err,
      I1 => mm2s_soft_reset,
      I2 => \out\,
      I3 => \^halt_i_reg_0\,
      O => err_i_reg(0)
    );
halt_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_0\,
      Q => \^halt_i_reg_0\,
      R => '0'
    );
halt_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halt_reset_reg_0,
      Q => \^halt_reset\,
      R => '0'
    );
prmry_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => resetn_i,
      Q => in0,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_3\,
      Q => run_stop_d1,
      R => '0'
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
s_soft_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_soft_reset_i0,
      Q => s_soft_reset_i,
      R => '0'
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_soft_reset,
      Q => soft_reset_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_vid_cdc is
  port (
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\ : out STD_LOGIC;
    mm2s_packet_sof : out STD_LOGIC;
    mm2s_fsync_out_i : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\ : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_dmac2cdc_fsync_out : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_vid_cdc : entity is "axi_vdma_vid_cdc";
end design_1_axi_vdma_0_0_axi_vdma_vid_cdc;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_vid_cdc is
  signal frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of frame_ptr_in_d1_cdc_tig : signal is "true";
  signal frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_in_d2 : signal is "true";
  signal frame_ptr_out_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d1_cdc_tig : signal is "true";
  signal frame_ptr_out_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d2 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal n_0_1 : STD_LOGIC;
  signal n_0_2 : STD_LOGIC;
  signal n_0_3 : STD_LOGIC;
  signal n_0_4 : STD_LOGIC;
  signal othrchnl_frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d1_cdc_tig : signal is "true";
  signal othrchnl_frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\ : label is "yes";
begin
\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\: entity work.\design_1_axi_vdma_0_0_cdc_sync__parameterized1\
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\(0) => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0),
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\,
      \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\ => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_dmac2cdc_fsync_out => mm2s_dmac2cdc_fsync_out,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      \out\ => \out\
    );
\GEN_CDC_FOR_ASYNC.SOF_CDC_I\: entity work.\design_1_axi_vdma_0_0_cdc_sync__parameterized1_14\
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1_0\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\,
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_packet_sof => mm2s_packet_sof
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(0),
      Q => mm2s_frame_ptr_out(0),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(1),
      Q => mm2s_frame_ptr_out(1),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(2),
      Q => mm2s_frame_ptr_out(2),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(3),
      Q => mm2s_frame_ptr_out(3),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(4),
      Q => mm2s_frame_ptr_out(4),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d2(5),
      Q => mm2s_frame_ptr_out(5),
      R => SR(0)
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(0),
      Q => frame_ptr_in_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(1),
      Q => frame_ptr_in_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(2),
      Q => frame_ptr_in_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(3),
      Q => frame_ptr_in_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(4),
      Q => frame_ptr_in_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(5),
      Q => frame_ptr_in_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(0),
      Q => frame_ptr_in_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(1),
      Q => frame_ptr_in_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(2),
      Q => frame_ptr_in_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(3),
      Q => frame_ptr_in_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(4),
      Q => frame_ptr_in_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(5),
      Q => frame_ptr_in_d2(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => in0(0),
      Q => frame_ptr_out_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_4,
      Q => frame_ptr_out_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_3,
      Q => frame_ptr_out_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_2,
      Q => frame_ptr_out_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_1,
      Q => frame_ptr_out_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => n_0_0,
      Q => frame_ptr_out_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(0),
      Q => frame_ptr_out_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(1),
      Q => frame_ptr_out_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(2),
      Q => frame_ptr_out_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(3),
      Q => frame_ptr_out_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(4),
      Q => frame_ptr_out_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(5),
      Q => frame_ptr_out_d2(5),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(5)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(4)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(3)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(2)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(5)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(4)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(3)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(2)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_vidreg_module is
  port (
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    zero_vsize_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_hsize_err0 : out STD_LOGIC;
    mm2s_valid_frame_sync_cmb : out STD_LOGIC;
    tstvect_fsync0 : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_cmdsts_idle : in STD_LOGIC;
    mm2s_allbuffer_empty : in STD_LOGIC;
    mm2s_regdir_idle : in STD_LOGIC;
    load_new_addr : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    tstvect_fsync_d2 : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\ : in STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[0]\ : in STD_LOGIC;
    \vsize_vid_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_vidreg_module : entity is "axi_vdma_vidreg_module";
end design_1_axi_vdma_0_0_axi_vdma_vidreg_module;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_vidreg_module is
  signal \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\ : STD_LOGIC;
  signal \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\ : label is "soft_lutpair40";
begin
  \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ <= \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\;
  \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ <= \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\;
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_vregister
     port map (
      CO(0) => CO(0),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0\ => \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1\ => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(15 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(15 downto 0),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(31 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(31 downto 0),
      Q(12 downto 0) => Q(12 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0) => \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0),
      \hsize_vid_reg[15]_0\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      \hsize_vid_reg[15]_1\(15 downto 0) => \hsize_vid_reg[15]_0\(15 downto 0),
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_frame_sync => mm2s_frame_sync,
      \stride_vid_reg[0]_0\ => \stride_vid_reg[0]\,
      \stride_vid_reg[15]_0\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      \stride_vid_reg[15]_1\(15 downto 0) => \stride_vid_reg[15]_0\(15 downto 0),
      \vsize_vid_reg[12]_0\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0),
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EA0000"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => mm2s_frame_sync,
      I2 => \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\,
      I3 => mm2s_dmasr,
      I4 => \out\,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\,
      Q => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      R => '0'
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1\,
      Q => \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\,
      R => '0'
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8C"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => valid_frame_sync_d2,
      I2 => mm2s_dmacr(0),
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\,
      O => E(0)
    );
\MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => tstvect_fsync_d2,
      O => tstvect_fsync0
    );
\MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I1 => mm2s_frame_sync,
      O => mm2s_valid_frame_sync_cmb
    );
all_idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888000"
    )
        port map (
      I0 => mm2s_cmdsts_idle,
      I1 => mm2s_allbuffer_empty,
      I2 => \^gen_register_direct.gen_regdirect_dres.video_reg_updated_reg_0\,
      I3 => mm2s_regdir_idle,
      I4 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_srl_fifo_rbu_f is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 50 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_srl_fifo_rbu_f : entity is "srl_fifo_rbu_f";
end design_1_axi_vdma_0_0_srl_fifo_rbu_f;

architecture STRUCTURE of design_1_axi_vdma_0_0_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal DYNSHREG_F_I_n_0 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_8
     port map (
      FIFO_Full_reg => FIFO_Full_reg_0,
      FIFO_Full_reg_0 => DYNSHREG_F_I_n_0,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => FIFO_Full_reg_n_0,
      Q(2) => Q(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SS(0) => SS(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
DYNSHREG_F_I: entity work.design_1_axi_vdma_0_0_dynshreg_f
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(50 downto 0) => \out\(50 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sel => DYNSHREG_F_I_n_0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_burst_type_reg_reg => FIFO_Full_reg_n_0
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SS(0)
    );
\s_axis_cmd_tdata[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => FIFO_Full_reg_n_0,
      I1 => sig_inhibit_rdy_n,
      I2 => cmnd_wr,
      I3 => mm2s_halt,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_9
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SS(0) => SS(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\design_1_axi_vdma_0_0_dynshreg_f__parameterized0\
     port map (
      FIFO_Full_reg => \^fifo_full_reg_0\,
      FIFO_Full_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      decerr_i => decerr_i,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i => slverr_i,
      slverr_i_reg(2 downto 0) => slverr_i_reg(2 downto 0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SS(0)
    );
sig_rd_sts_reg_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]\,
      I1 => \^fifo_full_reg_0\,
      I2 => sig_rsc2stat_status_valid,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_inhibit_rdy_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    sig_halt_reg_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_10
     port map (
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      SS(0) => SS(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
DYNSHREG_F_I: entity work.\design_1_axi_vdma_0_0_dynshreg_f__parameterized1\
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(36 downto 0) => \in\(36 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(38 downto 0) => \out\(38 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_calc_error_reg_reg_1 => \^fifo_full_reg_0\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_coelsc_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    \sig_addr_cntr_im0_msh_reg[0]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    \FSM_onehot_sig_pcc_sm_state[6]_i_2_0\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_2 : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rready_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal DYNSHREG_F_I_n_1 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_wr_fifo_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_axi_vdma_0_0_cntr_incr_decr_addn_f
     port map (
      D(4 downto 0) => D(7 downto 3),
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      SS(0) => SS(0),
      \USE_SRL_FIFO.sig_wr_fifo_0\ => \USE_SRL_FIFO.sig_wr_fifo_0\,
      fifo_full_p1 => fifo_full_p1,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => m_axi_mm2s_rlast_0,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rready_0(2 downto 0) => m_axi_mm2s_rready_0(2 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_coelsc_cmd_cmplt_reg_reg => sig_coelsc_cmd_cmplt_reg_reg,
      \sig_dbeat_cntr_reg[0]\ => sig_first_dbeat_reg_0,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[7]\(7 downto 0) => Q(7 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_inhibit_rdy_n_2 => sig_inhibit_rdy_n_2,
      sig_last_dbeat_reg => \^sig_last_dbeat_reg\,
      sig_last_dbeat_reg_0 => DYNSHREG_F_I_n_1,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\design_1_axi_vdma_0_0_dynshreg_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => DYNSHREG_F_I_n_1,
      Q(2 downto 0) => Q(2 downto 0),
      \USE_SRL_FIFO.sig_wr_fifo_0\ => \USE_SRL_FIFO.sig_wr_fifo_0\,
      \in\(22 downto 0) => \in\(22 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(19 downto 0) => \out\(19 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      \sig_dbeat_cntr_reg[0]\ => \^sig_last_dbeat_reg\,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \^fifo_full_reg_0\,
      sig_next_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_next_calc_error_reg_reg_1(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      sig_next_calc_error_reg_reg_1(0) => CNTR_INCR_DECR_ADDN_F_I_n_2
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SS(0)
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0EFE0E"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_wr_fifo\,
      I1 => \USE_SRL_FIFO.sig_wr_fifo_0\,
      I2 => sig_mstr2addr_cmd_valid,
      I3 => sig_inhibit_rdy_n_0,
      I4 => \sig_addr_cntr_im0_msh_reg[0]\,
      I5 => \FSM_onehot_sig_pcc_sm_state[6]_i_3_n_0\,
      O => sig_cmd2addr_valid_reg
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD0FFD0D0D0D0"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]\,
      I1 => \^fifo_full_reg_0\,
      I2 => sig_mstr2data_cmd_valid,
      I3 => sig_inhibit_rdy_n_1,
      I4 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_0\,
      I5 => sig_mstr2sf_cmd_valid,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    sel : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_input_accept21_out : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_ld_offset\ : in STD_LOGIC;
    sig_sf2dre_use_autodest : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_axi_vdma_0_0_cntr_incr_decr_addn_f_13
     port map (
      E(0) => E(0),
      FIFO_Full_reg => \^sel\,
      \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg\ => \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg\,
      \INCLUDE_UNPACKING.lsig_ld_offset\ => \INCLUDE_UNPACKING.lsig_ld_offset\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(2) => Q(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SS(0) => SS(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_input_accept21_out => sig_input_accept21_out,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
DYNSHREG_F_I: entity work.\design_1_axi_vdma_0_0_dynshreg_f__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      FIFO_Full_reg => \^fifo_full_reg_0\,
      FIFO_Full_reg_0 => \INFERRED_GEN.cnt_i_reg[1]\,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_UNPACKING.lsig_ld_offset\ => \INCLUDE_UNPACKING.lsig_ld_offset\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(3 downto 0) => \in\(3 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd2dre_valid_reg => \^sel\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_input_accept21_out => sig_input_accept21_out,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_sf2dre_use_autodest => sig_sf2dre_use_autodest
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 74 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 128;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 9600;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 123;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 123;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 8;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 7;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 75;
  attribute READ_MODE : integer;
  attribute READ_MODE of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 75;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 8;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 7;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 7;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_axi_vdma_0_0_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of design_1_axi_vdma_0_0_xpm_fifo_base : entity is 1;
end design_1_axi_vdma_0_0_xpm_fifo_base;

architecture STRUCTURE of design_1_axi_vdma_0_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal \^wr_data_count\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wrp_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 74 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair74";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair73";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 9600;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 128;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 75;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 76;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 76;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair73";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7 downto 3) <= \^wr_data_count\(7 downto 3);
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.\design_1_axi_vdma_0_0_xpm_counter_updn__parameterized1\
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(0) => count_value_i(1),
      S(1) => \gen_fwft.rdpp1_inst_n_1\,
      S(0) => \gen_fwft.rdpp1_inst_n_2\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gwdc.wr_data_count_i_reg[7]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \gwdc.wr_data_count_i_reg[7]_0\(1 downto 0) => wr_pntr_ext(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_15,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.design_1_axi_vdma_0_0_xpm_memory_base
     port map (
      addra(6 downto 0) => wr_pntr_ext(6 downto 0),
      addrb(6 downto 0) => rd_pntr_ext(6 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(74 downto 0) => din(74 downto 0),
      dinb(74 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(74 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(74 downto 0),
      doutb(74 downto 0) => dout(74 downto 0),
      ena => '0',
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => \^wr_data_count\(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => \^wr_data_count\(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => \^wr_data_count\(5),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => \^wr_data_count\(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => \^wr_data_count\(7),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\design_1_axi_vdma_0_0_xpm_counter_updn__parameterized2\
     port map (
      DI(0) => rdp_inst_n_0,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_8,
      Q(6 downto 0) => rd_pntr_ext(6 downto 0),
      S(4) => rdp_inst_n_10,
      S(3) => rdp_inst_n_11,
      S(2) => rdp_inst_n_12,
      S(1) => rdp_inst_n_13,
      S(0) => rdp_inst_n_14,
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_15,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ => \^full\,
      \gwdc.wr_data_count_i_reg[7]\(0) => count_value_i(1),
      \gwdc.wr_data_count_i_reg[7]_0\(7) => wrp_inst_n_1,
      \gwdc.wr_data_count_i_reg[7]_0\(6 downto 0) => wr_pntr_ext(6 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_axi_vdma_0_0_xpm_counter_updn__parameterized3\
     port map (
      E(0) => rdp_inst_n_8,
      Q(6) => rdpp1_inst_n_0,
      Q(5) => rdpp1_inst_n_1,
      Q(4) => rdpp1_inst_n_2,
      Q(3) => rdpp1_inst_n_3,
      Q(2) => rdpp1_inst_n_4,
      Q(1) => rdpp1_inst_n_5,
      Q(0) => rdpp1_inst_n_6,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_axi_vdma_0_0_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_axi_vdma_0_0_xpm_counter_updn__parameterized2_11\
     port map (
      D(4 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(7 downto 3),
      DI(1) => rdp_inst_n_0,
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(7) => wrp_inst_n_1,
      Q(6 downto 0) => wr_pntr_ext(6 downto 0),
      S(6) => rdp_inst_n_10,
      S(5) => rdp_inst_n_11,
      S(4) => rdp_inst_n_12,
      S(3) => rdp_inst_n_13,
      S(2) => rdp_inst_n_14,
      S(1) => \gen_fwft.rdpp1_inst_n_1\,
      S(0) => \gen_fwft.rdpp1_inst_n_2\,
      \count_value_i_reg[5]_0\ => \^full\,
      \count_value_i_reg[7]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_8,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_6,
      \gwdc.wr_data_count_i_reg[7]\(0) => count_value_i(1),
      \gwdc.wr_data_count_i_reg[7]_0\(4 downto 0) => rd_pntr_ext(5 downto 1),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\design_1_axi_vdma_0_0_xpm_counter_updn__parameterized3_12\
     port map (
      E(0) => ram_wr_en_pf,
      Q(6) => wrpp1_inst_n_0,
      Q(5) => wrpp1_inst_n_1,
      Q(4) => wrpp1_inst_n_2,
      Q(3) => wrpp1_inst_n_3,
      Q(2) => wrpp1_inst_n_4,
      Q(1) => wrpp1_inst_n_5,
      Q(0) => wrpp1_inst_n_6,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.design_1_axi_vdma_0_0_xpm_fifo_rst
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[6]\ => \^full\,
      ram_empty_i => ram_empty_i,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
uS/dIpDTldS7400uyLsI6bJxO+WmZJrKXsU8qB+wpyI+d4PWZVO6Cm0qMQFNUZb63p6zCI5fvnQy
SxjaSP1nCte/oQZc55w1rQbTqy54T9kryRoH26nDjSBVZvJ8hffw7NONwiKrqeB6I7HJKX5RKw73
wIJxNNH7BCiCEtRLIxc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
L7q2sHnC0pU7uHs8shPm9nAcqyU+hUFnNkd6BPHl+ureEVBUvubWhEbLRLiFFJveufcmAfAXTzae
tWbKcVVt/zKzWEtv0onUXoSEgyS4+QaTAFeCPHR2bbnlP0aCCG2SYmC1dv16cFoAk/NLitClNXAv
h+UBGzod+suWv55DaNHeHtSZ/YLZxHdn/R47atTiQM+A1TWQkpa3faF/L9ANZISSe/OR6mPfQ/Zk
4AptHNmW/pWpd3JL4e06iK9P6ZLLRqSMR9mu6AFIeWYBVz+KkxgSIWgQO7/AHBUFjlIiMFhyQR5Y
UC1fo4CPZX7fMdUPwQiC+eZ7UtxMAUzovIzwEw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KZhqqPnSEvcItoYRHrFT/Wt2IEXHe7pq5lmAOfYqAaaoY8mpIG3Kd8B/C4s9kNUbktSOX78NnnrJ
brxcu/1EAlI9itnDH8ahxble+2Nt/Lj3dQ1/wbDy3HOKlwBVuOvVDArOpgho+BAnoLUZXrpsw8EI
FSIPKmsETVzLzZDw6m0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WZbb0PsQl1vn7dY/rZzI8ZGsAP5Ad4C/d2cBXS49yTbQqKMTY7r1YHlrjBGteY6wrhKVmM92u/3/
/UJWPyNVqwcsrRAHhR/Lp3Mg87NIhYzETdNAOpnc7rWC9ieIeEiyPM734sI7QtAMVrZxXoUXnCjp
fjQhaMqv+HsuEWpFhDail+v8Ftwmr5xP1JSpqPfxLz5a6+q8/lTxRGeWZokM7vP2YFKg7L7Yoowh
gOm5w3JhR2fXZsksWxfQk7885JzsI4yZOrU8dY667YWWhkjZE/SKo2TMksiasL22T6CpyUbMwQm2
DJ+cMJbr9/8csBEifIsopc4V9zFbSU9eoxlqZA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Adid/GOKDljgmM7UpkmD6EVL+5rt6bnWK9P8RIZiI3EkLW96rM6eCs7jkLeKnEW/WPGRhlZrGw8p
C7Ni27oibJKJT5xUBJDymbO+yheaaTI0GaeDMIzks860gYA3qdvTPxTBotaOg6MIpnYd070NhTod
Qq5XNnxLuF7/s5rAZANJHyRQKwu4gVBfs5SU2FSjF546M5FvN7BX6G7B76ALW6vKqGyKxwoHkc52
Bm8/jGTxJ6zbwn2v31NEfjO6nM5m6yYwY0476QLXWI6+7/ILkSvDVTt7B9HpcaRg3n3T4AEQDMyX
8bBPgm0qFbWZue0dlr9ljYOl0dgwaO8G9uYe9g==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tq2b3cw7fnIOEbRUxnQIgAjXwRE3aRwj2IBVmS0S998fvCLPMUtm5MVXAqk0TwuEzKG3br/oRham
Oe5KAx6FauTTVpRhLH5RY3832M9OVTSW/bNq12/dXnJyOfYS76FQtd9HNFrSkVPMONGMD0ZQXRic
Yr0MaeflUHQmU6QUCt5OJkbG4F8qJLMWJsg03K7dNzDfkvev3QVf72bmHTm4SF6/cs94NXQl/NPr
CzQorTZ5BgCzVAui7mM0eu3mu6OPkecNQ3Ih+1zsJuGkAHWC7aFgh7ii6xEj1upD365TzJUF1ZCe
0jZj/Ub1m5OgZMbjbLYn/Fh5nqi+fAmL7jDAHQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
S+EkimFGNL3D/SKyjUVYhIZzRbEoTqlnv2kHD0e4rYYCt/O4IYecNmch6HRfd2U/WSZPkAoJ+xa7
GKQSo51PL81HSvqURo2CxltObyTYiklnzGtbdWUMpOSCjDe8LpQjUNwhSksWjZjUQypyYXS4hbCR
VJy96ow8zi5m1XMzoLaVMDYoJYLtOVh7eaL7InaIL5gXJIHWkhoKYh9bR/O5HE6YTsgZl+Ofmx/3
0mQ/bL5ZKSY6gBEUD8f5+SoMIjfXrGkjMj1+fEAIv0fO/wKyJQMKnDOgWMvcUw56dOJ7FWkbNvbC
kzquuXhk5LuzZfXWmhyDSyMGBWK1wN7iyMKMUg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
LQ4hjhkD/G9XJd+gVR5WF2vSll/p8/psR+nHjJ5/DHrtiRqVWFVc7B7T9XZuJBmTqrQV4iSBYWDo
zNaVdq26mGk6TTNo11Dcici0hEwC2Bg66k9kr1if+0iZo3VtB/ZuEOj2w7euhFo3ja1OovnDXxf0
8t4WMUK68mfUiMuKgVcbOFhm3Jdnbnz4u7SggH2/rkfOS8jbon9q9n0EXlK23tz2NzDLCS8B7ERx
dYvwqwBiySKoP1/EcfSwFNIWpr6p7kbRo7iM/JbP6UwBbkDHgE8HGS+3lTXIUXsmGmsx6EDSr/gY
i7lHwZTmDuhuIEJaf6gTJgtqMSxVyDVsrnba5umKgV8z5OOWUkM3FjVWIXOG7Ef2iKFCzBPmp2Lk
8XbrXk/bb9H/jr4UR3hgdbizISTysLTJd4n5uyeDhDgkxAc+1FudacmuZyBlA/VTR1f0i9+cOgLI
kdqbo1u5hQwnMphluBKjdTA3nZ8VnpDbdq5R7hIF61tIrUfdjwQw02je

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JzhYMwmYowESMI19XNb+BEFcZw3IXZpwZO3gzrVg2CdSjbAR3tiIVbPHI5Rgu59SH7H8abU59Atd
+nrPiG37rmU6CD+cMV2mU8SHfCDLYsnrbd9YLZ1GEfqTovR0NZHQTHj+7c5dP7nqm30C/kg1adqd
DOV7F128PbmM5U45xRxOJKUgS/Waz0gvmYKKJejkiyFPOgGbN5f844mtysoOckLrAU/BzRs8SB9G
zzisK/a8hM5af8/opZ64TGhH44Npzy8kcP+gI+k+U0oF0SOqW7CjadKaJhr2oDkTScVVCbBqFEjc
2gH862vcCfZu5Cd0Sp2ALgoqVxA+91lAIHJp3Q==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ooNS+XjsaWLRgvcrNWVpR3ihKtIJNT1oT4D5ivD5mCfw+4/SAyx9P4cmdvOotLNPE1eqvx1Smd9Q
LDImL/GqS7Cq3KEUtEBbvQAOp+0SjiW74cC6nyOqCA8NQcn5JM+vUzGSsORPnM5qP96axGmyEvSi
p3uL9Gmx+3S3KUJuAzfuqZwJD7gdcA0Zv3hPRl+xhx8qFtkPCfT5uj7wpFVaaJ8tTl1SDd2uRUIx
rgVgV+oERCg71oEVN7PqPK1y7pFVgSW9uhP1wuvO/EsbyrLYZV6HtBn3tJDcxhTsQWrrou3F1kFQ
cFnl9tcL1wXJo/F3wvsbYM1W0UPHv69XAsEUhg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d8YRbu+fllaHlNDedyRNDRtn9CBoVbO9fZCdhKpy0yf9dL6A08sFZuWVtVGljxF/L9volGB0IRjl
KbH2N/JBQA+tZWuh75kK5pjveAAKLVACS8A+Jmt/mrxzlolPWsruJ8o1Owrjq5tGWspdqmeDGS7U
/Ww7cN0C9ExUj4cjRDcKaqDS9MGwRtx4LfcQbQbRDZBk+cyRaWCchvmhjoum4uTizvqMq2u4oSym
t2zyKFjAuMO4zC2LbPbODeumm+FhlOKAHRyEBKA+VQeLB4apkMYparuD5AFWAuVvdWEbGq/L4cJ7
pEGz+6Hqi68CfF/4tMNiyHveP1lxnyAaiW6Kjg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 5408)
`protect data_block
HtzVH2ktAIekmMiOKuggtvDwXtjBmgqnK50uu29+d6wJmyew2Vbim2ZW7e+ssExKHhlSuS6UQ7G3
tdn3kt0VeWEjLqg6iZbA76AlNzfNkByP3ct18jG7MwtYl14zD+e9PvungrDL2Ud3ZjwGFiO23v8L
RzPuybdREs0M6cDGoXIgmHBCphMDmzQBUVNFKSQUprcXzzcxkeX1lD6xH1DjFyunjBGBk8SN4eyY
+hGXWjTuYOXcwsZXd22/KUitc27BTpP2/zy5sk4AW2CIRJAEvdkAMNcjj/N+f2RmNM5ynHMawpkq
DW9/18scM7QvGdUKlipk8e69OM+alJbyli7qjWvIdaPIU4K70KXHDnBOvYsxhm0r6fwfCwJkrJ1X
7hmO3fl+QgWz5SoZ//vrFWRAW5IM/yqkleQTO1KCIfcnC9ZY96OKrvGahuwwi/v0s2C2Y00B3VcW
EiqE73BSKp1mVjrM9bvwhDoMev310tq3dFZZeLbLVJtyrSXH1dZdipg1UiXbrXo96mRK7T84ipDE
F8vDfaQhEhMajlIVO8K/64PnEaylbpyDLbfAkeFa1KWigPI5vBmg8e2VsVg8MBgr8Ln7VJnLWMfL
XNOXkoHpEiJZvZO/btUoumzcWRwxJBfwgjncz7T/XxdF74cXEVCKz7uBre7WUtoXUF+zxRrSlEjR
eMCFpjHETQ6lj4eJooFnqW9TRpyot3aw/3UIS73ZvXswdxfhmPoLcV9eYGlSMZWUvIuZLsbIRrt+
UCrFdDx/63Mc04FYdGcvDA4RBVKqrOSkNKh2fIPpqwHvjk2JerW9cmwPMkymLJfUY8eb+iFzwrxf
802J6PBNAd8JiFQIEVfmIirK8S+qZTBDoaz67iWWhZ7wyXX5mzxt/kdUCB3PbhC4Bg/JGjkYjsoY
XHsN9pKk1FGL+4+/jLl9DdAi97B+NLkgaiZUbFcMJlSOxvCOcMCmA5Sb4qIFo3udaWZGIbCZMoZn
f+pdaONg0R748lh2apzl0+InmtMVmEBznhUaaBU7ueJCTQ20WoyXJ+ycNEyyMM8Rlh3Lca3+R5uI
Gdp680tMOC17hbUV+gOU6zmfEJ+vBxbrYhcL5EMhTdgAkxwNBxLf931qSDDH0apTJ4vao8pu/iab
6OLVvKf4h6dgsjmlUGDgMASRFH1M1plXmAdPv6wWBWsOu5aLGPX5NdlUlDWd6LIoSXgbC1sG3uGn
MYpKc1pd12lU/+kBxfNKydgmdKBpKTX6IPHjO8whYmF5tNofR6DG5gRx2Z54Bkb6Onw/Z4swC4Io
Rbr614O1BE4tUu2UfukOPuprgMMPVBLHltU8nEToVsIp70wbo4nVi+lRtB54jpblOaakJqOsYSDt
D/5BJ6FAUGdDsylmZLPuIHOJsdkrxwDTytqpthtbP6SQ2WOQK1wnEvuCNakOvV8c0zTq02yCljn+
ChrbnqUvUiOFi3jFoKqfEieSCO9/nQ1ApnLDB+BqVfT7Z+N3rAlVdJHp7/lV1pXQNt/OyNYda5pb
XhkCw2njCJX9FFg2IT0mkFjn1tAha245tVSWpnrh8Im2zwqld1hJ/q+Ak1hCWlVJvZpNpy2Kz0lk
HZ3XyZ1nZKSIsN08Yw5jN41JgAN7KnRXU8ARZgj7VyHr5Mh9Hf/kgQUttSBScKLL4ZGEaJfOLLDE
XwS6wxr1a2r+2bZHZD6e8WJLxxv+6LD3fQepb6m0JdRzHkDx8MoXJ8MuEceiwdx7dul8qqCDdw8Q
rkVBzvKEAcy8fxqEw9Ej13TtdIC4G2P4BY5o5EK9vLOC5heY4N7SQzJ1XqTAFfCReEgar5b9slvG
TABMmst0npV/6w9cNZN2yjNuakcf+PiSjIAEkt9tRciu43cYdmaIPGZ9vCmGev+OuLiHGLStNPJW
JGGJM2l6FOkFWfgyeta7KYjvBYNQZ4kjnkHEoAa/2cPUd+ODDudgcpc3l9How2YlHpKdh4UJhwyx
1IufXvKedIOISDtxHWc4e5TGJsaN9E2sa8UhdcJIrw+y73egtUV3YN0SILwQNP+kUpq0fzmhR5Ai
wVIvaq7jo2H8OSLZ6CqE75oJPpgbTVNj8jVwgEIIv1zG3SuBdMObrxZ6Z1L/qHNTzP2DAUzFsgbf
DRpMaRkOXBPvhSnB2fwMmJCm1qKar9aRlGVsslo5YXnGmMaK2hE1ReIeRA1E6uOlI9bxDNU4Xj2H
Ct3MgMKVIJAzykP4gXhXG1eThkhsWpzDTXYYw4ve+Gx98BCqYxo/rjBuPgDZApaMOnZINZsIFnpj
Nd00tDnabqNU9J8yFuNKIZTz7T82tTDvK/WIGlGgUXkH3xL2G+E60rE+zZUU2jo4+IUxORvgAMEf
2RGoVFhWSLzdAZAra9aDPp3WWgtcsR3zzNGqSifN6XSFmITz9zvYhEWsea8bxc3XEKwQg5YDZqUF
GyXjq16HKNl2HeMGHI8qYz1GERw5aFrboDaq+kRyJQrRQJ3Wy4phDGwDcobp/Uk8Z/g1p5CIf9DV
Vz1QGU9R+Xo6qZB/7jti6paqmxYgAdOWPdt5/c+5pngA2/HgvL3e8xc6rKeGH0x7WmAUR4YG33eJ
JNZdSEOMBRPe57N3sK7KujEXk2BgvEvMQZqRpse5dGOhJJSTtcUxSIWQuqwux2IplQGt6C3PJjgO
MBXqwKKajh1zHmXBxeBXNSQQNWQMKaQbDEOw1OdYg7hHJrPhOx7jvIOOJuOlAezQide/qE61tIMZ
zNeKO5YZVXJBooETPPN2XDdODIJ9orUpWnGer+bgQfYh56EaasPlHYQU5iPkp0c1VECbhYxfVRvb
35RtCs+7j4M69jw4tM5z6phxXnnFWWHEzS66rwEYBO0Yex/zywoG6RUlsp0uXAqqX9ukq5D5I7oU
FZLHz6GDGZ7EU+SQqDxOSeNLoqQoObD/tAysL7z1+eSIg+PdDVi6diWCcMY5E4zM9kUmVXtOyFDH
yVESETLu83woGjLjsuv6yAiwNtjgJO5jaCuEVHKal7D1uhOcuqF/dAC0pLw/1gMz4cuGw8DjA9Mq
yqxfcFuXGR25C5FEi2pv58Tcj9KCtlUFXXKaxGSlmZIvyItbDuuS0eb8hOhgnPlXq2BhZampkxBa
mMaVjWSCJzDM9tVBktQ3gl7cf37iHSjSeFBgwlrL4pxEhzRTK4ywL0rh855zRhWIY49JIG2bcOKi
a/NPRQqFBuyj64M1/nwaa5ff9nmWQfcfqJdUrj5BzTYiCdpQUsapi62e+gYoCe+7ZYnbYxIJhZqv
SNjlEwtVwwzwL5lxys3JSyqWEvI2wzMdSOGIYMEmQRlemZP0EZd14aUgfR1N2xhyQ0uu8PdU13sU
tyK8Gx0VHYXeMJlv0IpMasFNqpkjiszW2zoqkJb/dGi8sT2N1JeZBENyqZaTh4PHkFpE+HJppi6a
sjo1gB+cyjGz3c1+Z+VM5ochOsILa4xVeywnlDNdhn+ERKlJcMAkdenuLtZz4WUbLjurckRW5pIl
7VEM6Vt9lM7RKtdjsAyOFVaQLi8I8bJmHIbF8okyajS4ZslUzXOGHn7P/yT3wKEN2On3FVxhMJvw
B81zVWGF0dGz8dMqAcmSMnt/YMYVkKNMmAJVDtzUquC/JSNk8AQc7BoPw7YVfB53B/ZtXfSvAdw4
XqnAeCERrm2bh5wnmxP02qNVr+1Npek693VCGIGEr2Ec1yNvqCboRL71CyDUEvHoFLY1bwSloCC3
SGmUAfoulzI7O7y962yqp6fu8pWjUSzntMmoGcPdmTQwWsGv18yn16Y73iuPpmtw6AaaDa/S/b2r
tM/P/Z44LETkCY+UwMmWG22XaTRnzWZkwz/7E/rja7yvEhjzFJc5kFehwqbM6/sXNjN0QPBEtrVK
1YrbpMBJRGOe0ormxakJy5MUgQL1WGM4GWystItguy2CydGvknfYNw5Cv0qAMtKV95Su1sXsdlYB
pi+2SGdwa9isHyO61yR380yG9Bi6srohaYvWjVVt3m+WuAZs8LX50FkEk/zZOYN6RKukLduhb5lF
vehMRGXSTbQHvf0/xt8QOD9VWWkNu23V1AF5LFC8mdinV74v5l7V5zGPkUl1mve9otUvwBDPzQj0
g4JZmCtkdQ2fy2PmznB7v1Aj3DH0P1ctRVMPd27CPEtWwRd2HGR7pR3Ui3NhPHs6yxbdGjlzrwmg
8SL0GXv7CI44vmdEe0CX39bRYo2fwDj/+IiU3GfgQLZRFy5hT5esNZgXlceWPX+VJRFpbfv8W06V
IP09lrvxVi1FtEJl4ncC6p1ZEXfdWVNClveh7QpmutokElww70Ja8zbH+UHd/NaYPOBKUpqh10v9
cho/g0tjEIDDzxmSCSoDkCPflTX+gvO0ATv2B+MTNQXWwBlX4tIS/eW+omEbi5vJeFVLhNrq22EL
Ezri9Q0i1ETnh6LDvts39RVzJDGa3My/oCMdr+AqvPk7Ixvmkrs32JawubKLhnHAsL0kNbnWwnye
Gm08AJF7LTKNqpijFQdnTgAtZ08jgVWovoRKB10EnAPbF2tcoao2k1/fe4oZCUrRjw67TYXiV/dO
0t8HZa828ua1E/qY2NHju5LJuvvKZdhHTjCYdX8ZPNA/px4l/w6NL2nqyf0DjfUuOMkRFvT/gSC7
Aq40zFQo+TUgOwIwvG87v0WSsDlMddu0Bg+BqNadUlxkCuxEfK7In7LB9h2+bI51wwUmDM/Sa0EO
b/xkMsOAfPY1/o98kNXLjrduv6LJBrPDfGrgo3VhFoQP9+y3MMIDJPFy3lI+boFAVfk645wAf+Mn
uPCn7JXRt4s6fMs3fEh0SSkeIMukhajWzXR1hLpa+MUpTnh3Y5IGtvifScM+21JnOJMi/ze7SXNv
A8BoM2rS+Rd8R7wMvA9SvdFuAVEf4UHmiOX0hHfQin/v7RIq8FVWh5C/jjSDRmzeOaF+s4PwL1s2
IgQ+6EgeGfnVhZI1IUKuQaDOhDnjhFoI5Zf5mUWiWDvNYaB51zdDX4xo4QJI0qp3775FXWpVeWXq
axD1roCjvCIk8A5XLVmaglgyw99hnDHe6hLas4xo3j98ynPCAJIj+CtfkhEwRLxXZ0NCi+oHTc7w
v4YUBdcRbD9O7oM9bvw+R9Ah88vOE7DI93m5UX3VVRkqMDYXH2JxdiZPFpEJzQn123vBabekv1ve
6z4d1PA0CEodvJszHlYRvXRl5B1GMKM73w62fPOLD0p8ceIMJW3Khatc254FCJ+K1z4ikoPbwdjK
NQ5HzyEk9FUlbhPV1CUbeg+bqqBXcnslvpt8s0V37ZzKCAgCOQ4YggLpbF+3jjmB0jkUXJPD0snR
WpOAHS3GAmropkXE7VlF3d7XtIUEMNz/1o4SiqBXjHE/oLMwIVwEL5kC0RLBoRUeKCJkyfz5bNm2
QBCYHWAbvNGW6LcApxyGPF1dw6V1DAOKNQRMMqNP9l1P+Nx6+FwKLVGwI3hjI20jepNRY7Lq1NEN
InZgH/DizW3806aprL1i4DENr/mlKLRreeZePeI3tdhLztI8wxqz6FEY5ZztiIKZG6P6ScTVhpGQ
0Z5uLJ1oRVljqlvMGFecFipalsVlLNfnxVI8b0/kuSRyeIISM0PyuJhm8wg68QEW5KQp0wzJGUsD
19Jug6h9OxItpObmRv9C9t/ohNXvCarURVFwLUMq7fHWK2rNj55wV24WL1K4PW253OxG8SR4CeYr
kK0VWnXMbdtfimGofe/HGJEmUSZ08N0YqwSm+0RSF38L/Qzh0vwGq/BGaB9OOOosaxXz4kOAIWQw
ORDkVTpsrYT347+1uyyNaahdXIt1MSANicT7TpqsZGvUCi/Gq2QY9hKFxayfe51/wB63bc67Pn7y
ryv7icb93G5Nb4iBXS5arz9VgmqNyR2h7duyIudY5ZgirrS0m0KQkoH6paNPv7/qLELAyE7hE5WF
cGHF4ASjWuXRc/aG/GsyE0LLFT0CtMq5g5AgrSlZuor9NkRvdydUIW2g+5fvscsL4AKxl1XYBitX
8SN3yosmRPI3cHit50NaVjzwwCQ/Bds8HsvhQSMzT5xwQoPsGcTmAKFulatlUQOFdmIIsFnCc/oh
PAp7SCCBa9WNGbJVWhMI7pZhGUzaGR5KYzRS2cwyTqGZirX2ESAkLM23g/3T5tNo5DqdmPR4Q6VS
Hhd5m3I2Jq4uNH/edIWECK1Jr4Xm+F7gcv+u6LFD5RMUQvmgXYRGuDjXbosqYv4KosvXhBeipqb5
CErWLNffxMb8Axh1erTKdRcC1vG33MfKh103M2IqNvx1T9zInIhfeSd1qmxyTADBCWhYucGszMxF
pnfwbHAnQ78JXt/murxyiJH9Ct6y8vtSjuJsnlmENQAQWsXp9HeUyPcbZKYD+b5WGzSM8/Wf2MBg
TnRBllDqGNtyNP/V3mL4zofbw7Zkyx9P4ervoVLtdWd5XsG59FGPJTvVPG/+FOtDyi8UIVHR34RX
7EOKi+VRE9wOLkPORSvysc+LEAoai1a0q9o49bqipRWJRYbTO7ct06xFaF+I+fZ4k9lGM2pJ1Xzx
oZ19zIXy6026B4Vb79S5sbkkuNdd8wEpsBx22rwazeDeyMXXIY22kyGZ9rJDHkepDOCQEc/7uAjk
7mnWHIgkTretUyQVO28IDi1Q2vGyzMpJbSjbK2TngwRUNQJm+eGs1OJhlwY593nIwSuCMegrw3AV
us74vhc0IGk+l0lL7b+Vptl9ultNR+wPOA1tQ4csVhxuiP0mjcKbA2jtlHcKYLbBnZoRhOM/pO4I
YL6AqGGBzXASn78BfsWEzDeONTR0XXrq2BW4PBLmLp8BIPNGyxyJdEEMqIN9N6ksuFKpslTI1cll
sAJixuHZ591P8z3H3Tv1/1Pj96imRzStYKjqR3nvGdsNJkJwvOrdLpK61VzlIYzrkeL1Whx6fJDJ
DjQwfNrmmQw78WhOVQq5JVwk5tBRymTWs2nU4ASUEVhqdhwKDsYRLrdLs2CYlzPs1gaIZ8KC8tup
EzyoPEPzjRlvONxkxWrhjxpAnw9rYTnaJpymXgcurnp12wzQ4IAdpMiFS1koCCV4k1ptwLkkfDcx
TJS0P1O9AieGcyTGGwpnpvR9o+5v2DiaA5QIgrYuEOjlVSk+CsCmD/kxzYsJqX3GgVXDcMT+1kRO
WBQRYPZwxFX2pLmd4/yVTckw3ge7KQFB/m5eyloB8zbL2UexalnbcbPojAkaHIIks04=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_mngr is
  port (
    cmnd_wr : out STD_LOGIC;
    m_axis_mm2s_sts_tready : out STD_LOGIC;
    mm2s_all_idle : out STD_LOGIC;
    mm2s_valid_frame_sync_cmb : out STD_LOGIC;
    mm2s_valid_frame_sync : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_stop : out STD_LOGIC;
    mm2s_tstvect_fsync : out STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    prmtr_update_complete : out STD_LOGIC;
    mm2s_valid_video_prmtrs : out STD_LOGIC;
    initial_frame : out STD_LOGIC;
    mm2s_cmdsts_idle : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    dma_err : out STD_LOGIC;
    frame_sync_out0 : out STD_LOGIC;
    halted_set_i_reg : out STD_LOGIC;
    sts_tready_reg : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \stride_vid_reg[0]\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_all_lines_xfred : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    decerr_i : in STD_LOGIC;
    slverr_i : in STD_LOGIC;
    interr_i : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stop_i : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : in STD_LOGIC;
    mm2s_allbuffer_empty : in STD_LOGIC;
    mm2s_regdir_idle : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]\ : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    \GEN_FREE_RUN_MODE.mask_fsync_out_i\ : in STD_LOGIC;
    \cmnds_queued_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_interr_reg : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    \vsize_vid_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmnds_queued_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_mngr : entity is "axi_vdma_mngr";
end design_1_axi_vdma_0_0_axi_vdma_mngr;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_mngr is
  signal I_CMDSTS_n_1 : STD_LOGIC;
  signal I_SM_n_15 : STD_LOGIC;
  signal I_SM_n_65 : STD_LOGIC;
  signal I_SM_n_66 : STD_LOGIC;
  signal I_SM_n_67 : STD_LOGIC;
  signal I_SM_n_68 : STD_LOGIC;
  signal I_SM_n_69 : STD_LOGIC;
  signal I_SM_n_70 : STD_LOGIC;
  signal I_SM_n_71 : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \^master_mode_frame_cnt.frame_number_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \MASTER_MODE_FRAME_CNT.valid_frame_sync_d1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal VIDEO_GENLOCK_I_n_2 : STD_LOGIC;
  signal VIDEO_REG_I_n_2 : STD_LOGIC;
  signal VIDEO_REG_I_n_36 : STD_LOGIC;
  signal VIDEO_REG_I_n_37 : STD_LOGIC;
  signal VIDEO_REG_I_n_38 : STD_LOGIC;
  signal VIDEO_REG_I_n_39 : STD_LOGIC;
  signal VIDEO_REG_I_n_40 : STD_LOGIC;
  signal VIDEO_REG_I_n_41 : STD_LOGIC;
  signal VIDEO_REG_I_n_42 : STD_LOGIC;
  signal VIDEO_REG_I_n_43 : STD_LOGIC;
  signal VIDEO_REG_I_n_44 : STD_LOGIC;
  signal VIDEO_REG_I_n_45 : STD_LOGIC;
  signal VIDEO_REG_I_n_46 : STD_LOGIC;
  signal VIDEO_REG_I_n_47 : STD_LOGIC;
  signal VIDEO_REG_I_n_48 : STD_LOGIC;
  signal VIDEO_REG_I_n_49 : STD_LOGIC;
  signal VIDEO_REG_I_n_50 : STD_LOGIC;
  signal VIDEO_REG_I_n_51 : STD_LOGIC;
  signal VIDEO_REG_I_n_52 : STD_LOGIC;
  signal VIDEO_REG_I_n_53 : STD_LOGIC;
  signal \^cmnd_wr\ : STD_LOGIC;
  signal cmnds_queued_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal crnt_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crnt_start_address : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \^datamover_idle\ : STD_LOGIC;
  signal dm_address : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dma_err\ : STD_LOGIC;
  signal halted_set_i0 : STD_LOGIC;
  signal \^initial_frame\ : STD_LOGIC;
  signal initial_frame_i_1_n_0 : STD_LOGIC;
  signal load_new_addr : STD_LOGIC;
  signal \^m_axis_mm2s_sts_tready\ : STD_LOGIC;
  signal \^mm2s_cmdsts_idle\ : STD_LOGIC;
  signal \^mm2s_valid_frame_sync_cmb\ : STD_LOGIC;
  signal \^mm2s_valid_video_prmtrs\ : STD_LOGIC;
  signal p_0_out_carry_n_10 : STD_LOGIC;
  signal p_0_out_carry_n_11 : STD_LOGIC;
  signal p_0_out_carry_n_12 : STD_LOGIC;
  signal p_0_out_carry_n_13 : STD_LOGIC;
  signal p_0_out_carry_n_14 : STD_LOGIC;
  signal p_0_out_carry_n_15 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^s_axis_mm2s_cmd_tvalid\ : STD_LOGIC;
  signal tstvect_fsync0 : STD_LOGIC;
  signal tstvect_fsync_d2 : STD_LOGIC;
  signal valid_frame_sync_d2 : STD_LOGIC;
  signal zero_hsize_err : STD_LOGIC;
  signal zero_hsize_err0 : STD_LOGIC;
  signal zero_vsize_err : STD_LOGIC;
  signal zero_vsize_err0 : STD_LOGIC;
  signal NLW_p_0_out_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_p_0_out_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2\ : label is "soft_lutpair42";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) <= \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4 downto 0);
  Q(12 downto 0) <= \^q\(12 downto 0);
  cmnd_wr <= \^cmnd_wr\;
  datamover_idle <= \^datamover_idle\;
  dma_err <= \^dma_err\;
  initial_frame <= \^initial_frame\;
  m_axis_mm2s_sts_tready <= \^m_axis_mm2s_sts_tready\;
  mm2s_cmdsts_idle <= \^mm2s_cmdsts_idle\;
  mm2s_valid_frame_sync_cmb <= \^mm2s_valid_frame_sync_cmb\;
  mm2s_valid_video_prmtrs <= \^mm2s_valid_video_prmtrs\;
  s_axis_mm2s_cmd_tvalid <= \^s_axis_mm2s_cmd_tvalid\;
I_CMDSTS: entity work.design_1_axi_vdma_0_0_axi_vdma_cmdsts_if
     port map (
      D(48 downto 17) => p_1_in(63 downto 32),
      D(16) => p_1_in(23),
      D(15 downto 0) => p_1_in(15 downto 0),
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[1]\(0) => \cmnds_queued_reg[0]\(0),
      SR(0) => SR(0),
      decerr_i => decerr_i,
      decerr_i_reg_0 => decerr_i_reg,
      dma_decerr_reg => dma_decerr_reg,
      dma_slverr_reg => dma_slverr_reg,
      err_i_reg_0 => \^dma_err\,
      interr_i => interr_i,
      interr_i_reg_0 => I_CMDSTS_n_1,
      interr_i_reg_1 => \stride_vid_reg[0]\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      \s_axis_cmd_tdata_reg[63]_0\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      s_axis_cmd_tvalid_reg_0 => \^s_axis_mm2s_cmd_tvalid\,
      s_axis_cmd_tvalid_reg_1 => \^cmnd_wr\,
      slverr_i => slverr_i,
      slverr_i_reg_0 => slverr_i_reg,
      sts_tready_reg_0 => \^m_axis_mm2s_sts_tready\,
      sts_tready_reg_1 => sts_tready_reg,
      zero_hsize_err => zero_hsize_err,
      zero_vsize_err => zero_vsize_err
    );
I_SM: entity work.design_1_axi_vdma_0_0_axi_vdma_sm
     port map (
      CO(0) => VIDEO_REG_I_n_53,
      D(48 downto 17) => p_1_in(63 downto 32),
      D(16) => p_1_in(23),
      D(15 downto 0) => p_1_in(15 downto 0),
      DI(0) => I_SM_n_15,
      \FSM_sequential_dmacntrl_cs_reg[0]_0\ => \FSM_sequential_dmacntrl_cs_reg[0]\,
      \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0\ => \^mm2s_cmdsts_idle\,
      \GEN_FREE_RUN_MODE.frame_sync_out_reg\ => \^mm2s_valid_video_prmtrs\,
      \GEN_FREE_RUN_MODE.mask_fsync_out_i\ => \GEN_FREE_RUN_MODE.mask_fsync_out_i\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]_0\ => \stride_vid_reg[0]\,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(15 downto 0) => crnt_hsize(15 downto 0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0\ => \^s_axis_mm2s_cmd_tvalid\,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ => \^cmnd_wr\,
      Q(5 downto 0) => cmnds_queued_reg(5 downto 0),
      S(6) => I_SM_n_65,
      S(5) => I_SM_n_66,
      S(4) => I_SM_n_67,
      S(3) => I_SM_n_68,
      S(2) => I_SM_n_69,
      S(1) => I_SM_n_70,
      S(0) => I_SM_n_71,
      \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0) => dm_address(15 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]_1\(15) => VIDEO_REG_I_n_37,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(14) => VIDEO_REG_I_n_38,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(13) => VIDEO_REG_I_n_39,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(12) => VIDEO_REG_I_n_40,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(11) => VIDEO_REG_I_n_41,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(10) => VIDEO_REG_I_n_42,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(9) => VIDEO_REG_I_n_43,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(8) => VIDEO_REG_I_n_44,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(7) => VIDEO_REG_I_n_45,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(6) => VIDEO_REG_I_n_46,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(5) => VIDEO_REG_I_n_47,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(4) => VIDEO_REG_I_n_48,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(3) => VIDEO_REG_I_n_49,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(2) => VIDEO_REG_I_n_50,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(1) => VIDEO_REG_I_n_51,
      \VFLIP_DISABLE.dm_address_reg[15]_1\(0) => VIDEO_REG_I_n_52,
      \VFLIP_DISABLE.dm_address_reg[31]_0\(15 downto 0) => crnt_start_address(31 downto 16),
      \cmnds_queued_reg[0]_0\(0) => \cmnds_queued_reg[0]\(0),
      \cmnds_queued_reg[0]_1\(0) => \cmnds_queued_reg[0]_0\(0),
      \cmnds_queued_reg[7]_0\(6) => p_0_out_carry_n_9,
      \cmnds_queued_reg[7]_0\(5) => p_0_out_carry_n_10,
      \cmnds_queued_reg[7]_0\(4) => p_0_out_carry_n_11,
      \cmnds_queued_reg[7]_0\(3) => p_0_out_carry_n_12,
      \cmnds_queued_reg[7]_0\(2) => p_0_out_carry_n_13,
      \cmnds_queued_reg[7]_0\(1) => p_0_out_carry_n_14,
      \cmnds_queued_reg[7]_0\(0) => p_0_out_carry_n_15,
      datamover_idle => \^datamover_idle\,
      dma_err => \^dma_err\,
      dma_interr_reg(0) => D(0),
      dma_interr_reg_0 => I_CMDSTS_n_1,
      dma_interr_reg_1 => dma_interr_reg,
      frame_sync_out0 => frame_sync_out0,
      halt_reset => halt_reset,
      halted_set_i0 => halted_set_i0,
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => \^m_axis_mm2s_sts_tready\,
      mm2s_all_lines_xfred => mm2s_all_lines_xfred,
      mm2s_allbuffer_empty => mm2s_allbuffer_empty,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_soft_reset => mm2s_soft_reset,
      \out\ => \out\,
      s_soft_reset_i0 => s_soft_reset_i0,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      \vert_count_reg[12]_0\(12 downto 0) => \^q\(12 downto 0),
      zero_hsize_err => zero_hsize_err,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err => zero_vsize_err,
      zero_vsize_err0 => zero_vsize_err0
    );
I_STS_MNGR: entity work.design_1_axi_vdma_0_0_axi_vdma_sts_mngr
     port map (
      all_idle_reg_0 => VIDEO_REG_I_n_2,
      datamover_idle => \^datamover_idle\,
      datamover_idle_reg_0 => \stride_vid_reg[0]\,
      datamover_idle_reg_1 => datamover_idle_reg,
      halted_set_i0 => halted_set_i0,
      halted_set_i_reg_0 => halted_set_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_dmasr => mm2s_dmasr,
      \out\ => \out\
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(0),
      R => \stride_vid_reg[0]\
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(1),
      R => \stride_vid_reg[0]\
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(2),
      R => \stride_vid_reg[0]\
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(3),
      R => \stride_vid_reg[0]\
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4),
      R => \stride_vid_reg[0]\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808FB"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(0),
      I1 => valid_frame_sync_d2,
      I2 => mm2s_dmacr(1),
      I3 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I4 => VIDEO_GENLOCK_I_n_2,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FBFB08"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(1),
      I1 => valid_frame_sync_d2,
      I2 => mm2s_dmacr(1),
      I3 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I4 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FBFB08FB08FB08"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(2),
      I1 => valid_frame_sync_d2,
      I2 => mm2s_dmacr(1),
      I3 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      I4 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      I5 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(3),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0\,
      I2 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      I3 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I4 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      I5 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => valid_frame_sync_d2,
      I1 => mm2s_dmacr(1),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FBFB08FB08FB08"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(4),
      I1 => valid_frame_sync_d2,
      I2 => mm2s_dmacr(1),
      I3 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      I4 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5_n_0\,
      I5 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      I1 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      I2 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => VIDEO_REG_I_n_36,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\,
      Q => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => VIDEO_REG_I_n_36,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\,
      Q => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => VIDEO_REG_I_n_36,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\,
      Q => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => VIDEO_REG_I_n_36,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\,
      Q => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => VIDEO_REG_I_n_36,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\,
      Q => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.tstvect_fsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => tstvect_fsync0,
      Q => mm2s_tstvect_fsync,
      R => \stride_vid_reg[0]\
    );
\MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^mm2s_valid_frame_sync_cmb\,
      Q => \MASTER_MODE_FRAME_CNT.valid_frame_sync_d1\,
      R => \stride_vid_reg[0]\
    );
\MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \MASTER_MODE_FRAME_CNT.valid_frame_sync_d1\,
      Q => valid_frame_sync_d2,
      R => \stride_vid_reg[0]\
    );
VIDEO_GENLOCK_I: entity work.design_1_axi_vdma_0_0_axi_vdma_genlock_mngr
     port map (
      \GENLOCK_FOR_MASTER.frame_ptr_out_reg[0]_0\ => \stride_vid_reg[0]\,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\ => VIDEO_GENLOCK_I_n_2,
      Q(4 downto 0) => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4 downto 0),
      in0(0) => in0(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_dmacr(0) => mm2s_dmacr(1),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_valid_frame_sync => mm2s_valid_frame_sync,
      \out\ => \out\,
      valid_frame_sync_d2 => valid_frame_sync_d2
    );
VIDEO_REG_I: entity work.design_1_axi_vdma_0_0_axi_vdma_vidreg_module
     port map (
      CO(0) => VIDEO_REG_I_n_53,
      E(0) => VIDEO_REG_I_n_36,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => VIDEO_REG_I_n_2,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ => \^mm2s_valid_video_prmtrs\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ => prmtr_update_complete,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1\ => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(15 downto 0) => crnt_start_address(31 downto 16),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(31 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\ => VIDEO_GENLOCK_I_n_2,
      Q(12 downto 0) => \^q\(12 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0) => dm_address(15 downto 0),
      \hsize_vid_reg[15]\(15 downto 0) => crnt_hsize(15 downto 0),
      \hsize_vid_reg[15]_0\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_allbuffer_empty => mm2s_allbuffer_empty,
      mm2s_cmdsts_idle => \^mm2s_cmdsts_idle\,
      mm2s_dmacr(0) => mm2s_dmacr(1),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_regdir_idle => mm2s_regdir_idle,
      mm2s_valid_frame_sync_cmb => \^mm2s_valid_frame_sync_cmb\,
      \out\ => \out\,
      \stride_vid_reg[0]\ => \stride_vid_reg[0]\,
      \stride_vid_reg[15]\(15) => VIDEO_REG_I_n_37,
      \stride_vid_reg[15]\(14) => VIDEO_REG_I_n_38,
      \stride_vid_reg[15]\(13) => VIDEO_REG_I_n_39,
      \stride_vid_reg[15]\(12) => VIDEO_REG_I_n_40,
      \stride_vid_reg[15]\(11) => VIDEO_REG_I_n_41,
      \stride_vid_reg[15]\(10) => VIDEO_REG_I_n_42,
      \stride_vid_reg[15]\(9) => VIDEO_REG_I_n_43,
      \stride_vid_reg[15]\(8) => VIDEO_REG_I_n_44,
      \stride_vid_reg[15]\(7) => VIDEO_REG_I_n_45,
      \stride_vid_reg[15]\(6) => VIDEO_REG_I_n_46,
      \stride_vid_reg[15]\(5) => VIDEO_REG_I_n_47,
      \stride_vid_reg[15]\(4) => VIDEO_REG_I_n_48,
      \stride_vid_reg[15]\(3) => VIDEO_REG_I_n_49,
      \stride_vid_reg[15]\(2) => VIDEO_REG_I_n_50,
      \stride_vid_reg[15]\(1) => VIDEO_REG_I_n_51,
      \stride_vid_reg[15]\(0) => VIDEO_REG_I_n_52,
      \stride_vid_reg[15]_0\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      tstvect_fsync0 => tstvect_fsync0,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      valid_frame_sync_d2 => valid_frame_sync_d2,
      \vsize_vid_reg[12]\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0),
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
initial_frame_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => \^initial_frame\,
      I1 => mm2s_frame_sync,
      I2 => mm2s_dmasr,
      I3 => \out\,
      O => initial_frame_i_1_n_0
    );
initial_frame_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => initial_frame_i_1_n_0,
      Q => \^initial_frame\,
      R => '0'
    );
p_0_out_carry: unisim.vcomponents.CARRY8
     port map (
      CI => cmnds_queued_reg(0),
      CI_TOP => '0',
      CO(7 downto 6) => NLW_p_0_out_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => p_0_out_carry_n_2,
      CO(4) => p_0_out_carry_n_3,
      CO(3) => p_0_out_carry_n_4,
      CO(2) => p_0_out_carry_n_5,
      CO(1) => p_0_out_carry_n_6,
      CO(0) => p_0_out_carry_n_7,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => cmnds_queued_reg(5 downto 1),
      DI(0) => I_SM_n_15,
      O(7) => NLW_p_0_out_carry_O_UNCONNECTED(7),
      O(6) => p_0_out_carry_n_9,
      O(5) => p_0_out_carry_n_10,
      O(4) => p_0_out_carry_n_11,
      O(3) => p_0_out_carry_n_12,
      O(2) => p_0_out_carry_n_13,
      O(1) => p_0_out_carry_n_14,
      O(0) => p_0_out_carry_n_15,
      S(7) => '0',
      S(6) => I_SM_n_65,
      S(5) => I_SM_n_66,
      S(4) => I_SM_n_67,
      S(3) => I_SM_n_68,
      S(2) => I_SM_n_69,
      S(1) => I_SM_n_70,
      S(0) => I_SM_n_71
    );
stop_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => stop_i,
      Q => mm2s_stop,
      R => \stride_vid_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_reg_if is
  port (
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mm2s_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\ : out STD_LOGIC;
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 6 downto 0 );
    irqdelay_wren_i0 : out STD_LOGIC;
    irqthresh_wren_i0 : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\ : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\ : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_ip2axi_introut : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\ : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ioc_irq_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\ : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_ioc_irq_set : in STD_LOGIC;
    mm2s_dly_irq_set : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_reg_if : entity is "axi_vdma_reg_if";
end design_1_axi_vdma_0_0_axi_vdma_reg_if;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_reg_if is
  signal mm2s_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of mm2s_chnl_current_frame_cdc_tig : signal is "true";
  signal mm2s_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_genlock_pair_frame_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_store_cdc_tig : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal n_0_1 : STD_LOGIC;
  signal n_0_2 : STD_LOGIC;
  signal n_0_3 : STD_LOGIC;
  signal n_0_4 : STD_LOGIC;
  signal s2mm_capture_dm_done_vsize_counter_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of s2mm_capture_dm_done_vsize_counter_cdc_tig : signal is "true";
  signal s2mm_capture_hsize_at_uf_err_cdc_tig : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s2mm_capture_hsize_at_uf_err_cdc_tig : signal is "true";
  signal s2mm_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_chnl_current_frame_cdc_tig : signal is "true";
  signal s2mm_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_genlock_pair_frame_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_store_cdc_tig : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\ : label is "yes";
begin
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_lite_if
     port map (
      D(31 downto 0) => D(31 downto 0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\,
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0\ => mm2s_axi2ip_wrce(0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0\(4 downto 0) => mm2s_ip2axi_frame_store_cdc_tig(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0\(4 downto 0) => mm2s_ip2axi_frame_ptr_ref_cdc_tig(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_1\(0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\(0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0\(7 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_1\(1 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0\(1 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_2\(1 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_1\(1 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(15 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\(15 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(7 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2\(31 downto 0) => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]_0\ => \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\,
      SR(0) => SR(0),
      dly_irq_reg => dly_irq_reg,
      in0(29 downto 0) => in0(29 downto 0),
      ioc_irq_reg => ioc_irq_reg,
      irqdelay_wren_i0 => irqdelay_wren_i0,
      irqthresh_wren_i0 => irqthresh_wren_i0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(5 downto 0) => mm2s_axi2ip_wrce(6 downto 1),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(21 downto 0) => mm2s_dmacr(21 downto 0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_soft_reset => mm2s_soft_reset,
      \out\(2 downto 0) => \out\(2 downto 0),
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg(0) => prmry_resetn_i_reg(0),
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(5 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(5 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I\: entity work.\design_1_axi_vdma_0_0_cdc_sync__parameterized2\
     port map (
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_introut => mm2s_introut,
      mm2s_ip2axi_introut => mm2s_ip2axi_introut,
      prmry_reset2 => prmry_reset2,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(0),
      Q => mm2s_chnl_current_frame_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(1),
      Q => mm2s_chnl_current_frame_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(2),
      Q => mm2s_chnl_current_frame_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(3),
      Q => mm2s_chnl_current_frame_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(4),
      Q => mm2s_chnl_current_frame_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_4,
      Q => mm2s_genlock_pair_frame_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_3,
      Q => mm2s_genlock_pair_frame_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_2,
      Q => mm2s_genlock_pair_frame_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_1,
      Q => mm2s_genlock_pair_frame_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_0,
      Q => mm2s_genlock_pair_frame_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(0),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(1),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(2),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(3),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(4),
      Q => mm2s_ip2axi_frame_ptr_ref_cdc_tig(4),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(0),
      Q => mm2s_ip2axi_frame_store_cdc_tig(0),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(1),
      Q => mm2s_ip2axi_frame_store_cdc_tig(1),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(2),
      Q => mm2s_ip2axi_frame_store_cdc_tig(2),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(3),
      Q => mm2s_ip2axi_frame_store_cdc_tig(3),
      R => '0'
    );
\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(4),
      Q => mm2s_ip2axi_frame_store_cdc_tig(4),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(4)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(3)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(2)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(4)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(3)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(2)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(4)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(3)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(2)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(1)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(0)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(15)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(14)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(13)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(12)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(11)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(10)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(9)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(8)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(7)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(6)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(5)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(4)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(3)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(2)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(1)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(0)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(12)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(11)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(10)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(9)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(8)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(7)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(6)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(5)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(4)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(4)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(3)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(2)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(1)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(3)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(2)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_rst_module is
  port (
    \out\ : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    run_stop_d1 : out STD_LOGIC;
    mm2s_halt : out STD_LOGIC;
    halt_reset : out STD_LOGIC;
    err_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_reset2 : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC;
    prmry_resetn_i_reg_0 : out STD_LOGIC;
    halt_i_reg : out STD_LOGIC;
    sof_reset : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ : out STD_LOGIC;
    halt_i_reg_0 : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    mm2s_soft_reset : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    halt_reset_reg : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_err : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wren : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_rst_module : entity is "axi_vdma_rst_module";
end design_1_axi_vdma_0_0_axi_vdma_rst_module;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_rst_module is
  signal \GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn\ : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn\ : signal is "no";
  signal \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn\ : STD_LOGIC;
  attribute RTL_KEEP of \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn\ : signal is "true";
  attribute equivalent_register_removal of \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn\ : signal is "no";
  signal \GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn\ : STD_LOGIC;
  attribute RTL_KEEP of \GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn\ : signal is "true";
  attribute equivalent_register_removal of \GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn\ : signal is "no";
  signal n_0_991 : STD_LOGIC;
  signal \^prmry_in\ : STD_LOGIC;
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ <= \GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn\;
  \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ <= \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn\;
  \out\ <= \GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn\;
  prmry_in <= \^prmry_in\;
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn\,
      I1 => mm2s_dmasr,
      O => prmry_resetn_i_reg_0
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn\,
      O => prmry_resetn_i_reg
    );
\GEN_RESET_FOR_MM2S.RESET_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_reset
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\,
      \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn\ => \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn\,
      din(0) => din(0),
      dma_err => dma_err,
      err_i_reg(0) => err_i_reg(0),
      fifo_wren => fifo_wren,
      halt_i0 => halt_i0,
      halt_i_reg_0 => mm2s_halt,
      halt_i_reg_1 => halt_i_reg,
      halt_i_reg_2 => halt_i_reg_0,
      halt_reset => halt_reset,
      halt_reset_reg_0 => halt_reset_reg,
      in0 => \GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_soft_reset => mm2s_soft_reset,
      mm2s_stop => mm2s_stop,
      \out\ => \GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn\,
      prmry_in => \^prmry_in\,
      prmry_reset2 => prmry_reset2,
      run_stop_d1 => run_stop_d1,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i0 => s_soft_reset_i0,
      scndry_out => \GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn\,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sof_reset => sof_reset,
      soft_reset_d1 => soft_reset_d1
    );
awready_out_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^prmry_in\,
      O => SR(0)
    );
hrd_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => \^prmry_in\,
      R => '0'
    );
i_991: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn\,
      O => n_0_991
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn\,
      I1 => sig_s_ready_out_reg,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_srl_fifo_f is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 50 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_srl_fifo_f : entity is "srl_fifo_f";
end design_1_axi_vdma_0_0_srl_fifo_f;

architecture STRUCTURE of design_1_axi_vdma_0_0_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.design_1_axi_vdma_0_0_srl_fifo_rbu_f
     port map (
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      Q(0) => Q(0),
      SS(0) => SS(0),
      cmnd_wr => cmnd_wr,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(50 downto 0) => \out\(50 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_f__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \design_1_axi_vdma_0_0_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      decerr_i => decerr_i,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i => slverr_i,
      slverr_i_reg(2 downto 0) => slverr_i_reg(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_f__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    sig_halt_reg_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \design_1_axi_vdma_0_0_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      SS(0) => SS(0),
      \in\(36 downto 0) => \in\(36 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(38 downto 0) => \out\(38 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_f__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_coelsc_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    \sig_addr_cntr_im0_msh_reg[0]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    \FSM_onehot_sig_pcc_sm_state[6]_i_2\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_2 : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rready_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \design_1_axi_vdma_0_0_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \FSM_onehot_sig_pcc_sm_state[6]_i_2_0\ => \FSM_onehot_sig_pcc_sm_state[6]_i_2\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \in\(22 downto 0) => \in\(22 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => m_axi_mm2s_rlast_0,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rready_0(2 downto 0) => m_axi_mm2s_rready_0(2 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(19 downto 0) => \out\(19 downto 0),
      \sig_addr_cntr_im0_msh_reg[0]\ => \sig_addr_cntr_im0_msh_reg[0]\,
      sig_cmd2addr_valid_reg => sig_cmd2addr_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_coelsc_cmd_cmplt_reg_reg => sig_coelsc_cmd_cmplt_reg_reg,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_inhibit_rdy_n_2 => sig_inhibit_rdy_n_2,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_srl_fifo_f__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    sig_cmd2dre_valid_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_input_accept21_out : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_ld_offset\ : in STD_LOGIC;
    sig_sf2dre_use_autodest : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \design_1_axi_vdma_0_0_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg\ => \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg\,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_UNPACKING.lsig_ld_offset\ => \INCLUDE_UNPACKING.lsig_ld_offset\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      \in\(3 downto 0) => \in\(3 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sel => sig_cmd2dre_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_input_accept21_out => sig_input_accept21_out,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_sf2dre_use_autodest => sig_sf2dre_use_autodest
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 74 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 75;
  attribute READ_MODE : string;
  attribute READ_MODE of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 75;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_axi_vdma_0_0_xpm_fifo_sync : entity is "soft";
end design_1_axi_vdma_0_0_xpm_fifo_sync;

architecture STRUCTURE of design_1_axi_vdma_0_0_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^wr_data_count\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 128;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 9600;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 128;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 123;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 123;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 8;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 7;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 75;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 75;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 8;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 7;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7 downto 3) <= \^wr_data_count\(7 downto 3);
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.design_1_axi_vdma_0_0_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(74 downto 0) => din(74 downto 0),
      dout(74 downto 0) => dout(74 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(7 downto 3) => \^wr_data_count\(7 downto 3),
      wr_data_count(2 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(2 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
uS/dIpDTldS7400uyLsI6bJxO+WmZJrKXsU8qB+wpyI+d4PWZVO6Cm0qMQFNUZb63p6zCI5fvnQy
SxjaSP1nCte/oQZc55w1rQbTqy54T9kryRoH26nDjSBVZvJ8hffw7NONwiKrqeB6I7HJKX5RKw73
wIJxNNH7BCiCEtRLIxc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
L7q2sHnC0pU7uHs8shPm9nAcqyU+hUFnNkd6BPHl+ureEVBUvubWhEbLRLiFFJveufcmAfAXTzae
tWbKcVVt/zKzWEtv0onUXoSEgyS4+QaTAFeCPHR2bbnlP0aCCG2SYmC1dv16cFoAk/NLitClNXAv
h+UBGzod+suWv55DaNHeHtSZ/YLZxHdn/R47atTiQM+A1TWQkpa3faF/L9ANZISSe/OR6mPfQ/Zk
4AptHNmW/pWpd3JL4e06iK9P6ZLLRqSMR9mu6AFIeWYBVz+KkxgSIWgQO7/AHBUFjlIiMFhyQR5Y
UC1fo4CPZX7fMdUPwQiC+eZ7UtxMAUzovIzwEw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KZhqqPnSEvcItoYRHrFT/Wt2IEXHe7pq5lmAOfYqAaaoY8mpIG3Kd8B/C4s9kNUbktSOX78NnnrJ
brxcu/1EAlI9itnDH8ahxble+2Nt/Lj3dQ1/wbDy3HOKlwBVuOvVDArOpgho+BAnoLUZXrpsw8EI
FSIPKmsETVzLzZDw6m0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WZbb0PsQl1vn7dY/rZzI8ZGsAP5Ad4C/d2cBXS49yTbQqKMTY7r1YHlrjBGteY6wrhKVmM92u/3/
/UJWPyNVqwcsrRAHhR/Lp3Mg87NIhYzETdNAOpnc7rWC9ieIeEiyPM734sI7QtAMVrZxXoUXnCjp
fjQhaMqv+HsuEWpFhDail+v8Ftwmr5xP1JSpqPfxLz5a6+q8/lTxRGeWZokM7vP2YFKg7L7Yoowh
gOm5w3JhR2fXZsksWxfQk7885JzsI4yZOrU8dY667YWWhkjZE/SKo2TMksiasL22T6CpyUbMwQm2
DJ+cMJbr9/8csBEifIsopc4V9zFbSU9eoxlqZA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Adid/GOKDljgmM7UpkmD6EVL+5rt6bnWK9P8RIZiI3EkLW96rM6eCs7jkLeKnEW/WPGRhlZrGw8p
C7Ni27oibJKJT5xUBJDymbO+yheaaTI0GaeDMIzks860gYA3qdvTPxTBotaOg6MIpnYd070NhTod
Qq5XNnxLuF7/s5rAZANJHyRQKwu4gVBfs5SU2FSjF546M5FvN7BX6G7B76ALW6vKqGyKxwoHkc52
Bm8/jGTxJ6zbwn2v31NEfjO6nM5m6yYwY0476QLXWI6+7/ILkSvDVTt7B9HpcaRg3n3T4AEQDMyX
8bBPgm0qFbWZue0dlr9ljYOl0dgwaO8G9uYe9g==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tq2b3cw7fnIOEbRUxnQIgAjXwRE3aRwj2IBVmS0S998fvCLPMUtm5MVXAqk0TwuEzKG3br/oRham
Oe5KAx6FauTTVpRhLH5RY3832M9OVTSW/bNq12/dXnJyOfYS76FQtd9HNFrSkVPMONGMD0ZQXRic
Yr0MaeflUHQmU6QUCt5OJkbG4F8qJLMWJsg03K7dNzDfkvev3QVf72bmHTm4SF6/cs94NXQl/NPr
CzQorTZ5BgCzVAui7mM0eu3mu6OPkecNQ3Ih+1zsJuGkAHWC7aFgh7ii6xEj1upD365TzJUF1ZCe
0jZj/Ub1m5OgZMbjbLYn/Fh5nqi+fAmL7jDAHQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
S+EkimFGNL3D/SKyjUVYhIZzRbEoTqlnv2kHD0e4rYYCt/O4IYecNmch6HRfd2U/WSZPkAoJ+xa7
GKQSo51PL81HSvqURo2CxltObyTYiklnzGtbdWUMpOSCjDe8LpQjUNwhSksWjZjUQypyYXS4hbCR
VJy96ow8zi5m1XMzoLaVMDYoJYLtOVh7eaL7InaIL5gXJIHWkhoKYh9bR/O5HE6YTsgZl+Ofmx/3
0mQ/bL5ZKSY6gBEUD8f5+SoMIjfXrGkjMj1+fEAIv0fO/wKyJQMKnDOgWMvcUw56dOJ7FWkbNvbC
kzquuXhk5LuzZfXWmhyDSyMGBWK1wN7iyMKMUg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
LQ4hjhkD/G9XJd+gVR5WF2vSll/p8/psR+nHjJ5/DHrtiRqVWFVc7B7T9XZuJBmTqrQV4iSBYWDo
zNaVdq26mGk6TTNo11Dcici0hEwC2Bg66k9kr1if+0iZo3VtB/ZuEOj2w7euhFo3ja1OovnDXxf0
8t4WMUK68mfUiMuKgVcbOFhm3Jdnbnz4u7SggH2/rkfOS8jbon9q9n0EXlK23tz2NzDLCS8B7ERx
dYvwqwBiySKoP1/EcfSwFNIWpr6p7kbRo7iM/JbP6UwBbkDHgE8HGS+3lTXIUXsmGmsx6EDSr/gY
i7lHwZTmDuhuIEJaf6gTJgtqMSxVyDVsrnba5umKgV8z5OOWUkM3FjVWIXOG7Ef2iKFCzBPmp2Lk
8XbrXk/bb9H/jr4UR3hgdbizISTysLTJd4n5uyeDhDgkxAc+1FudacmuZyBlA/VTR1f0i9+cOgLI
kdqbo1u5hQwnMphluBKjdTA3nZ8VnpDbdq5R7hIF61tIrUfdjwQw02je

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JzhYMwmYowESMI19XNb+BEFcZw3IXZpwZO3gzrVg2CdSjbAR3tiIVbPHI5Rgu59SH7H8abU59Atd
+nrPiG37rmU6CD+cMV2mU8SHfCDLYsnrbd9YLZ1GEfqTovR0NZHQTHj+7c5dP7nqm30C/kg1adqd
DOV7F128PbmM5U45xRxOJKUgS/Waz0gvmYKKJejkiyFPOgGbN5f844mtysoOckLrAU/BzRs8SB9G
zzisK/a8hM5af8/opZ64TGhH44Npzy8kcP+gI+k+U0oF0SOqW7CjadKaJhr2oDkTScVVCbBqFEjc
2gH862vcCfZu5Cd0Sp2ALgoqVxA+91lAIHJp3Q==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ooNS+XjsaWLRgvcrNWVpR3ihKtIJNT1oT4D5ivD5mCfw+4/SAyx9P4cmdvOotLNPE1eqvx1Smd9Q
LDImL/GqS7Cq3KEUtEBbvQAOp+0SjiW74cC6nyOqCA8NQcn5JM+vUzGSsORPnM5qP96axGmyEvSi
p3uL9Gmx+3S3KUJuAzfuqZwJD7gdcA0Zv3hPRl+xhx8qFtkPCfT5uj7wpFVaaJ8tTl1SDd2uRUIx
rgVgV+oERCg71oEVN7PqPK1y7pFVgSW9uhP1wuvO/EsbyrLYZV6HtBn3tJDcxhTsQWrrou3F1kFQ
cFnl9tcL1wXJo/F3wvsbYM1W0UPHv69XAsEUhg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d8YRbu+fllaHlNDedyRNDRtn9CBoVbO9fZCdhKpy0yf9dL6A08sFZuWVtVGljxF/L9volGB0IRjl
KbH2N/JBQA+tZWuh75kK5pjveAAKLVACS8A+Jmt/mrxzlolPWsruJ8o1Owrjq5tGWspdqmeDGS7U
/Ww7cN0C9ExUj4cjRDcKaqDS9MGwRtx4LfcQbQbRDZBk+cyRaWCchvmhjoum4uTizvqMq2u4oSym
t2zyKFjAuMO4zC2LbPbODeumm+FhlOKAHRyEBKA+VQeLB4apkMYparuD5AFWAuVvdWEbGq/L4cJ7
pEGz+6Hqi68CfF/4tMNiyHveP1lxnyAaiW6Kjg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 3424)
`protect data_block
HtzVH2ktAIekmMiOKuggtvDwXtjBmgqnK50uu29+d6wJmyew2Vbim2ZW7e+ssExKHhlSuS6UQ7G3
tdn3kt0VeWEjLqg6iZbA76AlNzfNkByP3ct18jG7MwtYl14zD+e9PvungrDL2Ud3ZjwGFiO23v8L
RzPuybdREs0M6cDGoXLPTBvQR+aHxtIYVUvRiTei5JXzVV5ZqcPY5HwUNS2BqsNnhgdatkOIdlbr
M81VQ6OPYvxZyOIbRAMab5Pvk17gELO7KLxEBF7zFbukG1JdsNlXPKLM8bLUZg78Thv+XBak5BYe
cfzcdW5Z3v0oEYeqfflUUqa/rFqf0peGv9PLxHPBsjIH604Pd362cjLoNkNbwKjAXvCK7uTEWal3
soA206gG5ogtMVcWslDzo0BTzmd0991WqC5iSCZrOEN98b8ad3RQqCZsb6Y6d6wrF27IzbGy5TXq
DUUJMpWUeZzUZ9RYZr5PYh0boEghWSXkJsHHhSR5/YBtZPNC0w3yTThdkdPMiVfa3TRfFDBzx8CZ
GNbnxmq0Vn6hJXTj4369euqsGnT/4zoMG/2mHHO1XqemZmqk8zJgI9wE9dwqkDGJRSsmdqpB85XC
MFLMFbuVpoQ4/H2IEHj2IP0h/S8lRLZ/98pLEbP57E55PDEHBtvk2x131r/Jh02RAnQftkME+JIZ
Mwe1x7mliJmMRYW3e3/K8D3qTiFRlLf6hx4SQ8ziNbJxRnwQOk7W6tNU+wLYJ4eWbi627FiQpaVt
WrJWohSaSPdLsc9qf6tpmJFI+wTFTRcr6fnTstbHXRm3De/SnxkwAiOm9PbzSQYcs4f1f3xBjvUb
AWx6PBjp260BMvKbQpMSzhmIT3LreFRHKzhhPd8Mrf5gPpAeHsgRWMw9x8fpEoIu2NesqDU/eBxj
al2JFW7MS1GWpTf4Z1bfTz0zyt1xbRXsb5lPizMV/X84J67aNmfrwCOaYt+fzoNtd8z7VvoSLryL
JNn1ia2H9DTjK8opOicxailhGCun9wgT2bD9l1f6uM1kIhKgBQMyX0Cs7VZpFIOCoDrTbGtBX7yv
SpOBWPGJlWMzs5vCQlWeEYJ3Evs+k/wRY66Eln1pkbISMVxPAuDpS9V2k36R5zrMC+WEsiljPB8m
FbyUhyScvWm02g4fcOvHEQbvTT/tIHXyoDHo9X/X2XljRaf7a87PchGO0oCUu3w1KdBPMtD+jQSC
wDOZBekwWzgRCUgHSo6q+gPez9l206zh+QFseIzsFWD7hkPJP9yTc9gv0g066s5ARiKMcRkskY5c
p57/yZ0uQshnjiJZ+T2aFj7O3TVCsJxDjOZEPlz66xEXTdkxlZAfDg3Nv0FZ6BwTo3vuOSkgvwG+
vLKZGEclrPx0a0Csj8mk23HIKKF/y1VsanAkjDyLpZtuEdY+kWMrHzkNCAcnSGoj6aMDIwl3UjdJ
IhmRfNflwXbc029L5ih766svv8ZjLRYFLS5CmYHUuyPBFmdaGENCDSSICjdlR+oIQafoU2Y9eA+d
f7UG21z7cxJ05TIxDkA0A8210PmPs51bWDf0LsdSeJVczBMG786GJJbkOWulQd/LzeFJaorkqwaU
wyPcbRrfr4bEnb+mHFI8hQCPju8gDfDIjPThsOzYGl4vj49RYCh6L3ePGkuzCtUe0FLH7zUQ0h68
dhYoMyE+iphNTxpLzwCeGN6BTt9CMOnfCwpz+7FC40v4g0ZyQOxz/iUQmTYBsjM1wtJn67uYvc9j
EMIsMYW/H2E6Ni40cEM2t+LyWfTutZJgZ+oaLbC0PpbFwN3/oRt2nyb73UZVqOBDpKE+JfEDd00X
pqmTf0Gt/AjZwqtQxfdiX6qjpuvmQ+UTN384xGlX8eh5eeJlKgwS6Km+i5YGqNW37WZWKTP/DQy5
U/xX8ZcqO3r5prNLZIkSaAmEvqSOZvNSwhFia9/QUGu3KlEUVUWm7Y6VcvbCkHchkCh52lrNHTGc
FasvEA11mCVXrB5SD+m/r2tTSM7AKeYUSU4AXIT1tJ77lKxY1xCzVTbWtmlA5GCfbZWdatqs9GYD
DUEZ0LKF3n6eFTEBi+nQdA8nDyU1QfcEvvXzxPWYg3WQF+/s2BepZPopznIzjoRvgVuJLy8i/maG
7lmgHu6Bov/5ZFyyOhtrNle8aX9FlsrAhYTAis+Pj0DRqx/7AIsM3ZCxvmbD4qYXbEEIVlSKqtiv
IwGwBF+r+qiD0SN7o/cZBsdIN6VIQkmhrx5HhksQdUud+Qk3O6Z7MXJBTX79JIKw2o0e3KOYlBBm
AMuKuuid9exuildeQ8bvsZGCNpUClvHorIx6RrQLDqwqp2vF0hVrTVqo3njledJ3NJcj/QZ/xK4i
EQjKhY5XRDlGbvFRFb01baJVSKvS4rM2OE3NkPUnpaUh51SP6HQvdjcenjzTUnuZLd2/Mq7yYT82
NO52wZKTTqYJIuJ2Dbw0wg6Q1SZHO1+TuUjm8ZmjkcqyAYJ7eCeAq3df8GH2waEldIpxKJey7wsr
s/IJyfu4SggkSowmj90/l6TH/su3a8T2If2Agr5Lax7GAynsS3jZniLUD4vtMFewvYmVlUSKC6Ag
pwSYwQT/ycN6Y3h1B57Elzf7RVO8zMjbKaOfbCyXLGXHkm41pt0g9uzpbsf3uiFYKXrz4dZTOiW7
5DSS16eCbYuMokHgZQgwxLMjD/MNySnj6ZIm2EeCtvfxQwmIa7eFwbtWeYqZ9RkNTiyQd9RLy/8e
nDo+cTXORJIcOmC9VvgWjIqLdtmCii5MrK1dRVPQZvhz1eCIFAJpy0XFSk3ZBeEhtq8wPkXcp5uj
adQAYgk7kgTyQ5iVOP2DYcnyjHLBiitwc9kjayzAJ+wvBjb5j+ZMZ9nJC1ZPE7+pEWV+LY0BoVFi
WDmE3W4rDUwWhUSMl0YUBFjb9Eijg9tm0Vg1Zy7UQr45fbcKX95ARXHabTdDV+2vSQIbh1rC/CkD
7cyrnySD+avACA5dVoiyhigAcR3nESltm1hrGENeWdF7N8hMUtUaAiLaOm16r58Y7SDCDCrSXs7Y
5JcilGWyAedL4fUy0kiTbWvkr6WmwQVmetNjoyFV6846uV6xvcVnEc/ItvDzHbmlJHujBZMta7gl
U2iOCeZ5qznsGnVWLRK04kRVO1goO/P4DYZgU5j8ttrhYt6dV90rAhN9JIZybxGS95ukR+yVtXD5
3YoHYLOqsMno+s2kaJvAsZAD+jbQh6CzOhmlsbN866F0IXE9iJgsisu6Z9oxy+zN9tYhT/Pbi5e2
8idGRZAqMX3iiNe44le/5PWk22GnxDygiS2qfLQOHBz6U20r2GbsNdKw4zfVQt+VIzs1sY7YiDX2
Td6IY9iFISv5g+Eg3xxlOCM4bOUkxwxiMUYlw39Oo1R9vPtzYLONNrDQqRBgD9TjxBdj7gcri2lW
ES1gpRo1eqpHLrHDYdHRUw5GgeazBhVNJ8btruWGhk36naGIFEoDhlWQW6dAtiRvR5vR2MEtylpR
uQX6U0x1i2JJm5cPzBfx19zh4xuUO3gjkYjCP8MbUgIY1Y/+5vbjOWeFuXSFq/Pzi5YsCgmwzDaT
gf+lhsPJtO7XWs4P/TJxixlY8hLHv0jGxzr95MLF9YC98jeGchsdo4ZhwgfltYhHF9a9wgKezX5R
YePwQ50XLeyIzAYbGyHz9vn5pYUgsQpvb9tILMVeIpAL1auh6xb8+vHDG8bMkCUtQ7yCfrl6Fy5o
FD6cKyARmS+dCpYlPPAZ+bckf6StyZB2smbthBHllmEcZ3QygyV7wWzBJKTOhbD+j/Zl3tp4H08s
hMLEo1Y/wcwC6h5SAKao1GfocdU0HznrDA/6NbC+qjOKMOef7HENePJPBIYHw2oQvPt95i69K5Q8
Hxnsj9JQo2kq7csDCws4ZztQyfv/z8Sotw7Dc7fPutnq0AL8fv4Ef2sIexG459EXyD4tb4fCFdQp
OXQh9gbc36s6eeaF+vQGtURkkhq/mYD02qAYaGZmCMTEOsWm/ooYodxHXkhMR/kdy83sJfom6Jzu
sXqlUOGJvujt5lzH4dAG0DGrJD5UaQ/CFZsymBOaufeRSiAUn2Up5YjMox/Pz8oGpTyAmA8L9J2K
07dKjHxRiAc3/NLCcbde/bpbZmBa/Ny6HBWO6tWD42CIni1AkpeQy0+LAcJU3xtG7l0xYXRKSNJU
vnrvrzEhIzmvsZZVZWXwwBvWBonKVWv1f/8wHw0N3yAM/7zQjCAGTKpBtaLzHrAQ1V1g1B5iUelB
t/ZzW78jvaxvxJxv+4wsaSYHq9DW3UGKI4asJKUI467Erif2SUOShTFPhpij3ZHS/N+kl8jFwzJz
VQspmxM3ZL9VyZq7llRsDGBaX//DM0z4Z9jwKOi5XUCSfKGIBEZsIaL8kQ7XHO2PotPI8uuxcR71
Ne/DYe78/6T9XOuyQBitL4NpghXG42hNHKmXWIcjPRIi2X+tDCoKHkLhLROLDvXtspFDnJ0157AZ
r1uKTOmbLrRIxlcaZROv3j6+07YIKxjkpGu5hOE6Lg00M90bFc33oMhVfU9HVr36SnLJbcfmVA/J
ppLF8Q==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_fifo is
  port (
    sig_init_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg2_reg_0 : out STD_LOGIC;
    sig_init_reg2_reg_1 : out STD_LOGIC;
    sig_init_reg2_reg_2 : out STD_LOGIC;
    sig_init_reg2_reg_3 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 50 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_fifo : entity is "axi_datamover_fifo";
end design_1_axi_vdma_0_0_axi_datamover_fifo;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_fifo is
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done_3 : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair106";
begin
  sig_init_reg_reg_0 <= \^sig_init_reg_reg_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.design_1_axi_vdma_0_0_srl_fifo_f
     port map (
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      Q(0) => Q(0),
      SS(0) => SS(0),
      cmnd_wr => cmnd_wr,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(50 downto 0) => \out\(50 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_3,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => SS(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_3,
      O => sig_init_done_i_1_n_0
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done,
      O => sig_init_reg2_reg_0
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_0,
      O => sig_init_reg2_reg_1
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_1,
      O => sig_init_reg2_reg_2
    );
\sig_init_done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_2,
      O => sig_init_reg2_reg_3
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done_3,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_init_reg_reg_0\,
      Q => \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      S => SS(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => SS(0),
      Q => \^sig_init_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_1 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized0\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_vdma_0_0_srl_fifo_f__parameterized0\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      decerr_i => decerr_i,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg_1,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i => slverr_i,
      slverr_i_reg(2 downto 0) => slverr_i_reg(2 downto 0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SS(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    sig_halt_reg_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_vdma_0_0_srl_fifo_f__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => sig_push_addr_reg1_out,
      SS(0) => SS(0),
      \in\(36 downto 0) => \in\(36 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(38 downto 0) => \out\(38 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SS(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_push_dqual_reg16_out : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_coelsc_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    \sig_addr_cntr_im0_msh_reg[0]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    \FSM_onehot_sig_pcc_sm_state[6]_i_2\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_2 : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rready_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_vdma_0_0_srl_fifo_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \FSM_onehot_sig_pcc_sm_state[6]_i_2\ => \FSM_onehot_sig_pcc_sm_state[6]_i_2\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \in\(22 downto 0) => \in\(22 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => m_axi_mm2s_rlast_0,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rready_0(2 downto 0) => m_axi_mm2s_rready_0(2 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(19 downto 0) => \out\(19 downto 0),
      \sig_addr_cntr_im0_msh_reg[0]\ => \sig_addr_cntr_im0_msh_reg[0]\,
      sig_cmd2addr_valid_reg => sig_cmd2addr_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_coelsc_cmd_cmplt_reg_reg => sig_coelsc_cmd_cmplt_reg_reg,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_inhibit_rdy_n_2 => sig_inhibit_rdy_n_2,
      sig_last_dbeat_reg => sig_push_dqual_reg16_out,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SS(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    sel : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_input_accept21_out : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_ld_offset\ : in STD_LOGIC;
    sig_sf2dre_use_autodest : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized3\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_vdma_0_0_srl_fifo_f__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg\ => \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg\,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_UNPACKING.lsig_ld_offset\ => \INCLUDE_UNPACKING.lsig_ld_offset\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      \in\(3 downto 0) => \in\(3 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd2dre_valid_reg => sel,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_input_accept21_out => sig_input_accept21_out,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_sf2dre_use_autodest => sig_sf2dre_use_autodest
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SS(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_sync_fifo_fg is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \INCLUDE_UNPACKING.lsig_ld_offset\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC;
    \sig_token_cntr_reg[4]\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0_6\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_2\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_input_accept21_out : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr\ : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_ok_to_post_rd_addr_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_sync_fifo_fg : entity is "sync_fifo_fg";
end design_1_axi_vdma_0_0_sync_fifo_fg;

architecture STRUCTURE of design_1_axi_vdma_0_0_sync_fifo_fg is
  signal \^d\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0\ : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal \^gen_wr_a.gen_word_narrow.mem_reg_0\ : STD_LOGIC;
  signal \^gen_wr_a.gen_word_narrow.mem_reg_0_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^gen_wr_a.gen_word_narrow.mem_reg_0_1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 74 downto 0 );
  signal sig_data_fifo_wr_cnt : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal sig_ok_to_post_rd_addr_i_2_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_3_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_4_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_5_n_0 : STD_LOGIC;
  signal sig_pop_data_fifo : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][4]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][5]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][2]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][4]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][6]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][3]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][6]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of sig_dre_tvalid_i_i_4 : label is "soft_lutpair76";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 75;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 75;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_14\ : label is "soft_lutpair75";
begin
  D(9 downto 0) <= \^d\(9 downto 0);
  empty <= \^empty\;
  \gen_wr_a.gen_word_narrow.mem_reg_0\ <= \^gen_wr_a.gen_word_narrow.mem_reg_0\;
  \gen_wr_a.gen_word_narrow.mem_reg_0_0\(9 downto 0) <= \^gen_wr_a.gen_word_narrow.mem_reg_0_0\(9 downto 0);
  \gen_wr_a.gen_word_narrow.mem_reg_0_1\(9 downto 0) <= \^gen_wr_a.gen_word_narrow.mem_reg_0_1\(9 downto 0);
\GEN_INPUT_REG[0].sig_input_data_reg[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(32),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(0),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(33),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(1),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_0\(1)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(34),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(2),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_0\(2)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(35),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(3),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_0\(3)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(36),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(4),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_0\(4)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(37),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(5),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_0\(5)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(38),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(6),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_0\(6)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(39),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(7),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_0\(7)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(68),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(64),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_0\(8)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555DDDDDFDD"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_flush_db1,
      I2 => \^gen_wr_a.gen_word_narrow.mem_reg_0_0\(8),
      I3 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_2\,
      I4 => \^empty\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sig_input_accept21_out,
      I1 => sig_data_fifo_data_out(64),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I3 => sig_data_fifo_data_out(68),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0_3\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000305050003"
    )
        port map (
      I0 => sig_data_fifo_data_out(70),
      I1 => sig_data_fifo_data_out(66),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0\,
      I3 => sig_data_fifo_data_out(65),
      I4 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I5 => sig_data_fifo_data_out(69),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_0\(9)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(40),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(8),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_1\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(41),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(9),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_1\(1)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(42),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(10),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_1\(2)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(43),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(11),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_1\(3)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(44),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(12),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_1\(4)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(45),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(13),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_1\(5)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(46),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(14),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_1\(6)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(47),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(15),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_1\(7)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(69),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(65),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_1\(8)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555DDDDDFDD"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_flush_db1,
      I2 => \^gen_wr_a.gen_word_narrow.mem_reg_0_1\(8),
      I3 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_2\,
      I4 => \^empty\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sig_input_accept21_out,
      I1 => sig_data_fifo_data_out(65),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I3 => sig_data_fifo_data_out(69),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505030000000300"
    )
        port map (
      I0 => sig_data_fifo_data_out(70),
      I1 => sig_data_fifo_data_out(66),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0\,
      I3 => sig_data_fifo_data_out(65),
      I4 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I5 => sig_data_fifo_data_out(69),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0_1\(9)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFFFFFBFF"
    )
        port map (
      I0 => \^gen_wr_a.gen_word_narrow.mem_reg_0\,
      I1 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_2\,
      I2 => \^empty\,
      I3 => sig_data_fifo_data_out(72),
      I4 => sig_data_fifo_data_out(68),
      I5 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      O => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(48),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(16),
      O => \^d\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(49),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(17),
      O => \^d\(1)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(50),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(18),
      O => \^d\(2)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(51),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(19),
      O => \^d\(3)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(52),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(20),
      O => \^d\(4)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(53),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(21),
      O => \^d\(5)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(54),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(22),
      O => \^d\(6)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(55),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(23),
      O => \^d\(7)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(70),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(66),
      O => \^d\(8)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555DDDDDFDD"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_flush_db1,
      I2 => \^d\(8),
      I3 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_2\,
      I4 => \^empty\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      O => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sig_input_accept21_out,
      I1 => sig_data_fifo_data_out(66),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I3 => sig_data_fifo_data_out(70),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0_5\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0000000C0A0A0"
    )
        port map (
      I0 => sig_data_fifo_data_out(66),
      I1 => sig_data_fifo_data_out(70),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0\,
      I3 => sig_data_fifo_data_out(71),
      I4 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I5 => sig_data_fifo_data_out(67),
      O => \^d\(9)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00000"
    )
        port map (
      I0 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I1 => sig_data_fifo_data_out(68),
      I2 => sig_data_fifo_data_out(72),
      I3 => \^empty\,
      I4 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_2\,
      O => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0\
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(56),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(24),
      O => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(57),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(25),
      O => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(1)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(58),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(26),
      O => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(2)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(59),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(27),
      O => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(3)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(60),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(28),
      O => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(4)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(61),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(29),
      O => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(5)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(62),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(30),
      O => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(6)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(63),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(31),
      O => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(7)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data_fifo_data_out(71),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(67),
      O => \^gen_wr_a.gen_word_narrow.mem_reg_0\
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FFFFFF04FF"
    )
        port map (
      I0 => \^gen_wr_a.gen_word_narrow.mem_reg_0\,
      I1 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_2\,
      I2 => \^empty\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I4 => sig_flush_db1,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      O => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sig_input_accept21_out,
      I1 => sig_data_fifo_data_out(67),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I3 => sig_data_fifo_data_out(71),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020002000000000"
    )
        port map (
      I0 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_2\,
      I1 => \^empty\,
      I2 => sig_data_fifo_data_out(72),
      I3 => sig_data_fifo_data_out(68),
      I4 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I5 => \^gen_wr_a.gen_word_narrow.mem_reg_0\,
      O => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(8)
    );
\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404000055555555"
    )
        port map (
      I0 => Q(0),
      I1 => sig_input_accept21_out,
      I2 => sig_data_fifo_data_out(68),
      I3 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I4 => sig_data_fifo_data_out(73),
      I5 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_2\,
      O => \INCLUDE_UNPACKING.lsig_ld_offset\
    );
\INCLUDE_UNPACKING.lsig_cmd_loaded_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FFFFFF0000FFFF"
    )
        port map (
      I0 => sig_data_fifo_data_out(73),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I2 => sig_data_fifo_data_out(68),
      I3 => sig_input_accept21_out,
      I4 => Q(0),
      I5 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_2\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_1\
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A22AAAA"
    )
        port map (
      I0 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_2\,
      I1 => sig_data_fifo_data_out(73),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I3 => sig_data_fifo_data_out(68),
      I4 => sig_input_accept21_out,
      O => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\
    );
sig_dre_tvalid_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^empty\,
      I1 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_2\,
      O => \gen_fwft.empty_fwft_i_reg\
    );
sig_flush_db1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFFFFFBAA0000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0\,
      I1 => sig_data_fifo_data_out(68),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I3 => sig_data_fifo_data_out(74),
      I4 => sig_input_accept21_out,
      I5 => sig_flush_db1,
      O => \gen_wr_a.gen_word_narrow.mem_reg_0_6\
    );
sig_ok_to_post_rd_addr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C3008200820000"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_i_2_n_0,
      I1 => sig_ok_to_post_rd_addr_reg,
      I2 => sig_ok_to_post_rd_addr_reg_0(4),
      I3 => sig_ok_to_post_rd_addr_i_3_n_0,
      I4 => sig_ok_to_post_rd_addr_i_4_n_0,
      I5 => sig_ok_to_post_rd_addr_i_5_n_0,
      O => \sig_token_cntr_reg[4]\
    );
sig_ok_to_post_rd_addr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFF6FF9F6FFF"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(5),
      I1 => sig_ok_to_post_rd_addr_reg_0(2),
      I2 => sig_data_fifo_wr_cnt(3),
      I3 => sig_ok_to_post_rd_addr_reg_0(1),
      I4 => sig_data_fifo_wr_cnt(4),
      I5 => sig_ok_to_post_rd_addr_reg_0(0),
      O => sig_ok_to_post_rd_addr_i_2_n_0
    );
sig_ok_to_post_rd_addr_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF4F"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_reg_1,
      I1 => sig_data_fifo_wr_cnt(6),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => \out\,
      I4 => sig_data_fifo_wr_cnt(7),
      O => sig_ok_to_post_rd_addr_i_3_n_0
    );
sig_ok_to_post_rd_addr_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_reg_0(1),
      I1 => sig_ok_to_post_rd_addr_reg_0(0),
      I2 => sig_ok_to_post_rd_addr_reg_0(2),
      I3 => sig_ok_to_post_rd_addr_reg_0(3),
      I4 => sig_data_fifo_wr_cnt(6),
      O => sig_ok_to_post_rd_addr_i_4_n_0
    );
sig_ok_to_post_rd_addr_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5503F553D543FD57"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(5),
      I1 => sig_ok_to_post_rd_addr_reg_0(0),
      I2 => sig_ok_to_post_rd_addr_reg_0(1),
      I3 => sig_ok_to_post_rd_addr_reg_0(2),
      I4 => sig_data_fifo_wr_cnt(4),
      I5 => sig_data_fifo_wr_cnt(3),
      O => sig_ok_to_post_rd_addr_i_5_n_0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.design_1_axi_vdma_0_0_xpm_fifo_sync
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(74 downto 0) => din(74 downto 0),
      dout(74 downto 0) => sig_data_fifo_data_out(74 downto 0),
      empty => \^empty\,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => sig_pop_data_fifo,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => SS(0),
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\,
      wr_clk => m_axi_mm2s_aclk,
      wr_data_count(7 downto 3) => sig_data_fifo_wr_cnt(7 downto 3),
      wr_data_count(2 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\(2 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0A8"
    )
        port map (
      I0 => sig_input_accept21_out,
      I1 => sig_data_fifo_data_out(73),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      I3 => sig_data_fifo_data_out(68),
      O => sig_pop_data_fifo
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
uS/dIpDTldS7400uyLsI6bJxO+WmZJrKXsU8qB+wpyI+d4PWZVO6Cm0qMQFNUZb63p6zCI5fvnQy
SxjaSP1nCte/oQZc55w1rQbTqy54T9kryRoH26nDjSBVZvJ8hffw7NONwiKrqeB6I7HJKX5RKw73
wIJxNNH7BCiCEtRLIxc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
L7q2sHnC0pU7uHs8shPm9nAcqyU+hUFnNkd6BPHl+ureEVBUvubWhEbLRLiFFJveufcmAfAXTzae
tWbKcVVt/zKzWEtv0onUXoSEgyS4+QaTAFeCPHR2bbnlP0aCCG2SYmC1dv16cFoAk/NLitClNXAv
h+UBGzod+suWv55DaNHeHtSZ/YLZxHdn/R47atTiQM+A1TWQkpa3faF/L9ANZISSe/OR6mPfQ/Zk
4AptHNmW/pWpd3JL4e06iK9P6ZLLRqSMR9mu6AFIeWYBVz+KkxgSIWgQO7/AHBUFjlIiMFhyQR5Y
UC1fo4CPZX7fMdUPwQiC+eZ7UtxMAUzovIzwEw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KZhqqPnSEvcItoYRHrFT/Wt2IEXHe7pq5lmAOfYqAaaoY8mpIG3Kd8B/C4s9kNUbktSOX78NnnrJ
brxcu/1EAlI9itnDH8ahxble+2Nt/Lj3dQ1/wbDy3HOKlwBVuOvVDArOpgho+BAnoLUZXrpsw8EI
FSIPKmsETVzLzZDw6m0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WZbb0PsQl1vn7dY/rZzI8ZGsAP5Ad4C/d2cBXS49yTbQqKMTY7r1YHlrjBGteY6wrhKVmM92u/3/
/UJWPyNVqwcsrRAHhR/Lp3Mg87NIhYzETdNAOpnc7rWC9ieIeEiyPM734sI7QtAMVrZxXoUXnCjp
fjQhaMqv+HsuEWpFhDail+v8Ftwmr5xP1JSpqPfxLz5a6+q8/lTxRGeWZokM7vP2YFKg7L7Yoowh
gOm5w3JhR2fXZsksWxfQk7885JzsI4yZOrU8dY667YWWhkjZE/SKo2TMksiasL22T6CpyUbMwQm2
DJ+cMJbr9/8csBEifIsopc4V9zFbSU9eoxlqZA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Adid/GOKDljgmM7UpkmD6EVL+5rt6bnWK9P8RIZiI3EkLW96rM6eCs7jkLeKnEW/WPGRhlZrGw8p
C7Ni27oibJKJT5xUBJDymbO+yheaaTI0GaeDMIzks860gYA3qdvTPxTBotaOg6MIpnYd070NhTod
Qq5XNnxLuF7/s5rAZANJHyRQKwu4gVBfs5SU2FSjF546M5FvN7BX6G7B76ALW6vKqGyKxwoHkc52
Bm8/jGTxJ6zbwn2v31NEfjO6nM5m6yYwY0476QLXWI6+7/ILkSvDVTt7B9HpcaRg3n3T4AEQDMyX
8bBPgm0qFbWZue0dlr9ljYOl0dgwaO8G9uYe9g==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tq2b3cw7fnIOEbRUxnQIgAjXwRE3aRwj2IBVmS0S998fvCLPMUtm5MVXAqk0TwuEzKG3br/oRham
Oe5KAx6FauTTVpRhLH5RY3832M9OVTSW/bNq12/dXnJyOfYS76FQtd9HNFrSkVPMONGMD0ZQXRic
Yr0MaeflUHQmU6QUCt5OJkbG4F8qJLMWJsg03K7dNzDfkvev3QVf72bmHTm4SF6/cs94NXQl/NPr
CzQorTZ5BgCzVAui7mM0eu3mu6OPkecNQ3Ih+1zsJuGkAHWC7aFgh7ii6xEj1upD365TzJUF1ZCe
0jZj/Ub1m5OgZMbjbLYn/Fh5nqi+fAmL7jDAHQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
S+EkimFGNL3D/SKyjUVYhIZzRbEoTqlnv2kHD0e4rYYCt/O4IYecNmch6HRfd2U/WSZPkAoJ+xa7
GKQSo51PL81HSvqURo2CxltObyTYiklnzGtbdWUMpOSCjDe8LpQjUNwhSksWjZjUQypyYXS4hbCR
VJy96ow8zi5m1XMzoLaVMDYoJYLtOVh7eaL7InaIL5gXJIHWkhoKYh9bR/O5HE6YTsgZl+Ofmx/3
0mQ/bL5ZKSY6gBEUD8f5+SoMIjfXrGkjMj1+fEAIv0fO/wKyJQMKnDOgWMvcUw56dOJ7FWkbNvbC
kzquuXhk5LuzZfXWmhyDSyMGBWK1wN7iyMKMUg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
LQ4hjhkD/G9XJd+gVR5WF2vSll/p8/psR+nHjJ5/DHrtiRqVWFVc7B7T9XZuJBmTqrQV4iSBYWDo
zNaVdq26mGk6TTNo11Dcici0hEwC2Bg66k9kr1if+0iZo3VtB/ZuEOj2w7euhFo3ja1OovnDXxf0
8t4WMUK68mfUiMuKgVcbOFhm3Jdnbnz4u7SggH2/rkfOS8jbon9q9n0EXlK23tz2NzDLCS8B7ERx
dYvwqwBiySKoP1/EcfSwFNIWpr6p7kbRo7iM/JbP6UwBbkDHgE8HGS+3lTXIUXsmGmsx6EDSr/gY
i7lHwZTmDuhuIEJaf6gTJgtqMSxVyDVsrnba5umKgV8z5OOWUkM3FjVWIXOG7Ef2iKFCzBPmp2Lk
8XbrXk/bb9H/jr4UR3hgdbizISTysLTJd4n5uyeDhDgkxAc+1FudacmuZyBlA/VTR1f0i9+cOgLI
kdqbo1u5hQwnMphluBKjdTA3nZ8VnpDbdq5R7hIF61tIrUfdjwQw02je

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JzhYMwmYowESMI19XNb+BEFcZw3IXZpwZO3gzrVg2CdSjbAR3tiIVbPHI5Rgu59SH7H8abU59Atd
+nrPiG37rmU6CD+cMV2mU8SHfCDLYsnrbd9YLZ1GEfqTovR0NZHQTHj+7c5dP7nqm30C/kg1adqd
DOV7F128PbmM5U45xRxOJKUgS/Waz0gvmYKKJejkiyFPOgGbN5f844mtysoOckLrAU/BzRs8SB9G
zzisK/a8hM5af8/opZ64TGhH44Npzy8kcP+gI+k+U0oF0SOqW7CjadKaJhr2oDkTScVVCbBqFEjc
2gH862vcCfZu5Cd0Sp2ALgoqVxA+91lAIHJp3Q==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ooNS+XjsaWLRgvcrNWVpR3ihKtIJNT1oT4D5ivD5mCfw+4/SAyx9P4cmdvOotLNPE1eqvx1Smd9Q
LDImL/GqS7Cq3KEUtEBbvQAOp+0SjiW74cC6nyOqCA8NQcn5JM+vUzGSsORPnM5qP96axGmyEvSi
p3uL9Gmx+3S3KUJuAzfuqZwJD7gdcA0Zv3hPRl+xhx8qFtkPCfT5uj7wpFVaaJ8tTl1SDd2uRUIx
rgVgV+oERCg71oEVN7PqPK1y7pFVgSW9uhP1wuvO/EsbyrLYZV6HtBn3tJDcxhTsQWrrou3F1kFQ
cFnl9tcL1wXJo/F3wvsbYM1W0UPHv69XAsEUhg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d8YRbu+fllaHlNDedyRNDRtn9CBoVbO9fZCdhKpy0yf9dL6A08sFZuWVtVGljxF/L9volGB0IRjl
KbH2N/JBQA+tZWuh75kK5pjveAAKLVACS8A+Jmt/mrxzlolPWsruJ8o1Owrjq5tGWspdqmeDGS7U
/Ww7cN0C9ExUj4cjRDcKaqDS9MGwRtx4LfcQbQbRDZBk+cyRaWCchvmhjoum4uTizvqMq2u4oSym
t2zyKFjAuMO4zC2LbPbODeumm+FhlOKAHRyEBKA+VQeLB4apkMYparuD5AFWAuVvdWEbGq/L4cJ7
pEGz+6Hqi68CfF/4tMNiyHveP1lxnyAaiW6Kjg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1792)
`protect data_block
HtzVH2ktAIekmMiOKuggtvDwXtjBmgqnK50uu29+d6wJmyew2Vbim2ZW7e+ssExKHhlSuS6UQ7G3
tdn3kt0VeWEjLqg6iZbA76AlNzfNkByP3ct18jG7MwtYl14zD+e9PvungrDL2Ud3ZjwGFiO23v8L
RzPuybdREs0M6cDGoXKz5A7v08DqXqfxtRniJMzi3iAFztwzWxyMN1ufSj9EmrmvqE7pUtPKmIPY
K9yH86Lwnd/6nSNSffQKGyLTj2VHfNjx5yp/wC41TcoQEFAWpY/AV80p5K/WZ7/veHNqz74FuKcr
LfhGhGTia6+1K68sS2d5gh0M8Qi1N98001m4qumeXaLbQ0kQUhM3tRXrVg7R1hqHUVCkRkQWHmMZ
W01uzTl3am3cR/nJdvrwaIQq4XVBWwqR+/CtkOCo1XwdiWLcPohTjbuA0U5Q93APxO8z7paBnrnU
piHP3y86p2kK8S3LoAe2vLcO4notNcMem1UetbX52c2u1BRPUjB7Ogxd459Iu5M0RxFwFjBBHRv9
9SIY/rBFb1Hxd8JJ0sFj86BR7L7LQCZCXbnmMSVhwzITuTh3mqwfF4TvYBPeaGKOBXr24lzIbdxy
cJgSHST4Pjzu+qyw23IWIg4mU5exqQhs4F2K8tsSZ9HdcmynxKJ8nW4fqLvJHKPdvxpf46kltRLA
TgyWjmgYzdLlm/lJ+vMjIoHTvuWYNCuJiGeE1c/T+gNukZSjGfmVbEw362Law73N1L73ld9A+N/j
vcPJM/vn3aXIIOu9gXteZ8gtQZdydEHBSieMU6/XZZqvGZ7pUfPcgbUwMZ0WsOV3J6odOoKdSAzM
lyUsqHqvirnuSVyWyvgyvBVrWiroPFRsF5Xg0JWRG/dHxUTA6idbCs+O+gey0TnttOXKHnzqGYmF
7Sg7WDfuk5CKzea4O0bLMm1g3IHSamKqw6gUXX5L5vrUyyDt+RlCmlDYAABikRN8wKd53VHpbnFS
IFAE/b/cbODjdXvI3iSFPIV8MlKeS2fX3Cfv+y05g9zE5cA0pDz2YuIvoMCeeHIv/XXcG/t2LkYh
OCWfxxy0gpwU1aSUmddodb+jTkgPz3tLo7FYzTkzc9IYMmRg2UsMZfaSsJz4vWA6TkamxepQAcZy
+HXDygyokaejh2ddmaJGrbdF1eJRhiWGwHBZ1YuAotA5Hw42c/vhztSs8H4E5TzZHJmkJCUledDU
JaFyJ5YvaGV+oVCzjcBUyEmfJf2dsPWeTVjL5ztoICrRBKgABg/TRESEurZ6Oa5aDfNUpuBnC8PR
twkLRIXMrOfUJ5kB8K19ZPT6Lti//eh+S21cZkRFfw4tRguwQu+ccBUB3C2BVA9EgWJipk5wavfa
lhI75SwtRIH+wYyExtM2jD1PhAWAapXk+eTl+Wz4bsyR2Cfz/q9wrxsDn2+NAAe97jcaVwxGLwN4
D5Urr6hodp8lh2jmDlrda0jI1+eWoMU+AuN8KqIzmznR8Hx3vczrGZxYee9Y/FZiF9cEBIkITwO8
B0rCHZGzxeS7lCfO7Nk7Dn7Dkx9Xm0hBm+UYa99Qgqr3ZbgsjXkrJnnjyZQSpxGscX4JqmNt8fEM
FFtJWvn7SCMYM3eHM9hFO6k6dVYhdgACGoKeoKLCK+hCmgZmz2Bu8s/Pdyby70bIgGuCSAeTtn9n
F8pRkfx9c+fI6Z64Z8MttgyiqMMGUb6r1xrnqAXkkm5dRQI5DfIJysv4yU4DNLfdU5jckpw/7TBC
duzF0qJinLPwGSLZGLg1Ngl4ae0IepanqNeR7DuS0KKNikY2ZNeEpuT+dLY2+J1odYLaNVGI/CpX
cTc+79RFvSTiLpLlvgdEnt2szkMdNvAKrreaamt4AlhuXqzhcJJMwCcWwtZTskGawMCMeqkMCGbE
ENwcFQMGAkQ/hsJsco0/vC8qyPZF9MaHwWwUdr+FLnVeUzaT45buj7HILzT4/O5QnFHcwRr+2zsq
5bjTI57c1vSBZtlv89/UhHsvPkrlhCR0LoIJUJZlLLgYold+NpVgvFr+Q3ZoEAezk3htpfFZdzgX
VoPvZfLGmcqYMseDKboC8JRRJEnN6d48/Zdd95Qv3eUO/vyNr3PrcRx52+RVM3lY6idQ0h+5qGze
/t8WBIUKeaG++7dL1qxzY3xjmx6qEH6i4uUAmRT5F/pyhR5VOLboEzkaG20Jc3UPThpyqXFI5FMw
KZyKB2DlvUj/5qZ1YHOoKI44200hFeS2nYZJ/SkAgCs4/g4qi4nmK28EtVDFZfkHWdUwVgJohKOH
mveTnimaRwWnMcxPwArZupK5IY3xjgnMqcZPK950IuPpnkkilhNR8R+BJOUtniy3dhnYB9PSIaUk
2mSUrBe+eT5TB8BzW+E9cb+WUeb6eDjgRg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    sig_posted_to_axi_reg_0 : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2rsc_calc_error : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_addr_cntl : entity is "axi_datamover_addr_cntl";
end design_1_axi_vdma_0_0_axi_datamover_addr_cntl;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44\ : STD_LOGIC;
  signal \^sig_addr2rsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_aq_fifo_data_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \sig_next_addr_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi_2;
  sig_addr2rsc_calc_error <= \^sig_addr2rsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
  sig_posted_to_axi_reg_0 <= sig_posted_to_axi;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      SS(0) => SS(0),
      \in\(36 downto 0) => \in\(36 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(38) => sig_aq_fifo_data_out(50),
      \out\(37) => sig_aq_fifo_data_out(47),
      \out\(36 downto 35) => sig_aq_fifo_data_out(45 downto 44),
      \out\(34 downto 0) => sig_aq_fifo_data_out(38 downto 4),
      sig_addr_reg_empty => \^sig_addr_reg_empty\,
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\,
      Q => m_axi_mm2s_arvalid,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(50),
      Q => \^sig_addr2rsc_calc_error\,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_addr2rsc_calc_error\,
      I1 => sig_addr_reg_full,
      I2 => m_axi_mm2s_arready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(4),
      Q => m_axi_mm2s_araddr(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(14),
      Q => m_axi_mm2s_araddr(10),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(15),
      Q => m_axi_mm2s_araddr(11),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(16),
      Q => m_axi_mm2s_araddr(12),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(17),
      Q => m_axi_mm2s_araddr(13),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(18),
      Q => m_axi_mm2s_araddr(14),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(19),
      Q => m_axi_mm2s_araddr(15),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(20),
      Q => m_axi_mm2s_araddr(16),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(21),
      Q => m_axi_mm2s_araddr(17),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(22),
      Q => m_axi_mm2s_araddr(18),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(23),
      Q => m_axi_mm2s_araddr(19),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(5),
      Q => m_axi_mm2s_araddr(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(24),
      Q => m_axi_mm2s_araddr(20),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(25),
      Q => m_axi_mm2s_araddr(21),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(26),
      Q => m_axi_mm2s_araddr(22),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(27),
      Q => m_axi_mm2s_araddr(23),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(28),
      Q => m_axi_mm2s_araddr(24),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(29),
      Q => m_axi_mm2s_araddr(25),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(30),
      Q => m_axi_mm2s_araddr(26),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(31),
      Q => m_axi_mm2s_araddr(27),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(32),
      Q => m_axi_mm2s_araddr(28),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(33),
      Q => m_axi_mm2s_araddr(29),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(6),
      Q => m_axi_mm2s_araddr(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(34),
      Q => m_axi_mm2s_araddr(30),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(35),
      Q => m_axi_mm2s_araddr(31),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(7),
      Q => m_axi_mm2s_araddr(3),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(8),
      Q => m_axi_mm2s_araddr(4),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(9),
      Q => m_axi_mm2s_araddr(5),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(10),
      Q => m_axi_mm2s_araddr(6),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(11),
      Q => m_axi_mm2s_araddr(7),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(12),
      Q => m_axi_mm2s_araddr(8),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(13),
      Q => m_axi_mm2s_araddr(9),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(47),
      Q => m_axi_mm2s_arburst(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(36),
      Q => m_axi_mm2s_arlen(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(37),
      Q => m_axi_mm2s_arlen(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(38),
      Q => m_axi_mm2s_arlen(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(44),
      Q => m_axi_mm2s_arsize(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(45),
      Q => m_axi_mm2s_arsize(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_cmd_status is
  port (
    sig_init_reg : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    sig_init_reg2_reg : out STD_LOGIC;
    sig_init_reg2_reg_0 : out STD_LOGIC;
    sig_init_reg2_reg_1 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 50 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    slverr_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_cmd_status : entity is "axi_datamover_cmd_status";
end design_1_axi_vdma_0_0_axi_datamover_cmd_status;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_cmd_status is
  signal I_CMD_FIFO_n_6 : STD_LOGIC;
  signal sig_init_done_2 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized0\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      decerr_i => decerr_i,
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_reg_1 => sig_inhibit_rdy_n_reg,
      sig_init_done => sig_init_done_2,
      sig_init_done_reg_0 => I_CMD_FIFO_n_6,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i => slverr_i,
      slverr_i_reg(2 downto 0) => slverr_i_reg(2 downto 0)
    );
I_CMD_FIFO: entity work.design_1_axi_vdma_0_0_axi_datamover_fifo
     port map (
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg_0,
      Q(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      SS(0) => SS(0),
      cmnd_wr => cmnd_wr,
      \in\(48 downto 0) => \in\(48 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(50 downto 0) => \out\(50 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_reg2_reg_0 => sig_init_reg2_reg,
      sig_init_reg2_reg_1 => sig_init_reg2_reg_0,
      sig_init_reg2_reg_2 => sig_init_reg2_reg_1,
      sig_init_reg2_reg_3 => I_CMD_FIFO_n_6,
      sig_init_reg_reg_0 => sig_init_reg,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_rddata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg_0 : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    \sig_addr_cntr_im0_msh_reg[0]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    \FSM_onehot_sig_pcc_sm_state[6]_i_2\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_2 : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    full : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rsc2data_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_rst2all_stop_request : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_rddata_cntl : entity is "axi_datamover_rddata_cntl";
end design_1_axi_vdma_0_0_axi_datamover_rddata_cntl;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_rddata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_2_n_0\ : STD_LOGIC;
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 35 downto 15 );
  signal sig_coelsc_cmd_cmplt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_3_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal \^sig_last_mmap_dbeat_reg_reg_0\ : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg16_out : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_i_16_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_mm2s_rready_INST_0 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of sig_coelsc_cmd_cmplt_reg_i_3 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_6\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_2 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of sig_halt_reg_i_1 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of sig_last_mmap_dbeat_reg_i_1 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_15\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_4\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_5\ : label is "soft_lutpair159";
begin
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
  sig_last_mmap_dbeat_reg_reg_0 <= \^sig_last_mmap_dbeat_reg_reg_0\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized2\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      FIFO_Full_reg => FIFO_Full_reg,
      \FSM_onehot_sig_pcc_sm_state[6]_i_2\ => \FSM_onehot_sig_pcc_sm_state[6]_i_2\,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      SS(0) => SS(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      \in\(22 downto 0) => \in\(22 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\,
      m_axi_mm2s_rready => \^sig_data2rsc_valid\,
      m_axi_mm2s_rready_0(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(19 downto 16) => sig_cmd_fifo_data_out(35 downto 32),
      \out\(15 downto 0) => sig_cmd_fifo_data_out(30 downto 15),
      \sig_addr_cntr_im0_msh_reg[0]\ => \sig_addr_cntr_im0_msh_reg[0]\,
      sig_cmd2addr_valid_reg => sig_cmd2addr_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38\,
      sig_coelsc_cmd_cmplt_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr[7]_i_4_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_last_dbeat_reg_n_0,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => \^sig_data2addr_stop_req\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      sig_first_dbeat_reg_0 => \sig_dbeat_cntr[7]_i_3_n_0\,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_inhibit_rdy_n_2 => sig_inhibit_rdy_n_2,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => sig_last_dbeat_i_3_n_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg16_out => sig_push_dqual_reg16_out,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
m_axi_mm2s_rready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => full,
      I1 => \^sig_data2addr_stop_req\,
      I2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\,
      O => m_axi_mm2s_rready
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB4444BB"
    )
        port map (
      I0 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I1 => \sig_addr_posted_cntr_reg[2]_0\,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFE00"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I4 => \sig_addr_posted_cntr_reg[2]_0\,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE1811"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I3 => \sig_addr_posted_cntr_reg[2]_0\,
      I4 => sig_addr_posted_cntr(2),
      O => \sig_addr_posted_cntr[2]_i_2_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => SS(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => SS(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[2]_i_2_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => SS(0)
    );
sig_coelsc_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15000000FFFFFFFF"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      I1 => sig_ld_new_cmd_reg,
      I2 => sig_next_calc_error_reg,
      I3 => sig_rsc2data_ready,
      I4 => \^sig_data2rsc_valid\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_coelsc_cmd_cmplt_reg_i_1_n_0
    );
sig_coelsc_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      I1 => sig_ld_new_cmd_reg,
      I2 => sig_next_calc_error_reg,
      O => sig_push_coelsc_reg
    );
sig_coelsc_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_mm2s_rlast,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => \^sig_data2rsc_valid\,
      R => sig_coelsc_cmd_cmplt_reg_i_1_n_0
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(1),
      I3 => m_axi_mm2s_rresp(0),
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^sig_data2rsc_decerr\,
      R => sig_coelsc_cmd_cmplt_reg_i_1_n_0
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_next_calc_error_reg,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => sig_coelsc_cmd_cmplt_reg_i_1_n_0
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(1),
      I3 => m_axi_mm2s_rresp(0),
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => sig_data2rsc_slverr,
      R => sig_coelsc_cmd_cmplt_reg_i_1_n_0
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044000040444044"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37\,
      I1 => m_axi_mm2s_rvalid,
      I2 => \^sig_data2addr_stop_req\,
      I3 => full,
      I4 => \sig_dbeat_cntr[7]_i_5_n_0\,
      I5 => \sig_dbeat_cntr[7]_i_6_n_0\,
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
\sig_dbeat_cntr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(5),
      I1 => sig_dbeat_cntr(6),
      I2 => sig_dbeat_cntr(7),
      I3 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[7]_i_5_n_0\
    );
\sig_dbeat_cntr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_dbeat_cntr(1),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(3),
      I3 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[7]_i_6_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      Q => sig_dbeat_cntr(0),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      Q => sig_dbeat_cntr(1),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      Q => sig_dbeat_cntr(2),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      Q => sig_dbeat_cntr(3),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_dbeat_cntr(4),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      Q => sig_dbeat_cntr(5),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_dbeat_cntr(6),
      R => SS(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => sig_dbeat_cntr(7),
      R => SS(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_push_dqual_reg16_out,
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      Q => sig_first_dbeat,
      R => '0'
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      O => sig_next_calc_error_reg_reg_0
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => SS(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => SS(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => SS(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rst2all_stop_request,
      I1 => \^sig_data2addr_stop_req\,
      O => sig_halt_reg_i_1_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_i_1_n_0,
      Q => \^sig_data2addr_stop_req\,
      R => SS(0)
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_5_n_0\,
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(3),
      I3 => sig_dbeat_cntr(1),
      I4 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      I5 => sig_dbeat_cntr(0),
      O => sig_last_dbeat_i_3_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_mm2s_rlast,
      I1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => \^sig_last_mmap_dbeat_reg_reg_0\,
      R => SS(0)
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(35),
      Q => sig_next_calc_error_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(34),
      Q => sig_next_cmd_cmplt_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(32),
      Q => sig_next_eof_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(23),
      Q => sig_next_last_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_last_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_last_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_last_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(27),
      Q => sig_next_last_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(28),
      Q => sig_next_last_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(29),
      Q => sig_next_last_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(30),
      Q => sig_next_last_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(33),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(15),
      Q => sig_next_strt_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(16),
      Q => sig_next_strt_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(17),
      Q => sig_next_strt_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(18),
      Q => sig_next_strt_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(19),
      Q => sig_next_strt_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(20),
      Q => sig_next_strt_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(21),
      Q => sig_next_strt_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(22),
      Q => sig_next_strt_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39\
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_rd_sts_slverr_reg_reg(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => sig_rd_sts_slverr_reg_reg(1),
      O => sig_rd_sts_slverr_reg0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(3),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(3),
      I4 => \^sig_data2addr_stop_req\,
      O => din(3)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(2),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(2),
      I4 => \^sig_data2addr_stop_req\,
      O => din(2)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(1),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(1),
      I4 => \^sig_data2addr_stop_req\,
      O => din(1)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(0),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(0),
      I4 => \^sig_data2addr_stop_req\,
      O => din(0)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF01FFFF"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_next_calc_error_reg,
      I4 => sig_dqual_reg_full,
      O => \xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808080800"
    )
        port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_dqual_reg_full,
      I2 => sig_next_calc_error_reg,
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(2),
      O => \xpm_fifo_instance.xpm_fifo_sync_inst_i_16_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005510"
    )
        port map (
      I0 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0\,
      I1 => \^sig_data2rsc_valid\,
      I2 => m_axi_mm2s_rvalid,
      I3 => \^sig_data2addr_stop_req\,
      I4 => full,
      O => wr_en
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_next_eof_reg,
      I1 => m_axi_mm2s_rlast,
      I2 => sig_next_sequential_reg,
      O => din(10)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_16_n_0\,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_mm2s_rlast,
      O => din(9)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_16_n_0\,
      I1 => sig_next_eof_reg,
      I2 => m_axi_mm2s_rlast,
      O => din(8)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(7),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(7),
      I4 => \^sig_data2addr_stop_req\,
      O => din(7)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(6),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(6),
      I4 => \^sig_data2addr_stop_req\,
      O => din(6)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(5),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(5),
      I4 => \^sig_data2addr_stop_req\,
      O => din(5)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(4),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(4),
      I4 => \^sig_data2addr_stop_req\,
      O => din(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_sfifo_autord is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \INCLUDE_UNPACKING.lsig_ld_offset\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC;
    \sig_token_cntr_reg[4]\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0_6\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_2\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_input_accept21_out : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr\ : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_ok_to_post_rd_addr_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_sfifo_autord : entity is "axi_datamover_sfifo_autord";
end design_1_axi_vdma_0_0_axi_datamover_sfifo_autord;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_sfifo_autord is
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.design_1_axi_vdma_0_0_sync_fifo_fg
     port map (
      D(9 downto 0) => D(9 downto 0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\(0) => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\(0),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(8 downto 0) => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(8 downto 0),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_2\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_2\,
      \INCLUDE_UNPACKING.lsig_ld_offset\ => \INCLUDE_UNPACKING.lsig_ld_offset\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      din(74 downto 0) => din(74 downto 0),
      empty => empty,
      full => full,
      \gen_fwft.empty_fwft_i_reg\ => \gen_fwft.empty_fwft_i_reg\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \gen_wr_a.gen_word_narrow.mem_reg_0\,
      \gen_wr_a.gen_word_narrow.mem_reg_0_0\(9 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_0_0\(9 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0_1\(9 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_0_1\(9 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_0_3\(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_3\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_0_5\(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_5\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_0_6\ => \gen_wr_a.gen_word_narrow.mem_reg_0_6\,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => \gen_wr_a.gen_word_narrow.mem_reg_1\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg(0) => sig_cmd_stat_rst_user_reg_n_cdc_from_reg(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0) => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0),
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept21_out => sig_input_accept21_out,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg,
      sig_ok_to_post_rd_addr_reg_0(4 downto 0) => sig_ok_to_post_rd_addr_reg_0(4 downto 0),
      sig_ok_to_post_rd_addr_reg_1 => sig_ok_to_post_rd_addr_reg_1,
      \sig_token_cntr_reg[4]\ => \sig_token_cntr_reg[4]\,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
uS/dIpDTldS7400uyLsI6bJxO+WmZJrKXsU8qB+wpyI+d4PWZVO6Cm0qMQFNUZb63p6zCI5fvnQy
SxjaSP1nCte/oQZc55w1rQbTqy54T9kryRoH26nDjSBVZvJ8hffw7NONwiKrqeB6I7HJKX5RKw73
wIJxNNH7BCiCEtRLIxc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
L7q2sHnC0pU7uHs8shPm9nAcqyU+hUFnNkd6BPHl+ureEVBUvubWhEbLRLiFFJveufcmAfAXTzae
tWbKcVVt/zKzWEtv0onUXoSEgyS4+QaTAFeCPHR2bbnlP0aCCG2SYmC1dv16cFoAk/NLitClNXAv
h+UBGzod+suWv55DaNHeHtSZ/YLZxHdn/R47atTiQM+A1TWQkpa3faF/L9ANZISSe/OR6mPfQ/Zk
4AptHNmW/pWpd3JL4e06iK9P6ZLLRqSMR9mu6AFIeWYBVz+KkxgSIWgQO7/AHBUFjlIiMFhyQR5Y
UC1fo4CPZX7fMdUPwQiC+eZ7UtxMAUzovIzwEw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KZhqqPnSEvcItoYRHrFT/Wt2IEXHe7pq5lmAOfYqAaaoY8mpIG3Kd8B/C4s9kNUbktSOX78NnnrJ
brxcu/1EAlI9itnDH8ahxble+2Nt/Lj3dQ1/wbDy3HOKlwBVuOvVDArOpgho+BAnoLUZXrpsw8EI
FSIPKmsETVzLzZDw6m0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WZbb0PsQl1vn7dY/rZzI8ZGsAP5Ad4C/d2cBXS49yTbQqKMTY7r1YHlrjBGteY6wrhKVmM92u/3/
/UJWPyNVqwcsrRAHhR/Lp3Mg87NIhYzETdNAOpnc7rWC9ieIeEiyPM734sI7QtAMVrZxXoUXnCjp
fjQhaMqv+HsuEWpFhDail+v8Ftwmr5xP1JSpqPfxLz5a6+q8/lTxRGeWZokM7vP2YFKg7L7Yoowh
gOm5w3JhR2fXZsksWxfQk7885JzsI4yZOrU8dY667YWWhkjZE/SKo2TMksiasL22T6CpyUbMwQm2
DJ+cMJbr9/8csBEifIsopc4V9zFbSU9eoxlqZA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Adid/GOKDljgmM7UpkmD6EVL+5rt6bnWK9P8RIZiI3EkLW96rM6eCs7jkLeKnEW/WPGRhlZrGw8p
C7Ni27oibJKJT5xUBJDymbO+yheaaTI0GaeDMIzks860gYA3qdvTPxTBotaOg6MIpnYd070NhTod
Qq5XNnxLuF7/s5rAZANJHyRQKwu4gVBfs5SU2FSjF546M5FvN7BX6G7B76ALW6vKqGyKxwoHkc52
Bm8/jGTxJ6zbwn2v31NEfjO6nM5m6yYwY0476QLXWI6+7/ILkSvDVTt7B9HpcaRg3n3T4AEQDMyX
8bBPgm0qFbWZue0dlr9ljYOl0dgwaO8G9uYe9g==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tq2b3cw7fnIOEbRUxnQIgAjXwRE3aRwj2IBVmS0S998fvCLPMUtm5MVXAqk0TwuEzKG3br/oRham
Oe5KAx6FauTTVpRhLH5RY3832M9OVTSW/bNq12/dXnJyOfYS76FQtd9HNFrSkVPMONGMD0ZQXRic
Yr0MaeflUHQmU6QUCt5OJkbG4F8qJLMWJsg03K7dNzDfkvev3QVf72bmHTm4SF6/cs94NXQl/NPr
CzQorTZ5BgCzVAui7mM0eu3mu6OPkecNQ3Ih+1zsJuGkAHWC7aFgh7ii6xEj1upD365TzJUF1ZCe
0jZj/Ub1m5OgZMbjbLYn/Fh5nqi+fAmL7jDAHQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
S+EkimFGNL3D/SKyjUVYhIZzRbEoTqlnv2kHD0e4rYYCt/O4IYecNmch6HRfd2U/WSZPkAoJ+xa7
GKQSo51PL81HSvqURo2CxltObyTYiklnzGtbdWUMpOSCjDe8LpQjUNwhSksWjZjUQypyYXS4hbCR
VJy96ow8zi5m1XMzoLaVMDYoJYLtOVh7eaL7InaIL5gXJIHWkhoKYh9bR/O5HE6YTsgZl+Ofmx/3
0mQ/bL5ZKSY6gBEUD8f5+SoMIjfXrGkjMj1+fEAIv0fO/wKyJQMKnDOgWMvcUw56dOJ7FWkbNvbC
kzquuXhk5LuzZfXWmhyDSyMGBWK1wN7iyMKMUg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
LQ4hjhkD/G9XJd+gVR5WF2vSll/p8/psR+nHjJ5/DHrtiRqVWFVc7B7T9XZuJBmTqrQV4iSBYWDo
zNaVdq26mGk6TTNo11Dcici0hEwC2Bg66k9kr1if+0iZo3VtB/ZuEOj2w7euhFo3ja1OovnDXxf0
8t4WMUK68mfUiMuKgVcbOFhm3Jdnbnz4u7SggH2/rkfOS8jbon9q9n0EXlK23tz2NzDLCS8B7ERx
dYvwqwBiySKoP1/EcfSwFNIWpr6p7kbRo7iM/JbP6UwBbkDHgE8HGS+3lTXIUXsmGmsx6EDSr/gY
i7lHwZTmDuhuIEJaf6gTJgtqMSxVyDVsrnba5umKgV8z5OOWUkM3FjVWIXOG7Ef2iKFCzBPmp2Lk
8XbrXk/bb9H/jr4UR3hgdbizISTysLTJd4n5uyeDhDgkxAc+1FudacmuZyBlA/VTR1f0i9+cOgLI
kdqbo1u5hQwnMphluBKjdTA3nZ8VnpDbdq5R7hIF61tIrUfdjwQw02je

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JzhYMwmYowESMI19XNb+BEFcZw3IXZpwZO3gzrVg2CdSjbAR3tiIVbPHI5Rgu59SH7H8abU59Atd
+nrPiG37rmU6CD+cMV2mU8SHfCDLYsnrbd9YLZ1GEfqTovR0NZHQTHj+7c5dP7nqm30C/kg1adqd
DOV7F128PbmM5U45xRxOJKUgS/Waz0gvmYKKJejkiyFPOgGbN5f844mtysoOckLrAU/BzRs8SB9G
zzisK/a8hM5af8/opZ64TGhH44Npzy8kcP+gI+k+U0oF0SOqW7CjadKaJhr2oDkTScVVCbBqFEjc
2gH862vcCfZu5Cd0Sp2ALgoqVxA+91lAIHJp3Q==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ooNS+XjsaWLRgvcrNWVpR3ihKtIJNT1oT4D5ivD5mCfw+4/SAyx9P4cmdvOotLNPE1eqvx1Smd9Q
LDImL/GqS7Cq3KEUtEBbvQAOp+0SjiW74cC6nyOqCA8NQcn5JM+vUzGSsORPnM5qP96axGmyEvSi
p3uL9Gmx+3S3KUJuAzfuqZwJD7gdcA0Zv3hPRl+xhx8qFtkPCfT5uj7wpFVaaJ8tTl1SDd2uRUIx
rgVgV+oERCg71oEVN7PqPK1y7pFVgSW9uhP1wuvO/EsbyrLYZV6HtBn3tJDcxhTsQWrrou3F1kFQ
cFnl9tcL1wXJo/F3wvsbYM1W0UPHv69XAsEUhg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d8YRbu+fllaHlNDedyRNDRtn9CBoVbO9fZCdhKpy0yf9dL6A08sFZuWVtVGljxF/L9volGB0IRjl
KbH2N/JBQA+tZWuh75kK5pjveAAKLVACS8A+Jmt/mrxzlolPWsruJ8o1Owrjq5tGWspdqmeDGS7U
/Ww7cN0C9ExUj4cjRDcKaqDS9MGwRtx4LfcQbQbRDZBk+cyRaWCchvmhjoum4uTizvqMq2u4oSym
t2zyKFjAuMO4zC2LbPbODeumm+FhlOKAHRyEBKA+VQeLB4apkMYparuD5AFWAuVvdWEbGq/L4cJ7
pEGz+6Hqi68CfF/4tMNiyHveP1lxnyAaiW6Kjg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1216)
`protect data_block
HtzVH2ktAIekmMiOKuggtvDwXtjBmgqnK50uu29+d6wJmyew2Vbim2ZW7e+ssExKHhlSuS6UQ7G3
tdn3kt0VeWEjLqg6iZbA76AlNzfNkByP3ct18jG7MwtYl14zD+e9PvungrDL2Ud3ZjwGFiO23v8L
RzPuybdREs0M6cDGoXKz5A7v08DqXqfxtRniJMziZCn7VacjJQNAfr3g5U1cI1ggojIeWpVNzCkx
ZDgUVC5CgnxlcRn+Y29RhxRQH04WEwDQFZnDT2PGCE8DXTzwy0RniXp+GO4WIQzhZkRpOhXEkbqU
q62mYQso0sAZudkiy1fEDcQcHfWQD8goS+pRVjxQTrW5ihusU605fRz5ce2estM+UhnTn9stvuWf
RLNJTJvY5Q9CYFTf8vCVZx1LKCuNVFQrXXMq+/KU/pqn4pPGX8ipH2/riHS0heqspwea66b7Wu0A
AgRLmcZyt7r2zg+akgEw9KiRWsQGEjjvck473uRdyqZxV+RhdZ2vETAogBFh9y8Vfr64EDaetagY
rMe5AskGROhPnab78wmyBwHfFKBRYeY0aR3iCLrhv4sgYAYwgiiiXB7t1yASAaDWBkazSkqMxhs/
ipouoah++mWqrY32Vrz4ObUQhJAboohNTqmHwpnxcSDDwGTD8wpQjPoYW9qqn91pG76iNVmRiCgj
jOO89PQKzgqR6g7XNCWOFZXiB2CICTXljumRKiFimY1Yvdj83FWw5uoFM9WOYOIYnkk1V4ivZ8+T
Udcfb2kRdVD3HIXmBaiY9ldNV70U/DlkpI2SpGi16Mt7VdO/ykJFHPAABECf/vzmqYy/5BBbXfS+
wKI6D4gQSAi2aDwygKEGeq3pw7JmM+82rTGNZqk9flKlD67JlTSlFvS0wARKVegstJEEGtTMIPZt
1V/n0wv0nbRcC4+u6NLpbug5p+10pgCro0vayor+Izg1aQ6KSu9KTPLpOI6SSID30zCPvt9SuU9D
w1SFXVFXP76Epr4gjmD58CqJggfQmX/K07fZyFORcE1GbXw+lFYdb92GlKJdHuDao4P5qCef98Gc
EVnpN42Li5tyetRyJYhe/c9mjo8dKnZ9WtR4fBR0P6QCP8J09RnREHQf4wZUXCErGVSHkSymOZeV
OBPvtBjP0Z4IL8j8WshNX8wBYQamHMoMC/sk4ItQYMGrfHgnu7rP/67h2hzBcyHUTU8ct+VAxed1
PHnpKnC5+qZFYUv/u4+L6tvnZ/Kxc3QHsZheixsrdR0ILoStqZA8ZwuWYUxN4GMdT68VlM0/K7ir
5uBhUeuq7N1kaBmlvpv1GXRJktPQNDYyKsgJuFftbCzPwMTIGi1FtS8sc1XCKAtpsAfW8VmVus0J
HAjyuNzJoc8U6LYYl+6oOm5olftb/kkjRQOLtklD/PdruumliLBf2VgzxQB/IOJSkpVR2kjh8ppo
r/Z8wAqqXwTCK93viAg4dTk4mfnm1YfkzEky2S0rhzVihOfhw7LDXG0+xxChCxDT8U7Iftgg8yN3
zsfFkD3gWLANeLJRRM920bVI3mO9F8n+m5I8cYux8df7x8eH5xUtmiuXPAEdQYe4UUBsK06d9qDM
IMiZ/PrTpv9xOSlf+9yLawEPbQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_rd_sf is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_sf_allow_addr_req : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded\ : out STD_LOGIC;
    sig_sf2dre_use_autodest : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_0_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0_5\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    sig_init_done_reg : in STD_LOGIC;
    sig_input_accept21_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \sig_token_cntr_reg[1]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_rd_sf : entity is "axi_datamover_rd_sf";
end design_1_axi_vdma_0_0_axi_datamover_rd_sf;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_rd_sf is
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal \INCLUDE_UNPACKING.lsig_0ffset_cntr\ : STD_LOGIC;
  signal \^include_unpacking.lsig_cmd_loaded\ : STD_LOGIC;
  signal \INCLUDE_UNPACKING.lsig_ld_offset\ : STD_LOGIC;
  signal I_DATA_FIFO_n_38 : STD_LOGIC;
  signal I_DATA_FIFO_n_53 : STD_LOGIC;
  signal I_DATA_FIFO_n_54 : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_6_n_0 : STD_LOGIC;
  signal sig_sf2dre_new_align : STD_LOGIC;
  signal \^sig_sf2dre_use_autodest\ : STD_LOGIC;
  signal \sig_token_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[1]_i_2_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[4]_i_4_n_0\ : STD_LOGIC;
  signal sig_token_cntr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_ok_to_post_rd_addr_i_6 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_token_cntr[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sig_token_cntr[1]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sig_token_cntr[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sig_token_cntr[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_token_cntr[4]_i_3\ : label is "soft_lutpair99";
begin
  \INCLUDE_UNPACKING.lsig_cmd_loaded\ <= \^include_unpacking.lsig_cmd_loaded\;
  sig_sf2dre_use_autodest <= \^sig_sf2dre_use_autodest\;
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_sf2dre_new_align,
      I1 => sig_input_accept21_out,
      O => E(0)
    );
\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\: entity work.\design_1_axi_vdma_0_0_axi_datamover_fifo__parameterized3\
     port map (
      D(1) => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7\,
      D(0) => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8\,
      E(0) => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9\,
      FIFO_Full_reg => FIFO_Full_reg,
      \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg\ => \^include_unpacking.lsig_cmd_loaded\,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_2\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_5\,
      \INCLUDE_UNPACKING.lsig_ld_offset\ => \INCLUDE_UNPACKING.lsig_ld_offset\,
      \INFERRED_GEN.cnt_i_reg[2]\ => I_DATA_FIFO_n_38,
      Q(0) => \USE_SRL_FIFO.sig_rd_empty\,
      SS(0) => SS(0),
      \in\(3 downto 0) => \in\(3 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sel => \USE_SRL_FIFO.sig_wr_fifo\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_input_accept21_out => sig_input_accept21_out,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_sf2dre_use_autodest => \^sig_sf2dre_use_autodest\
    );
\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9\,
      D => \INCLUDE_UNPACKING.lsig_ld_offset\,
      Q => sig_sf2dre_new_align,
      R => SS(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9\,
      D => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8\,
      Q => Q(0),
      R => SS(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9\,
      D => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7\,
      Q => Q(1),
      R => SS(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_2\,
      Q => \^sig_sf2dre_use_autodest\,
      R => '0'
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9\,
      D => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_5\,
      Q => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      R => SS(0)
    );
\INCLUDE_UNPACKING.lsig_cmd_loaded_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_54,
      Q => \^include_unpacking.lsig_cmd_loaded\,
      R => SS(0)
    );
I_DATA_FIFO: entity work.design_1_axi_vdma_0_0_axi_datamover_sfifo_autord
     port map (
      D(9 downto 0) => D(9 downto 0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\(0) => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\(0),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ => I_DATA_FIFO_n_38,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(8) => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(9),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(7 downto 0) => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(7 downto 0),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_2\ => \^include_unpacking.lsig_cmd_loaded\,
      \INCLUDE_UNPACKING.lsig_ld_offset\ => \INCLUDE_UNPACKING.lsig_ld_offset\,
      Q(0) => \USE_SRL_FIFO.sig_rd_empty\,
      SR(0) => SR(0),
      SS(0) => SS(0),
      din(74 downto 0) => din(74 downto 0),
      empty => empty,
      full => full,
      \gen_fwft.empty_fwft_i_reg\ => \gen_fwft.empty_fwft_i_reg\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(8),
      \gen_wr_a.gen_word_narrow.mem_reg_0_0\(9 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_0\(9 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0_1\(9 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_0_0\(9 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_1\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_0_3\(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_3\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_0_5\(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_0_6\ => \gen_wr_a.gen_word_narrow.mem_reg_0_5\,
      \gen_wr_a.gen_word_narrow.mem_reg_1\ => I_DATA_FIFO_n_54,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg(0) => sig_cmd_stat_rst_user_reg_n_cdc_from_reg(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0) => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0),
      sig_flush_db1 => sig_flush_db1,
      sig_input_accept21_out => sig_input_accept21_out,
      sig_ok_to_post_rd_addr_reg => \sig_token_cntr[1]_i_2_n_0\,
      sig_ok_to_post_rd_addr_reg_0(4 downto 0) => sig_token_cntr_reg(4 downto 0),
      sig_ok_to_post_rd_addr_reg_1 => sig_ok_to_post_rd_addr_i_6_n_0,
      \sig_token_cntr_reg[4]\ => I_DATA_FIFO_n_53,
      wr_en => wr_en
    );
sig_ok_to_post_rd_addr_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sig_token_cntr_reg(3),
      I1 => sig_token_cntr_reg(2),
      I2 => sig_token_cntr_reg(0),
      I3 => sig_token_cntr_reg(1),
      O => sig_ok_to_post_rd_addr_i_6_n_0
    );
sig_ok_to_post_rd_addr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_53,
      Q => sig_sf_allow_addr_req,
      R => '0'
    );
\sig_token_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_token_cntr_reg(0),
      O => \sig_token_cntr[0]_i_1_n_0\
    );
\sig_token_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFF35003500CAFF"
    )
        port map (
      I0 => \out\,
      I1 => sig_token_cntr_reg(4),
      I2 => \sig_token_cntr[1]_i_2_n_0\,
      I3 => \sig_token_cntr_reg[1]_0\,
      I4 => sig_token_cntr_reg(1),
      I5 => sig_token_cntr_reg(0),
      O => \sig_token_cntr[1]_i_1_n_0\
    );
\sig_token_cntr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_token_cntr_reg(1),
      I1 => sig_token_cntr_reg(0),
      I2 => sig_token_cntr_reg(3),
      I3 => sig_token_cntr_reg(2),
      O => \sig_token_cntr[1]_i_2_n_0\
    );
\sig_token_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => sig_token_cntr_reg(2),
      I1 => \sig_token_cntr[4]_i_4_n_0\,
      I2 => sig_token_cntr_reg(1),
      I3 => sig_token_cntr_reg(0),
      O => \sig_token_cntr[2]_i_1_n_0\
    );
\sig_token_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => sig_token_cntr_reg(0),
      I1 => sig_token_cntr_reg(1),
      I2 => \sig_token_cntr[4]_i_4_n_0\,
      I3 => sig_token_cntr_reg(3),
      I4 => sig_token_cntr_reg(2),
      O => \sig_token_cntr[3]_i_1_n_0\
    );
\sig_token_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57555655A8AAAAAA"
    )
        port map (
      I0 => \sig_token_cntr_reg[1]_0\,
      I1 => sig_token_cntr_reg(2),
      I2 => sig_token_cntr_reg(3),
      I3 => \sig_token_cntr[4]_i_3_n_0\,
      I4 => sig_token_cntr_reg(4),
      I5 => \out\,
      O => \sig_token_cntr[4]_i_1_n_0\
    );
\sig_token_cntr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => sig_token_cntr_reg(4),
      I1 => sig_token_cntr_reg(3),
      I2 => sig_token_cntr_reg(2),
      I3 => sig_token_cntr_reg(0),
      I4 => sig_token_cntr_reg(1),
      I5 => \sig_token_cntr[4]_i_4_n_0\,
      O => \sig_token_cntr[4]_i_2_n_0\
    );
\sig_token_cntr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_token_cntr_reg(0),
      I1 => sig_token_cntr_reg(1),
      O => \sig_token_cntr[4]_i_3_n_0\
    );
\sig_token_cntr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200A8AAAAAA"
    )
        port map (
      I0 => \sig_token_cntr_reg[1]_0\,
      I1 => sig_token_cntr_reg(2),
      I2 => sig_token_cntr_reg(3),
      I3 => \sig_token_cntr[4]_i_3_n_0\,
      I4 => sig_token_cntr_reg(4),
      I5 => \out\,
      O => \sig_token_cntr[4]_i_4_n_0\
    );
\sig_token_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[4]_i_1_n_0\,
      D => \sig_token_cntr[0]_i_1_n_0\,
      Q => sig_token_cntr_reg(0),
      R => SS(0)
    );
\sig_token_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[4]_i_1_n_0\,
      D => \sig_token_cntr[1]_i_1_n_0\,
      Q => sig_token_cntr_reg(1),
      R => SS(0)
    );
\sig_token_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[4]_i_1_n_0\,
      D => \sig_token_cntr[2]_i_1_n_0\,
      Q => sig_token_cntr_reg(2),
      R => SS(0)
    );
\sig_token_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[4]_i_1_n_0\,
      D => \sig_token_cntr[3]_i_1_n_0\,
      Q => sig_token_cntr_reg(3),
      R => SS(0)
    );
\sig_token_cntr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[4]_i_1_n_0\,
      D => \sig_token_cntr[4]_i_2_n_0\,
      Q => sig_token_cntr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
uS/dIpDTldS7400uyLsI6bJxO+WmZJrKXsU8qB+wpyI+d4PWZVO6Cm0qMQFNUZb63p6zCI5fvnQy
SxjaSP1nCte/oQZc55w1rQbTqy54T9kryRoH26nDjSBVZvJ8hffw7NONwiKrqeB6I7HJKX5RKw73
wIJxNNH7BCiCEtRLIxc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
L7q2sHnC0pU7uHs8shPm9nAcqyU+hUFnNkd6BPHl+ureEVBUvubWhEbLRLiFFJveufcmAfAXTzae
tWbKcVVt/zKzWEtv0onUXoSEgyS4+QaTAFeCPHR2bbnlP0aCCG2SYmC1dv16cFoAk/NLitClNXAv
h+UBGzod+suWv55DaNHeHtSZ/YLZxHdn/R47atTiQM+A1TWQkpa3faF/L9ANZISSe/OR6mPfQ/Zk
4AptHNmW/pWpd3JL4e06iK9P6ZLLRqSMR9mu6AFIeWYBVz+KkxgSIWgQO7/AHBUFjlIiMFhyQR5Y
UC1fo4CPZX7fMdUPwQiC+eZ7UtxMAUzovIzwEw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KZhqqPnSEvcItoYRHrFT/Wt2IEXHe7pq5lmAOfYqAaaoY8mpIG3Kd8B/C4s9kNUbktSOX78NnnrJ
brxcu/1EAlI9itnDH8ahxble+2Nt/Lj3dQ1/wbDy3HOKlwBVuOvVDArOpgho+BAnoLUZXrpsw8EI
FSIPKmsETVzLzZDw6m0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WZbb0PsQl1vn7dY/rZzI8ZGsAP5Ad4C/d2cBXS49yTbQqKMTY7r1YHlrjBGteY6wrhKVmM92u/3/
/UJWPyNVqwcsrRAHhR/Lp3Mg87NIhYzETdNAOpnc7rWC9ieIeEiyPM734sI7QtAMVrZxXoUXnCjp
fjQhaMqv+HsuEWpFhDail+v8Ftwmr5xP1JSpqPfxLz5a6+q8/lTxRGeWZokM7vP2YFKg7L7Yoowh
gOm5w3JhR2fXZsksWxfQk7885JzsI4yZOrU8dY667YWWhkjZE/SKo2TMksiasL22T6CpyUbMwQm2
DJ+cMJbr9/8csBEifIsopc4V9zFbSU9eoxlqZA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Adid/GOKDljgmM7UpkmD6EVL+5rt6bnWK9P8RIZiI3EkLW96rM6eCs7jkLeKnEW/WPGRhlZrGw8p
C7Ni27oibJKJT5xUBJDymbO+yheaaTI0GaeDMIzks860gYA3qdvTPxTBotaOg6MIpnYd070NhTod
Qq5XNnxLuF7/s5rAZANJHyRQKwu4gVBfs5SU2FSjF546M5FvN7BX6G7B76ALW6vKqGyKxwoHkc52
Bm8/jGTxJ6zbwn2v31NEfjO6nM5m6yYwY0476QLXWI6+7/ILkSvDVTt7B9HpcaRg3n3T4AEQDMyX
8bBPgm0qFbWZue0dlr9ljYOl0dgwaO8G9uYe9g==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tq2b3cw7fnIOEbRUxnQIgAjXwRE3aRwj2IBVmS0S998fvCLPMUtm5MVXAqk0TwuEzKG3br/oRham
Oe5KAx6FauTTVpRhLH5RY3832M9OVTSW/bNq12/dXnJyOfYS76FQtd9HNFrSkVPMONGMD0ZQXRic
Yr0MaeflUHQmU6QUCt5OJkbG4F8qJLMWJsg03K7dNzDfkvev3QVf72bmHTm4SF6/cs94NXQl/NPr
CzQorTZ5BgCzVAui7mM0eu3mu6OPkecNQ3Ih+1zsJuGkAHWC7aFgh7ii6xEj1upD365TzJUF1ZCe
0jZj/Ub1m5OgZMbjbLYn/Fh5nqi+fAmL7jDAHQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
S+EkimFGNL3D/SKyjUVYhIZzRbEoTqlnv2kHD0e4rYYCt/O4IYecNmch6HRfd2U/WSZPkAoJ+xa7
GKQSo51PL81HSvqURo2CxltObyTYiklnzGtbdWUMpOSCjDe8LpQjUNwhSksWjZjUQypyYXS4hbCR
VJy96ow8zi5m1XMzoLaVMDYoJYLtOVh7eaL7InaIL5gXJIHWkhoKYh9bR/O5HE6YTsgZl+Ofmx/3
0mQ/bL5ZKSY6gBEUD8f5+SoMIjfXrGkjMj1+fEAIv0fO/wKyJQMKnDOgWMvcUw56dOJ7FWkbNvbC
kzquuXhk5LuzZfXWmhyDSyMGBWK1wN7iyMKMUg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
LQ4hjhkD/G9XJd+gVR5WF2vSll/p8/psR+nHjJ5/DHrtiRqVWFVc7B7T9XZuJBmTqrQV4iSBYWDo
zNaVdq26mGk6TTNo11Dcici0hEwC2Bg66k9kr1if+0iZo3VtB/ZuEOj2w7euhFo3ja1OovnDXxf0
8t4WMUK68mfUiMuKgVcbOFhm3Jdnbnz4u7SggH2/rkfOS8jbon9q9n0EXlK23tz2NzDLCS8B7ERx
dYvwqwBiySKoP1/EcfSwFNIWpr6p7kbRo7iM/JbP6UwBbkDHgE8HGS+3lTXIUXsmGmsx6EDSr/gY
i7lHwZTmDuhuIEJaf6gTJgtqMSxVyDVsrnba5umKgV8z5OOWUkM3FjVWIXOG7Ef2iKFCzBPmp2Lk
8XbrXk/bb9H/jr4UR3hgdbizISTysLTJd4n5uyeDhDgkxAc+1FudacmuZyBlA/VTR1f0i9+cOgLI
kdqbo1u5hQwnMphluBKjdTA3nZ8VnpDbdq5R7hIF61tIrUfdjwQw02je

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JzhYMwmYowESMI19XNb+BEFcZw3IXZpwZO3gzrVg2CdSjbAR3tiIVbPHI5Rgu59SH7H8abU59Atd
+nrPiG37rmU6CD+cMV2mU8SHfCDLYsnrbd9YLZ1GEfqTovR0NZHQTHj+7c5dP7nqm30C/kg1adqd
DOV7F128PbmM5U45xRxOJKUgS/Waz0gvmYKKJejkiyFPOgGbN5f844mtysoOckLrAU/BzRs8SB9G
zzisK/a8hM5af8/opZ64TGhH44Npzy8kcP+gI+k+U0oF0SOqW7CjadKaJhr2oDkTScVVCbBqFEjc
2gH862vcCfZu5Cd0Sp2ALgoqVxA+91lAIHJp3Q==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ooNS+XjsaWLRgvcrNWVpR3ihKtIJNT1oT4D5ivD5mCfw+4/SAyx9P4cmdvOotLNPE1eqvx1Smd9Q
LDImL/GqS7Cq3KEUtEBbvQAOp+0SjiW74cC6nyOqCA8NQcn5JM+vUzGSsORPnM5qP96axGmyEvSi
p3uL9Gmx+3S3KUJuAzfuqZwJD7gdcA0Zv3hPRl+xhx8qFtkPCfT5uj7wpFVaaJ8tTl1SDd2uRUIx
rgVgV+oERCg71oEVN7PqPK1y7pFVgSW9uhP1wuvO/EsbyrLYZV6HtBn3tJDcxhTsQWrrou3F1kFQ
cFnl9tcL1wXJo/F3wvsbYM1W0UPHv69XAsEUhg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d8YRbu+fllaHlNDedyRNDRtn9CBoVbO9fZCdhKpy0yf9dL6A08sFZuWVtVGljxF/L9volGB0IRjl
KbH2N/JBQA+tZWuh75kK5pjveAAKLVACS8A+Jmt/mrxzlolPWsruJ8o1Owrjq5tGWspdqmeDGS7U
/Ww7cN0C9ExUj4cjRDcKaqDS9MGwRtx4LfcQbQbRDZBk+cyRaWCchvmhjoum4uTizvqMq2u4oSym
t2zyKFjAuMO4zC2LbPbODeumm+FhlOKAHRyEBKA+VQeLB4apkMYparuD5AFWAuVvdWEbGq/L4cJ7
pEGz+6Hqi68CfF/4tMNiyHveP1lxnyAaiW6Kjg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1248)
`protect data_block
HtzVH2ktAIekmMiOKuggtvDwXtjBmgqnK50uu29+d6wJmyew2Vbim2ZW7e+ssExKHhlSuS6UQ7G3
tdn3kt0VeWEjLqg6iZbA76AlNzfNkByP3ct18jG7MwtYl14zD+e9PvungrDL2Ud3ZjwGFiO23v8L
RzPuybdREs0M6cDGoXKz5A7v08DqXqfxtRniJMziDHE3HqIqzYDImU5vIxjay5/dBRVUP21AB7hr
neEVBSKmu71mtRTcRfNTViNArfBdawcAjigh0YwX0cfUzETkEwndt2eyiNuYTJwHdbPnGj/9zmwl
UiqlBNxyEsvM3ntXsuuhrTKVpEa9K9T5RJoC2vCwKIUW+Y2N9CI6P2HjpwsLeU7eN30KqOTgVPSB
3Jd2oPKhqx5Hwm0rAy6GmUrFSebHsRwMCRUosV5qvfeGQry4cKpgFkAlyhJDhnVaBpTaLohjBhIp
maDIrR6H8uTzWyjYl3vn9OFR0ryuO1lgsudH2+iC4uwdCECxvmH3cNR4mx5QneXyzHFyZ9Jn/9JI
rgaeJJPLAyQJzqHr4CLKbhoKLGe4A/IZsGPMd3N8lXp1uNSQOCJSasSeqbE82hp1kpcLWFIJ1VNj
Led9LAQCWQ9ZmUMh2CMdyLkHYoODiztip2TTy4zbZAqhfaHx2BUjOSDgGLPe0IZmZaVzRLiOos36
tVRcd6b6agVlXRRKVF7MBnH3kcBiM+1K1OtuGWVp0J77zRlIDfeq/iQCoIQe/T2R8YYau4fumftX
fuUvflWQWWZUVa7uE/pm0mw674ZP9jPmgum3VMvYcJslCVihfJOvn8cqbz5DMkEDIFJQE3VlFN1o
TygIWwseuTCPW5yHW6V7kCA6EJtATucgPOJsCE5I+dP3N3+Vvu88e4QPtcxcvi2P623r26v3sUD9
ggVSUw9KJwELQw3JVrCz+BPgI5bKSgo31xQ9lbfDvszbE8DrAHPxi9XQAhPRwpgBzDe80wQGvW2I
gc563sPwDnwM5+C++MZ2+5Sq0KUtLUvKYxiQ6bOJd47BaV3WqyLDsVmCTapeOpwxT3ooTA6drCXa
JmEQPaTDJTXjw5EWw1ZLg2+JsD0i/zU+qGC59Xao7vkKJsCViRCYUZqslMJM2Q6m83vP/nCV2vqP
B26kSmoffcHvNqcaF6bMuqTqL/2TnffV9G71VQ09mG2Hs5b+b/bNKty0Hmt+acGgbmgOoNVkrFW6
YLe9eFyYv0jWCkqo++j58XCikpqc5UasffKXyktfxbKQEVTaLhbJPYZX5mR4iouKIAhcNrAwUCyZ
R2EI8O72zPR/qUjKk/ZIYA4lExqrThr62dTaXs+4BfGdhtrA71wjG5wfEBWVyB/f6e43L3oCBL2P
evLDaFHw28ib3SUffuM755Vzi0zGqIxcjvvTcVxfBC/qsxFHuzYCkZTtuzMg4WlGYPrW6ZTDVB+7
dG6U6ATAcSsck/sMdO8BmN3+wVlawwqc2MPTR92FLJsWY4fN62P8FsofphV78xzMRNFWSF4zYdmb
GXdCXLCzW10K4FJBxIpDVRRNsDKzoI9uXKIAAhcKg+yXAABjxdjIfIfBqmAfHe601Zo+8C06Q3hx
uuq/z1lrZvd26h56auul4xxpuT9hAqrKW8ti501gWDQnp/VPZB7KqyeLaJlxvNHFtbn9
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover_mm2s_full_wrap is
  port (
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    dm2linebuf_mm2s_tvalid : out STD_LOGIC;
    sig_tlast_out_reg : out STD_LOGIC_VECTOR ( 36 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover_mm2s_full_wrap : entity is "axi_datamover_mm2s_full_wrap";
end design_1_axi_vdma_0_0_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_18\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_29\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_40\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_58\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_59\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_7\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0\ : STD_LOGIC;
  signal \GEN_MUXFARM_32.sig_shift_case_reg0\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \INCLUDE_UNPACKING.lsig_cmd_loaded\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_0 : STD_LOGIC;
  signal I_ADDR_CNTL_n_2 : STD_LOGIC;
  signal \I_CMD_FIFO/USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal I_CMD_STATUS_n_1 : STD_LOGIC;
  signal I_CMD_STATUS_n_10 : STD_LOGIC;
  signal I_CMD_STATUS_n_11 : STD_LOGIC;
  signal I_CMD_STATUS_n_12 : STD_LOGIC;
  signal I_CMD_STATUS_n_9 : STD_LOGIC;
  signal I_MSTR_PCC_n_63 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_2 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_24 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_9 : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_byte_change_minus1_im2 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_reg : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_data2sf_cmd_cmplt : STD_LOGIC;
  signal sig_data_fifo_full : STD_LOGIC;
  signal sig_flush_db1 : STD_LOGIC;
  signal sig_good_sin_strm_dbeat : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_input_accept21_out : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2sf_cmd_valid : STD_LOGIC;
  signal sig_mstr2sf_drr : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rdc2dre_flush : STD_LOGIC;
  signal sig_rdc2sf_wlast : STD_LOGIC;
  signal sig_rdc2sf_wstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_sf2dre_src_align : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_sf2dre_use_autodest : STD_LOGIC;
  signal sig_sf2dre_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_sf2sout_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_sf_allow_addr_req : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
  signal sig_tlast_enables : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_xfer_addr_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_xfer_strt_strb2use_im3 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64\: entity work.design_1_axi_vdma_0_0_axi_datamover_mm2s_dre
     port map (
      D(9) => sig_tlast_enables(2),
      D(8) => sig_sf2dre_wstrb(2),
      D(7 downto 0) => sig_sf2sout_tdata(23 downto 16),
      E(0) => \GEN_MUXFARM_32.sig_shift_case_reg0\,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_18\,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0\,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(9) => sig_tlast_enables(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(8) => sig_sf2dre_wstrb(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(7 downto 0) => sig_sf2sout_tdata(7 downto 0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_29\,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0\,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(9) => sig_tlast_enables(1),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(8) => sig_sf2dre_wstrb(1),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(7 downto 0) => sig_sf2sout_tdata(15 downto 8),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0\,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_7\,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0\,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(9) => sig_tlast_enables(3),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(8) => sig_sf2dre_wstrb(3),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(7 downto 0) => sig_sf2sout_tdata(31 downto 24),
      \INCLUDE_UNPACKING.lsig_cmd_loaded\ => \INCLUDE_UNPACKING.lsig_cmd_loaded\,
      Q(1 downto 0) => sig_sf2dre_src_align(1 downto 0),
      SR(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_40\,
      SS(0) => sig_stream_rst,
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      empty => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1\,
      fifo_wren => fifo_wren,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_dre_tvalid_i_reg_0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_58\,
      sig_flush_db1 => sig_flush_db1,
      sig_flush_db1_reg_0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_59\,
      sig_flush_db2_reg_0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      sig_input_accept21_out => sig_input_accept21_out,
      sig_sf2dre_use_autodest => sig_sf2dre_use_autodest,
      sig_tlast_out_reg_0(36 downto 0) => sig_tlast_out_reg(36 downto 0)
    );
\GEN_INCLUDE_MM2S_SF.I_RD_SF\: entity work.design_1_axi_vdma_0_0_axi_datamover_rd_sf
     port map (
      D(9) => sig_tlast_enables(2),
      D(8) => sig_sf2dre_wstrb(2),
      D(7 downto 0) => sig_sf2sout_tdata(23 downto 16),
      E(0) => \GEN_MUXFARM_32.sig_shift_case_reg0\,
      FIFO_Full_reg => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2\,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded\ => \INCLUDE_UNPACKING.lsig_cmd_loaded\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_7\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(9) => sig_tlast_enables(3),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(8) => sig_sf2dre_wstrb(3),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\(7 downto 0) => sig_sf2sout_tdata(31 downto 24),
      Q(1 downto 0) => sig_sf2dre_src_align(1 downto 0),
      SR(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_40\,
      SS(0) => sig_stream_rst,
      \USE_SRL_FIFO.sig_wr_fifo\ => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo\,
      din(74) => sig_rdc2dre_flush,
      din(73) => sig_data2sf_cmd_cmplt,
      din(72) => sig_rdc2sf_wlast,
      din(71 downto 64) => sig_rdc2sf_wstrb(7 downto 0),
      din(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      empty => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1\,
      full => sig_data_fifo_full,
      \gen_fwft.empty_fwft_i_reg\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_58\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\(9) => sig_tlast_enables(0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\(8) => sig_sf2dre_wstrb(0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\(7 downto 0) => sig_sf2sout_tdata(7 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0_0\(9) => sig_tlast_enables(1),
      \gen_wr_a.gen_word_narrow.mem_reg_0_0\(8) => sig_sf2dre_wstrb(1),
      \gen_wr_a.gen_word_narrow.mem_reg_0_0\(7 downto 0) => sig_sf2sout_tdata(15 downto 8),
      \gen_wr_a.gen_word_narrow.mem_reg_0_1\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0\,
      \gen_wr_a.gen_word_narrow.mem_reg_0_2\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0\,
      \gen_wr_a.gen_word_narrow.mem_reg_0_3\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0\,
      \gen_wr_a.gen_word_narrow.mem_reg_0_4\(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0\,
      \gen_wr_a.gen_word_narrow.mem_reg_0_5\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_59\,
      \in\(3) => sig_xfer_addr_reg(2),
      \in\(2) => sig_mstr2sf_drr,
      \in\(1 downto 0) => sig_xfer_addr_reg(1 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => I_ADDR_CNTL_n_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_18\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_29\,
      sig_flush_db1 => sig_flush_db1,
      sig_inhibit_rdy_n => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_9,
      sig_input_accept21_out => sig_input_accept21_out,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_sf2dre_use_autodest => sig_sf2dre_use_autodest,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      \sig_token_cntr_reg[1]_0\ => I_RD_DATA_CNTL_n_2,
      wr_en => sig_good_sin_strm_dbeat
    );
I_ADDR_CNTL: entity work.design_1_axi_vdma_0_0_axi_datamover_addr_cntl
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_2,
      SS(0) => sig_stream_rst,
      \in\(36) => sig_calc_error_reg,
      \in\(35) => sig_mstr2addr_burst(0),
      \in\(34 downto 32) => sig_byte_change_minus1_im2(5 downto 3),
      \in\(31 downto 3) => sig_mstr2addr_addr(31 downto 3),
      \in\(2 downto 0) => sig_xfer_addr_reg(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(2 downto 0) => m_axi_mm2s_arlen(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => m_axi_mm2s_arsize(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      \out\ => I_ADDR_CNTL_n_0,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_11,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_reg_0 => sig_addr2data_addr_posted,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
I_CMD_STATUS: entity work.design_1_axi_vdma_0_0_axi_datamover_cmd_status
     port map (
      E(0) => E(0),
      FIFO_Full_reg => I_CMD_STATUS_n_1,
      FIFO_Full_reg_0 => I_MSTR_PCC_n_63,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \I_CMD_FIFO/USE_SRL_FIFO.sig_rd_empty\,
      Q(0) => Q(0),
      SS(0) => sig_stream_rst,
      cmnd_wr => cmnd_wr,
      decerr_i => decerr_i,
      \in\(48 downto 0) => \in\(48 downto 0),
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      mm2s_halt => mm2s_halt,
      \out\(50 downto 17) => sig_cmd2mstr_command(63 downto 30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_inhibit_rdy_n => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_reg => I_CMD_STATUS_n_12,
      sig_init_done => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_reg => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2_reg => I_CMD_STATUS_n_9,
      sig_init_reg2_reg_0 => I_CMD_STATUS_n_10,
      sig_init_reg2_reg_1 => I_CMD_STATUS_n_11,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sm_halt_reg => sig_sm_halt_reg,
      slverr_i => slverr_i,
      slverr_i_reg(2 downto 0) => sig_rsc2stat_status(6 downto 4)
    );
I_MSTR_PCC: entity work.design_1_axi_vdma_0_0_axi_datamover_pcc
     port map (
      \in\(36) => sig_calc_error_reg,
      \in\(35) => sig_mstr2addr_burst(0),
      \in\(34 downto 32) => sig_byte_change_minus1_im2(5 downto 3),
      \in\(31 downto 3) => sig_mstr2addr_addr(31 downto 3),
      \in\(2 downto 0) => sig_xfer_addr_reg(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(50 downto 17) => sig_cmd2mstr_command(63 downto 30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      \sig_addr_cntr_im0_msh_reg[0]_0\ => I_RD_DATA_CNTL_n_9,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg_0 => I_MSTR_PCC_n_63,
      sig_calc_error_reg_reg_0(17) => sig_mstr2data_cmd_cmplt,
      sig_calc_error_reg_reg_0(16) => sig_mstr2data_eof,
      sig_calc_error_reg_reg_0(15 downto 8) => sig_mstr2data_last_strb(7 downto 0),
      sig_calc_error_reg_reg_0(7 downto 0) => sig_xfer_strt_strb2use_im3(7 downto 0),
      sig_calc_error_reg_reg_1(0) => \I_CMD_FIFO/USE_SRL_FIFO.sig_rd_empty\,
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_2,
      sig_cmd2data_valid_reg_0 => I_RD_DATA_CNTL_n_0,
      sig_cmd2dre_valid_reg_0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2\,
      sig_first_xfer_im0_reg_0(0) => sig_mstr2sf_drr,
      sig_inhibit_rdy_n => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_sequential => sig_mstr2data_sequential,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
I_RD_DATA_CNTL: entity work.design_1_axi_vdma_0_0_axi_datamover_rddata_cntl
     port map (
      FIFO_Full_reg => I_RD_DATA_CNTL_n_0,
      \FSM_onehot_sig_pcc_sm_state[6]_i_2\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2\,
      SS(0) => sig_stream_rst,
      \USE_SRL_FIFO.sig_wr_fifo\ => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo\,
      din(10) => sig_rdc2dre_flush,
      din(9) => sig_data2sf_cmd_cmplt,
      din(8) => sig_rdc2sf_wlast,
      din(7 downto 0) => sig_rdc2sf_wstrb(7 downto 0),
      full => sig_data_fifo_full,
      \in\(22) => sig_calc_error_reg,
      \in\(21) => sig_mstr2data_cmd_cmplt,
      \in\(20) => sig_mstr2data_sequential,
      \in\(19) => sig_mstr2data_eof,
      \in\(18 downto 11) => sig_mstr2data_last_strb(7 downto 0),
      \in\(10 downto 3) => sig_xfer_strt_strb2use_im3(7 downto 0),
      \in\(2 downto 0) => sig_byte_change_minus1_im2(5 downto 3),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \sig_addr_cntr_im0_msh_reg[0]\ => I_ADDR_CNTL_n_2,
      \sig_addr_posted_cntr_reg[2]_0\ => sig_addr2data_addr_posted,
      sig_cmd2addr_valid_reg => I_RD_DATA_CNTL_n_9,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_dqual_reg_empty_reg_0 => I_CMD_STATUS_n_1,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_2 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_10,
      sig_last_mmap_dbeat_reg_reg_0 => I_RD_DATA_CNTL_n_2,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_next_calc_error_reg_reg_0 => I_RD_DATA_CNTL_n_24,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg(1) => sig_rsc2stat_status(6),
      sig_rd_sts_slverr_reg_reg(0) => sig_rsc2stat_status(4),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      wr_en => sig_good_sin_strm_dbeat
    );
I_RD_STATUS_CNTLR: entity work.design_1_axi_vdma_0_0_axi_datamover_rd_status_cntl
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rd_sts_slverr_reg_reg_1 => I_CMD_STATUS_n_12,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_RESET: entity work.design_1_axi_vdma_0_0_axi_datamover_reset
     port map (
      SS(0) => sig_stream_rst,
      datamover_idle => datamover_idle,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => \out\,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_cmplt_reg_0 => sig_halt_cmplt_reg,
      sig_halt_cmplt_reg_1 => I_RD_DATA_CNTL_n_24,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg_0 => sig_s_h_halt_reg_reg
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
uS/dIpDTldS7400uyLsI6bJxO+WmZJrKXsU8qB+wpyI+d4PWZVO6Cm0qMQFNUZb63p6zCI5fvnQy
SxjaSP1nCte/oQZc55w1rQbTqy54T9kryRoH26nDjSBVZvJ8hffw7NONwiKrqeB6I7HJKX5RKw73
wIJxNNH7BCiCEtRLIxc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
L7q2sHnC0pU7uHs8shPm9nAcqyU+hUFnNkd6BPHl+ureEVBUvubWhEbLRLiFFJveufcmAfAXTzae
tWbKcVVt/zKzWEtv0onUXoSEgyS4+QaTAFeCPHR2bbnlP0aCCG2SYmC1dv16cFoAk/NLitClNXAv
h+UBGzod+suWv55DaNHeHtSZ/YLZxHdn/R47atTiQM+A1TWQkpa3faF/L9ANZISSe/OR6mPfQ/Zk
4AptHNmW/pWpd3JL4e06iK9P6ZLLRqSMR9mu6AFIeWYBVz+KkxgSIWgQO7/AHBUFjlIiMFhyQR5Y
UC1fo4CPZX7fMdUPwQiC+eZ7UtxMAUzovIzwEw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KZhqqPnSEvcItoYRHrFT/Wt2IEXHe7pq5lmAOfYqAaaoY8mpIG3Kd8B/C4s9kNUbktSOX78NnnrJ
brxcu/1EAlI9itnDH8ahxble+2Nt/Lj3dQ1/wbDy3HOKlwBVuOvVDArOpgho+BAnoLUZXrpsw8EI
FSIPKmsETVzLzZDw6m0=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WZbb0PsQl1vn7dY/rZzI8ZGsAP5Ad4C/d2cBXS49yTbQqKMTY7r1YHlrjBGteY6wrhKVmM92u/3/
/UJWPyNVqwcsrRAHhR/Lp3Mg87NIhYzETdNAOpnc7rWC9ieIeEiyPM734sI7QtAMVrZxXoUXnCjp
fjQhaMqv+HsuEWpFhDail+v8Ftwmr5xP1JSpqPfxLz5a6+q8/lTxRGeWZokM7vP2YFKg7L7Yoowh
gOm5w3JhR2fXZsksWxfQk7885JzsI4yZOrU8dY667YWWhkjZE/SKo2TMksiasL22T6CpyUbMwQm2
DJ+cMJbr9/8csBEifIsopc4V9zFbSU9eoxlqZA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Adid/GOKDljgmM7UpkmD6EVL+5rt6bnWK9P8RIZiI3EkLW96rM6eCs7jkLeKnEW/WPGRhlZrGw8p
C7Ni27oibJKJT5xUBJDymbO+yheaaTI0GaeDMIzks860gYA3qdvTPxTBotaOg6MIpnYd070NhTod
Qq5XNnxLuF7/s5rAZANJHyRQKwu4gVBfs5SU2FSjF546M5FvN7BX6G7B76ALW6vKqGyKxwoHkc52
Bm8/jGTxJ6zbwn2v31NEfjO6nM5m6yYwY0476QLXWI6+7/ILkSvDVTt7B9HpcaRg3n3T4AEQDMyX
8bBPgm0qFbWZue0dlr9ljYOl0dgwaO8G9uYe9g==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tq2b3cw7fnIOEbRUxnQIgAjXwRE3aRwj2IBVmS0S998fvCLPMUtm5MVXAqk0TwuEzKG3br/oRham
Oe5KAx6FauTTVpRhLH5RY3832M9OVTSW/bNq12/dXnJyOfYS76FQtd9HNFrSkVPMONGMD0ZQXRic
Yr0MaeflUHQmU6QUCt5OJkbG4F8qJLMWJsg03K7dNzDfkvev3QVf72bmHTm4SF6/cs94NXQl/NPr
CzQorTZ5BgCzVAui7mM0eu3mu6OPkecNQ3Ih+1zsJuGkAHWC7aFgh7ii6xEj1upD365TzJUF1ZCe
0jZj/Ub1m5OgZMbjbLYn/Fh5nqi+fAmL7jDAHQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
S+EkimFGNL3D/SKyjUVYhIZzRbEoTqlnv2kHD0e4rYYCt/O4IYecNmch6HRfd2U/WSZPkAoJ+xa7
GKQSo51PL81HSvqURo2CxltObyTYiklnzGtbdWUMpOSCjDe8LpQjUNwhSksWjZjUQypyYXS4hbCR
VJy96ow8zi5m1XMzoLaVMDYoJYLtOVh7eaL7InaIL5gXJIHWkhoKYh9bR/O5HE6YTsgZl+Ofmx/3
0mQ/bL5ZKSY6gBEUD8f5+SoMIjfXrGkjMj1+fEAIv0fO/wKyJQMKnDOgWMvcUw56dOJ7FWkbNvbC
kzquuXhk5LuzZfXWmhyDSyMGBWK1wN7iyMKMUg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
LQ4hjhkD/G9XJd+gVR5WF2vSll/p8/psR+nHjJ5/DHrtiRqVWFVc7B7T9XZuJBmTqrQV4iSBYWDo
zNaVdq26mGk6TTNo11Dcici0hEwC2Bg66k9kr1if+0iZo3VtB/ZuEOj2w7euhFo3ja1OovnDXxf0
8t4WMUK68mfUiMuKgVcbOFhm3Jdnbnz4u7SggH2/rkfOS8jbon9q9n0EXlK23tz2NzDLCS8B7ERx
dYvwqwBiySKoP1/EcfSwFNIWpr6p7kbRo7iM/JbP6UwBbkDHgE8HGS+3lTXIUXsmGmsx6EDSr/gY
i7lHwZTmDuhuIEJaf6gTJgtqMSxVyDVsrnba5umKgV8z5OOWUkM3FjVWIXOG7Ef2iKFCzBPmp2Lk
8XbrXk/bb9H/jr4UR3hgdbizISTysLTJd4n5uyeDhDgkxAc+1FudacmuZyBlA/VTR1f0i9+cOgLI
kdqbo1u5hQwnMphluBKjdTA3nZ8VnpDbdq5R7hIF61tIrUfdjwQw02je

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JzhYMwmYowESMI19XNb+BEFcZw3IXZpwZO3gzrVg2CdSjbAR3tiIVbPHI5Rgu59SH7H8abU59Atd
+nrPiG37rmU6CD+cMV2mU8SHfCDLYsnrbd9YLZ1GEfqTovR0NZHQTHj+7c5dP7nqm30C/kg1adqd
DOV7F128PbmM5U45xRxOJKUgS/Waz0gvmYKKJejkiyFPOgGbN5f844mtysoOckLrAU/BzRs8SB9G
zzisK/a8hM5af8/opZ64TGhH44Npzy8kcP+gI+k+U0oF0SOqW7CjadKaJhr2oDkTScVVCbBqFEjc
2gH862vcCfZu5Cd0Sp2ALgoqVxA+91lAIHJp3Q==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ooNS+XjsaWLRgvcrNWVpR3ihKtIJNT1oT4D5ivD5mCfw+4/SAyx9P4cmdvOotLNPE1eqvx1Smd9Q
LDImL/GqS7Cq3KEUtEBbvQAOp+0SjiW74cC6nyOqCA8NQcn5JM+vUzGSsORPnM5qP96axGmyEvSi
p3uL9Gmx+3S3KUJuAzfuqZwJD7gdcA0Zv3hPRl+xhx8qFtkPCfT5uj7wpFVaaJ8tTl1SDd2uRUIx
rgVgV+oERCg71oEVN7PqPK1y7pFVgSW9uhP1wuvO/EsbyrLYZV6HtBn3tJDcxhTsQWrrou3F1kFQ
cFnl9tcL1wXJo/F3wvsbYM1W0UPHv69XAsEUhg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d8YRbu+fllaHlNDedyRNDRtn9CBoVbO9fZCdhKpy0yf9dL6A08sFZuWVtVGljxF/L9volGB0IRjl
KbH2N/JBQA+tZWuh75kK5pjveAAKLVACS8A+Jmt/mrxzlolPWsruJ8o1Owrjq5tGWspdqmeDGS7U
/Ww7cN0C9ExUj4cjRDcKaqDS9MGwRtx4LfcQbQbRDZBk+cyRaWCchvmhjoum4uTizvqMq2u4oSym
t2zyKFjAuMO4zC2LbPbODeumm+FhlOKAHRyEBKA+VQeLB4apkMYparuD5AFWAuVvdWEbGq/L4cJ7
pEGz+6Hqi68CfF/4tMNiyHveP1lxnyAaiW6Kjg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 60880)
`protect data_block
HtzVH2ktAIekmMiOKuggtvDwXtjBmgqnK50uu29+d6wJmyew2Vbim2ZW7e+ssExKHhlSuS6UQ7G3
tdn3kt0VeWEjLqg6iZbA76AlNzfNkByP3ct18jG7MwtYl14zD+e9PvungrDL2Ud3ZjwGFiO23v8L
RzPuybdREs0M6cDGoXKz5A7v08DqXqfxtRniJMzi8cZuxPP/EHcgi3FYwZYYHcijTlKkNwjaxD4v
2pz0cCwpZdH8034kwwZyfG8DRq7zpbPh9sUUfOAY/8YoaFtLvgPaS627b5L9eswoGzDgA7tQgKB8
0uy7LgMoC9Szx/hR6PHCxPLAJqcYerGhknU+fKBPAmP3xN/ghtask8kRr3JHgkN2aUBY5ujLgx81
4ZSaTbR1h8Ad/cBG9OTKY8F/QVkLgfWhCsaZRyrBRafvNGpuq2FeDO94eBdY10Hab3n5dlLpxVwL
Peft47/iV3xgYA0XWvFqOZMPzoHFq5f1sbN+8AMOBl3Fva82ilXnkrU8j+3cKYoL2mYDa88pbknN
6VJyBmt2NxroPI7+9QL63vYXO3TEodVayDe4zdZh5mxalcrKSes4GMeMG5Rll6mjPWzfMUSzVIhX
HGp1OkkmX/4RdRymhOeLkTrLWTfaR1bk5tspReBALg+g9z3KVU/OzzYsC3NvClrEMzv+G7UVtoCa
DldcQFdhP0pONcNLc2rCJCJMkrylhdAauI9Fao+92n8QfA/IissVrOpUi0o3E5tpwRJfHf44R+0o
ljVonVgx8Gr65rk8VXWF9Up6x2LG7qU58AeOL+lK+t+P2T3qObQWKjw73AQLi4HzKS4Di/3tUu+A
RCE5CpSvK6gbRmHqMPhcml2aBM+vZXirKrVfTaoRjHdtGBbAbnVrmdkOIrBA1GWt5TI8hYpm5p0m
z+yWGZJewWMgMYaHshAWd4PeAPdYsc4aUNaDUirXpnHt+IFW4C2swhzopm0EZKMC5bjebJtXhBV/
Z/LfFc0zEdRyiRPYQiaObSVIZ6SDKBEcB1bdD9gRn1Ky+OBgcaF5rHHPowPwAnLV44SlvL48RTNr
Afn7B7EuuQ5NMU2O3jF7g6Ooua+gCorGiXwyYnh8qwRyuljHy8yF/E4mzUBJGR9yVWnn+FYfAWHx
1yTRm48bj1zXE7MMz8OIqzbY2HYhPUvy6VVNuLSQ36SmaWrSPTP6u9Z1y93Vf73Tmndn3wmQk57S
1IkUAH0ym93JJ6yLEazahTLxe15zAUKTVXHWp602I933xnLsPpF16jsywGmHVNbzTOOKkEOwG2/B
VxCxHrXkxCDU9FjmRqDCqNi1FpfkfuzMgx9Npy8I7yh68s+MGEcB7DpnWG/4KX3qSUfHM9Y0FGE8
P9jxOjmYYS8I5SKoGllZ4VlnIm1SPGRyxcPbRAUT6/+k7vnEJ2rYvQgLS05x2dmXNqD8LbWvK3F/
xw17N9Uq3IyICkyL5IVw/nKhoahte3j3+TJxZ/enzjYzsCaj+5E0YZq+tp2dIj8joR0Gs65xk9zd
VuCw5SZelPGrezaonO6RDYFJe/evgunYwysrLC0Qc23tcw2Cn4E6IUsWM4IpzICIFyBXkLC5yX8e
brZx0PwPUs2kIuON5jGOVWodxCGBbnIIgl/WQ15Np7gemeJ4mRgZCeCcSWuZu0wtnjO1wQLGnkox
C5FZamGUcQp9uMVvLCc+1pAbajfT/yyN+hBCcMXtzjSmljgoY+hPbxZ1ca2Dv20jZuI0HRZDa/6D
LVCHQXCry9hIJSoyW77V3ylyjgTUT3wXqnAubpPvCn2b9gQNhJMPmTggw1dIdLlfIpuwVkUyLMYn
Mc45qjvJz9yBXIbEPAUH6ZwuYyVNw6mFPexVQXrPajxl40SsD18gzgMloiMd8nF3uObk/55McJFL
PhiVYKkUlNrs/FVtOufUosIlDIlCX/EYk/BZeioruDD+a2S8tnAAo29fwt0q0gxYwz+ldn5NU8UY
XYkHqix2+D+yDLuXKMIGE56TpDB6+DER1kLEpd9Hk52tlmXxc6CGKx+0vwl9XSrj1r1yskrBXkJ2
v8uFcfv5XU4QkdFEUZmvPrYS8kMQ4TqVKhtOph1JLeJPUeYxr0xCJv/lmoOQdFNmhfivpf6RXDvx
qF+eHjkglI6lJnAh5gZEJYwuBXwlTSj9kjGuxGiYritvCcbbN9sWTEq6ILxKMLbEFjqKqL13gzIP
KSfy0sFFq7KuUkhn2leYhZ/WFJq/CCKZqMoX9ArMpkfH9RE4PqE8Jf9DxHM9mnjGnaX/a1fK2qPL
lFxxuc3Brl6cjfDYXtoofg3tjmJ1Ik+n+TLUVxRmcQFCkWK7QDK0JU0xEHKP24qdUVe/pyYGX38/
4ji6wOQt31D9+OvM9wIYyI2O7H+4iVFhCZunv6IxElKqSGzxhysQ7Mi86V+tpOsH4cVmxVA9Bxbz
xMQYSInPJDgeGhJzICln7q5Avy5diNNlEDq5SlOdVd9nnkffsHA1ow8NenABE3gMfPwgRYzPc896
WXULGaar2ej6RHjxV4iuMj29H1Amqh2PB8M+nahqrBk3jv68t30rqy9V6U5Lh6Q6fPQ0Vfk5hw0/
Z3Ty352GrADL3oM7q6x7XOHmWivR6iSmwRzTZ57nZCaEiEBfbWklKUWROPwjzfuGOWCcCO95hxCi
u0Iao5tzwRKoHGk6i+ZEzqxgY4+RFG8Ij9bDlKA4dozpriqQp2o1v1zaP+DCoRqcXR+Saqb11ngV
A6KhlpBEMKVyceDTGsjLM4YvVFlnGboXWedXVSwsm7n3lduF5sBtSrLSw1GSgD64x3Ayixma7pKX
ZR0ilZnVE6AaLjajGU08c6fojrEsv0b4mtClyNqFPfIC7Ro8V0DPSmfDJHmTT1e+Lah63DkCq/tk
brTN1516m2FgO46BCw7p+KLlEMObsmb1N8qMjq2XVZQvPVKcvVt5VVzA05VBm0oHxghO/GJXhY68
U7beCsXASQwHpo2vBJYOXPolenzHVoqr015+EwfVUNYt104rmEICXVzZ9Yo+J+o5U0r9FqG6htIh
ZUZvGC5ADrgXOQiBUUWfg7TL0dWDDG+k2NI+JuNoVsMbYWv8pQhWYcuIPFNJEd4FdL7tFO0cwNFl
RqbpPAMFCWJNtenvjDAYzvibi9fhjVJMGBuMyfK/qeUnmoxqyrQaubunHw3NWyH5a0Adb4ro0+Bt
6QCplVKb8bKJIPmwsBLyRqymV1OtAPIgPeB7nNCq2yf+hF8GiBXCwZl32xZtTGEkLKGpiQZpnet4
c4S/3adzS5XsY0/nStEtlOgqX+dsgwvkMJG/qhn9nUMPYsYznzr9FZRJAcEeAOvPG+D2OkrJUuh0
GkW1SN5vMdMuer4NQSPH7cBXoRHBKK/wwA/HRRxKHpBQFWfuP/gV/v5LCmkQ1bm6qNdEhtfmbvK3
STMsx6ePKgCVSO1LRpEp5BPWJmPfwAnAmgcaBylT78xCKnZVqFUdTCslIOdzp5eKkl7fGIbHbH3H
vh5av1W48gy/ixGUl0rslplG8O9gfmlUeDFBd0MxetNuQfnVi8ZiqKZRSf0cxVQ2/EoQi2DXqWQO
b0YMQsS/N+FgQYY78lg/kCdjG2yR+ZioV54XvI6S9Fludg2vf7qnhdhnA7JU+gWeNgxqSup1jSk1
1ZdQe4V6e0cqhQPxImH/aIgUNhWIcDQXACe71S3fGddjatNfHCVClSM1ghv5pnzOF8yH2OoO2l0e
bMqlCec2Fkp/jtrdUebyxy/ZWPaySagdOy3ZcK/Zst5wd1CXDDcXHPvRFNngzjqbX7a0gM2R/5HR
VhyAC4nWORRBKDs+yUV5e+ExEGoCPOheKsX8SlN4ApWkSTdbphL+yrMzMo24+14WoP3jgRpBXHkf
TWHsDMW/78KAIIQxGfDEWsHeOKpyDixFAtMe5rLd93gcHmi+/dEoIVeHFsTHB4HF8Xb/MqA9Cg0g
cENiaK5dG3SCMVJiPaU7Pvup33wo1kcjZM0cDjK7PyqLf1TaHrWm1Hz/8JhzUNbSlIb5LxaQn1Vo
+JbLoenpNyedToprsfCfMEEE2VNUCVqBgZnKYRMWOzBKYguYkKDsuGwrTk3Tkz8RXzQddO/K7vUq
sVzTLTWgbXjpcIGvbi+blAav544ACR+C0cBC8C+N9jVBdaOQPfZbPYFCHzN14JS0eArynhuYIPl6
Q9yIGzZrj7CbUfK41PghQw04LCKdUQlIvAMAKUgEWM/oeIowEDLURvn1YoRdPCDNmVFJ758CuD2E
d4xUb5X2TUipypNTtI37QP+FEtT2h3YKnvWk2fcZSoxCKaxIzNgSEH9ie08iyPiP11dJVWvn62D4
8EkoIT2/PXDxrr44hd6D1ZMFMYWxPw4dhf2rwN61Mam+V5r8mws9yc0yI/x3fziOZaElxQNXOxOz
ShVYaydEVisV8AFKEpqsATC7V8p30AGYog9vW/geRpOpfNXDnirCpX7S6w/mZPoIAyYip+D8sDPZ
GuXVQvjzh049TUhJvgoiogL3OyBwVdKZMU+605FbHwk5D/6wxaqhVBfOshTDVGhBynHAt8oePgRf
0LZmE3lj9uYRcrvjM0Qvo+DXnIGsXdL5ZL1PfqNB0fYFsI8/e/woX04l2TfkZwE8FnY29tZOXSxH
I/yk0nVGaW4sQ+Z1AbxV+Q5PrDyCIzl9KJTjpxNza6JcexneuCf5iOnSWOlMYN5Ty6szZpd9b287
X0ev9d2hEKe/iUCeZqrX30ogTnCqafAz51QReCOuGKPPlG6qLlCBPdugHMXYXui/keo+9N1quNRJ
hqdXp/7H2yt/7RwEuZZuUCSAEhAyJfylKfjiL9t17dw7UYmqg3ZgxVD3gA/bb6EEDRggyCGZRquY
1955j5MS2pJL0KyDX3R0rgVD3xcHpI94P7R3h3UoNEWwSig3Luoy+7qAYkX8p+Xj8G+TbIWH2Z2G
ZzL23bH/M3n9xiUANw7XAA27w8jOMIAjj1pf3MYrJEwzhHdmONuVBETOsyIOXTThChD3o24vdrEz
bJs7qvoWEidTjv/UdjHVKr8EPJLbfCL8cHD66D2eWwVXoRNAECyb32F0qLcFxOAYOf+a8dxXwVoL
ngxpUj2dW0gguSteDztnsz3+wHPoWgQmz21teXAktURjeB3pKMm8t/IrwLK/Bx37qYzxcM78/CCd
n8/Dffl1246r/E1QWJn/mvKkkugxyg00PBrLoioNbrC/BV00zovqWrIJ3U6gMyP42P9VnVcenw2i
FThTX8UoNRmOJxQkwj6eiFjFBZeXmTyMyU85TmVLLfXzemPeoWQ/oIGNiV2DQqU1JHLWUiRaes6S
J4aBXrybgv9m+xPHfmj9CGc4FezJk+4Tc083IVEXkWd7w/oZuPsjuv8f0qah2cHt+GyH2q7kwdJq
+vMRf3suutrmfe/lYmVnIxHuowAjjG/pzR3gAmKe+jkN5PYkO4KyFkphOhlhXKc9/6hT9riQOiTv
RzGZX/ADq1vHV4BSFfSPRQS4+7nZuqdHaux9UTu7OGKod+B3q1AxJPOxkdOMqvDAI36LeznQMQmB
1SZygkDfWwYtO94obCHFHOcOnoWBgHcGoXHOffvv2dMDtbGDka3FQx8m7h5KAdMcXZIwfcLsB7Up
C/WTMS2O8Us8jRMKsnuqRvcnvHFsA/p11F4lUzyw8nLXoQ48fPkpOlOE9lf7kktPyQ99kEnLO7hY
vR3DZvgLz4VATUUOUtjcq4CRcH8C38J8+5WXOtcFlDlxtE26f1lrldgVVq9UmmEp5orZcFliD3z+
pgyShqmd+MPjR4zs9eKLQk6e9gTtwsxrB/Pm5mdZHN5uPn/UzIG7YVh6XWPf4EXx3O7JedEX2l6S
EfSg2Na9kLoCavQVpC9Of9bUgTS1H0CkDzrou0xEZBrwd87oQNoar4Nq/bhJfNuFONee4ll0sere
0fiWqNnO4nvGiC19PZooErfHY33x1vdHrP8ZClTG3mr+QVJNLuod+2ZxW+G8O+y97r7A21P0w1IM
QbcKT1xc1FbPvw86ZSo8GUXODA5ljeWMujnL5RxmB0mrizK7/4qXqtNPwAXvTaP3Qgwi1BIF6FUQ
yGAFLUICmIuqayeManvaqPAYYJacBx4Cmsd6w7ajJtUUfcL+8p2rMbxDCXmpc6YCzHmf7GAcI8vM
5FqKV9JWTEOKTYnDAcs/tKpf1cYY18R2G7Kz7LHUhvhtmu81idBzXRUaZ2Z5UZ+4xJAo5eJZkgIX
qzp80MQORkt9VvBT+IVUltR/PFX4dHSPkhCGkAf5CyTFOCXHRAyVKK/2Z9REPkNsuSHHkrfSSzxU
oOjLtXinSY9jNkO9pX2B0lxIGA8zgmV8K0msTJdD/X5+GCKpxLSgWjyK5jz+ioHrKwJlA7GGlZv4
EYWDF+wVWFd84Ryft+IZFRGUFgZLDQovd9209q8RC5FPVRWQPPvLprjW+GLY0KON727flKB0jWEW
vpqkJ2dFiEOCNqLp9Qf5X6MHfMTg86ygKHTORBGll184YjA4cAq+0+KHC+OQt5skjnIXyJSOYSk4
7MQxXHze0e3TGZ05tM27v1Q1g+9siCrwaM038xhqy3WMmwKEz0CJ3lcQsHRR6Q/+ZyTKkpUMA7Xq
nQzYweMo481x+mLKO4aLAdnAgAWxbuk/P+4CNKAefSy1p9TPTpfn24IZ4uIQNHwXu8GM7WeIqnML
oqnoELCJmheCuvsV3PkLLcBrYAYXdBTu4yIW47INtqQy4kRSRUbjkMC/b5ymDY60nPa2rs9IU1Mh
zDXB05CPYmPsWUoGvqjsQfe5586DuuHQ/egoOn39zKtIhFeb5IId1emAy2nVtAEpM7NEiJCKB3iX
GqVOwdcly/r2Jk0Aom2eD6U8FR3MoDJbpuCKCl4NG2htY7mXIaWMDcPMQZgzRW8b0ui/HLYfDz8o
mSMpL/+YJoBI7Hkelt2RSDqsnbskLEndqgA27+ys7gs4cwZ0zBQf2rK2vzVc8Q62AHI+wqMAIwhG
KmCBkXcwQXYxIl0rpba3Vfv0sNaFOhU289rZvhZd/GXABRputfoCKxMDGGxkWSRcxeZxjj9/oLjZ
SGU64DlrzW8m6loHVKd+X98Pcq5yVfxTTeMjc8nDynMEu6qimb4PpRWNAuwoJ/Cp7DUD4bolInyB
RzFYBAGs8OGaYnEiBmKI8E4w47cKUcdubfpzbMaLWSTAHwPmz3XyBYPrR5DzGo79QCkGNhUUkDDQ
oNr2jd8Xf1I4AOV5afOpjgTu2IfLnPdaUUSTRIWYvxlN4AyTQzX9iKnzUoqMAOePtkvd3RDOsl0D
vHOLeXjo5hyRzNaxbKbJ9WM8JrAGqZyCUc5+Bin2aYQ94OiIoO83Y2C2v4Cx3PZiwJri+MqxnHg/
zTuWRUAPHWQK66LslAZTypiHQlyUuFoRz23tGoOfBQEVEqC/RE0EN/gebOxRe4QJyLOxnkzFEzEZ
R+wBXAp6EzOnF1FcDyxUG1VFkHYePY8i2RSFPU1pfgekTfUNN2yqwE9S47DShuQDjx44/5zK5ncD
mEefFD7gn7d2kKni1jpNA6jggPq3ebS+617bcxkou4Lfyi9mKrTg0RNsKwhkLQoqxgN5klSA+ynq
kMAcAeiNqVOawKjAIjHV+O3825fHPqdgnpHSouAG+AiDxt53DWZ6mGtPf0zVK1j0wgOwbXKgB5h1
/Pw9uCRE54AfFn4BzAcLVfTFZALCo0u9jDTzUhA7kaijB3BGFfHco2UZ2kldbbAKpa1nytQr5Fxr
2dDGga7VTUTeVYc8K8ptpBU1LEIA6YQg26fhiHS9FX9DVdlnCG0OA6H0/yp1YkS9o2izLem2w/1d
Nmbd2QbJC5IqCn8X1S+QiZXQXPlQc8lAV4RfwFzFHkp5vrvFreUtXu2jg/jtIWOxqy10VbHmqCUV
2RNQxpVhBe0G1jR+nC3/Ntm1PTRlsql6Mkn9L+Lf7AmWiMGcaQWYg8oYVND6CRTwYnxBwq5srwiB
OmswhNv6iBY8a/HaDCNqzKaK5nE4pI5dIHtUPG+P4D/3zm/WdLC/gY5M4CL9nhx1lb0x/N+Vnqr4
mJweFH5ue+e1847W8dYJPm9I6sTo5uVtwafWt9GyCJyypNj/Y24oUicruPWd5/zbsRvxUOzU+hUR
zzGtYbNkNvi0BoTHHK97YPlJ9cpCNkJrvSNWwBKNc1qh3JYn0Sdz/qc2H0EpDp4uK4Qk2f2s5zIv
sdufHxicUqVkmUbzNl7KdGk1gc/iM2Q1h8jvnytnkF0foQzzwnexXGdStH8lW8xRmRijWDqyBMmP
uORDg3o0y4qgo0r2EM+gW3ue/xmWVeqtYfKY1EehSTAwSbBvdAKU3ZIk/QHGoDn+CNpIo6QQ2SQj
jzuiF7xGqcTfEpNLU8j610a7MB/oHNsQhbngx3Ewf7GRdz6viIKzsVAbw/D3D8GVFANbRZXYf5x8
gUqF0ZbUcuWdExXnVjGO1M5bl8SE4919EDxtWwG5B3Kd3i/FmiIfYiDimOB1WdSnmUF8lhMkctsw
rzFIMp+p4wv3kJT4UUHAmAINnqncRWKYR1uQd1+We419yoAIHW5f6osy9TdASZvYg1dhMJO4DGE0
tnbY+0aKJMPbE8iIn6MSoUX2tnPFCivJOGwfRQvkMVrh5+L7LiKws8Gkk/xNeudoKxeEAKpgngPq
Zjje85eDKHZCAl04XIlhE0qDiJ9Etw3+0SXzuXZj1dB0PzfBE//3g4CuteMJHJeJ3qXy/3Ud0ftG
7EL/cOHFRUXb7yPVNd9itm97VHDF9Fmdll+TlaFyxH34sf78Knq/O8XlkUz/sENL6l+LXyF1RLT8
KaNH8gtRfQ4N7BSO4EoGj9MpzujgNQvDuLi3JJmttPIPMEePFIu29nv7psacq1su8c1jqbua41lI
cJXpwuA5TseODNdZDPtvEawzRhWmfw8MUvuMYVloA42GOnfFhKy6KkO95Uo/cP2e2wuNMVUYZzvj
ejRbIvAe1uRDWYvK5bUHKJOEcjZC/ZpgCnm3GMXTAiD4ASRMwl4jPNyTqiGGgn9lM0589eHX54tX
PZleKAQ2itqC3lkg86lOfcDfwpeKKe0KjKlh8kwrhjNqtt2Ab27+uuArU/v3/F4wP89kGL0l0/8G
XnB8tQHs4lrqTqFJvk0JjzA5gn9qQorS6uK3SwnzQxWERwxrbDaHhmIqP3/Z242qRqYzwftBiKVE
fwwjey4U2doeETVCkyAZ6dqsLC7wULtEdKKkX2ARdHbTAU6AHB+nToKEBmPQJuC5RLcdVkEvLaiY
qNQELZ854rawCrlVu5/EEDMwdZ82zZioS1xuUPu2ix1PVNWJXSPw+1zXno+bm1CHHAn3NzBAnjcv
if46xS7w+6AbFCUNp+NxbkDfkUeBTPFRA6FEnfOpHGNBLuxcUJ65YLwnZmpCbVJ9mRJ2J9kbB6Uu
Ps6NgGmKj5ppu+Dx0xbSQjQ9cFCPHNYkvUlvXn6x6lb9u4lOWQ2gGkrcVEytZeNAbPFt0dSjvweb
yy7V9XxGwZt2gZSJKR6IdBWyyJiOM/TkfDpwXGAN6Xq09vNBQQ96PL3RhA7m1L4yhgabfp880kqR
PP1Se7OnLRfiAokpUChi+loF4a4JWqt6/UZdgduaI2iuDsJIBbEvMSKqXg+mrK/lJFs7INs0ocdQ
vfup+gEh1alqujFKtukSRKSH2FYs8RGDRDSgqn/ADShc03TLShtFEtmNEA83pYKe/3jFeb/unxgS
QmGn6fmXswMr8YDu1hP+770w8SlqpTwCdErZZW0XX5n+zg2XrV2uIQB+vAhSQHMll61rXD212os/
RIgWibjtQQgIhtSEkkaGlj/AfHMUwbhkxiRxhv8D4t09arkH4AeorU5L0ypazNrJGt87qeXYnysJ
syY7KWKYNSdsUMPwpB7i934BqqF8eBuyMqrPEjR8vIB4AhDUFikOPLSVYzwEaxx8Zm2RivpbKB+l
uNYUaEKEEdDP7j/CLj6ua9Du9wPmGmw9uszzwq/qnrRbMNbRffn6S9a8hUDVAqFtePdMD7ZgLYQY
NUz1xt4xshEKsPK7H+3OLU0CyUFge0KG5a/KeRXyiWvc3GRA91hf8cqmMcaGAIQ0eB7cC/OWSBvc
e2VEWthna9I8GCEzf1YBcaeKToMZAZn2E17cZ8m8D94gb4Tg53YenCQ1oF/0U6qTKkAU3J/gukA2
lmK24CDNd+NePLn5smhcp81vTx9d6ELXhCWcYnB59YXCATnn/Zr/1M1mo43GtcuUred0os7eL+2l
D7BEgzL9NgoIEg9nOsgo2qy5QoeQS6FCgn4qu58f4vm/eCJv/4qJ6BWW8uzy/H++59Vsg/Chi5iA
VkcgHcGM187uX7DgJjSTJaR+MdcAP3QPiBmRgE4brr/Kh33hgeXlws4ODqrkd76IYFATmlDcXGYN
jQrkXDvAKrha/5ynLeh0SNKRoNRdihPn9txuma0u2kJa43DXolrGN/Cld1QTYxoMiKlbQo11dy7F
x7DoC10M7NTVNSmrTFrhfhll8EQdbbIqZtMKlCb2FtiT9ZPPZkNP9tkgdhpUqpE9c9dGYam3Occi
vtqXIPqw9oSIe8eKI6dM77wKGUmYNcaFtfb4pj5Sz87oZMMbOwO6MFpe27W2IDvmv0AF7Lt8/pmr
xsNTMMl2YreFfDMQpTUwXPY0Mhm57bg4SxZbd8y4WAMO7Ou66gMR/PoF0qHMtF2ERi8tJxBo9p7n
jFF28iffFw5Um3KAGHkhgR+4qbnKKMmL8NPriiocIx6ZK0l4aEo/hrnC/ABzhz2WDilwh6HgZei6
5zw1cEB15hdRXGdk5iV0OI7OHZtlLLFihIQXdr4pNsrHLhmw3SHMRT1dynfoJBpP1tDpx4Fu2XmT
w371D7Z9B3vaJhmdFSZN/YBt9Nvsgp8gfc0kSxhwvxu5/2PHZvE0AFqfb9e86Y97NFqT/3KjbuA+
bJ1/NL9ziOoD7B2TsDXVwBnquSg8Ahcz5dFySSg9RYAAwsx0cRv+tNH93Fxykw+uVAXxH52ToMT6
uxtp3Nod6lapsgebLwfJ3Y6DtaEZqL37epPTNtL4xj1HHA8KyGX0WJTSpPyG3h/WClRUXwekjKLy
8bSTmdKdpnoztZ83RSHpm7PJG6FsqEigatihcTPgRgjP7vHYepbU7q/29VO/LHOCgg2/wBjBAyKq
N73EIKGK7Us3eIRNkFsfrrCBogP9eXnA/e25r2QqFRi/HtZfFfWyKwN1xuTPyrAyg7MkjeQytB7i
1FSJKZKKXHuq8gZuULDt9DgpM7UQ1hq5qo/oTAol5Dk+Fu3CKtPEZv3Wg92onZX9Z4dLwbxi9Mz1
57Rj44TzAt+CTJvsG6US99PZW0rIe2UaZSHt2ZB6UL+8LaZpLWYB1dg6cqq9wjJsJa2Ums5a/6ds
WmBiWX6tmNiIreP2SpYNkfTXmT1V2wlZP7gGvcv6o48E7C4AnPyWlmve77bIHBssRCMq16a3kW2J
u3koJRb46A4Gy5044rTWFwG5SGBSfUZi2JCd6V55staRoMitVJjyiZzUQhKbIDkDzHXURxV8Lsi/
d+DUJtvxiyBpduuNyjzQjo5RjZzuHjPDO2L9kY8ibyBig6A5ZOeMc2dUY87az4z9wBjQnLCQJi7J
6Sk5/U3ujkOBZ4g3Y8q9eNfXOZ+Tz1747CBO5qeG4Hgeg0d64hkw/JtLpjmZXS4COiRYaBlYNk6E
Q5WAORQB9r8CYW9XliK6U8YWv2HFOgG5fjQCOYjtrp3a5aCVBmhDrq1xW4ObfMYJk+V4mvLENSk9
/6Vm70lK2rzr4YIIFm2DNhvV7MamYwxEM1q3m+t0dLbuOjIoEkC0bzhHQ3AapuKzTisYB+85VKVp
X+uGUuOuJiri3IiVsE7bvyDYqGpHZQ3Fwy8mXMX+UxjjBYl3XX//V5DugAn1z8PjVZ0K3CqW3L+p
ZUE9mArmo0IJq8basOV9XXy1xQhxvcgIwSZtBrHmg6jz1tvZFhs9cr4/rNxTJgNi8R+d0ciSbAvt
udfQzGcTIBzefpAqZeXuIj6UtXfnS1dow2wifwXej4vqvWYRue0pjdVxmpGpT7rZwKbh02SrzscL
D0z8b8V7UTL5PA8idIejK8cwPT+YQw6Evo14OthM96Q3gEprgcw57lr8IEY8CqJf4qXA1Gc09U2Z
hX9C/eUW0J0y2wmyJ0N4cbdFDhyCRMyMX07yh9+HFRekjoJGWfhp6ZG0Kso/5chpotvw6GSWHBK1
kNaE6hJl33278dV/5HAvY/KTn5v4DEpRXXsFwLWGHsazkYgOpNRHlozUsCKrbr0plM/dmRlfn6/H
71RWXFvsIzm6/MZTV77NIYNgcN5rk3NEAbfDwxjFMYlCrfpYVqEfiG230mhbu68GP3WLYDKfxh5L
XtiOst1llHIAf34TDjXaaibnhvNs3z5tKCFC9OKYoRV8jfVWO7iAPF63HseKP6LjDjaMTXX/wTOm
sCmICNvnght+33qJyFsUS/HYgdMseFZ6BmmgJPFYq1MrA9FDuwCnn3FenOUQiWcL9TpVXTeib1L9
5SM7sIE0RINBBZGN51NW5KhicXgPjpYyVlqg9iawLSXFWzhTyCSqiay1KKyEvnUYoovn54tPt7NG
Ri9IKTJ7WP/l48z7XhyRIaCvC/4bRQdoS4DxiPKVAxiP2reFYx2EIWAQnJDnrrpVeLO5THyIBaQd
tAPqkiQnL0ROk9ucl4oz7DM4/64TJgUFM/pSa9muYGVajP/rg4CEYuWTVhi7EyQkl1hy5I9VAXER
rbad4EYsGkZ/B0sVLg7+lkZN1p2QzYiekhwbFXjJdvZxyY6EMA3DABrf9WcvzyBQdLeFNXMz74Lp
Me+379hTHAIwCEt+LZuoeM/2XIwjEk7SIK9UsYUX5DDKN9I1ZLBh5YQmDPmJ9bSDtyCJLcLfgdN/
qP4v0bWuS+Ze0GqN/Pn5sVPHlWreMnj4+M4vkVcdDqPHGasbKG0yMISdhHE9+/KeP/huf2KogDuz
6fu+nM7VCuTKW4MrytgOMdzMKpmshADNfbdixm5EyZ5OlRpCrfFzvA4ez78ELyR9QHUd0GYAIq+R
WtLJGLXr4RopWETiizFECVPt2kemfvh4V0XEHSjFtGl4oPgjoX+ldYYw4MklVcVvvYCSPjmYKr/D
b7jhDX4Y3l+8ttvBt3n1FM5X3ZqFrd6NpkYPEZRHnexsqUoz0b0/HiVjHM7tBHZu1n2qIVLW7H9B
XPmpOTVj9tIsFDp2JmhEuGOcQRY5GHyHac5OGpC72GnGVlIgi7fYm1f9E/od9NwMW+Ot2LsqcM6Q
Nuz+Zl0UKV/RyxD1q8HqbQLWBOn1FBDAMC8KMsivtXRFLZMGQ4XTLQgQs9LV9PFq+ir3bulb17+j
xXVbJDgZnBZEdUXLPiL1noCuCZGVh91mWlQsdvbXkcIJsKGT6GL9e23yP2k1MbBiFPyZ3p+dCbm4
DtSlwYGUila0zduALsF8JQ4W78eMrN9Vz3OZTrAOHpFCloUPHYWMaUQl9hHE/kXwpbSX+LF8Uy0T
gkESocqIDP/w7Mfs3alSDZVmtciNR6ix+0OXeuMQqxCJxMgJ6u+9cG+T6dD5lh/8v4aCJVguH1F6
VRfSectE40/2l/AD1JkAiH5cavdhEWZGL4Kihud44hv6rrNcioSVsCabwP9B1cJQ/ztDXmIDF8Od
QkTpit3l/MxxVEVbd+CBXTsbPdliPxFRFubN1MH3Get+PDcggxvl0nwmuSxYh77D+UdNXFIHEW4z
xytKeaYJ9snAOQDzTXI74gbIYPkgT3EMCZLh56CzHIW+mY5lTr6uHX4VyHeBhrCIsH5CzyX1cqqE
77Z7tyB/fn2XOGa3/dtxxsU3S/ebiHb7ntItZtMCEuj6e3RWJlQ9zCRMfFt3UfDOq6VNY2li4J9c
jtO7Kxeid0gE9V0wTURZyh+SPemER+Qgn9Sqinlk4ulHHlcbJKIPeMJjRwEB2YMgHZSD9/g7l+fB
ty4VIu3AvawIKJQZYQXShc3SgNLSVEQGg99nQM+BaRAzcBR+AO9CW7UY2Zgmzgr03s3T7ylxVs7c
m6qafvkY+a96LZC/+FhmiPioLls8jnYdo4rmxcytSltFSHIY9pGlonx8WfAXMo18BogqwRcTQdxW
9JyT9hQphfczNkwJmdKd6/zmXJtXMzxnTzCZfVjAkiq9aoum0Bx4HYmKC6AmoAedaGWdCz5kMmlB
lFrA0hGBCzDmc61/qf6hvSU744VddfGqkXy9e8TtT6T323VhLKAafM39/+FZ9u1Ernyf+GQjhPAZ
KKWKny8302cICV4vdnXhJHJbn/SEXnFuLIFSTsbCtuOFIWB8G7+XQmKKIprkGpsk0cMzzIhqA/SM
M48KbWhZK/0LceMwMbGmnGC++/oB4ZbRvsscUHdUW9jPgfke5F8a/9RONhWKjr03cxQ96YqiRGaA
vyIRVGgMsuiX1j6EhtGcPRmiepeOc41YWWVRVhPB0n43o6Ib0n/SdWiHBKK1n86JXaWsgFMrTi6q
0Pr2kNd65NS1LGJOvAaiMuU5NnJylWtH8Hxgzl+aRMmM/z310F6VDuRbibri95ZYOlsSZSu05Jwa
aEr6oHAIgK8G4/y3krpMBzFLsqbMw3Uirq6e4GWtul+IqtNJCfvI3K20LGjkWgw8hBvQV5I+w1Zn
UN7nJDMeAlA8fHpt2M9XDKUZKcyI8ahDBtpn+wOIOJku/6gBNlRNmB+Prkq+7rgL20gtuHcXx8Q3
H/peciwTIOQCFtee2FSKBvjW2GoFaxxhJ9bQccXqE0VDdnh9QT0lV7FnXHxJnJWXbCKzlkfPhFI8
w2NNOOdWeDPqVFoPCSI4dvQpwTPeTi6nBg6p6FdZxnV2y5P3bNl17ZzK/hAG/W4bSln+2nrchUKW
zAlt+4/T6owKxQvQEYOz8mIyT8Lq8BdA0r9c9dSzCMfdu+L+oRgsUn1AMYc7vvyUv6C76b+ZfQPu
5d6aa5VWpfoTx3KQ7EmdzjREFrDwojzJ1c9Egsh/79ZUXQgR7k+cTwLlgi1uBg9bIB7qcIZP0ijw
L4qAuka+IDxl8qz66YG5PAjinRFdd5OF2/DOo7Tov71+zZE9F9xKWomhbLoqsxLUa4AhVISE0yZ9
Rqqt9jOxnk3PajZ9H7+KFpHIJca24ZTRPOhMmS/HoDae0RCMyvv5+f9DV8dXlLJh7PQPk8VQ7aco
oNYL0Ionpn9sGy763hZEo5bDFKXEBdYsaer4AfVjZTxdIfiwwEjhvLNkf7QWFHJyLy32w3QO911p
xazZkGq7SYkSUIIa2WEMYTLT/cnoAcSImeGA8cN6XbY/BBT7CPp3HB18qDS/otWDRqpJv3WpC/L+
Pt10Hu6XUAs7SbR58mDuIEvANsRHjT3ly62JwVSqr7dkBLMaD4vjahTB859heKDKN3eZl8fSHxA2
WgGzfb7H8Pa9WkIICUTD1wc3FUo1MFOEDRLmEPNNdddc0V0+3QqzPLFUhmmqo4grpEsrVD43fVmp
6wSrNN95C+Zmo0GjDYjAtKFtHgOTT7aLcqlcwvU/qZ59DiOZ7EbjUyYjSpkXfFNnWMQDDYY8eaSY
GGGKUgiSovxVJFgKen5UECrtaEMoufV4BF++AB0ZTHHMsGY6ciqbzsok1ddj0aoWwCWpH1p6zlIs
H3545cWFT0U9pb/CxO75RYB3xasLCty44gTcwWaQnh3ke1VO+hRAhBrb6q5oJFg4Mj76BC9H6jDQ
hlN3/2OROZ4Zrm4Oy4Yfb1sCl+0bDWMOzm2vYqUjddFglYIsYDWa0I2t2cnpRxXKVN6BsUUZm7/g
Eq4NGuyzgddvBbLF8ad9jMJjuBv7qHdnkSjahKfxLvEfGgRrWw643cz0mtl7cQ9pPqpw6vMSic4r
5Xh17rbPoRFvqcalHE+YFnFxfdER0yS4nlcP6f/3CfnumE9UQV8PoZQJAF8V9g2XkEzrcvZBPqHq
SoACaBEoWJa8XPQaUt4yaZ00qe7iQh6mVx+A+tlr6OYiy/qwFPEq+zn1f/GtK4uA0LLYSHDCvjSZ
q7W/iTm//H0dWZY5YG043aXLPuB5vdoQYPs+J7Y58+xPih3oxZsw8DJqmMXhQ9jxfbiFYuiAyqjL
rt2/6l3G758/syQxAsTSkk7D4J+5SA6K2vHeP+pCJhCwlyp1BWlcHuJLqmJP7AgCniCNDdzgRVcq
YtefAoogVJpLKrakXSwfYdATwD093uh04tPK/3PEarAs/LXDqKMHEjzjHJWtcNJ/CKvEIUALN7NH
kb18HGifvF0UWxS0K9Kx13iH/QBEsJn7C5Aw1+gjpyD9NgaL/c1DEZhHe97idShSqN77sR/GxxGi
Mu1tbQy34OBo9jpYX0cmhs5chXpZ3BN5WuNVCN5Ty6BMbF9DtzACKxvorS5ZnfSaJKKmmUQ7Y2Yg
0SMXX8Rd1NKSg2hW72VG7dPlmSrgNQr70W+UEQ4njpHk2EHOwtMmkv4kweuW3ZBegBozVoRhVxrX
n3E+ocp2Dv3Hi/rYmNwoA/EPfV/hcMZBcuA/NkId71brC/OFqw/bvEz0M2Z9C2M+auYOQLEP6877
TwPsNbr/HrGv+1f854jmYSRnfvUANoz3VA5yNIXgbLx7bjClEpygrevmDCW+ugLrVuBt/dh3nyeX
mzAQqd0llBoUnfPmDpaoa+fjJ/pvBOskR+44GgsK1FUSjDr7+bsz1EvrswJfKHAwvMh2csQq1Alv
vgGQquKz8kMBMgfnafxSoMflHPFSOjLLvGLYSviltMQteBPuRi7v4lgmE3VdeHsAzGRtDi2ZLGg6
hNFrisbKviZYFEMgIGl/wrGyIkpNonOhSDH+NLHop5x9sdrg1vkdz5CEvCwE57/NUQVSk6mYdhoC
mzHzpViLCYp3cHLhSAwobcLn0J76+tcgrdGHKO+ovA7iZ9Bpd5KAPvyrpWHL4BbBwKOu3VEOOc6X
/8KNTkfNvcNSdEOjJrLn7BvbrZWCpqOaIst5YeY/GolDvziljX+/UjuqtRj9tgAF1pRcIP5VpGTu
5DatRIkbJug6Spbk1itb8tWNYsuGPm7xNcSSDrc/VNaVPmGv35KWAgG+P583B0VR4nGHCzz8lEWk
Wvkrdpn0jewQBU/LbX7ws2T0R0wZ1PKBBzBxBJi/mSIQ6O27Oib+j//iLc779ALhVenZI+PfwRvB
hU4Z89c0TXgbbxDrGOcjAN2L1stplHB39WPzLv+PPhET9jsSvJwFooetuYModZDOkfa2jaK6W6Tc
lj3z5vAfRE4uhN/AkaZKVj7PdEB5QvJiwASznw6LgaUoCT+hvWrxsgSMe0d+DS0489jWAqWrH8pR
2YIPh14foesA+RojdLUapgEUNo9lU1UMjSkWyNwlcYE4gwdRFgBUAHWY2xh6uLxXwt1Es5yigDcV
nDI9Cnm8pwgUGgAoKaaXDNkdwuhAZ5vMWGeLdiE7aVxNGhKJxquEhKl9+JLlQCuDR21j6GqUMYOZ
6By6Otaw9B8vDtR0MpTTJ6DvBlRT8frRVzmXWJkYgDhw83bzBVodHjpWqEYWZoVcV5nXeEwcSA0d
h/rfVOGmzuQCPfVjplwSU+dDC9mOK8oKmrDLddIhZmhQs96lACxIWi6o/sEQccihn8xsMdI9jZDm
mpD75vCy4XYox//7VBTnQ2axCp28hdFHUuQNqsLxWBq3KRdPlfJS4waaXx3o4tEatC19mL5kgGQQ
IKm2Wu+yHmRpFONfLs4cy0zLXYG5RaOPiC0OWOCVC3cYjdq+Hh7UIOaADydJ1taL1DISLcfezZYQ
i+ovlcvbrlcCCY2KV0JcDDKxWF7UQ9st7Em3FdVaLBIuw8nIhd9l+3Gyml8Pxi+E+B+8X7AakXZJ
EMMT1OJ2c2M/sAuyDwcAFUIGCnZnx6m3YCVif5dZ0WHJlEZlwW73t5GnguQDQrKyXWnN9DnwPBHC
szgsNIQCfOLp7UvDvT67wEUbqIa06W9/4MeUMNxIfh4QT8xb2y5dNcctmlrM6Jmh/GTIlaxIgRrd
tdwQ1Bxo+7idIJZU1XSHOl1Aq6A2i10oIzBHlGb35wBs1KFtQmH9NMrE23latplCJg07v6LCaoG9
CE6YzVU5x4rzk7tcnmWdVV3iJcDkynjcTuS0H5H549xZvMTV6if7U+uniAkCxHjI7VvqjKCM+dsn
qf/BjPVgbRncxkKw/NJYL9ddCjGzTWEex2ILgNCNrQ7V/iCZeK08w8QjwijTvlscHBmh2n01tOsG
OGgHswzriBUoez2W61KvvQIRX8PBh8lNHNUGgtjr32xQJeNIq/UA+OmHU4jsgkbAgTw9H8YYilcG
FiZbtEmulYkh1MUrqXRWV9VTBd94oGn14cIeHZ5F2CpRMQiqafv3cNvoJSfFVYObHrcDhWlBmXsp
qz5xhyonZQ4LjVtUsQFhrZfMEqXnv4OI+JubU4QSWQ5jJDLs7lfkQGOesafVZaz0wuim4LSXrTxX
qXJzPkMsoNgRGcHrdfGWM014kQ0KqwlOCeXHF+VPgZsTH0U+05rJxpQkINE4JpB94ozC8jVkVPEV
Fgx2J7SVWbSE49MIBNkopPygYjJ6IMw591LRGcK7diWiZYLhTY2UWp94s/XY2s0+LV6uAnx2bhgL
6oepAf61KWCs4+hM0DgRgyCUn3UyiBZz9NSLyUMQJ1q6jxkN5IwLNttoMNsUTOEQt/0wPTjuAjVq
H3yIwQoO3tlLVYX1BDGJ4T9SUjMGmqV1ShiObIqLiq7r+KmhWbBQwF1/rcxW1BOzlIWrw3MuMFMg
uumJUKbA3Z3SHH8D7xlykJAD7QKc8vJfn6TxHmBbfxcsuNpAj13tbP5kwSHeCOQNB6KW1zUujRFH
0Ayjm5QHe1nmL7Bs1Vxqbo9k4NkAt0asRDdKLXGg4mJBnDXJzXuGo8fSiI6Hb4EHyCei/S9bq7ed
VAi5oo8S1EKPuSnrQf91Mf9g26G+A/6cEBCf2y7N+HlJO6QNqIEDl7AhwlKLSOcECQRkbNPrtVO0
jSgaIg1ZwuO5ZlqI7aWJOEwc0lEjLs8b9kpKxICpEjZ2iIuYxuGVDj6/LoOe6i+TIdkTfqwKVXp4
jTFx8KRpRaYhItAVBILtuuhK26n45iT5CT+cK+GNy9VuxnTRh9fb0hVpNmCf+vVeP8IxFSzP0DKG
jaF0ni2HK4zzcSTJ1M5Ark86miWq9EBLTAfMujJsSYgOyZyes6ytdIcLch7D+Hv8Ibuk3deDsIER
3xXdbxTvnTKms506IqR0M6Z/Pzqeo5U2UDzRkwdLSNrw5RwmQY5YBrCjzWJYLI5hLf4F6gvfdACS
uiFgFcXm45uxTgr5iG6v84OkogauwnUruB8cBtJvYJkIJGX/unIGEJwr8/DvWNYVxExBL9HD5oor
WvV7loaiQqdJ5NPz7m8PIasiA0V2gVW0PQlvalCN+wTnR/MHaKM4owzU/ZYVMvfDFw7BsV0RK/Up
1D4VelVjiZ8VNTVIqT14a7r+qxtS9fEUzImKzSRVuct400HxU62c9GDez4kDgOpmGOPACJDDFvR4
vcgTxe583kBXHebKxVPSfj4x85L5DxoqmC5Ewb0Pg1UA74H3YqYArh/sEM5e/BB4ajOhDH4niYk1
cvtGSB8+sdVt0w8g+m92+u7llcKwQTdSAS6jAtIbYJ1kbJTGOP1vB3dFqh7S4pQcWG1nTviHAmj7
5Ah2i44qR/6xJ55BpIaYvjWa2F6Jy6sSjLP2alwMEmpVm/DLL9J5UQhvnZVosV18WM0k4EX2bl7z
3geHIlpr68xoPI+Ymi42xoeofuGyrzxCDfr81NdaL9iGL2iORSSn3Q74rfpFCtM32qDUyaKrZ7Nx
vHTnJiiK35gcc887eX39OYMcQYqGVF1lp76u08WfHHHcAdjolMKX1PCveerFtntgQjkKNU02dnik
6srZxZSEib1BgQnNn0Pvu6o3CXZPeWJRw07/bXEnmnAUxYA6co9+j0XbVn8lqphxCZVjmtdNqoTV
TucbxAcKRjIaK1+4XAh/bCYqUdHDEpXBr5C6RncmIRNcQ/H+oGa6yif6vHqn4StGl9VuZ2NDIhg2
+VADv5gFX6UFacPKT/gxvENPqZPFu/nqxNTprPjCEFezk3vDMhVl+w72TUQc/xjdP1U+0DjGliqJ
FFNxxc/b0d2sHHpzvTlSIrNRilt5xTP7sjdATQLwXz2RvCsO8U37VptkH4IFrZUC2jU35XXBZmrl
aBHubfzMpgoHVJ+Wr9cejiITARH9ttSmUSxBqw3MXgQxIE6cLNs7UNbn697g5sTtUxNlreQRngp6
U1RVgk5tIADynqXzIIW7X3UQoRIRlRnzLKp0VSH9eDz4+9cEnC9mWiEWE+WW3n8H/gLEJkuL9fZH
Xbb0+G5/vpWp45O6onmvgh99at2TuvFX7S5QCGf+fNx2IZdukipsilwuqGbL2XvgQQKNhpNu2mvA
lZM0D1MqFspe50+KXiph+NiCr3lz1aBEPxxVWctQ2G3zJVpsQZB6TALjhkEw6JwRNgKMALq8sOlL
DIJLMgMUL3lHXQ9DJOI0HHCX1ADi+owcHcFEaPnBCiuEQ7rmPsPNwddr4/roCB+1qlD0dB7mwUKM
6MO54LLtB1cHT471kKhKFP3asj9+imVsVU9CRAv54LtWoEXprqFlf6pZQgQvpVLCQlON3KhE2ggM
yr6LuYOg8Rhg/CuieaGkcEbS/18wa0LQbVuoonx5RiEZ+mG3qgZG68WfYBcIyxmAHkzPFkovy6kI
qXktZTFSSoImQsRIHZqgvyEGqKtgdZNsnwN6mAafGu5jOKDw6h+g00bUcPWa9M2FoEk2j4+rDVvo
neQEoI7MLJksF5igmWT0NytzHnvaYfFaQZ3czvFvddEPEPOou2LyhwzdAGFzaMeM06erpJ2XYuKO
wf9J395sPaIr4fPxo53GsG9vSPxdI7Y0Z6hugxm16/YkhYqTb1oP/9zTOljxyhMGobHbyE5cYOLJ
6H5eKSJSy6KxaD7fsxrxyOUkSlQFbw/fOtNy9qq/TF0CwlFPotIyBbV5Eia+uxu/WcdhYuSFlEX3
auXGQZjxJp4oLurddFZLhmYpJZHcNs08V/hnI5YQmM3AhYgkTlgbdFnCX4gap2RyC9i8rKMg/dAT
LH43BB9BC/fqhf5A+CB4N5aGonCNUNppj1Qar9Jb2GPj51b4KPvcgK9UeqnYxQLsXpqd3d/RS92Q
XnfvAPcJ2Ee7phGVANiEwiJeSeBR7matm8+XE4Vj944p9K1HQpcx9U+Ub3EcWsPfnUxtUEd9xkOT
O8Y6HH4XpzwgD+ZlQRmbuv4GmKW0MYkGsbRv155XurWJ6EuSc+3+zoemo+QSbQKa7DJCDwX3zj76
EZyK6svXRgZALO72ZzYlVnqAx+WDrp1t+srhhKBgW/C+js17CYeCx0DiTVLnJJeFFgFHTqLTURX3
A0LmqbgJBs397RfM/HsqpPdAQXWtK2Hq8esKU7X3EHJ7C6QMx84sGM3KA7u1Wk1TyFZv78Lt/6+d
m9xKh/CSYCj7nnT4GzuqN4UjDLFYM1R0RKdlf2kAjh/kKG7QP5Zd1XZAkaddzGsB1BsjYMK83r+q
5inYS6fueLvDGUYa+4ZXW/fQPyIIu26Z0r8KfrCdpMHx5wlf/JJNT4JUkcU+lOSWtQiNujl/4YnC
jwtfFvtVGz0tu0sncDjg43izSU5Q4sKL7hSlx4kkp+CTIeJQPsfN3/I1QLU9aRz/STG0t+Ipw4WD
8cvnkS7pCoWLn/kotud9Eeg4Di4jfoQoF79I+XHKeAAmfS9ShlcGTtj7kjLIcME5hrd1wBs7ilN/
TTSaBT4lR/XAwAhxYP+BAihOLt9OTwjSUDZhD8zI+hLF6qpJMZxDepx0I3HIM+YiTOHMX65TUF3l
qYwIojdxL3eGTeu4wr97oIwNFNDfKtibPudh58TopOkWngq4X6zws+pl1IwUtIRO/wQm47infhdt
owfdV+cT3cz1zKmhDwZZeHK2MrOIE3Jvs1vA9yKjHO0nMVZnWoJtd7yXR3nzqFlnfOqMQo8ETwpd
2SkG3QwxcCRlqEJaOGZy+t5zJyeu7WwL6fKQveUxHvxhVcGayNBtTNnKDk3ZwiUuL8Hw82NfOzMt
Dwl4/Tqt64Mnq4aW6bTxPZVs07gI6UN/uDpyJaoKB1JL58v/SFJcF2cAj9e4HXnX/H0r4Q61O4Ml
hNw+gSIUc6ltdKW0/XkLeKMk0G/41bgQhQIdqZIEDm5vq/C/tH0MEdSiM2dU0Wbmxo3S/0mmLETS
v4PNUeaawhK3Qr8b6RtW96+1MoNt270cqdu/Hf3lR9RfHcmomP9eMiCKByN0YqmovDTSkkD/4cq/
9Zf37WfwTws2cNHQFr14pJr0LPmpMGesLK9XeyAPVITPLhhVwgWEND8JcO2LMkngINdjbWM3gbZB
EI3ah234RxqVI8puXxYKFv5oW+5zrQOsv4dvD3mqpsKRimJPh2FOXxY6bOwpJfocNwAL9zvaCM/c
dlE/xNzpu/XCLiH6BbfTfytFSB3fDDeuJGG7aVyKGfSnXhcK5mlKs0mdW+eyibyT19wpxHfE+Cth
mmh8UGXet4QEnqYSTqEQTH+rKGblnzaDXmbY8FusHXmjFF2Ws3Ds/l06pja4vjifuux06pbFZq1G
vuLb0gMbFCWzRn8j0lLCK1vB9VteqYreybD3C6RnobsxPsLdRMneWp4OwsMK0ckEq+ut+P5QvBTc
3X4oDCmDfB4ltP4ubXozsEjTRT1MXCxhsPLkV2Hg0Jd716KJPryF7n400G3Xan5GgLH+BeXxwTGh
kDxdrVwnCSqGLkY1DOnwR7dptl4NsfyL+U4Yxtx3MliEZkeEmAkXY1+U2ilIaZ95L0IbisR8BigU
8pgeToB9dJmZdTMXbxaLoRBANeaa5E5df94J95wewrw5ssbdmWXreBvj6QrpQ4IEmBHr3sC4ExgB
c0VrUKBNxlW4PNb6z9PQfChwZpbgLvoBBHAQA3yw5zX+HDz4AOPaIL1A3U0DCPscWFGT4bQ5N2Cr
cmg/019h8qfzb5lyVIVCYYUpeHttJvKwAN6zhEPgUa5KHznqRM5qr4oeY1COOdiWX+1M71P1cTGy
8YPrN+Dr4TAP42mFrnFSaL6yZ0idkjgRQbrS3x4hlaQsq3ZA9Om9Bw0JjmG8cVvHFtsNQsCBItwk
S8e8HtVDxTeiGiSpcunTOpQK8HiouaRNFQtCBuHMDTixDazERASypz8Rklrid6M27L0qs7ZWwP4G
7eU1Qrk6l9aIwequzZWilnbozl9Jy+9/z15vHcszYXBi7ONv9shorJjORFM3UwGRkP4IDOy3ksDE
XgjDfS4vu2v/xR6KnVg0P6ifNEb7C6w9+AWaGdjJj8Ecx6hBa2T2W9UQMNRVJLDzOuQMqby3BW0M
w1yFZjb2rsyC1nlbDZA5do3AzBAsPlkb0vVKBLCDC/SDTCQdCLaRUtRSAFFe7/JqlaHCFr2bUyKN
xEWdDnkZP4ngILqiMQdW4XkfrCvffMaNZIw4nBzVe+y/kJ54DVyxTNS65eg5MDv8HhOrG6PB9YXE
0d6i3z9BRzzgFv7Qq87OS0sKzStIQbNFGQcNvCz9MXSoRCZvGqBrJpqwiRPLe9KnZJVSmU1xU1w2
KxIVcYsN0YF6dEQDrRSezIn533e4od5WktbuQx5tEn/aK53OK52TmZ3R2IQfaFJvGuuxdiL80WqP
yUztlt4YqwURPT0zdhElCBA6xZxN9M9lusS8t4PTCBMSxKTEpQAKNmBkDlabYPBo3NHXDL2I+awF
3hJOyXGDtkKF2dI9mhKjPvN2M3gE0PerIrhLUU8uoRjg3WR516e4qRaKMkXmXEoyhtqn56Q+rhfJ
Nye+Dpkrev1cFRcZPddXEJu3UNJWZeJE4wa/mRlvU9r8pdR2BLyhae04A/BPX/f6Eh0EyUuqPnHO
GIoSm3op16YsDcM11XFunW4pDXivnXs5S0CWNZ73cmEOeNsRiGu3Hv9oRpcIN+9eMMvrPZL52nsg
+B22PTChryl1xqoHbwyuBKcmx17ibczcmFxP2KBLJffFA3iPkdSWmxdMvGPJ7hTni7RPF6vbIJPp
Ki+puz5bU1jQ6l8qNrYxcSF7JWVtgkoBZOfKvzt21wxjyO2I70MyT7HoOYYEyG558nojchJ/r+h7
BJxwL+9PN1l03bNEtgW5I/SWPV+WNBTLoFJUZWCoovTrUSxo3ordOL/jMTL+ceyLfaozX+FGrHnZ
RljpE5et4LctIMlE0hMiQVdVTSjV3jfeac+x/Uabpb2z/EwE+DHB1BCV22fBneVXOHmB1tFSYzXp
AEbV+tk3psmAanCjeUjSDU18nssQAMqSxmF8LDQX5Hkrb7Ir+hToVtfWq1ng/T6vYKUYt+FSk16j
ruwFAQFBFoyLZfWdfKpxGdN/S3gl/St1Ai0LWGFIxtiGCyKk4aksCDprYX9y4KrCcMEz+KGlCvwE
LZTPwSU2Np/rZx2N1Amkx3tczziQ9EbGfjTDbD8geMlQSFARj8uPbIrGRajvdzpoYyffLYtu2tXy
lhIBD7KXMXZQC/0HMEChZFaWcLy2rgp5oYtPPDkG6zZJ/F8OxWEyyU0ouNz5uCiPqI5+MClgyBXl
ZDrVXL+2jMb6py1ww3N5Q1rsaIcaM8zYMVZok26KO+yicECmzbEa/VHhVEaEUOBw+16t5xVvkxck
qCpyW21PLuDEtA5KJ852+c7rrwgNm4LXPTdsHfWx/XQak/BPVPB1/j3bd0YWB/9BD7XR2P2W/zzE
0/BS9+8fWoizJmoMkG1GsvS14rH+UENoJbEpv6kCTfNbcUSKogp0GuEnligx8nJUBx635xJJj5mz
FRaMe8+lOkw/4rAA4lZZN84dz6+mO95WvKygGrPh5W7LiV/2RVugXnVXSBL3QthdWi/cJm6RiN8b
jG05bxQ5gTCfLqBpuOzy1Ci1uHwPQP/uq4YbMTCJEkUaKoJKhZXAy6gMe09nC0ZnPMkjwma/kcVc
jsvzmKqksqqhfiY6IpKI3yGnQW3Sn3SdN/u83pfPgKUEzaFr+4bKX8yXM5GBXiIxmFPKV0+whzgz
CBCX1N1o1dQNvNOaN4BPzfcJJV5V3+0Jf5w7Zh9jMq2Xa6hjHi/QGo0CB0p1onA64r0xilMhmtV/
Gi8B3BBweYJ/mF8nrpKJwUtlVNZd5JqHyTNkaije/duKzdd+HB7TDcoiCWGddROKu2LemiwpbJLL
UVAc3k5GHcwrfFiww1GCu7NrjrPujrRfd5UvhmRcn4B75rOUTh4OOTHfVM9LbG2t3TQZiZ/QBVQe
Ndh4MfAwjaIiscIxTffK9tRxXEv6kqHYhkSXm2Om8O+bhKqRqg+RkP9XHG7tF11qi7FCRBqqWFLx
jCI3E/lPDTBRJXjs0vWgziZufU6PJrbGwYQhtK2njqJRzCMsjrUNMi/XewxWTnsxGRqesIVpq9sy
PwoqKN4wBQylJ+tuoKLJR/n7ZSRGrW0aU+Xfp2aj4hv3E4Hz0fnB87pu5d2MjHG9mYOluZdRS1zY
txrEIkin4vwArXYswzoAALbjSolIsQ82UjMmSUxVwoHG+H8cv6P+JwerVWoj2aNVWEKkZqnGRzG+
WUrXvjNHUAaQ2Z3h8ippTe5mzibm4EE9fPKsQFMVJGSLDhYVBRI0NqNkuWG/bZT6lGyhRR3TYazN
MUDHE3IxHU8oz4pcKeEjfFp1u6GEhJcHYyAdi1OUIJAVPjQcHgQgOKnNvGTOaMYf28zLWVUXin1F
qQ0U2bkfxMgaXW2QiBcfkd74LXLwp9CLGiTCGdCv23H13e64H1fIv/ZRCybzN40JRKxZ/DyLRk8l
qx/3p/ukyXMWj+lm8O6M+gNN3Sx7E5wqtbRYM6hMG3Ve2RL5hzB4PLJYIWGBz06zy5Xo2Iri+o7H
O1Djdq87mF2NodRmU7mPMNrigyX7+KAeeyLEaQL58fENnZDinelu//h4Z0yq7z3YDD2kcXZJtxVz
luUkTMXx7/xsesUqJE494PU6K9zJ8h6cgyE/AipIh1/763p1rZBt1h7z2drPNS6h5dx4K85+NaF6
OPSMOIEHGzfxRPpwLk5iNrRgQ3L22gNlVn0HOA9dtDVfwI2QnyfnGGSyy57fUEX9EqWnowiCoPKW
1NargK0wNDVaunJtutsEeJWj6TUGxHD6FpKyKTkLI9LKEAs6CIJ1jGDgO5Gpxdmsa5w5Jup6eCPa
OXII6k2uztkOdoAQLk5u7A5KnhknGqzwPA+cuIng7FWXuTZufcSRsfIdGc6SjUcTU1ATHvpP6JUF
qtQpFTSrxlTGaaoVeijbhgHazJKgm+boZcbxgz6HAMWPdLbY0cxco3zHgJ2rVpYKMr/tMnZWlnsH
olyp3X0oMouuhXRLbNOEab3nMnttCJ6E4juc2hxY+0fdP7ACi5fZGpnWoLAsrkn/nyv273ehGXeB
ur1KGrhw+i2JEfISTmiodb3xnawx+rKsJa6KqziTHLwgFw5wP1eXq7vLKQCoqNgh91/74xOPEtMQ
e2HDUDAgiKoe4+MM5K+uRgkclVOEgoSChJYt1PlxX2rtPekug9vhr9OLpgZq/QMzCWki6sJ/HxGl
uum8JDEKCKnGTyoC2CxpDRDXRjPr9QxWYCbdoA1yXTeVBPEuEySq+d9iFEe0fbmk86izNcg+qIRK
j+pjgY9Nl7qxz/UTUb5d/SCvsMveEbXgq4XJltE5bJl9YfzC7WNF4TMZFHXHNf3WlMYs8JM+HV2k
v7rxQh9oLOwLNxOqyDZJUNKe/tcC2PXfzMU4vIv+heqPk7YPT+y/PaE3EKx+qKPKySzAzQSowVJP
sCISjJWw7qoi0rf4SgnAy8wcaE+w2R/8B7A4rhcgfFrtPSd9ifgQs1XunO6rTd0evl+WuoSMx8Zg
mcKxw+ggV7yKTrTSKvwBY3JJph+GWZ7v2BOE8HnBcz2f3j2+DHDINc3UIuZnpyvByS/Vt35i4WBS
K7g04DJwiZu6TCKg2DJq/nW56F02rqmjAjEoh7dU6T3LA7FU+xeZQI1i45DkbXp8TS0XJM3AEKLt
g6HDJV3++pL4FtqMq5iAOSLW2vY0CCD0gR27JV/kNbnSJySnoovuRoTvxsSgvfY2sPUhv9/5InyJ
w32LR3hNGvkp+tWwSw7oDJHAlsY9Ta8KDm/BU9oRDeBiUXhpk0/n19JLJLg8c8jY5WMe6TQQ57sQ
WF02VszSmVMMHtWQqaB1TVzpahj2SV1GOwuDqvzXpwUGTBF59xHKBknHyiQbCvgvZbW4qHLjAZKV
Y/sTCwiYJ03vgBVTVHpGM5wkBm8xZuhE3tKfbuVp6xoNq0Mdby2zlXyknM6gEM+r1OIcsILIrL6a
Nc2KzdhDORBFNIsHEU+Xt6JW0aJ2L59izVHi9Hg/IFMKZVHIaJHN/esOKjn9+ZIWkqpnecLtIwFF
Jp0qvMF8GyPPQPbfA1eFJEEokkTRfl12lTjxAFhaaEWm3PrUBED2fQ7F0OtET55vRqUwSQvzueBk
9nu57GmYR8+/gWXskWbWMGutWQw5TW/PetYFd4CNnpTUAz6nTl3EB5wwUTlvWcEYpIn95+5OyLv0
6tlTncu4E1erFKEE/91FXDMkmCO1KUKY+jCntGBcoAKlc9DUhjWy40CsyI0CvAyqaxtNYMHOB+GM
GcuObyOGPUEU6ncTuto2hKSPSMvH6FNnvg2oXm96KvWS3t/bi0yGlHCKtm6j7jWQdgGjIv9MdgOd
0O4vxCngwRezr+53aIaXXBZOqCAt+uoJvXSaytCu+dKGIE0lRmoImOhUoqkwXrEaOWmZJQQJX5+4
4UsCjXSI/UsDG7VvcbA1zj/xqfuLtngNK9Z1LHjxd8CZu6YgT8idmV7JZ/NIgi+7SmSBZKNVPeS0
PO03Cq5n/ramMsPT4teAZ3rdHHlxwmpqCT8I0pIi51t0RWpL8xdjGSzwfUHVlEcSrfcEpBBsAYYe
V1dbKfaf0YaYsLesar8bn1pVniWU2E5Nzyc4OX/qXQzQ+SUUggrgmN1KQIkagNJ03W0HUJF98Rmi
1G8LnWHqXhrMrncJ24FWLjTCHyNiMnHQHsCVozgoKPTDXbgm39OTztBbw4xuI17AIYNjvMHhLRVs
XV4fdQ8gJa84Y9Jjm/XZyRpn7qz+PZEZyPJ4du312RxVslaDwbfsT2GnH0I7OYcyZEWZo0u994eQ
TmENDSaT8U0/wnj7skBZ/Ci+P592LSeZJ0CThAZmQU1J4rBhO+5mSFrAXkDRQP3LGZXQdMepgcmH
Y2LxZkaQrwGw3EbLnyQIy5kjmOJeq6J7C1wIDYvR2m2t7fL2B8Cbzl6S6HcuJNwjxHN+JaCKkqRt
cO5hN00OYmzKAq//F4iIZn2JyQzKDJxjfAEx7BK+Vr2qzWZK6ysakjtjKoGovnW2bL7WIelCVQ+2
5vrFQNCK7+QiMGm3v+L0nSdjd6lJfaadRt4nQvojBcXYHBrnHYQeQQM5a6IYunJhFLgEJ95L3DLb
jsGDX8QyTya7W/lbw/DKTumgMvjWX4TOEDRkh1MxdOr5iB5uGEFTiVbpjTMGh+KD3hPPVak0M5yj
RhaQABjQlZzDvuSZImn/WrJh3iCVcG+b3UsBnsSn/9TvynmJ2HwDcB3cYJGH47pu3xRYwKme/bW2
0DOkM7ttAg8/75nlBXgzm6wLzzQ3tuqII5yCCE5wkKrxDqJm6citXk8HWm2WMey0wYJ6PI4/uNSp
6JaaR2idh/LNdH6YbGh6igrnX9qqKTwbjDREpiJOXQWQm7E96gESXT8Il5evygDum9A6/xrSiEpD
crmUjKTEQn10YVVj4+UsdUwYZ9jDK3i0neNzBYO8xNC/Tz0uRUx+xm+AcIavPytEzP95r6470C9i
UXphUSFznRQeo9fDAGUr5WSTG2/n9UL77lwvTZP2WEhJkoTxi4q32gmUe1PLHdozoPKExAjnbQEa
4sncNzjkPwGZyNUGAw1+hR86X82JQ54FcxieXJnUDiCJf/GApEZ51HAU5GqV+ObU4oBQiN5Er+7S
fwmfrFGzDo+6JXZ7vleOQgJV/Vw6Gorq26WiqES2RBDl2kzANV5J5ynQOBeaGfQ0W7eA1KE1eqz9
NdoethnwX3BGU8SyJIwo/kUpLaqtcYvVrrF6jmEatAOD/orVrWqzpbvj3SEYzZ24SbL2hwYJJFME
NeGvfPBOmRauxz6axcB2GGHDn6i9sUg5raCH/FBV4oclcAxGNgU9T8a3JynNr0y2F8SpBqlY4QiN
Btxs3++EOB5YtwHQrBZHupbNCzT6MzBUzDDwP45OsT07ZJOACYxGSmclj7IZfvXPrRd9jHKcxD0C
paW7HtN1j/97kMS5ckGXwT5Duj9fvip8MSOwOasttfpnsQfEi2Le3MgXFJNYVLQ7p3B7MbRRkSqM
AfW9dEv1dNW8Q84KuxvYRBC2HLEYxGwvqrwsYMrpk0HjUPcPpKGc9TEPkTwL/L1TvQrQilaSxBvD
oRCQFH6+LnsCDsy5OwY903ulm+Tt6AUBJCP0AbutxVEi5ITemLTRldNc0rYgquFZ2zXRxTU2OZvV
x6XvlVi5kF6iAFv6ClikLZTV56NBR1tTHr2LetL4uskCshNAAohCbrG0Ljr9VQbBvF4qMO+d/hvc
3ZZxq7UGLA2U0uef5mDX40PonQDWO3rJzzz7ra+JNWrI1ZOVm60PCuT6cAFSg1/MPBR9QSnSi97z
af1/yrquMOYJENn0iO38vfMZV2DUb8wjS1AgxGa/7YGYEnaW69GL90dYKwnMjHDmhyyqoAjHQJn6
eoUDwZnDw1g8YTCIGe/nBcoce4pEy8XRGDbL3x39l6WILGKoUr4rHk4/9RmFPRW6CSvJoxPhF8EA
VCV7N+gWMSzMybkUsI0ITv1w6nmIG5Q1SVIy4pn5TlN5+cTOYf1FntFWC8T1bKd6jojx9Spml0i7
ez1ZNG+DLeXk8dQ2BH5zBdLJzZt32dCSknsWRwhUxVaqpVouu4yBgQC8PFY9hGD2zAWZyhyxJ93M
D7yLZBu6JBPaLhcHtKj2S25Zw8leEHchAGibt/RvD7C1ucezmK8VcGMgVUloWJhJ8Pzjh85+XzvS
HqZ4OTfqxIe8ZVGCf0pGpC1iPeVgvSgpq0insry+MxOssmW2fc0+VGIaafoamDMI2lDP9GLRjGQd
KI9GVtSytyNPwXclriExVuWCWz4LWgT5JbYoFQ31hqG4fVC5aGKQbvlFq+J2sbuV0cQpSd1Aeuyb
334Yw8psiQS4sTisg2Cv76sPwGGXXmki1DZ5VcAgDQ3O5EDlJ6HwdB4b7kYeAMiby2uChKetOjml
gKbtL9yJ1Nv5W9zaMFIwVpCkPjzOSAHtg6+X4iBluO12IkrAtIR9miDVTz8UTZ8QxcyYjOwpkK84
DQih2cA9QWlck+BXIHAJTRa/ZckJIxAhBpEpWtGqdET6vTYRXYxdgJVzzXLUF4zPa6Y5nN0TcdNm
G7LUQAn7yobMiKN1OUBT8gkOsMFlFaF6OTKSa4IL+il4/D+WFuvCJ6PJ/3w4IomMnw/rmCeEVemh
ibU+VjU6ZkAWrWv1x/nl5Llo0YHBxwz26SS87MYPZeWMdy7Rz7cWMkqiyTJagzght1ug6qzuK0lc
pyU2gVNhfNcGKokKj1zp1bycwsWlsvho4NGr/eiXKpHehyKFZnmSbZURVw2YKZKVUlNuFe+WqM72
un4pFWTxb0hm5ciIyyUDuOYXLuGFgUOhtOKZgnHeO0fYFfIV3ES6vNvzed/IpS4RoSSJnsJRaHHL
ppdRNlnBi6qkp9zQ/LjJmz9SUMnXjEnPGv9qAx1edL9wKwU3pzCazCPc8uvzjgnbR5YLxtq2hO9p
o3vd5kKiO2n5+4iFwWZ0BOEMGdhnz2rBoWSTnlud/DToz4N/Xw2gYWHvYG5vI2hK91tEzUzXpNPg
vGAz8vanOOp183rh5PfDC9j51UIRzAFSidlHM5RLGmara4uIZ3OG5v+MEH/ORmxEuFfFTrkk3d8E
FXayRArfeT9dQXFhEERxfsbJ+aciUGqUqlOFKViXgL24mBLM4069J+0MSkymw2n/QrBcCz2tYgVP
OoCPclH28akREob3p2lBuaP8hJVzCzeeTDGw0nZRT49wC6lFbQTTgXfGcWMwdgzGruvhaXrYOV5r
UAVWRUzd+x1vsVkoA96inxdFYNBaSO5sJyMJcEfZyIKBz7RNW11TdDy6MVbJaOQv94lHrXRboWxH
MJ5EfNHu5UTYL+CZ18pamknbA90E9MN9utMTVb6gKixm9ZFO0bn2+cXLCl2476zLoVVmdceYvxBb
mWah1eWqXRy4wx+c6Wi7bSPKe4cQdT2UiQcf33mj9ISFfy4NatCLTmiIyTB52TTCTdJS1h/41Pp6
ubasyD91rpcX95L/MAtzzCH1bfSqYYH/f39Sk1EKrm3nWxf06pDhzOh70MBgWTRYZt3spQNwTfTq
JU9F/KfQjhOY1Eoquiqma5qmHLMS8CAsi/WuN5KBHW48ypcNp9Zm+RTWgi6MafeLglgpezIiuinF
DKYj2MIcIWVhVvfaQFO+6/qkYjzrrnnToR0mBEkB7bV6v0qtt9QweDBxoFzFuLXswARF1ryK8jIk
5osmGLcU0lXwGMEjSakA9PlkdDuue/cgm2Rca0iqGUcZ7xqNjCPLp9X8dVcf+BmbacULTlwWZE6B
u5CbgpjnoN0BaQT67JCGjXKwsxkkp9n2r+WqZ5mjzDzk1r46h6VVXkmBwbFgLCt7eSlLU5CU0h+i
bLIRtMd5WP0ISKYnKuQKb3dL+5aaGt+AnCqwD7gUMLiEJvLIWs/VA0ptH+8GQq3FAFJHcSHffAJ2
8tZGp6xwsShlbIRRwiqK613qXKXqZwjkJc8IcZd4c9MktINpLJ+y+PGckkyjXgBsa1AyXZ+3aQCf
VdyhdgVOp/r3w+12vz65P3nWvEu6Iiku7Y3oTbNiGLYFzPdJQFFkK82Nfh2OaB6+uCHzTT88rAOa
Lq9cSvu6Gron7qY/bspUvmojJpf1Bgbu5AAig664rQZgkSiAV3Q2Nv/nN/QGznD9aHtXnYoZ/QO+
PQH0OMk1tqOas3iwjmDHL9xi5WpwZcNYYjFGjPRQOeCPPzfybtkknmlCjzqiZh7+cQ1PaiGTYhEZ
Bt0hZbR8lZ47/WKwmj2jkpXNDDhsw1ihZIn9rytD0WKYkcoJ2Re7SLJn8IMKVY4kNmCq/PnPOdkP
heg/hmO9UH98eE1aL9zPUvtHhLEG4UQdZZHCpxRKiGtt+EcEvTkpIpUZnvcxikMv4quZoYr9pFuQ
ynzNq9uxWCBcjPIe49moVy524+nWXShB+geoQhB92Qx6buv4xdraiQaPj2tsvu40x+Bplk2TzYVK
cRQB08pa5GTTIzakoqmt9fYN1auAgpgTcMQpFOCph0nWAD/Tfuuf7pjDEIGD/burlxYQp3lrH/XE
CSwf8ninhDFjA+wXcc7tNMW5hyn32l7iam9+njwI5zp8Z2mjtCuwOq/LyEkdJH+ZeAWszU6KYum4
IyMIz/zu+8sg8Q3qThHypoxbDhngqQRw4KHo/1H+fS/LOh9M0Gl0J+OxPFYV/q4d3yQQ3HvOktVL
ce+LaXmkSgEZ2I7neiOEs4nHfbbwC2OboDr9R+kdaWYVUeZEWE/ILwQlMPCuECLHXMWNIumtXl/i
DgVOSnyWs7CZC/1EaoxH6B73OjyTcGiYToz5WRRhQgnGNiscKnHLwvrpNwyxQ3i8gZdgBtnIagRA
vHki8gavfXS4LMyUqDpjAzExbvM+W6HQ1Ptmzz/FSpLD0PZHQTJ9W714jlhaEHFcc2BzSn61EOM9
hVN89fKt+HELcFfonb9g5ZacAVX7zax6uK7LVJkheAQo6ZUqGieZ3Wqy4UMAHkANHuHNzJS1SwR+
Jd+J0XR3PA0/TiaGreTP8PIOq0CacEgkh5IwrEEwZDWK3SGk+NuZiaVeVP5QM6U5SJf5TtVvr1sl
yVfm/dYpD7YmmwnftmT2Ij75KPFUI73FRukj6KjgFPlyttTP1JvCKIERgiZkQso2ED46q6qBi5V8
joaj1+9R4TtKF0VLbkvVslRXJl+jr8ZUPhsQb6x3SBiqsotZJ+hphJVmvIevZxsdafZWtzW5lSOx
e85aoGCkMmhbMZXMbwNGIrdEoKWUtn6ZCQ7RgmKhk52MTcpXYN2SEDeAxX+EMOt/hTVWGrgxHYd9
sxFKsXtWKz1Pg8eBVIoMwgidCkBE8GzvhY201/SwXCn0hpSnGQGQBYiZMU5IGe+z0+5bAXAZyVwL
bPDWnywN/6b/HpKrbupCjsVOFJG6aZOk6OwJR2oSkXxkPZealud0SHc9TtS7fx8+p/KrRIqNXJyO
6O+vXpVfdn9CENKsUXf3YJrKehGF/1rtD7Sao+AFaDYo+SWLJNXygFD5y2aSSOMXItNSVKJl20eq
ZQ34+0nS5JralJFht/ftoZh+6K2f/qBM47z6S2hstfAiJDEurrO2kAVZJGfIvhSX4GZ7jRPAOOtO
QCysmFgT0MuN/tuaXAYCueC2z+HO15H5jTEfowOi6s3mdoMpDuEehY9o1ognzK4yK7sDd3GCQkh2
V+NH1DS1U1vWwXTo2DIPk8XvrHgMmP6B2AAZiBx21f2MKSpRhJTXTqV5z/OQbeFFSeVd11OQNdNc
QLX3kwNaFvFVxmgUvphpUZNojpCG3THyssfPBvajAyS48DD0VL/10Qt/vt5cpCR9/fzsmfVo1Wnq
D51hkxGxdU8SqoGMp1WcqcDRBlbmuvCkfeOE0HnN8LGxYOs8T+B5ur71vy7JR3sH9IfWAaNZm4Ly
cOjElUEKmWIIq0QtnEi3HHJh7W+2/ko5q21woF2zxmLxq1O/VAtgEttmV6vjeHySrq9VqcyQWdle
2RsrV1Ng4yvBbJFs8dtKoVDLTglbOmH2FJyGpXpyFhXv+rtKgI145aCLFjovlIyJC0PzYz5YqJ5S
dNKArjXTpeVJYS1HZ5Rj5FBupw3xpuVqyyoyL+5aUhUzbNBLzSril0vBjmxP/yoQKRTEOPkOPSnc
p5IWxsa1kWdzt3JZ2hp7DfzgcCdj28VjHnV1Prz8fC6dCbw7I5zwXlozfICSTUZcSq1PV6Wep5L0
6ZI1++HhBvOC5gwjL3FUffPTvJpZE3yqdcSnbb7M6xdBU10IQB/I4+oRktl+pHs8XxE/+SnKmCxN
uYh8IXZFOe6FFAmpFuuMTAC3VVRxKHIeRc6247pWTpb1KYFvIl+wxygOblTIXFqdrraUM+knaLCg
/oQVSuiH8T9XbDPv8V38h43cM7qgdlkuCiYE2dH+F0Z2r9puiUyWAYV4PpAa9Hpnrlt1yBLwp9w2
zQ3INZt+E84/WQ2oD3kYN2TzhYAgn/1FvfbpYkBVWIY500BElg/6CkneyaPB5Z2Sm4eqG5eI8mH3
sjVdeVSD2j+TJSrrgLLfc5Ofp/no1BK65cYjuKEI/vt/2jDseNcYB1zIrtASG5DN92pBooJjPxVU
W7DY6VMkicCFIV37bbc81iuykmREgXm+Sp9hIKvBbVeF6bt2FtTWAEbrHljUztQXsDorFDicbr4V
8epcDmQjnQwCqENoB8Iv/ifQ2F+2yhK0XTEhILnSlaJcx8Sg1PcbSQIxQWPmlhTE7BcxDtu8hWh+
3yyH/9M/wotracgGHChuLIV3N3iBkoSHUYkWQcjYjuV9daQ/9o1agAXhko2xtvTezCJWCBP5FcDQ
vIU6uYe1yLDGK6M+hdd6AMSQg4RHaXiEevMU5z3F68mrzB4vKF08RxYestWveyo2GPeAkjzA31f3
WNxrlmFXyIx+6YYgbxyngGh42gYp4jGD96vNWOd5Qjwsa70dhf0Ey9jhvTlR4wi3DM83ZdfYw89k
lTf9+BbUnhPyiobIGVGyWxgNeywnLEBC/AsEZeDi/Iwn311qA/s4eeTHqXrPm+I1Cz6lkt8JLfTT
L2IQrcD2MYiGJGFR51v1px8SOvrqCxFdjGEhpyMCrVJd22mD9o93QcU//PVmyLJJxLnO40pQ+m+4
5mw/YghsxysYubNw9mgpwKl1IQKhrsxQN9KXnLP+CNlzMjmpCaqJ2DQg7Q4CPlpDaFTOsSr8VEzb
bpy5Y4g4gx/lDWSSM6T87h7rEZA3NsFY0UAJ37DgnGutQ2LzxtN+jz3o6oaR5RMpfdJ8AIoBXuO8
b1Q9igyQqfsRVCoux2FEG4p1HRwd3pw5ZVYJ2qUDkOA9LA0WlL6ikX/Rb1QexZFNYJYhqf9lb2YI
oZU7y1wEu7RvAeQmGZdwBvtS+4Jal1ol4BABeP/1Mj7MkghfagahNssYkqoq8zZYJVXm6jQda9hA
i3CnLzpxVvHcVIRyu26R6tpq1+tH9m+FO8CuIjyPiJsNsHIcxbQSYJeBuxVz8KODNlMbJZFCNlhT
Q14odciKyvAs6BaM04D8rUy0W+iqf+cgeZbslY1ypKWQqM9u1j9Vz4/X9oz7ytaizWimwfDC2q98
2kOSZ7WSXQi1BrD4hg8GsSHHzn9xv+c44DRmewHLjemVWh/GNFO9n1rK40mYBYXaqsYz725POX9/
whhtXHT/cJHMBws3GacaPJ7ysqvL+f1qdqJsFj5M7QmvTmp7YEvHgvUE2ucYk1y9NTeQd6/bT2fG
MgD3EesdU7m/gZC8v3qQeKJmc/0A9E5B1875UlpS4nc9p+yuGSrOIx8YrYotw7AEolJLaUcCxF/A
0hZzfbJXsf9+6DKRNvyo33z1Pl/N6Bkk8qDKp0h9zXExOkPA4vWHs0YXIduduHVRNsuicnCQzyS5
1iMZCW6+N6uC+RM+KQUVQX5b17+pczEjDDKwk10hgEgbGNEuP65Zvr9FlWnIX+zfz7tXgAgFDRd8
HaDAH1CgHoWfnx0Y5HyL+gTRvh+B4ESWnHgX8U0xuGvENl0S5+Pm9igOH6vfId98CTuWeOYqEuax
QH7cW4+xco49ssZu0AHzzC8En5RfoI5/75sqWTOb8X1ymPriUbIPuQiAUGvNUC5VFFFcBcXmHzeS
L1huozblXPefv8/1g63XDeYNWCFB34oo2HO01JiBQuVnfdbIKxv3gd6xXV6RIoVnd81ti9AGDI32
CEFg4/aw6GvPkIh3pjRlYgT0Q/DT2OXe8hkWrsIYv/asYEKyCCghiGqhg3a2BIjIcV/Etx77ELa9
7DK968usxz+5GXiCCgHcvNnojffjwrCNtkmWOaxwq1uvtb1hOLWHOA37EFkauEcHaYdmtJ/2vifo
rDIw+fUBH0ywA1M3Cj1FejF4RibNcGbaEYE3IzCAmOhOIWPE4odUzyLyNFdd9hPpxFBN0keYVIWp
pFehMQswv97+atFvwwvMHjncc90NyRDG6ZGCrehF4ZGjIEW491duiS6aNl5RGnCJ+bsAteyAIfdG
NOa/csL4kBa5gXvaJYitrihMfIg2tq0kb7TM6FbMpAQLu4W+X95ibRUc5JZtburvEmck+qgIRNN1
+O+Rwc//tO+IrrnejMqJfsqSheOlA3mCzK/A7QXahW7EF2xNhn9I3S2neqUUy5R7/OiQkY/yBZzA
a7FMrwChQ+k412g96kd6si/PwyhlFWkCM+ukMnaFPqT6kXL3KLCP2CemPa/3HbtSjoTnpki/Yp2D
iHV+iKMw0o9FSorkeWcZNRetF/vclx0yZLg2YBEmboysidlHyQmfIgxgdYQcjbgNZIqBdhyqTbKk
ZblX2ZUf1wBQs91Wa+EaIFyklUEf5/jOgyia4G6yPZOcStcsScDs3tfTPRFg/y5gbQ/TS3Muqk2m
LOit50IMLW9TKSSjoPWBOqXY+4kUubF29bRAGZCvQyM+JSKwdo+pQbNHYPUvdnAJLGlsrsPGp48A
TCA3ThpChDbh8bdmEVOvrcbouQLPiCZudzJyFjrg3zEn6x7fQtB0lc8RkYKl1wJyjMK4hGjZtRdS
wi/FskmmYSgfOZjMYTLZkz1U4kIVtLQdP8VCZU5MuACol/EbOI8+lcUnkA1FnG6+bepnpcbwDu0e
z1mLv+FZYqgh14AuXH5N+PhFY5gYrhAh+Qr+B3x8SzqwTq09QmFQFo95aT6Ew3KBHnuTYdf/m/PX
sh4rs4cF0edj887puA3i0kTsSmHHhq+LeHBCY7oxvDFry7WYwpAFtTLwue2pR4TiJ80A8FOGFgSe
cgOZTQXMvfHvpVtvRMaTwLRji7+7s2gilKSfg7gt8JSYj3Urwh9cBObzNG2tYV9mq2y12W1wWdFu
K7hZ1zqfHMVycvobxOJSvFPtEBMiLEbblWQAlYp6DK3dJTq1aohABq/c3ggKt2JE4iaNKHaoyPwE
fO3ieVQZiKp2zfGsV8vzS3hyekWNkyOqclPdlqBqSbagjc6euL13FbdS6TbN5npV25H4yAY0COTF
9xep0FokGylqSxfLViylKWIdPxC6OND7+foBmM9JJqR+zktuUH2YLpMy7wO0KcuGWOCESJS0hqBk
x+LrC+irawvd+1GK3yxShA69DrUUORDfFz903zHEbvHrrChq24Ckmn050DKd0JPxljCvFHr/QbZd
u4G0gO4we8PE/R9f37EXKgJ7++rKCk/vmnJcLwMUAKmDTgI+4cNJDLqLTZgyP/IC04eh1hI5T5VR
UzY3qU6LGRdHiuPw2DRmbfcG22rHUvC/wUPESfArg3Ew0sYrMgsHQdqvsXMgWq0Xs1lqM7ISnHaX
7ZTsJHuhqQBPFgiGz68hoS48DuYBbXYu00fd5rN2kXX7L/1MTGgwTFvQcRyzeZJqa/MkMile/w2Z
AYef2/B44WwrpR5elH6M3OreWDhUMeib0cfpbyF5v/lJToLfar+D0fnw5IxjHeXmSvcmozmw19t8
RFw+9QgpTkkXrkm23f2zhR93VJqusesfdEhn4P+1uUrWDZ+WXkBBAoVQKrfJp5gzvo/grLy7GX9k
vTft+FAnG3msRyP0C3iigX4aJTbMpWFw6ePTjf5d/qT0b0P0qHG6SF4qYiH8SFa5r1brFWG1+Iay
VItkQcc1VN7X2gw30HmUCHdCJpbry54jxXRPeL03O7Y6j7jcMP4Zm2cQGRMlkSOWyv/JubLRy7b0
J1Z0X7u062wjwgZ+OWV/Jp90TqtRRur3aACDrNYrB4rsR0ERbteUHU+7BigDMe48Dn2jT3eqGk+M
Dpp++oBKz5JqpHd3YAorrn8G04e6uQMStGxqvRdDSg6grresFbDiAyZ0gA0bkxqnOBpWUz1mUjDD
T6FX+cR887DGbrbYmASDh1Z14zUh6xlIzLmotZwK1VE6/jXlDu4yyBPNrbjRVhVkwauPn6YIdMat
RFqncDLfBEWeQo3q++WKggjdkLTI3TbEgS6jb9IqzmKmWsf5Cnu+jgVbUsrTmXzcgg2JAQihiqQp
lTr3KWuLm78eaBOCuE9/lkiybdpsGkLiYUmM8UP+Vjfyed5E7JtkMqkcwrSYBQvFv1etxxDPrvyk
yEwp8xcI2TAX1wJQPG5jPb5NORN0Dzn273O1IlS+SylLKKb1VP9DRNhcC9voj0Vdz6vpEluueQHP
I2RPsPWMd3UKZM7GdGjGv72EMw1WX9GT/MfndK/DdHRmIAicWwd8FQoO2dobOeddIntiV0l85ac2
yQtkD7j5yi87KKxneFac+ZVrbA5A9G448xgW8LFyHA9CyVL7/Cw4Z2316Xb9Eb7WJnB1OE0og4gM
zMANL2cMKYkoYOVviA0NfX6nJgfq6pAYqGNi0zyLj6N4CVYbTmBKuO7fZq+2lSxmpUUZ/EAnZLDK
TVvfhoG2Ss4Tc/cja3PI1F+nIpQ0nkZzCWqhV94BPSfYJCE/Q2WmHyU1lOGVu+RTNrU3pFqik388
0TkFJdJcWDdbmU8SIoSh+97asXAVJPmhfCz8Qsp9mtf1K7cOHODh81CxlxKY241TMuHOdjq3BXYF
sFtj2hGx7FtJ2J8cSC9eJeo8rtQv3jSj1dFlr3rBAViY9uHLfswpmMMKLXyqDy9lhXmIBUMEbR63
c/tItqMxthjo7xjsbUuKzILzA3D2sSaUG2VLHTgILPailXV9xmCTfXDsAIKR4IlJY6CR87CgJhd3
sSuiQXlDilJdXflU4M+iBolEUcjIe9eXN3Pm6THpPRnWNNcvj4dTQlP6QgAyCrF1JEGypRdgezR+
edWwEsSKEOe5TZEv/JNGONkLIRNcX7wUQe4WXZck9AVAO1EwwgfLBg3sOUQtglV5/cP3TM/MXzCe
n1fDimWMNquh2F3A8+I+nJ85kZsX0yRCLTdDerM6KvSPEHXptuFmHwY80eiVTrYk6uBXVJEYg3XH
2sBfSJHgaLZ1DdYRWjXc6SRKyOcn/56PV0UsCRundQMM/TKR0K5I3WKU8dlxVbX8gBhk87TtvCtv
N/3VXhj7fBVHiV0YWIvZJURZ8YOGKOqg5YX5/wHvbqubeWtjEPUGkG+eonP+YcalSoppV8tXb9zm
b88TzuupH67eFvDqQ1/gdBeYU9RSXkLQfuK5OevQJtzCCw+6Go+jdvGb53X8Qj9b5gP2SUxj2qZG
2yxYQdJ4imABAT4WvudDFvpHgGcTK9ClFlCE6203M0ZeAh3JI43HRUK1QNQehDY2+cFv9gvuSUhd
+HzqVb+j+ecHB7l1I0k1egEKZuWi+HEF4s5LoLzFE4LCbQ5ZY+mKHzMp1WQu6F4+yRTzFW//n08C
JnEcRQ2/wtLmsGY5Y2OSk4rjANwZb7spKmrZEMXl9ZS6lBiWZ9SkGof7zYyVhaXJaDpwtmlA6x+G
6hrL5VdUGUAd9cdSMHfBJxRHrw0dYtlvi5kj1QTZJ6zxKKm/pBlxtwffoBMYraEX+BSSKvI/7TW1
fCssX96ruq3wv1XUgSHZevFcV733WBpTYQrFFozhT2SD4+eFLRC3Y4FYrbveDNCGdlj7kgTgRGBM
9GKLRtiGutohiF1e/iedV+2PMg6LDYM7jl3FZGZRqLIgN4ooOcoTFSZSCOZJxwDSZEffpfspHDTL
CSkWW/LMStIkSJubDH0pEZkIURx/v568OvZbUplsQntWOfeWk9q7JiglP7u/tkL2faYkwbnVtcOT
IcHiiOrEk/dhK1uiBypN72sspQPipJ4IAb9PyN+ls+iRo57PYI7EEioCAOUut58tBniCbzzCogl3
k6iuiQq71V8q1G7jsXK51z+vY+tcvec3lRGF1Ldi6aszmXGk0j+FZVNE+sN04I4v+5G7lL+DBgxA
tuoqf3zQEbZEx4uycsCGLFU0oLYqK0pVmW6RdzW3B58JvFZ4pF7Xv65rlUOuAGen7F2QFSabq/Fa
JiIdr8evwrgrhO2PaT2Uzc2T9DHfReTEWlJpR6zik2j5lHYAlqVBFHliUmdii2MR/Cjsk5kC2bVF
aPKWryBJz6Hryr7hQlxeve9ehavdh9aPUNvnf5NDc65FZGHdycLyZXe9gE7wdI4LXcNrgUcINM3z
Ykvn2fX3gZhNlHkERzPCSCSAsYLn8SOFf6BzvXGdzR1AzJJoW53WO8v7gDgiAt4oQYeDKNVSZRIS
w2B+SnkDQrOyEqgiWdp2cR5PdZ+NzEg+4WzEC19cxl0IOXjUz5M0FWauigOqHTgNbXh72ADEnZKp
WX0pkWsg8ro5EpNDFRzEW3btlyQNMJec2IwQImtVXaxttenR5c664nVRa60KF+5FvVa4oC17g+tE
ylEIybFw1Y2RgrCaOEg/TwsfW4Ot3mVT4THP5tKvItLGrQ/Yr1aNwqlpIY6kIEaeooAm8By7zu0Y
LfXaTm5ch3VyxYMbXBsc6xL94TIRnDr2rZy6TqnIqrZvm9+8BT7jZB5HD8fZbhvgombRb97pK5/m
lVB7C6+7Lq/XdUqIcUxwFtXunfiCxDGnCdDn/dYMvCA5TjKF9J78acx3E/rXl3c+5AU3BjgAQj7O
3/58UNkeyW/hsWfIqKqupxBuoJRRiKlqx+160rBOHwl86Vla9uI8wYN51C8QeDmqeRjoFQl6OJ6Y
nBqQ7CiU3Ke7vH/+PR9XZt8w07ibDVpjOO2U9ZUvCKCIxdrOPewSCSNkvdgNQHO4g/taX85z3Ppj
ttZueBsrSnZ1H33sLWrEYvfSvz2fmFvPT4OWfmywkqa2pwRwsjgPhiaMm51ffFmGfZssI04Vb1zf
TH8OSd8VMIufvOFE5J2rU6whJ/9B4DGXF1fI7Pb0j/Y3sAZdBepfH1/Hb7hjket/MgVyUkNigU50
1n1mxLsa3p9PSTrWZ/61bjZpd3PVBnoJvxSuF4r1U1IaJp5ajDNEiSjR/e94C0OX16omX/ZDZGmy
G/H8csGayusC0TMEUP4nZuCsKHjDLS1EL4NrohGgXUvCGAtGYvzTjMkVnWhCp/xDhIFzYpyfK23v
fRxNb4QY35PZ8sGm3HoirV8f94DO0tQT7iNOdEiptyDDmSsAT93bE42GW8M8Fi7M7zDnPVi7GyLO
0UZLYYD5zz9FPlfE6Rf9OVu5CTv3k9bnuNxSJwGyUf3+9To+kLlOuaFMHH24WuiFpOTLyHXswctW
1Bf8DhSybhwNL57FkYjSHiU0Ktjd8Nfy4P/lniJtW4HYnrXgOvLJ0HBQjnh7fj/g34qd4lEeSUb1
ydjHrJPHltOKmi78y6VQtjfG6/V36a86zdRLnHyw7XmQlhnY2HyjDUuX7ukO9bwSc2vO8m1U6o7W
XS+OJ+cK8C+7jbRP6HaEFEMiV/U0jP2NaLMdco7iHtmP5iSfUyMn4ybSa6PajFUfCsqyBWaCpus+
EhyGDBTDWadHpVvz1so8GjPYsWiHCmKNDuZ2Djg0QwMr4qm54Ue9somHdDp1RybOyF6hPZoXqjRS
mIgQfPlKPazUtlDQCwkz3cxe04HWV/A9yxBhvoiRs1TBWu87MFeCPMidpghghsA2lwSf2Hid2zSn
S88gfRfu6xFZiwWC+4Xq302vj7kAVg2gQjjGGH+fTW6SGHfVJGeTRKKfoQ1wPIq5voy8zQiO3YMy
EHr7ky129syxWI6nElSY2pZ2yPUrXXiVs+qWaoGBhbCCNmpwk/7040+8VUEyr6fjDXzqaGbC6Gfv
1OBzdmjFZWQrbNmyx3A/KS4YGXB7pepg4BlUGLiDxlkFTPHC02x8kftaiGRFPRy/6Na2ZCpRF9t0
XX9oHAJ2bEk8PoUn1VUOfkyWO7Xj5Dn9+auMjfiJOMuS4PEmggUyDpLp+bM778D889dJFG1Pv8T6
gAMqc7QKCoe32X9BYYls6TAesLAXZgtRLOkHvaauvhf4j65l9zYemwsD7tF0+PngC0pJcr2NiI+B
rhXGatS55sjkXtPoEgnrMrj3tf7nxwpyDt2V2EZJ1YNrTPUirk6/b/FrdEkuypN6pIgtDD5+QTTJ
Rvrw9R9GrcfuvKJAIVq4ooMv6zXWsAiwZ960N5zZd/UNaCKrVRpNhFc2cLjAkeTMcKn+8nBt6jgt
zPce+3D7TZA15dKJP5oG1Clts1t67/1V0+EJt8G/EFAfwFbbm04rD/8n1AeGTHEIYLIc2ufs782c
a+4uS8DSmYUF+S7iWLWaLz8itZV1nh+u+TpM6FYMqYbVMMlCqp13VBdZvk6mfRsdUYRq/Tc82lt+
XsIs4LUnoNlWpjSmVfWipmiFeUwhXnixMKdlc9k3cw5lOgT/pDPS6J56BhNXeuTMP3ZCKjKl79ZL
Ag1KCyrzMjffpe08gYWknQ/sGWl2xlsjX5LaIkY49kaI4MT58rzAjDhCDocId12jpxGaUSDvGWZ0
kDZGkqOvnPDokvk1o3z0NFsJpAC7J/etR6siW2Fe/YZJ9ZfGaAfBlJa1bH0hcVwD5mqUVbrXC9SN
481RwG1B/okj4fLIIoD5JrnIkP8ymHmovqYyz+yIKDShxCxWCdNukIs7yRPu8bb3zRjKNZgMkG6x
gXM9iOPYCwjqh2RFlkh9zI7azjBE02cEfAN+uocBnrP1s4yVRl4pQIS3Y07ezsAEnuhhvvdriUYo
ZvSNaiMlWw3MJ/WArc9Xt847KZV140Uzm8pOJG0rn8B/cGmfi3i7xobcjltTYED73GlMl3jXyllM
2O0t8l38vVjolbvkbHGoF8Mn4paVnVmYJc0pedSMq0Otd2vVeAinlUlw9k0hKiCiwoldzQCPJlhT
7HmsrZHyxZq8B/ryEoiFmSSmU5B2fheLWCBL0/334ygMXz6FxBiia5Zw99AtswYEj1xD5EByOdp7
/ubC85kNuaey67slsL5ljBbiFZ5SSYhn0gDtLsqEkrRlPjVR4D2ePfnIzouHnVYTfOI0vC9ly0Ux
dmOvHcAC2VaItZ1kIgRr2pSOOhT5Gn+fkChbcKvlPHb5nbYmAqrWgpByABeNCrfGM6XcM3Yj7ipf
qevTIeYcuQiTHs+CpyDDxZ1MEWcCpCVqB616gRUwM1IqTWUS8cZOr+4YzS6IJuPGOnk7mw4uoULc
cFwB2liT1nOQhMgCGNemly14CcBuXOvEoRgtVXnhbNTe9L/ulvWu00bm2F0wQ/ABsb5COWEuZW5w
zlt6fB6hvSXCq7uP/he3dMGrhBlpYSwD5aSDWt+SfTBoMnZn4YNVXaup4vH738aYTGiVSE+9i/gE
Dg4WsstSfS2Tm9zJeddLIpq8/KSVVuiZCCeLL7adzriOdbs27VxDs9Q0fM4sxR1JAEBQstb3KZiH
01Hb0EnHVAaj/SIaL/XZPumccg/ESFvpdD6pgqdI2SVDF4i+iZk5pLz+AHm4nogwb2V59XZ1+kJ5
nawqpBHuX6bNUpuITkuEEuFa1MgaOB8bSPGvLqfhXUTXjURl1+VvYb+lSzCO+efn4yjAIo+t3rjE
Bk9wQGIT3KPtqmVbN5k8o4Ga5ZQpy7v9JQ375s3PhRGo4W7rTQMC5EsfdzL5alSbdNKjDjGf6k8f
rBgmSC20LTNQGEo9J10jE2d5wstc35ECHKOtlgUd772wInVLwU5zX0p+SPFu+kOKVOMjr03vqu9+
cQJKxAnsHwnncFx73ggXiDsAEP40n9O8keGxZrZM59glQ5/fCkGzBmDqhM4bXNbdonFKV+tqnmfE
KggzZb0QbyGTlm1PKLjCuP1lJTZy1fS8YBR4wqJj4mbmX9HrbSFNhKb5tV8PWxEFFG/CtYrCSx5F
3OyUVgYRVt9vHWybh2CdKVRuX11xaf5jiuCFkvn029hgkr8/x/2HRPpF0ipq83WTo9cz9pGcIy14
GeI4t6Bl2PEBpBB3EldAcUtzeUqjfPf9lVwP/9EfAXdrKCsKrixE9swO1BDuUOuHHsu3IcMZ/F3k
HVl7FmCbOAGf1FaG9ZleYP/xkWQRhBWCBnvu12AnYRpfiknma1P+yYhNVBI59tzlwqSmVAATQD5P
CnLZ39q/ScSqRW+DWi+xw9P1L0ZRURBCXBd4jt2joDJkBmxUFmGhINhplMVtXjHh0rzTW3ikKruO
sDHuy+2dv+S0tj7xic7iWyM2W2+m08obsnthvb5BO2rwMe+ZBX022MUjx06O7EyvOGNTLI1a7T5y
aX1irW+pPUzGYFR4pXx7MR5hpFEnnHPIV0cxIxkKSmKumzI/v0KpiLwsQ9rIazSVrNH8MoVSvhlk
YWxpa0DvenIF+V7JYa9QHDEMtlrjq/C1+uUY2hIpN5FQM5cko01seFTndq91IF7dP4xMgo7eiWGW
gOwJj37xkYhH1PGPQaKKX7wxnI99pix6Gx2cSKsLR7QTZ7sQb1q4HSXOmHsJIFJug3IlRK1b95sz
8mJ1ZgICDZgOEqQrPqvldVygmdl0Y0Q53iUnFTgU3w1t8l8Eqyx5qWUqGsBwWwntt14Hmm2EVjNt
YE0RrH0fuSGyVwOpIAGmGAgl7jNN+8OKKmzaRJ+WyenfgiZ2FeB4ZTx0bQ5zCSjjtmLQuLiydl0/
R6NraIGBOSuOAC4zROzNTTdT6Vsn9LM+IsnIYxRVzXOP6156+YqAAhPLxZuHPG2EoAICVgRg8Xtm
pNj48EjaC2E27x4CMJinemuUsHBerafHt/trk6alvgwQig1jWUwg1stpII0Vy0m1yDxal5RExaet
Kw5XNMxRRdMNLWt41ob7/b5CYPKWJSta/T9I/Bh2WDhsnIX3p5oY3/VlA/ZWDsB94ygSGhlLj2bn
ED9FY4+HwUg4wREZm8o4JvasQTpXVOmcUTK7DLdJaYFHeH/dmS16UH56ucgkIX+blg6GI1lupB1j
HCTP6DngJrwwt5Jz2ySIDQh6k24zGrraGB8KsltaqYfdW1BazW2hvIBY1aAqhQ1ueQF4VsGx9YNa
GBAPu+MVIYXWobDwBMpczst4A9MRzFLgsdZP1L+esxFYAHyW6k0Da8bcNVkv9LqGfrTiaqjrBm8S
Auxb59vO7E3Deex4LDL18fM7cGv3k+Nrm6/X3ndQ1NdOsawnBZtWqIB78G5+sv6CzfqLHyd6JOfb
m1cB5GEAnztOpCc1BQdZb9Nf/LGPugF6sSIokCCSA9ylP5levaObicTGMzPWXTBTgKXBYUnp+exS
dudbGPrQbl6EYX8pJ/Y+iQCPgn19+OspBqlo+qwNHXLZ9+zTfOC5D+1YZyesMXBdZb96Z3nsNkA4
ZjlvO1ThzVIQ3c7fAnDIawtySuY5Glzd7SF9IsfgHomTekKnq13Mwsx+vM3Jy8b1ww3t+4sT2n/f
UbLaor6ZdMB4qmIeOga9HG4tvqwRdBGqaqXF6AjqEQg4qI/r4hVcYaf+MSsvCAy/S9JkmoGvSFVc
pVe0Ei80DPrvcV9wpwkmkyFD9rphCFWQIXrh/WNio9HYJ/yG46qI4vKp17KO6Vl4/BjD3xdxW15M
2WlzlphDHuC1mMZeEHLxj3xhTT2u8flYY+xgbulBJBanCHPcinktWdyJjuHBCPOAX3IbGzStGDZc
388LdbDwS/2Do9QwcjcFzLiXenDHdyiNA2BjIYttnjlslr3JZiJOeE5sEirUBV42Vdgx6xouFwXf
9J9bH+T+zqXLGbhUUzkJSzOrvaCjRZbxbEd+SyTin6Jeafyok3xs+Vj8AjVfRSi2W04OFjQoChpZ
XWiZRi5oMDonZh4/KgEe6/zkvTZtZWPW3IamsNpdHC4jDm6GrkMrQXsnLdkT6Nbiq2hehcG9S1m5
HFM7TlIdozcDlNt25FY48zO9KMSJo5x/UR+D+b1p2Dyy1Jqk0H3L5tgm8eX9Dte2urxPfn1V+VB9
svGcjFEMfTnrgMmKcR94GQ5X4e+CE028KMc3I/d26zcQkwvB6fllmQN1O9RrIHI4U001hkrPxL1Y
P1RWZP51WhZihjleJEigXp2tEQHoB8MVgLgkgJ/LXniNuSCUygQAsgPSkrQCGp0zUqAsCFPOhH3+
q5blwGInaDTiEnyWrpgK+8RMsVCpR8NNmwyAN617BoIRCZVyXCWhcUmARDttr0Ja6sXLb+006H3Y
NejE7rkqrcZSf7WES2XPjPvMD/BxLhzP5NzBOkubl5qQwczNxAWXrA81zxfHFiqx4f8H8Y9/KHc2
MmPVp4VsDKZg+GTIFwqtl0my8bivPxGVt2OVKEI49UMUYQEoEslSiGlnqJVjZbYfHhx6R5fcilKd
jdv/RAbUdOKMuPNEIHcBr4hXgTGtGvtrvNwhVeSnpv+NiKKVlt09QoIZoGFWk0rOU3XkO79qkvk4
zm9tdPyRXIN8VwYE3bOuFNDAkDaGqiMuhi2cAb6RW9QMSEc87epNQYXgtBoTRI21ucAIO/5AtbzM
pXnkjp2oroUIPS+gQkRLVZs3txMHVsBdf9iIX3kQphhWnxV8NuCmnKJddQm8JfZ2DOq6aXiJYcOi
9ll7LToyeWaRl7/w/bRhtcNniArFEYQPIWViQ4jDSe2F5Ff7p9x5bRJvai4MzjnYKTgzkNjYVs+o
NVqp3PskO9N3KyLNUuuUxytfAIx2qqH06orNs2wDbi7D259QBS+CUVqii/kXLVp+RQ6CqOBtn4dI
KYTQDXfMTptEZvqA8h8ekCmQHHx1EkG37xfDkAmG6lKFHSixMjFGRsvEcA2ok6R/DDmBlK/A8UnP
EnchKWw2JQqY/YPr6hCi2rtJzgC6CL1QEeXCDSKTr3+WBQ3s9ZGjIHslWTSVbHu5TP2MeRnRM7Vt
u+b1jmzSgYyWMjKMtXaQO6EnyPKQeOcI4+xhUNzi2RosoeF4iiQVCCfyvoNA+MXEiX/gTwH8qap8
MSs9ILN480VBsEtpBjQ88GDM2rXUxrvS4vJQnuB0WvW1hvY5DDII1hp5KEmR7mGCtxwxuMX47Ja5
KOIpdgY585qIfRL5acPACXdpeVBDfoYAX4sc0bmy9hMLnfnHpSV/cEbtRvw4JttavmbgPMSQJMFu
ej1yQgEtCaVvpJL1mEA14YC8Ri1MDWRpKsD+1roOJmjljs5W7E9FilSil+JtK1g7vAqILmr2UlGP
HYn8cC3R8m8Iu80d3rOtxCN49ouwEw7HUpzBInezha7e5/U6naT1gTk1dD0CLA1RabpjGy/6pu5Z
W8hZjCmFh9SE/r0ZRxQfRfFBIoQ1PDAOjQu7Wm37pB0zKiZKm7eVv0m/3FWfT7xnxLxZPbjCCoAL
VBOv93K7KU+vcN9/efGZxIvilFOZmMDzeKjybTED2i4hhB567Q0iaQQDChQSd0eccXzIVat2Vizf
ACYICk3vXusEt6L+sKRm6UQ7OL/Tozwq1+cB+cLd8185fF3rlqeInYSV0bNupnT76lb1xtwUIGdK
UmDMB761gRfq4pPxIft1EkUu/XfJQLLiA8NlmtK9kxxaoDZSFyzVuOx775xb7kd3biSVoKzMqS3O
I7fpyaxiiAwboFptq4oe/ziaBKJMDbjgkv75+ARqCiRiTPGZw5/KGtgjTRjyPprWzZpeiPS5C5ry
ERvOhbklevIh0NSZN2K9drwvbbyHmnRjOQ8IEcQ+f0Y8Lat22fkkQzgC738paVRAY94WGDVSPrHN
dynMOEUP21muSm/uqlaOIvwwysHmzQUFKAQsq3EtOt54E1ZHxMA+MOPJsxCJHvS0Z1QBxXvyM04L
pzzombPnKIPLrCSN1XFOv0GHh9u0oIw/iiKdGnEmXgjEAM0YyAKBrjbvP4B0dti3HUy57YDNt0RY
9rK4+6KwK/wDcR9GKK5NVXr9rjg1i0XQAFT6Nfg1Gb+hPsDi/96GWdbPHGURfcsRI85Qr1yZRBDs
J+A77DRl5/8Rkr5ic70yX1YXg7fvrQJQKJw8Ni+ZTfxXrx/PqvfhmVuWossCWLVhlmCgUUwSTj/d
6B1gTr3NFoZCXKLh374GGRkHdWAOWJEZioOtivJtq7fetenPIj9O/bD50iirLeIhsxfMI5TzC4r0
jb8ys88cGNLekh6WC9ZKavCy1xnc/mSycvGSDq6tmcGpUPLWxefZYTL47bmxGYBjPQwyXT4D5NA4
fkFc7AdpIn2dNV4B5/aXuHh2YdzmLKF96PYddcQNouFa4/ti0q8E6m7ZvSO4C3pvTvFqD1uNZNFJ
iouAAF/GzaKY+zq5erqnK0TrzAqtqQKXBRYeuAuQyMQpvUYt1fcaTcRRwY4Bi3WC25cN8hu54hC/
OwO4w5pvtXCdXjtDuPLltn/AbT1w6sLBA+Lu1RQVtaAmEkVZjTtqFx5i9yamE2P21yQjANXBlTNG
hgN+s4PdR+vSui6KR4sYDtCCOIP4Nwc+vhMRC9oDRvku/F0F30TktqB6X4cA2jbETnt9UC3JRRKh
+7DvDRI7Qb/3m+FNaZ0mudfgk3h0cf07obutr836UO3tsWSI+1hSR75ME0/At2XPdvYPYGeTRoRx
G5VYYYUmK/eM48IN6VhXgSwbtooX0GwhgqsHtabZoDMVJZ1IcF1N2C+PGqLi40fWyzOyjSPjdQWg
6eA1y1fWP+7vJKwTn3E/Fkxt5XBR4M6peE+oIzunax4WpNEbDmcfLaLx8ak+NXcuX/CrSWB6Qq2z
lcxYgtdKt++MVfUImNVKjIXRolV6+EsbG7Os1dFMcd0A42vDtM0puYhEaujaI+8DU4o9SBfi59CG
F9rPmVSB75VWa4EQHwQFeOQsI5ZlAW+t2chDvf3h5t+rK6L8DDtwbdUB9Z626KHLuZYIsdWEC3gS
Gu/Vz++0L6wk1l8bUpVxo4wM973XO0WuRelInox329oF5vuUQPDCUOQtZV3hWUHSe3AQ9bzq0/JG
+mG07uDQ10YyIyUMombk53x7Y/d3ANE2pZvLsvQCJyf02NIItwjfKGEQXgQi3r5ZfaF8O7ZluRv2
UNbmM5v/TR15IlimgicZpVpTW6eeedHkHq3REJiiFWkXqjwmE2HAgEvPRz3ruAUQDr1G/1lJIV0f
UzgEDbgxZ1akmB7q4SsCV7Yo6/NVe4c1wsgU/5Z0qXPWwaQwkb7BleFbK4vlDkl10YVanROmGsTj
Ni1/hJjQJ96SrmKl3t0dVCKnkAxMhl9UNp3gUC4DF4ouo1BLImQEbEWKjOY1z4qgsrrhFJEmDECi
gXptJKIGY22KtUqHIDKv3CbQetTir9mCirT6m151c8WUediR7Pb38jXQKDh/QNSoj2HwSDzGbZkE
szcm1LLWZwC0V9HV8OLohkBSvTAaS0I0JAXeNvOzT+O0402XervyO2fZ8G0XEPPUq5N5ggqlv8pJ
Oh3RpLEWS+WWt/iqXrlz4fYA6mecAF1v3AvJZXhrM3krqaLv8VUj7XaFSpyL0PIwyRoxtMV/vK5o
77xeng8hVNht9H9cVsn27vIPv1mteKSg67nSkizRSEdrGKtRkTamHfyk7OnG1y9ShrMPZOHfxfXK
oLwqsRW1nJqX5O8/Oz6kcaLVzLD2MIBI3HVimtoDkiiUew/9g979NkI4s6yFgg2RQOMAFQ4qljuT
Y47ns1MaQJlmMylndREWfdsRBFrZry0TQrNElBDGc3RKPcouFR/yvtGNZxszINiTNwasTVfND3fh
QtlzbruAprFAnV+k42F6Z0EahmyGz3gw/lfjhvyf8Tuv/QySKietdnk129jjUWiZ6zMMdJH4+0di
yh+Ey8CirOQv41bhIysFQdRG4D+dPyZg90SI4OSxQ6muMNlkKEb2Kd8d8i+a8ylZpZmRnJLbeKsl
1a3Vqyy4zdw2r1WdIBkIJV1dk03uPbgeLHXrIfOrkU2wucSRdDANubU0mlggLhRHo/cgU2B6JHkz
7WTZPoPG2inZIUcN0RJn1UNE0znR5Nul6OLnwl0XemkmPiCamrlP7M21lHkzld9Dsi1KJYUpyFCc
RO2gSlh1C6pMFbw/JJpSV9NJ94+iJ2hrimply9SfCCINsxD3cJX3XEyvH+MUdh9qQIJiTrhWQ8FD
JCeLn/JkpkkSW40xsu9SQ63tLO/qqRWy2LDEpJJifv33KPCxqiBmG6+E5KdZnmnwTxcXapdLn8nN
mlYsBwtwbHE2DhqZyy2V9PfJ09SVNQK3KHyRjgxjSe2gzW+RlxuiEwgzGa3oO9XBi4B/d7PmSGvV
KCqsw5mNjY3GLKjyUs6g7Lgf6Kmyu/XCiN3A77O+n3bLJlPaHuiSpXJ9ERigLcwPEJ4t06kMoSyN
CuLGnEt0KARiPQfmzvlcPW2F1PMGNu7ltPY/7FPAg34MaI50AUGup/PRNEvSQ/rxGJSDlQC62YsS
/E2Cp5/N7Vo99SUt0ebGIDlkRV61r+G8NUn+HNfukkVAfwT0KyHQONPyi9iOr/DxoNLaguO6bIzU
ZT15uIman1oDViHqnfg+JLQeat6kpAnnQD3cre7mkLlwT72wxfBvl9OTea42wyssrIgyrhhtjXpx
75sC7hvaRajX4MOFqb1CcmzLIHkaDgvojr2UrzGN/A5YL4/nrUdzS3yKVs0vxpB1U77ZBrqBYPNY
TPqvT5af193WNkGAWhjlobnJNZi/N/MRg/QecTemhFoNYpJF/Sq9JyYMCjCd7DKgk129gtb+GDBP
uVnipgyWYznElh6YFjbiW8JanOioAxINxyoen9ck/Qqn0BEysKUoRccbvDYoKT5hywD0DORuiPGZ
MONPLo2GB2l7rSOnIgiBRx9UBkBdImcHusnjxTfv6m315e8ThGEGN+EA7ReJ/6XUYbiOu0Uenbna
Ynoq0R7mwxgU7KkmqGp590UQgh33xCsPfX0kky8iP2pVU2p/rhADLK6LByqjhkOzKUrSGrbebkPu
LFq/6DVvQZv5c7UUQ9R0Q0ZNqcST/1SdrEygSqYhPZ0n8DBAxvGRBJkICnjoJCWcFSZcfCl4pLj9
I/beq5dhh64A3eE/gPuhCyVWd6IViQ/KVqKbU5lGZQBXs0M4tVFb8kOkIrCzkYowoE2RbM4QbZxi
EBbav6qDFxpu+vYQHEpZCTfBv+IytSp6KAQoRdwssHDFIiWN/ObxfgtsTsooH0heSflzy7VwtKaZ
61Yif+pUy/DlVL3Q4V3rD3Vutw9iJXz/QW0CZhsaGZKxxepf28VicSoOdG/UjswzHl5Ml6zvnvXz
OavqflIe0DNr8tWqgg4WHp3YWOtSyqG/wpjDCvq/q4ghC/RijoBVRMZ/x42f+gC3kTzKYD9/k8yv
td82ufC/AiF84vxBVUGmvpaa5ZeLOTl1Khz4TaMW9jU5JEDSzV+Zx6BzHDWPhnzf0V9UDEoilS1K
7JYY+E0EDjlKX9vW78gfurYAZ8XcNzCxI+5+XoYbpBsucwJqySDLHQ9zH2L0Ps4LZxNqwwUbjF6B
/vNFyD0Ih+kgI/7Ijrz2hTwQ0O/TlgPBuaDSLghcJkdrofS74293o2PLp3SaI5Gp53kqUzq+xkJB
ChWw+LuoSMN1n+XIK5uW8+0iwXk8fm4jgCvSdDWUYyEq4TezxrdMLT01u1hWNd9Ksbw/qofNQ34a
gjyMNYIMqy0hRHVWBR881j8fZ9E7r74zmWGxqkJArcSeF8qj2RlsRgn/wnDEoFjTCfjgtLh9TQYq
A/Ykxin/CIC9uCtv6snrfSLA/yKmt8I1FABo6D1+wM90pOqzvsqssPcYTm3QJZutGXOInvWFi+wX
yveMRlrGnE9ifu1/nzWpVSHNtRcNyEEgj9Av7+Vd6IyaK1Hjqdzu6uCaCN3kaA+EL0o6IPxdFHIR
cGFdcAP4smcdceyQvt0oHj+GylkJkydk07EdXV6Kfat+aRoW3LRK6IqGtzA3Zjw7VSs5z/2cGMHH
goY9qcuqPB8h8VSwlJ/WKg76xYa5Ob6tIs/4/D13iKT0bMMqeUnueOStyoOnVxLEZQxgqm0G5yZv
VbefqkbjFONMk4SwufcevgpATICs93I2oDL8S4o3WCRFjxll0Qm+Mxv2hstZ9mGpND4JAteinhGx
lVShe8FrdqwDo1oXuygQC11+rfXC1WknZDOaTpb4MlYP9frFD0HZUOU8PDfPmX8IKqjeWdSsJ2rx
kw7UBm/9veMF8aSe8QqGX9xevcTIYxvTRL0bdwF5f7AJzaHcsQtEKf/KnvqdUmzQtTNhyGI0Y/zI
tBWbIlOm9EKUMrBHRxvpSBU5Y8RbgUzLAENd/+Mc8PtCMGOJjYRXacyzjpQ+ySvyq4RHUSoG6xvM
2Lqu2nIR7YNzCz6JXjT4HjhszTTXS7vXFymZY50bCF23jqATXCVFMKCOvahAQmzNDf/oC+coGBOD
XmkL+E3JxKKKGWl6MEWqipFYd+t0NiYX0xegpuRd8ulc3CXV2Jd7eC5Sv/FN6tn+5bI+hn80HEpY
M1TX74Jl4FDAHfxJNYxxUoJNR4a0TwKNY1N95TSgiUchOAjwLc2kz44qmUvizbaOvql6rB7V/xD3
CeuzbgrNYezVStEdRp/e7pcw20249HWBpGcfGsZgaFwiYG8a3n5taW3eg0kAKGYAz+xi9cPcgJr4
ubdV4QogU073peWQGa9IoODJs0iYAzKnQqgk9p/qEhoqd3LX/tBZrqnO4GRvEcR3HLjeP85KpUms
z1zg8eTp+IUqQoHH+roHhDkQbnnrSs4WaVU9i8GGsctnjBqpllAJrvqmZuHl4o3Suf9EsSPf5Yuz
hEOYPCBsZzX8bAo7hs5OshF6Z/omuCLjrsOh/YjbkMuo458s+fizGg03AQ9OIDRfrgI45hNDDvfJ
Rr4viWNJ/TjotLSuI2o3rFnJ3VfWyZJwJWkjltVFFWm4nDXRNlNXHQM+457SsNwbWtvtzLfvdGn9
NzV8w9tIdzwHd2nxMYHJbdZf6jV7tL5xU4/gAf/3xrLE2RpSzUiyuLIdhsi0aRmmYwXf8i5xjd7f
NMPaYE4cF9TsBZ9+ok/UuIKQIGOaO+ORCFO1LQuGHpvmMrAmIGhzX6JSwuPf32i+MnMv9nfeJ96C
ImADB5MGPVsOSW/O088BSsphJBhb57z0EtR/3hf8eS8gg+Vtquzo+jIl3vh4xF7Tx5o77OIB1cIY
WXPhiNbihqUhOADFF2ENVZfZwzanswwuPHm1KbqNxy7nxhj2AP2qRn4UYTS27e41TqSPeNprbR6T
xdtDMt9uMlXvZhttEpxrJQ2qJ1vM0u/QOFSxDIMlVczPaGiczobEkmHTY98OeZZDpZLdruuXfyXB
3Fu0IhNcFOi20/l2HRnWC2OCo2AGjGsflY0q3CeHGHin4cwmMUYC3WJegZKBToUZEzO+Qb20fo3i
wkfwObLm3MkuwXCi2BwAj6l6ycZL1NaiL/mxAH7i9nYEDLtMz89SZTUF4bBPFGvVOg+xBpAi+g0w
cs2hqbHZ81F1h9glcYtT42MgMSjplQ+yBKMIOCmLf/CugOur7pUihEklakBSzXHjAnXEp7HWaXZD
Zl9BnNtBK2a4y7ujKDT5VN+ReRzFzAWjoH/60eKMKUbYwxCrVoX29rgB6Hq1YGBbwO6X2BnYkFaK
kZos6u8jWcQLfrjULgGdtIq4H78XZ7B6OobkNgGhGH1O+nCFKPwY+wl+a4etpdyhuYb/4wpr0Hb5
iiULx6TT0Zmls0TVGGba4UxYIyT0H/cdbvsjh9y3JPai6n79o+CMckQik6XiyJM/egDr3gXGidOg
NE8at0739qTEybA1IYrxUdaTHFjpj4WCWWh6kG1GYmVePjpOs/7hTdkFfJ7YE75GoZDPY1jSPFgO
Jj1eeEJRG7Xz/rQZAaMow73eYNs26f9mQ04NtXXTx9Y89PxBSYaSSR991d0Bi0e+/UqqTx1c/OAv
W5B3nFSo7rkPhinmgftPAV9YC+pn8FKxPLxZkdOr02fvdva2cj6ikaHwnkydusY0m4YU4a/QOGgM
YLUEplqePZB2fhAj4DDNPhjxMdWEQ6Ws4UxfAH5qZwH0/EdjOgZwhEZsVo1tjmhs/i6IAk6E6ev8
Rqb6GxBCQTMma9sITF3ufc8n5hnDxNk5CBSBMUCmCy5ZcEjAMD2P8AWoz4Ixuo8eykDWzFZS3z9b
i8zq+rIre3WfpT1+06qMHzx099E3iBnIO16QBMIqdEED+ShzWqf62qymEyhcR3iREF+Wi/utaZ7G
AQxHW/EwiA7qvsozSxMZCdw8/O5y5n3xuUBwPxeLK8uGbor4RpMrgD54Hp4sMvWpSU9HEB3/+tMk
MRU5Fl/uSzTxRo1Ni/Rp+t1v3SKMo5UHQ5d1Ghdr2cT87OaMFqbOyohWKMs/xiWKCMyPqwBabiFx
sfZpgv9DX9Nz3AwTLKK3fvsrPcj4TTutnDHY1r8AyxwfrZ/dXtwkWOq7e9lkhYHJthLLY3h1SOyd
EIvG+NNuOeUyFii90TARseBAa+aunY2wyIgVOI5OX7Sg6s7IrRFXcjWLPzdCRYYNRIE36EagLK+2
6xzuqF9BWaHqnDJ0pjAwu7XWu/HTNTXTGL4dGnLB8fjs56+gaN+6ANPGLYY7CevfrSeBNCWVMC6d
gqZMPOk612fIGa9NcVjYjBEc5Rost5NukSlnkKqcoVAUYrLeEF7utalcvuPAGy+YzkUGOKYka6Ct
bmYC6zSz1NXCk0EsU7gHbPwGBB5aaLrtfFtxDbLHSEogjNqKjScC/M0efI6XPOFDqbZJLag5CPK3
jgnqQ7pBmnJUdMswanPjeF2xtismRyq15yvHQfk2/U8o4FJV1ta3fpHh1F9VoRTe4l2RINNdTZVI
GLplHsRBhd4pzza672hSe/+txfcY8OhwihupWy/4BUNC/61g9YVL+c8J6N1OogJ/dyMcpzZpxe3G
q+FhFppJE2hlO8dI2jOiFbjBYxLy7m30vyBbIKx2rc6kMJaRt7fvAdgmFc6MY4NXS3z/CsFO5uYO
WxfQxrcW3fX42Tpe4ykHChX5ya8dx8ZasW+dW5MZjvbVfYDZmz9IxbwyF181/IO3J7BhnhJYPNGS
Vlzein3Zq4jeX7+ghG/OegFdmC7SCPA+e21V08eTL87SVgSj3NdMb/AxrxjftyD+xZ1IAAagA6/i
uvVdlFKV0PLpmCTxk/Avx+Xp3MR053CFcYLQlF6R6gngnN8XLgqv0NwQT9vbIFy60hut5N6uB2nl
4s0qE6XB0hbfxfapmEzW9C4m9bUp6WpF4fS89f63ocb4FJqa/7N5gYGfQxV5/nl61nhH+W6Z3K0Z
d/BUGHJ8zi5aMbqAfd4fGtbNzbCtA5fF9twelAH36f6L6JONQWcuM0EmUdhfQpQzcVDEE+FvGjqs
vRI3hCnPVBZNmwZ+5UdTyKU9Q5TAjyEqzaQl40er1+kYXMUvAqAU/0S/yImr0QFwLIb5Q7xmsT8G
hsCsgOXuoKYPNKD6N+Tv+D9ncjEhrTfafH44kISqrgbC1Ac7Apm73dX4m9e0hqR6Wj9H+MtYiylq
dB4WBHEmoTeZRm3V2dzrYYfTFV33JRWvNMduoGuB1lsCmzyEoSY7ssbb8ckX1Ou8oVWcCZQc8FEg
nKMogIHlw0bfKdWcBYU2rh2EG8l5jTxnorzdfca8sGhb86e/kyDfpHyywEUTK86I1FBFDlpm/SbU
fevb2rUYCENnk5uJThSB9NrSYESMevlCVA5bZ3A5NV43NRdF0jcFLEymZ/h4mumeTmoBfm9JQWmt
d0az51sOjIoMW2v93iBYI5xIrqZ52UcI6fqLCEVg+9DIQtN/L+tKew4xUl1W88woINdMSLqH46wY
1ECtN7/N5CxAMm5UHgb4dFVXpsqSYWtSYyrMB0JAQYbhz2sKFH+WQKqX65GIswY4jvqpH9dEDslO
+UAOWj3++5aYH+A83+I6HRbCNs65u5MfZ+z8/uS1RzowOrrRJQDDiXOw5nS74c5Z/4ZKuuQXdLjq
6mLc5ZNVhYlch1FiM5CX5r8qujWtV6BkqwpwZd3eLvlKSE5+noeuBWSiTrJvV5w/Pgv2NDBoMs8r
40y/BRHKQ0sGvX0tmJTR9d/N6nOKiWmrVDX7E8RjIlR3j+GPGiJhEt8oABJRH4bkjqM7jBH01e3S
iypnFlSEJjv/iNmjOXmPqk5lH9hy5gEzuY1YR30aUs1KXNdHxjhZahLonIfWbYhdYz/G/OcNJIhe
TGe1D0tSB5/7OWFR3/lJmsZ4Jv/LlVrjL2AMELOcWW7MCTWykASbcItEbksNOQ+uKO0CRVZFFlzK
x3VeNm0FZxvBlqfdrw6T4DXGla0dXtJA9HRGbrUotJS9fW1kEiySz90bvZ7/Gryh6W0IwAdkt8/T
7Ifq08CsUYhhUjbIqym6dWB7W7IMAVf4fSvniZ4/xzfg7rMK9m3C3YVcneyC1kweDr+88l9LINZ2
4uYU0U0HszuWteL0MrpVdfIdBG9l9tFk0kGblggDjyKx3ksGPlf1njEPyCIHzOuHWGUAeCONHRxZ
BCUQAj8BsDzbsc6/sjXOJkLHRbJH685t85eKHu8csc/WVCw9QwYmViYnRmzmgNGxzLgoqlOYNA0I
IyCBCdXpEVAOI53l7x3edmjIY4t/F62zObFO3eQWEkwZR0y8ER2ytsfMAWp7wQ32VpzcUZddgYqP
GZXt32l+2uQK/MpNxTkQKQcgBs8ECBsXF08s63H+rQSrxqocKuMXlw2daehO0TjrWiwKJCqO2GHi
4q+C8NfzcataUj24Zq2zE9gQflYMhKCJpZB6UiLOpHYmoNhdbMbkuSs0Tidr0lVbNcVAWdlDwXLh
VZs5GankVG2/IcPmMLZ8HWUqt/JBxjGCVQ4xJdQidbtMR3cw8D8TXmKbkLxbkglXB0wHc+lBVc9G
Y3rCirxjBsAx8AE+yRSwN4+JvP8j0EGoe3ph6u4x4miS8UVA4b5qdd6Qy5ubd2oSRr9/++q5HaJi
5A8O6f54X5WOfO0wH6vewitdgT2CWpiCK07wt8sGIrqO5HsRzhJsuMXmm7GwHfmu6ykSQ17Pe1Me
4o+iZPOYOUlYLlGsIwwfiIJHfFQ9y3LvT8JGBKxexVmL1k3IqhvwT69u1stAlUPBif9s6+wG8rJC
zlzNdwdcLytEJT+85e3neErfyn7DpAyXY1jDlqtHN9WnPlmp1YmUa1PJkE+DVUbPRk9S9pv0ymxo
YgnCiXqbypxQpEVbOJajlxkXU+mSl2zwqoljOkof0C+wpQxtcG+KLgAyD0M2zGcnS6963gDPALzB
/mSNQ5KbsOgvXkMxl3zhyQlx5NdUHuShz1HXjIekVljyddr2ZXTB1x8lWLCi/LJbR/RleyMWbjwt
0uixsjeIq6N8tYzJPoQ+oeM3bVvNwMWNYDRi+2cyuELAJGuMzXuRzC3UGqYNtWVSxp7XQZZ72Alv
TCEvYqazlE8uFfGlcVo3RqI4mzWqcrr/LIHnI7VnIQ4/SKlvnRcQelIlxIBgKXGGVsrgPyJK/1+Y
p8u8ujDQnoEDVWZFcComg5m9dL4mS2cVl50nc85ls6NWWJuYmy2D1HzViGjfO6tQtVGBNFoHrtEq
U3awp4h41rIAuhm39yYDLsSYR9q/Vxjn7RU7j6FZsxgnJKPGffIgCjIgU10hKXZvaXpYR5tS99bk
NVy3c8JlGyTZTMVNADI1RXiVKRIJdHSlXlr4hvub7JksUthyVdq8LGQWZn+PFL2DzHUuc+WRqKVL
L6cYw5J3UXRz+efXpUksJVX8h/ehb+PzmGGzWJRTeduvwSx6Lp9u7gZnHt8pxoKeF/YEwUHsclU0
lE5uJC72FXuQAyXaw7+hWFFQTmBH2wvAKZ+UgTTeVnbpDA+PZlcl66RFZGd2T4aoHX1vMZkUfF3/
juq7tPQVXpH1JPVHtxFBIprX85CpKL7VeR+t6wa8ifc2kB9yI9dWLv0XC+pY3+GLWB0nAFycBFTb
BeLatW0LX39h+pbvmI4xrKeyP9+yvYl41xKBtl3u2ouB//u9/2FzswE4o+9l49+yqbHBmvDwbKBS
H3xT8+3oI/yXuXH/BItviWVHBzvJNJez8Pqyqml7L0ZnEG6jNFdfh4I3UOOCLZ8PJKaFyJWPe94w
O7/r8mN/SzROdDej88z7zonzfYOZFzcsKkk2CoUIpOfKa/YtBwQulI3xp+0X5yBAX6qdl0T4c/uj
WY1KZedUVvjNd3+FhKaI6bO5G+NshZSsf2UsmVc4879eqVCrONWktr9GBeXjK9P8vlN0ANPaN8Jq
J2X89qAYMTv7jtufOaUKKYeoI8WtwlIVZ9kAmCFsyK61IK6Cril5C/BRjigb3ojoJJgbpMtyl6p0
qalaXjkTRuABazbftqKbI+OMqDr9ie+xPaJsPrEkqPNL4JvYsYlCKhbPuGk6GW3Lg4nzsifocGHu
WZTSLy4pgdV0J3wnGk5tTOPoXr6reX6LjmP08LbdObY7IqpaXVMV752ZxuX+dcMw+AOy72nLFQcP
9Lkd7D4g+FlnCo2Lm4tfvT9+0NwU43V7Vq3cIhFhHft2VhFNQ0CXvDpVTEKDNOIyiydg/ayLSOls
7NQaHM5Am1OWgYPbIi35Cp3Cig1HwftLKsTkvO5B7Q7HQjNZVQOU4HS275bKS0zTCYYO0gQDtAsK
KzExl8MRyxOxdN8VMtAmON9tK96m7rZoVVb3t3l5aK4M4TMyM8I/c3tLrRpO1LAs0gSzQKL8dcx1
jTqNqdOutI+ofEnGy/nUUgYJGtFlnyUu54Qb9E7u+VR69H95B57BdBfbZV0ablp40UYPpvDGmQqQ
j+yNf+anN8ldRRxLXvvpOYFqzWHnIHeKXMYib71zz86tK36AsJBk4Gk6W38pchQfEHZXFs3gDd/b
X/hEAhw8AxMnyLNHq+qM75oC4Bv9NXFa0uKIFTgvVvtVlTMrOBV4fRWJT9Z8P8ePS0U3WkW+jxQn
ivE5QHUMy22I+OfIoStHYPXYHUFZ7ZAEoki1tCWgLzEsagGNCXJizpH0bgckYYuy9gqvNY9aGKZ1
GFsDZQrJJGmqPARtXGb5tR/tlA7GeuILeYqu5Mam/6giBrW/67mfEON9kkNeegy18R6zIUcH6FdC
qVAYFtjcHyL73a1cnzQ8t691vRfCiLG+71HJuAuoJOCWUIxQ5QYmJNUQl7VUS/qENzcp/GAnX7oq
cVXWmfdlovd+fiUQ2LTMfJK+7ZaxxoJY1eF08CJ7ZFTL0PYb2R8dmmpSm5gE/La3UGDfmF9TaISP
g61gHd+7w1pinaPqMEnBMqif62NTaX/8005dPSFKaTlzF3df5F6YAFngBgRIvQFeIJntsHiWLmI4
wIuanFXVWjFt9vdoguic+t5zWAOIySNU0fVQ8qILMuVr5FDU3IX0Aq39riLkbCOqRxeePqb85smx
F5G9AZ1LXlfbwnKdueRyA1yHc5+2jjyAEUF52Nd1xVNFM7n2X3wSotA+cmfdnutlwrQztXXfi7ks
iZt9l+HfzHOLmGZwH9UYxoiSZZU+bNJkZgn4idHZ5z5wMXmmKrZn1WnK4cWLGUkBmCprqpR4/WYK
+04uExMK6yV+Odg6sai4INIyxK5Uj9tjvnQ3pnSXkpUhQD/tRyYVtHFwjP1a8D3iFT9kF7W/fG8X
vBWLk7OctGsdhhOwq1KHohvG3tomn79c/c7XBYbl+WUJQIJtdATRS/mVbLouwBIHM0/831a6kSLe
/liS1F5J96EKJQIukFBNR2H+z1L2msignOIW4QuCRYML4a3qiPPzTzmVLDsSay6B2wIF8FpJXOKu
G0nuHQFmaB20nBo4nslGTH4hhBlnpcQD6kYN5tqenaX9i9dpQAZDFgChsUTNCKlY6BS1hws3cxk5
1A/Wr2jtJXWTdDYITBjuG9D8RsqxFcY0KxBqi4Ev3pVw0ej+d9lTzScAFf0Kwf9n1D1XMTbRn6gF
jynhzjZtuZO2e/z/bWXw33nxPxadm9GuNmxXbePcslai7Q3pu9kT6tmPXMMWrKQUVC1Vli0Bn48i
W6/MHHsGzvJWQuDABMlv7bWyizG5i6529QzDG8re5j1QAEtYYPWUIYfnbXJUfHmfvAqsa0h2rbtH
y8d8UYto+vuYklYlZV7FQMs6AR9xQW5spxr+dW6LJh3ajbz2xoCBjIj2TTE33ObHXlGM1fnouNgd
S4aWzBaUzNsrhSGN7mT4mGWqq2kyIU+g58y35B8VSKivgCD7S3JWsgZ1oyqNm0YvV4S7arTQr1dk
k3A3c8sI8dHigM5HhTsOl0tGoU2zl8S9Fka5LS2qrbuVMxiDPnI5xppQt+3JSkYhxVCWmXz/8XLm
3z7PbdjApetIm25zqW5LtvKAebmLrcaUsqRWE9S3M8Jii/jdgaT+/7Kn+i4ucIopHLZe1s6VIYo/
yAm/vIClI6fegzlNRMnOM85qHvlYPBHb/Ivu1Y1z8WYbv7gCEsZniWK6xAaAuSbdgdJrIB2YxeVs
lRmrpGvxNcgtxdOeXo/JzJuJTz13TelQ1LGFoob0iecKBa/5x7R/9UyfXEOQn8IgKGEsjQyqiWtL
hxcaT7JtKZ3jJvaDTxBqvvmDcjmINxgzyn7hl9YRqjyAReBLUEfW9n3Bjmy80hPoMExIJdig80MK
W9Xmyni1nKMDzGMGA+Fx1eQdWcmBDh2QRvFip8DeEa4pS+3z+2W75nj8x098P3AbB1vpXVRFxKxS
l4V2NRB+unwJpC3q7G96/2RODvWegSMxmUUViaOUHKDZwcuJ7f6PuW+KLbJgx5JU6kvq6o+ykdgC
uDojQVTMDJRIKXhJT0PRrVB7DeAfCt7tWgUrm6WvBQwZ8SuzvtSe610K/ALry8qRHZDPR7Z6a6HR
07yzrq1EO9+/TY3mLZsL6UrW3Bh/7a8lvbH0j72VB1Of+68Uz2rg/kujYhZNnbH39nbIsLXaMnyM
xugrAur5pneH7dOIRvAXbMS6HEs/++an1BcTP00kXyLAAhnqGoN+Wh0I3w3rTbSNW+XRxd7UgoC+
N92j+eO9a+fUzhFkMmddQxUXqtQ2nMyY5FABqtOV4d0ZIGVo4vkqa5YIkjn115W2kHRR7b8twUsM
3Hv8pZ4T0wpdqyy/o/T/pnV2DSQ6wnZ3+07C3qJ2hv8zHRageLu6WS61uCdr5CxFMZXqDDEgV74i
+gPW5/steak6i7faEr3m+btIHQwXaCAArEK1P22Kof7g2V3hAbkCtJ978Y6S1Hr8U8mzvM1xeoFo
iWoPMnuqgBjKuD+qJd37V4Dk7p7Qm16FW6J0KZpcCjjs7YBixPS4ChRepephtDnEqTB+n2XKOzUL
ToomKSIG8+PQ+yVz2fOPPHE1RBUVf8eTjCxOG2D7T78A8w0j7bAWT4e+uGeGUsTXwk8PgYwrwX66
28oSE7GXiu5wACi7P4/0M+TRr9mK6QMXEAE4sE8kzyZLKLN+4+saebchUEjjxlW6FD78dwkukhcT
0DBiDvE8eCakghQdfVskDVUyjNxJnmC/tLrPhlEIxlp6El19lQFTRjqB+PxWGXxo/34f0SPSDpw1
ZFSedim0sPsVcbFQozt2TFel35J6SIWxuSwSpZTUikBIS5ZMqFnk7PHaVTqXsgsXi6H/ET9tijap
pOaELX6rDRlCfGdx9942QS0Yu+WKYuOVKsxthADlpbv1O03VOL6jDMN93ByA4y4aVvqard2me7Rs
dohx8YjIC1J6r0MNNdKCE1JJ3PCV0Isbe7XmzNz7x6QRBOyIOlAOSMw43ZNPBHR96pzPNQ6ebKER
ky0I0n+yT6QzpAn4BgBXaT//XOjhk3hdv7KE1rq+DJy5VGhIktN2mcQquCU4gjqbOAkocGT1e64V
gzF77/kh5JZNeJH+VVMwPV14Uu/F1A4KVDGSDRIdsPbUYjVOSuHaj9D7HdjfNI+CxdTgQeewgFrY
m+8Ew8+NF89WRJOjcbSfUvHIBhKTNZ1bJXHdJjy8kt1JWIKVu06FCOkfEBr6SHlwJpfi8FvceB2+
eHy2/by4YyCwqaPgU8309UAW+mLjEp7NyQD/ekOcMnyG9/5zW8+0HFwesyLwMD5euS3K40urpRNb
d2P7L6xmpf59fgkUc7ukjIkZIIfuBF5Ol8aodfv8xGgge1QkadK625okosfx9niLi1ln8KKnJS2C
HUp9goRReN739sdCBsWmOByEzXoEqoJHlRPb9Gg7+WVWxBnJpQDEyEnLELFgmh1usUQDWKwdym7u
mx/EiMS3odCTa3xyzv03wee9grfzlNtcpKyiQ03B3LVcUfrq1rZrXxwf/xeWQZiJaOZk15it2WlW
khS/Rb//+QUxfh8QVfCpX2YDaxna+dmofyd5594o+wkxdfmy2BcDjSXhzbwpl8urixDnKzWmGsy1
LNuetCuJhwEWC+s3FU6a2FUAxYyyKztLClYhrJusbKe6nT44UMZp6VrQE0YK/94/OI1BwvGwhoTb
VKdFVVqzHSQySlvkLNsl+z9YXaYLwonYHmTpJhkLZUuZV9Ki2hmzkQHKe7wTiYYZrnnW7xlJlnTT
0fuJCvN0ig6xS35CNYCtSW9g/X+Df2tyI9SrS7slV7JoUblx5RlXx3BLgpN2i6yIzCNlR/Sf8/9n
pKRI8gMt+HP8bqPey9Cm4T7WPj2xvVpfNffW8DLuTkGGtewyD66ri4rexke0+q+/D1+LI7gXLi3C
RCJcTcaSjWr2YZiZNKXHfLYM2LBA2mPtkwK+nY9oyUVeEHq71bN/tYmHTCo4yPZXirBjXAFJ90z9
82r+8KZPHCrtbX3YrpRIEoGzYZnyiP0hRtlnz9k0j6ZhOZPzFjnAyTEpjBEwfhSmTFulJMtgCJxS
3DpAFwYGTYjobBYdr4WKvRjeD1THRPv5eByOa3Xr1jSNuoiPXiNzUNstl+qtbjnVYG4T5tOX80VT
4lLdaeDW9miI31N5LDT8Ga13yEDu5bxolYjLp49v7kzUzkJOKLyRD+UIPuJV1O+gDvaped+HSxMC
fjyP6jqDHJY5VCbpeZTxleepyZQjGGd0f4BESRFD6l+vGxQKZ5S/eLxtCnvKrRUachMyIFJF94na
dh1RqNaGU1L/U0KfvKjRf7EFS3ZLlSRshE4a/Ov06bqthGVqwyp+uaLaRkMaP7yp/fTOu9BTjGCF
BDg/VNg6Thc2xV/3tLzDdYFTc8+A3WDUVVw9sqCXohMDYhEiKVj23Y0wbKB43Xx3/wvcx/9lcybd
YLFupLbOTUdcnG+SChvN2W0ldGojwgpIwHVIGK2NFHeA9IBcfWTtnUlvNGN1G5so/dbKULVjx2Jw
a5al25MYnHqR8DVgFuF9N3J5XE6GoLXePnz/7YG0apgfz1mDt6GpvsdYWNo18KzIY54lmsmKSbHr
cWdysCB+roX8C8T/8KiMQDHBVhr/FKwRtVHfTWJWe73LUgbwj0NwKzijb16JabjKQDNnEb/1RKkY
zFzxE7+n7khNgvDX/9MD7AL+n6WAnQM/SoRgYqZnokCi8WaoQLyWLNj/z8bOjOW3Roz18zh/uQnE
qI2w2hbjF8/RSfQ9I9299mkT8/0dJbyy9DxWBr45VlH7GBkPhq51Z0VlxPpQIAZfziA1630TntS9
wvmGevFcKSncncWot7V41mgCPfB5YA/C+yTXAMoJop6+paYX0lfEiDofwZPqEpGhvzs5opW5pAX+
WC2N1t2KC1N3n7JmkcBYlb1njn1A26vnxnw0+T6FFT6FB5hwWJkeLUfGoYXDCaDMKU+Vh5oSnzI8
NDKhW7WQsPeX+kqR0CC54h1uCy5g/Ch1v/VXy5HWa/CXEugTak0sgPfzkijWOnC0MFy83n+x0oiR
hHX2TZV68QXcyftgryfb6h3Li1P3Pl9VkQugSJC/69Ni2Rza/a4AYJIyFDtuSOGClX0h0ARAxr6T
c1+CEQ1Sdcq5y73MMBXCfFlVnfp8XUuBvhUgqtpqCYgc6oF2SxRvN1CNM2no+1pQiioQ7KHry/nC
bfe8hCoCUtol+vSOPnMT3lLFeJ2W31zMcsIshWAFJNn7aE94cC/UGVdDWVoHHve8QBVdM7yXVyJT
aFzOr5rU5mTZP8on7cPX6iX+AFyRdUGkZlyyi9aq7MH5ao53SrybQY5gsLVRRb3AkRdrU9Io2zf/
y7Qcn+WcZAz/WZRrnrUGyWckP3uhn07ccyuKcuEdxFyKT5yJ8B1fa+8OMVLvNf2WL1YuVUvt328Z
gN1fnOEJ29WN8IYnA/CxV3+ChIW3QOfXpOQSzgEY3Xm8ni0dfe6LXQ5WLT8VI5PlEp6lh/isN9A2
vLg4+KWTj8hQW1FwOh6zvMArjc3Cq8VjMJKUBcSd2328l2ck9mHh9bNW3CTg35WwJlHKzUchZcny
rpMLrX62rvGRd1VGxmWJHvyCU9kYgotEPcbBpPeFs/7IWwWSjtNshvpLYeP7VGMtj5H3KC9lV6/5
/qfj1SsLr6KUJgdzozn8893dsoz9OWt7YzMa4RPwgCp7/dA1uyeidFxmH8WHSeVBzP83MAfaoWgu
LtJutCM/fAtPVsff9YwstMn+ZUii0WW3gErlUi2eFN4AGlvfc/3j3S5oTfbYobquURc93bmKaOXB
acWhsEaPNubQ/J9VRu2l4lzkyXPuS1uypxYqrfMo9n6y5UvgdWh3QpcFL93Thzz2IX4aXWiJYXC3
rURmPkwjbIoGnChlcdGzJhrAariCdxrK6XY8I/k56ox24gcU2qaI/2qzmLti1BegVypU9gSFoH5R
bmi6/+RdRnsD0rsz95XFU1UhQ+5JG4nx1LRBpAK4YNoFD5XVbZsGdaskAkf/r9q8X2JNCXvrDiI4
Np5xQNgFaiGpFPD6ketr/rI838xx3DcV5bzIpTI4e2Qc1ANWCpGuZwkmCizbPuCRuLZDA5TDQsvN
SMiSUO29qYGFPKBu+LKrp69V6mwAEubMnLuMB4shgpkGHrVKfh0ofnyUUxmX+u0XkEB4TKPooJTg
3aSGtjKUeruzXLU8Guuz7NFsGdzjWiMFk//GNPqdT2V+y5rjVWQiEz5kNE6wM6GL8d/RQTC7iS2G
3nz/xWsomClwCcdofD/hmnytquNwfrrbcDPLEZcuOx2NoHF+Tjor17gmBZrUNOCBUyHzVf/JAyXC
5iN4lOwBH+He2sDn9cfiSbGvir+4NO+UXchOWEuh7rDQ0zIX4XhmLpveXmr73w4n/t0MX1k1Keo7
B0KhGTkSx1/vuz5UX2dQ9xjdMyxSB2JVPQsB8XI9LIgqdxCDBs6BJJ/s62ZTcYzm36nHEASnNEjj
QtniZSglsN3a9GevLoYiRMnWZbS+yViL2FGJw2IOvElNtwE7KtHa8y9EUQwm7f2ZQMdoB9+7URKN
4R8VwCRlzCps6jmUAWzxDvUWAeJh/RnYPo8W0Xk8Lw52KpDqSmruYrwGe5gvOsvkKx5TYCQ4Rt/z
H33Z06qA5r1ffc4+Ke3miLz0KnEBJYVVHfCJLmhixmerUwPDtD9nOPgLzCwb7L0vur9AvZQWQlTS
j3dQ11cCU6bVDdhwfOesnRm6YkXcm7NAcibe1xbcRBUjqYlkc9VNKVCCN1t0kEwSoqcT4+PYHM+Y
2oLcrLZLMSzu2A/HJsXPF0dA1doYVW6VrYGGVyJ4qU83u/gZjuHyYyOu9wtx02TezUhPQNc1aCUA
QP4Uv7Pe/RXzHs9lQcONpTea9QWn3e22QqmyPlMqD3r3APPUPuLVs4hkTlhi0kuuYyHRb81HEdQk
YK14ZM61CxKyAYpCYuK45ZdEb+r0B5y8roHCuKxHE6HPuE06gMxur8/iNdsMT9xNx7MoHOtnSxHj
apQaZOVDbl7PZ2FZA2YG+wEWSphp/bgYUCyXia6Rbvm52UsZD0IZeI2CMokGyNS3n1+3X8kpQxso
INj1F94Gx5YYkoxHWfw1iptJ+ZQJoyWYxZhqbwqY6LfJD1H1Opt5fJGPZgIjNRsZBLFWzaLIUinu
AS/ueqdKCEP/6WRj0nmu6l96I+vPuWHQkagZJZP8KdLKk4Actr22uOubQrgjSs8+0CABCMfRLf0Q
G2MfTa0Q4hVtdiNdD5Xaq/tMp6Q15kV17ohokVSSqbmLSpCY6Fd9vM5RSIPwdJc2LZU4rmCdQ26b
PLf2qov6+nTqpD3NbPuwH/01CSWumtdQkn0/GJ4zN8wOk/8DX67yem39OMGT/GrLrCRb6x0lY8sm
MGIyMDeBKV3XvnoEb6sIYTE8SJkiQzqwJu0fZ/w7WdyaWFS/Of8QNd+4DJ4BHyFxrLxy3TQbtIfK
VGHiZQnApknQEX9mx8L3fMNnYx5nCyOHK+3yfj9Hi9jBjmIVeSZQzwG/5L9CLdvJfoPluby9BTgk
4ebai1QNzS2DBHCw/CYTkJo/UqaLDBdjtbjVPZl1h3KTGu8/rK51297w5Yeyvn8zszVF9PvJjj4R
S7nOHqOqx2hF6IiLGvKDbFb7vJoNeSFpGpyVGCwFvJWKRoJF5LnaSyZAwia5Y8N5H56TJO/lmxRh
pmtIW1muHFyYBa7pqtkL6KsMyvgr/lleLdVTXGcxNY1/m0j7ORuKUjn/ygyWB9DJsUpbSfaNNwIs
Hgne5TaK7YsdJaqqchhCOzDy1KcDH/PDX24id2xRigb4Tdo4ibz5wiS38QzXalmvKMxsJbgKjb9Z
swzR8Pr5K1HwFnDxC8N0P16c1vz+hhn7MAdIXTeseGy9+WdbT2ibq/hcmr1aYcpn+WMciI+/ntf5
pjw8QYjngEuldqn4pehp8zWc2GGT4uvLeNhbU+cj0Z6BzASFClErXxdG9oRD/CROxRomzgSBSdER
hF6TSnr/ciCCcDsz82qLC8hVXw4xxcoh67+sNjINfkOzQowumhDngKyNAWhyF+fcjDiSpdxayB6S
phuTKh4x6RI9gcEbrNVJBewjOJdlhEH4+/QAg+VVX5QisWJ5bXyI3ZMHp02WOokhCL3Evn+OwYRE
KAp1JjRy0jyQvE86WW948zdKfpEkjasgut1t4Q0bTBDTaTrqxt0uvpHoPPh07doJqCPWf0qo0Iua
R/EJtDUXJRpMOrmKEMqQzypCtE/btKVLMhV8u/ICvQGshJC0wHjxCDDfpj0XrceC/q4yrw00P4dB
sB4dG22mDXDV68KpYud5dMnFsoV6s06j81bHUKT/2W0Haz7E8nyXUKgabwweu34NuLnYiDjWTUaY
2e9N1RSTIgb3m4IlXtztMdwSBsY+FFvIdvkx+AyOtI+ty/1jtRbDRbzFVlgI97Dy/D587XXOXCd1
L2GB529x9x53VQPl+iAt00Mn99QlEhic/J/lc9leZLeJ0bAn7X9CMB0AJtOSqQb4bnEvHp0PLjKL
gbZzNmifkpA4moSwZH62HAue9UovuQ3YGBVggVrz3qcIFnBElU/0x6v8782kvkw5D4SmSBZTUCrM
nnlFbsQiZtitPWq5sHzPSPJbT8cN4vmmQQ+rytjw8Z3mGxgEaEa9S0vchQUpartD24fa/cHMH+2V
woctWThz7TIaIFNelu56PWA+6E52I7kZPPX2eGHfIEQoKakCvjsu4BLZh9ezjiF7YVGtvdSbc2lC
WbHAn4MiIC1NszZ8qn5W4i+KL04PX4Pec9kiptiAIi6cG3iR47cpzdyMPShymkXqDxpJAguF9Ry8
ZtoCg2LjU8fbvEOIKtCJnJhV/t1LHPp05G91zmpk1TscedgoKbXPvz2BQeo6CZ3sBXyzfJc2qWQG
dN2wey1AUYBvGvDv6gp6Re8NeltRvgiCBk6lLWF3uIEo0XkFDnOzOUPnXauitjipEFTfLfn/dQEz
K+2jlcOnBRnuff4Feq0HbU3C/rXnu9m8tuAlqaAiyJx8B7SkG2khhDJDFvX7RdNcCSh634SAwyYA
dGydwmpMMq88CgT6V6p15okreXGS3M7xvLvng0xiYc9CBgwIYk3HDXx6bitBpCWoLa4TxdCsFvoI
SvuHFf6hy/2q4/z9aaUpntvhCZ1J4hvsWWvGnJiEZzaUS7XWjDS0zcX6GrCsgpMeZA2/VwK9od8l
9zbJg5f+MRKDBYY8C/xFfagUyjjS3RN9KFWIZKodJsjlor5PBsTATWN+Ni1BlJaJne7vbwdsXvEb
7gcv93cnQe2+wKo3SHAGiqXLybU+KBtRquPTUjzdW8DNwqSfNhMhO5MUNafWOXKHDSCqjz366fA2
ya4jXvZoUGopbDuQS0uoIig+HmdwBWMtBd4cQYHy1y83G52IAkokwF5HfL7QO8IWN0jd1hsNJC6k
vCu8R8ZGjIRe67e7eki21osYe6yUJP8+yXQ31o0kfuRKP/NtUtog11op/e6OCD309c8zXvOkIFrJ
XJQ/Ro2DeGPVFnUtNgmEanbLgRr4dgcTzz6LTBvBPEH2DVUmHhoDMCVPtXc9tRifYY4dt7JEBRyJ
p2p7/AE/rrEIaO3LMvuef7aY6e1imD6tf0NU6QJOJrtPfpIdIVIe6x7i1gnapGsakGvqcDC7XpSx
LCvSH0AJePPBBKWOgn9yqt2qu+GBs6V+N7NB0HTMV6lWYuvJ9uza9kn+bI+oIlL81zStuNzzCTNC
FN8KTDSjEJVbIGnhKi7SImHsTQIGVmkDvHQB7keTTfdGVXWn9OPphb8c78+G3uhcV1F8Uhl1yjN8
jKdr/T1tQtBRnY25egrXzJGPCyk2kGCS79i3O1u91m/hbSKgVHWz0iwk1XHCtnJZmpVidWFnK1sg
i5YyZQhdGvBYvLgfEpBG9/iMWr4NP8ZgeDsQA/Kjn0UP83mRaq7Fm/RYKUdLAED9nps+t9EK6UiX
i/uhhtWOZQFthqXg0NiY53U2CkGYOlJJu1Q3Ccxcbe2dxnxTOe3L5rxQdVp8oKgumiE1QF9xrkWe
q/zAO7/C0I07CYhK2xSf8IYUpjoEUBLbUbcn1fGaGeLEJF9S2z0Mjaw+gGxTUvgPEMHAqsxS80g4
rmOpSyZOZJm+0ExV5kofqgPtLv4mWA1lCN32Qb37majtIafr1sbc+eOk3gE0ufUOKPx4N2KQtng8
6Yjey+wXz6lsONrjjzue4sHvGgFppRIxMf7G7ZZNLcJrNfkU78ECaVL7fTcDa+6IkpLi9XooqHiA
1jJpIthsE82zwvkQtYSjVXRr3xOP5AxlKhfKz0Ne04DswrGyIQlE8tVHBb6EOZmY8vGOWZXp1Gp0
MQCojBCtBmEnwNWJRWVng29Pit71XtlOsrD8fHwea/hh8yFqij3utHfVcQWOENRkEy3yOoQETxEQ
hesnlEyP/TZDHR0sQGs2fSDj3JIRCk21I18Ic4zwzHimwdmhNYbk3wNUsLHMjicnjFfPZD8vWQwK
lUXyFZKhs3mD7c/N7LpmZeEV8+yGCxfHhZFv52yk6fQWTX/d/3DJS8wVTSWO4Xs4tfX/Y7cOCvQn
rMASe0x5eXwm4cpqLFgm4aDw9mzmvadr5+oAt0hVEgsltb5SclnVJgybcFuMxoSLN64mws/jAA2e
GQDBzJ83PrA2E8lUTBmKiZXhLeJ3oTela7uUKhjl5/HWdmZIE+EBQu63Md86FTcdH+imHfGwUEqZ
2zhxrbvtUuytgSrlyfuuZ+9U2V+6Hvl+HqGiWHLHKagARIhHen9Sww+jgrcdUCQvf3ctbDzrDdg3
Wr8aV90v+hGO/kc+cvlNKaKZLvzJ6p+ya581dRiRTkVj4IzDvqLwPZ7TKY0pVITrvKXa1POqdFp+
hVpGCxJyIPcoLcku919bC14xk4anUvXBi/ICyewhxzU060gIC15A91yt/j0V3n6hXzRVH1LJ+jFn
HU1s/IqhCyg+0zICfkfFl66rmEfPWkmQzGPSoEtE0G658rx3fxSus+3VY+WZBCROyqA5G+XeaK3r
b5qbvp+4/zKq8Uhh3RvyjVWMBNBBZKRl0m82cX+uI+3omPNXzlB/nn8wECGEWq3qPLOApyxB/NDu
ZwxyACHB8AFED6o5tWtgTW5Ad/qRgFGDaIblgSfPVJbNRUM5vqFRDpen34z9xRyB++g3jprRjJwJ
R3YmrSqzR7Dvtp/aTSinCs2ImH+1Keve+c3LCrE82qK9Rm1kBnNqhavRMWhjxrf8bjputi27s1tq
s1B8iIvJFa6go5FXaMqqi+NTFLWWVzsijmx6sX2rOdPW67WPDGivW9BRZ6dK2JcujlGYLdRUW/JN
hrr1ed3iRBwk/PV58yH6fdUBmsKCanoKfKqimpN9DlnldI4srleTgYIu0kzfusxMtqwMj1vDBO64
H8VsZ1hIyaJdmzucCvA8kadOns29pgQKuXhG2MtI9Xs3ndwbFpid/QU9CeRnk4e9xjnv5zXqQmsq
ZxHF5hB2tCZQqa4q/IXz4tJjOIVMElhNKlkaSw6gFOPTXjr4ouFRcTHzwh1vTxFBcWg/P9WzM4UI
0B83Yc6hmG3QtgFgtHRgBKUoRB/6RPg007/ULc31CrBaGYmM890ro9kikMlJqGDvtjIHPQOirCFq
uy2rIRN8FA+B+X0pwRZHUpG4Nqp75RKqSH091b5FalFqqGaNFfFzXpwQfTp2boFLAwx0MmZwYDG/
9jZs6SvrNR1BHH4I4sEjo5WMOOnZcY+TJK40Cu2TwnVMNK8TGQRb5I+BmhljjHb5KfmmjFj9qNsI
GapP2LAyviHrpkcnIoEXzkCws6TvM9gnN7hErJwjzwJ2Uf/W8AErGWQnVIVP7igC89ioW6r3Au/z
yZW/bmKihq3W63njDTMd1xICYkQeeYObcAYOjEnk/3mVK6RnaS6/codaqW6ZIjIhEmt6JBR7IePx
XMT1kqA85eohLtPKFmZNp4MQX0ZulH+mPSmt0JUnCMl/xBNVcQdmKADc5JVGd2rznP8jLPltUK4P
QU6B2m9p75FcaC1Z357iNyye5eHvrj0WWqOyMe/6qBcxnkuGxOpRCYKRRvWfLUew/rEes6ubtqzv
a40PVyOU1mOcNdq9sP6nfoGkNlY3fimTt1YryHrz9PZMavGRirte7He5qpFvMKAXoknBLRNHSXMz
s+yyOpKjaIGJpTwSlokb+3W+FYIVHy00BNR7XFYBkZijOy24fDDM18yyTNBJZhHhTPN5oJKiaKLO
o3AH99sVr6zTrgudnuFpudMBKi4V7FLrLWNZBUF3ZKpBOdnLySRuZvL270IfungJQGKI5XEUM9fc
GpTMiWCvGIIL+21DQKN8n7IZuZcK2AA75FVsZyUfYTTnRQqudNz0Sdw4tK6Nz8VfT/h9MWs/h9Im
884FMpACGRIicyMxyZD5yYA46jwC9PxLhzG6wzaf74ZnTIdMZoGkqQ8tAEAzPf8BeBJaoy1vutGz
3B4HL8dKA11K9tpckras87/1PFHJ79Ra46XdXySEwuxIpO3oS56H8/OUcTFtsnDpB4PMKlUv8uzl
zSso7A38r2fJ+n24IDgjJM+ZapQ708w2NAOfycGjJ9LZdECgI0X0szeDxWEi05esEY6rS5fWwQM0
2VckCY7/nxbhsD+SrbXzT89eJLCIy2j7+853AP5goqHMCSoDOfscwAmaaRKajaRMZRyfZVnFnWhQ
w+wpFYTYUSoItLnHDRY7oEGgFFybQkb7unrG/V2uoWzTzvnJyR3iLO5nEK7sd6iP5NZrGtQFB9Zv
h7PkMHDm3cgAYuB0CjktU2K9M4nC5O0iz3m3KM+f5YTBsRvNDGrFQp6fP6MbzY3IfsYGtGXktzYl
PTnTIxtZL6/C51mnuw2hJBTrWAU44OaNIuUzVnJDZqCNnoNHsclP9HOcmn0QLBw/Y6At37IIVR+w
yZoVJtrMINSkWgh6RgdIMq8VUMh5YXGpCDeIFI5oc1Xt9q37wGH9B/LYEHMolbO6IL1pO32245tN
ChzzU4gTYJMM8EU1JCGrvmcOOMmoKbsqbSem95CEaPfsIxN4SrKeJoXt8w5xcYeGNg6as7vQhXyJ
VtagvyhPhv69UhK2XZ7wVpJ/iQYBy+oW+J4mxJBwg7BilyjAUiJq9TpHBhbggQfJEvBLnha2e03V
SPRi7zXhhEJ5vbLMdR6X8la3yijiPmv2mnG2R3pPH5N7T5OVwQMSZDFp/s9H+gohGglUSVDKfcEu
76Rua6Fqpl+roWZni2htjVnZXR+CAx4LTK9IqXrXzbtVEHtImIDu/oCLPvDYzMBXCBf4tfT1uxCv
n8HKGtN6O9InU1dQfnBhEW7xgKJORjRPxVnH/iu/cCilrIOWRHYY1vVSOCm5VcR18ginKG4OfIm+
2gSISzz5ggf2kOhr8WywuGWOLtpviHnA0Zq7bQ10OSmXr867YyoZEVw9kBgiFFHcskK7CEQ6qV6V
NFjLbgfUg37EqkNflsrF5kkjfFOdwWyYLB/qhhr2hUlAkvzY8Yemysy1eg2UHRCr1rQS6uy9K3DF
GGCbR9rakuW+2BNK4ezJTqr6Mhx4zjtLnf/O18zxLHysVhRHPhmky5l0cSsvloPC6lTOL6WRu7AP
6f5O74ElEMrc3Lb9VWgdloqfTvYKvhu9Hb2P/1mBPMEy9PBedUeYLFwI6ezClRpPqPe1X0w2zaJh
9USLu027Z7baXedllasxN7JOIBG5fvLvzJGKD6ND2ZUN6F8NvV2cB4FlGGu4yNEtgnr/sXHBrUnc
L/gRV0TlyQJFkisfigtmxig+Ortz3kKqHTY47cqSZa/jeIcS7GkYKXzqdImRO+8gm3NZE7fWkfPI
ebSUv44D2huAqSSH6kqcczl4iPDRD1WMN+qCCXHPHssomnbUCzIxKETXRmGpL9pX5Tl5yANCmYuq
lQQ0xPY+jlOpBTrft4T5yLEj+1LQ++bimK6jb9INQW6lbdsHFs+2mDnzYbQDxMBb3TfFEsNwEmTn
F5QKe/4rezsL1ejro5JHnA/zF2cyy2hxiZIQLTrSL1ZDB/zy4ayJKn0gDaCCNVLNqf+Hfh5WK97g
TYg5UWrwPLN7UxrGC92cEJtGxv0TOPi4v3DwZ88Ed4OyuZakmN7xVAHTPvfRIuJySoubUXtGKxCB
ZVKGOiP2lxxtx2KEUt/FM4QprYHhv8hfPBW+2f4qawffo4Pl6Wcame41BpGzl3X2qh5Ob64pru35
1lmKazZxBFg/2V004HpcdCFqmxrNo6P6icYvvT9p+v9850naT5TcRgzuoa0rPppcMMRIaaFyYlEO
RdWWI/Xx42ZgM/6s9Ewgl/mB4iiRikO4Mrlojobpes1CtNfIHDsVynDcHU4ogB1bgngRYhjtt60H
H0I9ANhfyNPbGKx+U7XJLAj4l3JczN8WfhsbSAKOFKiyf5M9QWZFarpuDimQrAFshwYipaL8RPu5
2eNi1LlrcrKX6+h3FWDcfkEMdDqex1l7M0I7jV/8RgWUT0l9MchRSnO2bd+fRiLGBQSNXmo85Ua0
ProBS9/jvmTtb3cWv8GRGpzyEDkFSfjiUQ5hm8bIrSlwEun4RKx9Zk+OTQyASJjAGfslFJfE21hl
NerPuc6pC31XtW8cAbv0tl1JdgvNgptUzXQJ20xN+HHiATr9/N/WU3WEVNV1YvJBLhbydwEhj+iw
x9RAJrfeIUUs+4VnnquML54RD8KZBHOJGTj0pB/wrZdmlbfXjyxuawYkza/ZgQ2dI3ZCMrA5fLY7
UaxcYW/GTi32bOugdxXa9+78rN+dQISx5XnMV84mJMCIaNvS6MyxD+E6rksA+fDzg60afGw9WgxD
KbxL5K3HjvnGF/VLGxk0owYO6xZwqUV/paPRPAUvWJK8Wq4ub/ozQrezYxvW5oU3sCAHlmkBOmxO
+vtiPd6YFsbAqI8JeijeOfVeG77pQI8l1Csy1rrigzJl0hSJlesB/r8R7kVSZVk2OM9YHCW4TsxV
gyWjiAplmstMH5OraPiLo1zq9EoFhOAopL26E+PMQGtlM4TvpILfobUp+PBrPQyw77XqPEzVHQgi
tgJlzssrw0gYzZcJTD65Kc9FwB/g0u9lcUEFvD538Lk/QQWmwJX0J7gUFfTid1xFEKwof0W6Fowu
yjqTMcPEF4p01eZKhoHVie2aUN/LLMoPviRffzbbJgMOso43TbXAyriGL4hUPecVV1aHhlKQCmBF
uvCRo2uBkPx7PamujRdHPN/GD0c4jZPNlrb5KCSB/XRzp03dr3WikGTF3WqPYkvKXhVu+91xO3EJ
3Om8bXPZNrq3hAXbWWSX8cs8NPc1x7RYHyQKJfWJMYGUyEA1KzCIxr14NGTuylgkASU0irjwQF42
BoTu9tFbN78v3lzhH/ImX7Q/7FCNSHtTZelXhpK0f0zqO32dwdvqpDdGl+v5M23OsVU7K2+y0+mV
l7MeL25EVA2BT3TrmYyGEbGCLRd5dv9ZWKRDIY7Cbqc+wzB26tubp4DtRa5uNO2UenMPWnrvZeTY
IkuqMdj4DiINjk4doqjlk/iszbDXVsRawEWrGaUyYK/0hFEvQlOEyRNnqtatuyo3/SFz8W1Q5OHM
T+xON3iVSrsuI414cLGFnh9R1vfXL2NMafhr+HmUOrpSWdDb6ZiUplhS09tkYVlwnDmx930oAjie
WxIjb+ct3oPsiqvPEfadlNM5DNMr3g7aSGLH6bqOHyGFtG/EcYGQ5NOW/3y6Bu3DJ2t1Go7VWpXH
+vpxDjUwlggHSA5g8xYzhQ5pGck5dGw/MVoEYwNMEP7mR99hJygGWicvNhX/VxaDhFBeBSZPyitt
Aqu93X9AnhyyD6zyy0ooHOrX/tl96uIB5zJP4Fz/yGz03GPbF4rRJ8zyIve7GccF3ZN33GdVnw/D
WLONRYXxU/bQCx9+wuaur7DxnmxWJbuhPmEu4WyxAyfbRdmtTdE6lHv+FR2CzQ2n9i5Q1ibRRjYD
b3yeK6hzaMryKCclT5S6t4Inhb4u7cSN3apsJf0iaaFyuhTRjMKK11jSMDzLK8zlSV9l12IendhF
P7skOnqVxCmAqF0JFHNUqqYJSJoRKb8a5bX3gSX+uy5ECg5FztkLTEoSMrwxNALBhZ1BBzFWxkwX
1b0IUqHafcHBG0EhV27g/lp7eWo9drm6rMVEfNwEpxrNWUfEidN6HyOXh26iBqvw8jlbWxY6u9FS
XGUu9M6EgjRbGVABYOtr2/U6PWYo9yAUZxTcw0GmES/XxspyJNzX9N0pHZIxcc/VdRf2nZtZfRmC
J7NNh5tbSlpc18o6G/y0o78rehiChyn6wkYt5bkIic6VLHqaPQfJVzGPGexJ7qRtzm9uo9SS+Jlq
D7kUW/1ZLa6OAxawFDRXR2PSkMD7NgtRUyV2UT257st4C56CrcPuDMSeuVQU8qL86DYaaLKmH27z
G6c/jQnrdXh/koSVOtQ8svjsLnJuqYUpAXG5OXY68UZkkrpVit4qWtchXRFX74+nkOYO9q+SqPQ7
XqLepy8QOkGjY0/MVti3ku9kvms7TOoqRwatRe6qDheHbdERPuRJdSdVx2ZSWYFuKQrItUJLq50i
Dntcv+X2hFw+a3kwJjAx1G1WRMzZzbzy7Ie+rAzZVucec3zsr7wB5X2H0m5yIzHtUPrqBoYeRU4V
oID+jhEeaWjy8dpzj9jGfiYoji/CwLDyvA4abx836h6ocJuRePwjizK4NElPQdwGqok5ATqhTIVX
4Is8Emn2Q4wBw8oFmbjhfKcqVR3y0CcjYveaa85xNUdSce8jE62sehilT6dpJvsUFOkTvlXw7N6n
XmOVsJdmdElI4RhYpx0GoSlXyBxtjOVhKJpq5l14b2GZbUjHO+WLaerVyzfaBg97lTMCDN8Y3HEv
MUz3qEy9kE7ngTcOHd8/08Et01Dc88/2GUANfsu8veSAklUw2lj7g3m+sLyLMox8ptcvAOgy/34P
l6OLX+uX1ztjxbIuyXbdiXBRKgjt0hGxTmdvLLrHCBI9ccl9RmKtJJNQRDBo+VkD7G285JDtzUU9
IuwzwWPqrTAuBC/pi8oRJA2DWEOetphAs1cAxbO0Za1S+P3/s3QBuHUrx5yAz2uXnQ2P0wUf5YEt
HrNhiCR9VTfee48//yBj7vGWWovDtOpW0A11eaokYGVGgOIHAAAtw0dm6dkfSO3x3s6D627+Uw6c
dSw7LqqfWj2eV+tpipYITHya8fZVi5CPH8e8nYUNTZc9hU29M6+7I4Jvh2ZAz4HThYOVgvxS4FCZ
oghlNRrazQMboqpvFDgFfQZwBzWiWqIqjTByEgu8rOqK3fOg3oYJogXocLfh99OVhe9jiNgG9U3g
j9MY4FkGgDO1Ex5LFSuT1hA6mL//ufs92VU5RofdHsQ1+c8E5yKzy8A+wdcZYkcXqcge1x2Cr/1S
24gmHmpGV70N8kDVa7xhiFm96lM778k/WO/NJ2XMaeBFkyPviZpOMBgXHZn86bYk2uZ5e+3TdH1f
IV8vG1n9HAMRBQ/5KTI75yFoeVC0NsFppLY7YLm5+7sEhLxQ97iiOhxB+gssC4MxdjutG+lRpk36
JCj3NCzCtKpY1gb75GHX9kfkHw4gguLW5nulbLI8kUpE4jXQI7EZE735Ne5Q28ZpzyAr2zgEUXSC
l/qpoyAW1r1CyiiyMcYO68Q9hs+ONVe7713oDI6TAqIOKcoWHaNV23+tTSBI3HiB7zi+U/Mua9fs
iElb4jMY9D0T72yrhfib+/xwmOWq8AykqHs3zvJHlRiARGHWjsVUSd0AO/jfcjTpyOl7NZud5yH1
5WYzRYzMXY2MqyWhpZ5cthGW/yIjvI3OHM6K/2U0l4XUBKHr3i+382KaoDFUpvRM6CDsxCiU96tS
/l6XMIfqpW8VN7Y3qi5i2i4bZTIM1eJuJyg3WH1EY3Mjw2OJKusdAL7U/z+IKBpcES6mMeAdV/9R
Tvk+XyR6iIimkb3GCAo2wKG1jtSl7IH9FEl0USAM19iNKJY5/Le0X/sZA6LIzJ/yM3ZCq0IAr5GG
nN6rfY4rfzR/AGWV/rucEsi/wNrCv7vB/2LHsPo1zz13u5rOrEx3OHvRH/gZQuMb0QTuCNtBoVTh
83t5oGtiyKUt8awprtImFLGKecGREzbSS5Fl0Bxso7P/JyJ/Bd4og6+4003xFjgogkF6SDyZ6fdb
pqrtdSKiEd7eWuxBmqhFqYuyM9MtENAqCu1Dzy/5p0cSUBcx7C2f4dbanWahrW+aHcMMzzEnsyZH
/zy1fqV/xg1Yw1l2ukdSlK69FlnKXrE0qs+5yTX20vWfJWm+kRUDDBKb9DVZ7tHCmPAmtkFKZnL5
hXxwLEuIFoJ+zn8G35dB78gLD1bC1Yh0axwhYBBnm0cxzGAafxf95BvThVcFaO91Z5QNmdcFaMub
6fcls3LaRjdOBTWAXuhld+aBMNx+o2P14W8t5AHNS/rmbmRILb+0m2z6u/gmwjSE6xOF9TyRqnxo
3txUiSM6eGKc1bIdGlk+PJDEZGyCq4mgOmhkGaVzeUSFQDpVg1g2+9aV4KPXM8VbeOvJKUsEKha5
bOzV5eLJt8ZSR1mfm/qcZ8iTJdBfy5yGCeA+oeKQcstmRLZSuV52LV93to7WnQkrI/W4HgfFoYNA
krUIVSMKF63VA/SIoYeOu/42WKxdHLhu5imBkZy6kmK3GWSxalw30Zi27X7sYbdVG7M0KHn7e4il
uoMhgcOvs+Kyk3wmwY/wHVTlvN/qu16WsZ+MkJMpvOwQm6b3K9NfbzSB7NSop2YSJClGVRJZ77wW
fEbksa3XEsFfYf9pw3ZAbHDjIPchRZe+Y+hpg9X+f+U4w07F/u2k2glCxbCEM/wZHUR1TH+aLQM+
pfmvyxe22KBR6H/WzjXFe27zjapus6kkOqZJhDJCxjEXLNwmuSLaMDHXpLSAMPc/uRfhBP4bpNeu
9I0cC3C+EehV+4Q/poh0ioeKYeeoxBOA3w6okZ1QZyr+P1Zp/29nF6n0jZHfT/WdbJKk8cRknxm9
BnmsG20KcjGVAf4fyFjopnrxSqMCI7AnlRRU/FkGahFBTrBFGoxo9eh8tCmZcw+n4jCzhuq1kJDf
m7owS+ebkFzxNe2lMF3X37Zf1HGs5h8E8P4NRHI8d8BnwpamnowRIQzJpKdF6YNfp8B+asl4XF9g
CUPOIH8ojqV6HYamqY1UQKnwR0BIBYj2BnorYx6jI+Zktah4xKfJsYesOFe1ew5/YV2AU9qTf8CJ
qQEWoiTiQXswCjswBE36YH6PiJWmM4pIaLpHMnEU2ssKIMclsxU9lOU86qOA/IkmjBIxf4S3Zp8l
jr+QHNAR5uHkeeZv5soGlJM0sCgGRccvaCYXrWy7Vj0iKL/DfGTUI4r4I+aj0XpFvO8t5A3FGo5s
8ECwXvsrhNZgkGYP/WKIO4FLv1ZduWPjj1hfzTWEMvc1fF2OrmCcyciOUWGrSsMVnzAKU1k8nJt6
OdyTjrxk7Oj5Exk/278hQ7tVi9mxWP0btAJgmS8XnFTaNyEI+euav0hhGC4BMwLH23uimb5/ev+L
tQrx2CBhPaTCk4OkIzP2wOXuG0T7Gdpmbamfmay8eHwY3cpQjN5lyY2VvjMfqfnqnnMkpjn6uE7x
RwW/wTnEqgCX8o527vFZ6ries4RvNwRDs68vg6zK75uN41GTBASWCgxz+U9/UdgWtGxVdwFLSO0u
OjpG3lJjJr5ruBSIHcNSsgVhq+caD0UufgG81tAu1+gHzC9Xh3pO61C4MPN8kGdHYvLatQ/KOgoY
VPManysjc6iFfiCsl0MFXVQneTuTJIu44XUv8YX0+1QbAHuwhwIuA1dgjOIQxl66I4k2kEwQp6rJ
aHzLApMyS3J7KaHkkmESNxA2bhswz0ci0eWFnZIbQCrGGcwvQGE0PHuU5f9OFPEKo+EoQIU/nKuD
G9PTFaajm8wwGwq3TiOIuIDPk6TOYnokm375/4kpA8xvjEI3d7eKNj5N7JCNisijsLe0cd606ihr
Nt1mpMX9En8sCWLYcMVbeOsx4ppjhpjgDjFeGz9r+E7Vz39aF/OQUOpji69TYNlFrc6XeCltm7dr
HweZjbRRWx3D3YLBBOFpqKUUTJq6+r9iyZKbUvveuGpUZqGATz2OMavxRs1CC5JPBLPSbCEO9zAY
mvkfk98Esusf/AhZA3CmswIiPSFJd7m6KP2gXwSGfhXNJYT1hW+RrwerhHeHXY9V0AFsJW7cg6Pv
TexnzehIOd0bb0bZXFJOFsbbKpMvaSh9HiI9x1cNnG1IGHVbt9qbvU0mHG6t2uC4T1QF4j2d4ist
Hm8DEW66oUudrFcih0wmSevzUe6zMa68J+itRdfzAQKwR/vEJmYamntd7Z5+BEmh9sv9rvt0Q/91
H/USLXK1rRyjLHoMlf2HeKez8V+Bxg/TazKlQTN8g3c6hZ4yPyYTIUaT0B9UzqEjtEU8Wvxy5Jst
TR21YiytTibPSXQAp0vZRBK2PQntS6ocFRxmK35t8EmHqJGjL+IcS1teNx/DnLu6gj70rW5uy9wy
GOPTb1UtLeckY8qPZfbfNp9J36qux7r5uKdFNWADbu6wru7k2QJKsHPtzr3A3r4zTV7NcEqrV/s1
nQyKv19DKozzmzVHIbfhxR6KKvJIava9/7G1H7hgav/DgXLPXAye8ZS7RwWYBHWdzkDIWqbq4mHI
KHbCDy7Ded/CB+vwCpk4ox3YL1a7qGd/IM3/3qyjHG5jiP1SXZWJiXyYDQRpnLgxmMcH7yfRBhIC
vuMtXERuEkUvnCrpFyrHbl5IdjWgOF1l1Op/6mL5i/aMfMVr9fsCEeKZLRH3hq3lD0h+Xo0/LBya
i1vgzAUWTJQ+IpgXgLjkgi8oroqf1cD3AdEfhV0cYVT9ifsDN75LDWBYIWTzYeT91fpg08v5N8F2
32t45OES/aDR61YYbW8QkR3j+6Kqo9Ic/CzfbRpH1wUflF/0mn1ormK2Nm/p7ISnhc2tHj0lrUuS
idgjLDEbvEtfo5kpruy8PoDp6uoiyCguZM5iP/b/wYUOw5HooiCQ7nF8eY5C56V4s5Ykmq6SzGqy
1LaO+5Sz1kvDfH32sCZ4niaN66zkz2quLQXmjYngvZmjYH7Bmw67kZ99cY4lQAumP2y38JYzRdHJ
hzpaTZL77wU8SU/EQZLVok8US7h4tzKphrGltQ3ZXiLFcnuARgWmxfDNfC7Jaql/fFQNk6il/lxa
fx3duF4Pr9hq601oAhcE1xycSb/7yP3y2IifpcPDupua9n0nyyqEel9GA+8GG7LcyR1Hs689PV9q
b2Fn1BvNCa2FsyN9NF3Z5hjlz9ugAalNtiUSq70bElRkvQrLP1Rln305HsBvJW7wdphm27Xj2PjP
/RQ1c88We4nwF13cneama7EkEEnYsj/Kr9ElCq3/M+bdUDyReAKqtmvg3TegzP/6NZeJ7Uxfb9Ws
S4CgkXdi1SLsmhY0w3QUXTzcf0LJKCpSIDsm+/oydHoAKryI/YeUrBVLsPVAV/DkosXj5lL1MKkD
vj2Q8wCvwmIFYM3FDFhsqOqxJguPu817KacL+nNDlqNc7biu9LsOALutmSbBCHj70z+oU+iW+pi/
MPrdtbE0UT8Gi0H5X1znwTxqEHrYcuAuRAIUCUzwEW8LV4TX4ccmBktnlq90A5wzzZQXKfs88mHK
zDtRMaJnF7v4eX5Uyd1u7CDmDkICU7y2VF4c0mKXYu/C8Yueim5z+jbdZb2iGkcCrg7Qi9Uih1nH
R3tbcILZR/DySgko50gjVLmS6njaLaRYBtNaleL+7Z5GRHxU5qJXzl+ujOLDQthRtpt0qF6wEnId
+L0KYDnb5A9MR1y/NWH6OjoKSY/kJABOJHYFxMIityBCpAbtS3cY7osD725AHSzNvChVOe7fonm0
fUYErxyAr+I3SI0/SHrShnN8ncU9k+1iliuLglUZ3ZJRwnQgjWcDwrkyOycocqXbNy4fVn6Et318
ULWOCe1aWF9ba3wwgOQndxQIxNnT/yjVXbbOuWRrXGiefQti85lG+tsloxFwjnyPt5RIxvY7m/fw
M30AGgT35OOguL9TtSAcbAR2uhq8iRhoFxllJXtlFgj/ewY5yU+2tobvm9sO60FBRqrsgde1nGVk
Bo88o0EpYrYBY2jHVV1N/BhQYpszGXL4Yh+RQWGkYJJRBz0NvyIvd13r2MmLco9HVZXdgbJYtCda
wl3TYUwhCyaYJhY8uvAl6DbkoCkBzq70MHT8giDBflkPLkcmY93t7O5tMLvjAbunCr4CkZkhqpUh
ipF+BA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_datamover is
  port (
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    dm2linebuf_mm2s_tvalid : out STD_LOGIC;
    sig_tlast_out_reg : out STD_LOGIC_VECTOR ( 36 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i : out STD_LOGIC;
    slverr_i : out STD_LOGIC;
    interr_i : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    fifo_wren : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_datamover : entity is "axi_datamover";
end design_1_axi_vdma_0_0_axi_datamover;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_datamover is
begin
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.design_1_axi_vdma_0_0_axi_datamover_mm2s_full_wrap
     port map (
      E(0) => E(0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      datamover_idle => datamover_idle,
      decerr_i => decerr_i,
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      fifo_wren => fifo_wren,
      \in\(48 downto 0) => \in\(48 downto 0),
      interr_i => interr_i,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(2 downto 0) => m_axi_mm2s_arlen(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => m_axi_mm2s_arsize(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => \out\,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      sig_tlast_out_reg(36 downto 0) => sig_tlast_out_reg(36 downto 0),
      slverr_i => slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_afifo_builtin is
  port (
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    fifo_wren : out STD_LOGIC;
    sig_dre_tvalid_i_reg : out STD_LOGIC;
    \gf36e2_inst.sngfifo36e2\ : out STD_LOGIC;
    srst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    dm2linebuf_mm2s_tvalid : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_afifo_builtin : entity is "axi_vdma_afifo_builtin";
end design_1_axi_vdma_0_0_axi_vdma_afifo_builtin;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_afifo_builtin is
  signal fifo_empty_i : STD_LOGIC;
  signal fifo_full_i : STD_LOGIC;
  signal fifo_rden : STD_LOGIC;
  signal \^fifo_wren\ : STD_LOGIC;
  signal rd_rst_busy_sig : STD_LOGIC;
  signal wr_rst_busy_sig : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fg_builtin_fifo_inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fg_builtin_fifo_inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fg_builtin_fifo_inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fg_builtin_fifo_inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fg_builtin_fifo_inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fg_builtin_fifo_inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fg_builtin_fifo_inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fg_builtin_fifo_inst : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of fg_builtin_fifo_inst : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fg_builtin_fifo_inst : label is 11;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fg_builtin_fifo_inst : label is "";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fg_builtin_fifo_inst : label is 38;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fg_builtin_fifo_inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fg_builtin_fifo_inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fg_builtin_fifo_inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fg_builtin_fifo_inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fg_builtin_fifo_inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fg_builtin_fifo_inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fg_builtin_fifo_inst : label is "";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fg_builtin_fifo_inst : label is 38;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fg_builtin_fifo_inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fg_builtin_fifo_inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fg_builtin_fifo_inst : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of fg_builtin_fifo_inst : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fg_builtin_fifo_inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fg_builtin_fifo_inst : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fg_builtin_fifo_inst : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fg_builtin_fifo_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of fg_builtin_fifo_inst : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fg_builtin_fifo_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fg_builtin_fifo_inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fg_builtin_fifo_inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of fg_builtin_fifo_inst : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fg_builtin_fifo_inst : label is "";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fg_builtin_fifo_inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fg_builtin_fifo_inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fg_builtin_fifo_inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fg_builtin_fifo_inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fg_builtin_fifo_inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fg_builtin_fifo_inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fg_builtin_fifo_inst : label is "2kx18";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fg_builtin_fifo_inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fg_builtin_fifo_inst : label is 10;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fg_builtin_fifo_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fg_builtin_fifo_inst : label is 9;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fg_builtin_fifo_inst : label is 1898;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fg_builtin_fifo_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fg_builtin_fifo_inst : label is 1888;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fg_builtin_fifo_inst : label is 5;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fg_builtin_fifo_inst : label is 5;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fg_builtin_fifo_inst : label is 11;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fg_builtin_fifo_inst : label is 2048;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fg_builtin_fifo_inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fg_builtin_fifo_inst : label is 11;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fg_builtin_fifo_inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of fg_builtin_fifo_inst : label is 4;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fg_builtin_fifo_inst : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fg_builtin_fifo_inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fg_builtin_fifo_inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fg_builtin_fifo_inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fg_builtin_fifo_inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fg_builtin_fifo_inst : label is 11;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fg_builtin_fifo_inst : label is 2048;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fg_builtin_fifo_inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fg_builtin_fifo_inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fg_builtin_fifo_inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fg_builtin_fifo_inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fg_builtin_fifo_inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fg_builtin_fifo_inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fg_builtin_fifo_inst : label is 10;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fg_builtin_fifo_inst : label is 11;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fg_builtin_fifo_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fg_builtin_fifo_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fg_builtin_fifo_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fg_builtin_fifo_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fg_builtin_fifo_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fg_builtin_fifo_inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fg_builtin_fifo_inst : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of fg_builtin_fifo_inst : label is "soft";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of fg_builtin_fifo_inst : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of fg_builtin_fifo_inst_i_2 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of sig_s_ready_dup_i_3 : label is "soft_lutpair44";
begin
  fifo_wren <= \^fifo_wren\;
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => dm2linebuf_mm2s_tvalid,
      I1 => fifo_full_i,
      I2 => wr_rst_busy_sig,
      I3 => mm2s_frame_sync,
      I4 => mm2s_halt,
      I5 => \gf36e2_inst.sngfifo36e2_0\,
      O => sig_dre_tvalid_i_reg
    );
fg_builtin_fifo_inst: entity work.design_1_axi_vdma_0_0_fifo_generator_v13_2_7
     port map (
      almost_empty => NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED(10 downto 0),
      dbiterr => NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED,
      din(37 downto 0) => din(37 downto 0),
      dout(37 downto 0) => dout(37 downto 0),
      empty => fifo_empty_i,
      full => fifo_full_i,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED,
      prog_empty => NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(10 downto 0) => B"00000000000",
      prog_empty_thresh_assert(10 downto 0) => B"00000000000",
      prog_empty_thresh_negate(10 downto 0) => B"00000000000",
      prog_full => NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED,
      prog_full_thresh(10 downto 0) => B"00000000000",
      prog_full_thresh_assert(10 downto 0) => B"00000000000",
      prog_full_thresh_negate(10 downto 0) => B"00000000000",
      rd_clk => m_axis_mm2s_aclk,
      rd_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED(10 downto 0),
      rd_en => fifo_rden,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy_sig,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED,
      valid => NLW_fg_builtin_fifo_inst_valid_UNCONNECTED,
      wr_ack => NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED,
      wr_clk => m_axi_mm2s_aclk,
      wr_data_count(10 downto 0) => NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED(10 downto 0),
      wr_en => \^fifo_wren\,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy_sig
    );
fg_builtin_fifo_inst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => dm2linebuf_mm2s_tvalid,
      I1 => fifo_full_i,
      I2 => wr_rst_busy_sig,
      I3 => mm2s_frame_sync,
      I4 => mm2s_halt,
      I5 => \gf36e2_inst.sngfifo36e2_0\,
      O => \^fifo_wren\
    );
fg_builtin_fifo_inst_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \out\,
      I1 => fifo_empty_i,
      I2 => rd_rst_busy_sig,
      O => fifo_rden
    );
sig_s_ready_dup_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rd_rst_busy_sig,
      I1 => fifo_empty_i,
      O => \gf36e2_inst.sngfifo36e2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma_mm2s_linebuf is
  port (
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wren : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    mm2s_allbuffer_empty : out STD_LOGIC;
    mm2s_all_lines_xfred : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre_tvalid_i_reg : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    scndry_reset2 : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sof_reset : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ : in STD_LOGIC;
    dm2linebuf_mm2s_tvalid : in STD_LOGIC;
    mm2s_frame_sync : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC;
    sig_s_ready_out_reg : in STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg_0\ : in STD_LOGIC;
    mm2s_fsync_out_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma_mm2s_linebuf : entity is "axi_vdma_mm2s_linebuf";
end design_1_axi_vdma_0_0_axi_vdma_mm2s_linebuf;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma_mm2s_linebuf is
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_3_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal crnt_vsize_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg : string;
  attribute async_reg of crnt_vsize_cdc_tig : signal is "true";
  signal crnt_vsize_d1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of crnt_vsize_d1 : signal is "true";
  signal data_count_ae_threshold : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal data_count_ae_threshold_cdc_tig : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg of data_count_ae_threshold_cdc_tig : signal is "true";
  signal data_count_ae_threshold_d1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute async_reg of data_count_ae_threshold_d1 : signal is "true";
  signal \^din\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_dout : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal fifo_pipe_empty : STD_LOGIC;
  signal m_axis_fifo_ainit : STD_LOGIC;
  signal m_axis_fifo_ainit_nosync : STD_LOGIC;
  signal \^m_axis_mm2s_tlast\ : STD_LOGIC;
  signal m_axis_tlast_d1 : STD_LOGIC;
  signal m_axis_tready_d1 : STD_LOGIC;
  signal m_axis_tready_i : STD_LOGIC;
  signal m_axis_tvalid_d1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal s_axis_fifo_ainit_nosync_reg : STD_LOGIC;
  signal vsize_counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9]\ : label is "yes";
begin
  din(0) <= \^din\(0);
  m_axis_mm2s_tlast <= \^m_axis_mm2s_tlast\;
  \out\ <= \^out\;
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\: entity work.\design_1_axi_vdma_0_0_cdc_sync__parameterized3\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_all_lines_xfred => mm2s_all_lines_xfred,
      scndry_reset2 => scndry_reset2
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\: entity work.\design_1_axi_vdma_0_0_cdc_sync__parameterized3_15\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg_0\,
      SR(0) => m_axis_fifo_ainit_nosync,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_fifo_ainit => m_axis_fifo_ainit,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_halt => mm2s_halt,
      scndry_reset2 => scndry_reset2
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\: entity work.\design_1_axi_vdma_0_0_cdc_sync__parameterized3_16\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      fifo_pipe_empty => fifo_pipe_empty,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_allbuffer_empty => mm2s_allbuffer_empty,
      scndry_reset2 => scndry_reset2
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(0),
      Q => crnt_vsize_cdc_tig(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(10),
      Q => crnt_vsize_cdc_tig(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(11),
      Q => crnt_vsize_cdc_tig(11),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(12),
      Q => crnt_vsize_cdc_tig(12),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(1),
      Q => crnt_vsize_cdc_tig(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(2),
      Q => crnt_vsize_cdc_tig(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(3),
      Q => crnt_vsize_cdc_tig(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(4),
      Q => crnt_vsize_cdc_tig(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(5),
      Q => crnt_vsize_cdc_tig(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(6),
      Q => crnt_vsize_cdc_tig(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(7),
      Q => crnt_vsize_cdc_tig(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(8),
      Q => crnt_vsize_cdc_tig(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => Q(9),
      Q => crnt_vsize_cdc_tig(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(0),
      Q => crnt_vsize_d1(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(10),
      Q => crnt_vsize_d1(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(11),
      Q => crnt_vsize_d1(11),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(12),
      Q => crnt_vsize_d1(12),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(1),
      Q => crnt_vsize_d1(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(2),
      Q => crnt_vsize_d1(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(3),
      Q => crnt_vsize_d1(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(4),
      Q => crnt_vsize_d1(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(5),
      Q => crnt_vsize_d1(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(6),
      Q => crnt_vsize_d1(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(7),
      Q => crnt_vsize_d1(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(8),
      Q => crnt_vsize_d1(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(9),
      Q => crnt_vsize_d1(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(0),
      Q => data_count_ae_threshold_cdc_tig(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(10),
      Q => data_count_ae_threshold_cdc_tig(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(1),
      Q => data_count_ae_threshold_cdc_tig(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(2),
      Q => data_count_ae_threshold_cdc_tig(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(3),
      Q => data_count_ae_threshold_cdc_tig(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(4),
      Q => data_count_ae_threshold_cdc_tig(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(5),
      Q => data_count_ae_threshold_cdc_tig(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(6),
      Q => data_count_ae_threshold_cdc_tig(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(7),
      Q => data_count_ae_threshold_cdc_tig(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(8),
      Q => data_count_ae_threshold_cdc_tig(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold(9),
      Q => data_count_ae_threshold_cdc_tig(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(0),
      Q => data_count_ae_threshold_d1(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(10),
      Q => data_count_ae_threshold_d1(10),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(1),
      Q => data_count_ae_threshold_d1(1),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(2),
      Q => data_count_ae_threshold_d1(2),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(3),
      Q => data_count_ae_threshold_d1(3),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(4),
      Q => data_count_ae_threshold_d1(4),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(5),
      Q => data_count_ae_threshold_d1(5),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(6),
      Q => data_count_ae_threshold_d1(6),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(7),
      Q => data_count_ae_threshold_d1(7),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(8),
      Q => data_count_ae_threshold_d1(8),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => data_count_ae_threshold_cdc_tig(9),
      Q => data_count_ae_threshold_d1(9),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO\: entity work.design_1_axi_vdma_0_0_axi_vdma_afifo_builtin
     port map (
      din(37) => \^din\(0),
      din(36 downto 0) => \gf36e2_inst.sngfifo36e2\(36 downto 0),
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      dout(37 downto 0) => fifo_dout(37 downto 0),
      fifo_wren => fifo_wren,
      \gf36e2_inst.sngfifo36e2\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40\,
      \gf36e2_inst.sngfifo36e2_0\ => \gf36e2_inst.sngfifo36e2_0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_halt => mm2s_halt,
      \out\ => m_axis_tready_i,
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      srst => s_axis_fifo_ainit_nosync_reg
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\,
      Q => \^din\(0),
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID\: entity work.design_1_axi_vdma_0_0_axi_vdma_skid_buf
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0\,
      SR(0) => m_axis_fifo_ainit_nosync,
      dout(37 downto 0) => fifo_dout(37 downto 0),
      fifo_pipe_empty => fifo_pipe_empty,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => \^m_axis_mm2s_tlast\,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      \out\ => m_axis_tready_i,
      s_valid0 => s_valid0,
      sig_m_valid_out_reg_0 => \^out\,
      sig_m_valid_out_reg_1 => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_40\,
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^m_axis_mm2s_tlast\,
      Q => m_axis_tlast_d1,
      R => m_axis_fifo_ainit
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => m_axis_mm2s_tready,
      Q => m_axis_tready_d1,
      R => m_axis_fifo_ainit
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^out\,
      Q => m_axis_tvalid_d1,
      R => m_axis_fifo_ainit
    );
\GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => m_axis_tlast_d1,
      I2 => m_axis_tvalid_d1,
      I3 => m_axis_tready_d1,
      I4 => \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_2_n_0\,
      I5 => \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_3_n_0\,
      O => \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1_n_0\
    );
\GEN_LINEBUF_NO_SOF.all_lines_xfred_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter(4),
      I1 => vsize_counter(12),
      I2 => vsize_counter(6),
      I3 => \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_4_n_0\,
      O => \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_2_n_0\
    );
\GEN_LINEBUF_NO_SOF.all_lines_xfred_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => vsize_counter(3),
      I1 => vsize_counter(2),
      I2 => vsize_counter(9),
      I3 => vsize_counter(10),
      I4 => vsize_counter(7),
      I5 => vsize_counter(8),
      O => \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_3_n_0\
    );
\GEN_LINEBUF_NO_SOF.all_lines_xfred_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => vsize_counter(0),
      I1 => vsize_counter(5),
      I2 => vsize_counter(11),
      I3 => vsize_counter(1),
      O => \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_4_n_0\
    );
\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1_n_0\,
      Q => \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0\,
      S => SR(0)
    );
\GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sof_reset,
      Q => s_axis_fifo_ainit_nosync_reg,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => crnt_vsize_d1(0),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(0),
      O => p_1_in(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => crnt_vsize_d1(10),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(10),
      I3 => vsize_counter(9),
      I4 => \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_2_n_0\,
      O => p_1_in(10)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
        port map (
      I0 => crnt_vsize_d1(11),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(11),
      I3 => vsize_counter(9),
      I4 => vsize_counter(10),
      I5 => \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_2_n_0\,
      O => p_1_in(11)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => vsize_counter(5),
      I1 => vsize_counter(4),
      I2 => vsize_counter(7),
      I3 => vsize_counter(6),
      I4 => \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_2_n_0\,
      I5 => vsize_counter(8),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_2_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAEAAAEAAA"
    )
        port map (
      I0 => mm2s_fsync_out_i,
      I1 => m_axis_tready_d1,
      I2 => m_axis_tvalid_d1,
      I3 => m_axis_tlast_d1,
      I4 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\,
      I5 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => crnt_vsize_d1(12),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(12),
      I3 => vsize_counter(11),
      I4 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0\,
      O => p_1_in(12)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => vsize_counter(11),
      I1 => vsize_counter(10),
      I2 => vsize_counter(12),
      I3 => vsize_counter(8),
      I4 => vsize_counter(9),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_2_n_0\,
      I1 => vsize_counter(6),
      I2 => vsize_counter(7),
      I3 => vsize_counter(4),
      I4 => vsize_counter(5),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_2_n_0\,
      I1 => vsize_counter(10),
      I2 => vsize_counter(9),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => crnt_vsize_d1(1),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(0),
      I3 => vsize_counter(1),
      O => p_1_in(1)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => crnt_vsize_d1(2),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(0),
      I3 => vsize_counter(1),
      I4 => vsize_counter(2),
      O => p_1_in(2)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => crnt_vsize_d1(3),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(3),
      I3 => vsize_counter(0),
      I4 => vsize_counter(1),
      I5 => vsize_counter(2),
      O => p_1_in(3)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => crnt_vsize_d1(4),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(4),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_2_n_0\,
      O => p_1_in(4)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => crnt_vsize_d1(5),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(5),
      I3 => vsize_counter(4),
      I4 => \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_2_n_0\,
      O => p_1_in(5)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B88BB8B8"
    )
        port map (
      I0 => crnt_vsize_d1(6),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(6),
      I3 => vsize_counter(5),
      I4 => \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_2_n_0\,
      I5 => vsize_counter(4),
      O => p_1_in(6)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => vsize_counter(3),
      I1 => vsize_counter(2),
      I2 => vsize_counter(1),
      I3 => vsize_counter(0),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_2_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => crnt_vsize_d1(7),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(7),
      I3 => vsize_counter(6),
      I4 => \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_2_n_0\,
      O => p_1_in(7)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => vsize_counter(4),
      I1 => vsize_counter(3),
      I2 => vsize_counter(2),
      I3 => vsize_counter(1),
      I4 => vsize_counter(0),
      I5 => vsize_counter(5),
      O => \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_2_n_0\
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => crnt_vsize_d1(8),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(8),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => p_1_in(8)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => crnt_vsize_d1(9),
      I1 => mm2s_fsync_out_i,
      I2 => vsize_counter(9),
      I3 => \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_2_n_0\,
      O => p_1_in(9)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(0),
      Q => vsize_counter(0),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(10),
      Q => vsize_counter(10),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(11),
      Q => vsize_counter(11),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(12),
      Q => vsize_counter(12),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(1),
      Q => vsize_counter(1),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(2),
      Q => vsize_counter(2),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(3),
      Q => vsize_counter(3),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(4),
      Q => vsize_counter(4),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(5),
      Q => vsize_counter(5),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(6),
      Q => vsize_counter(6),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(7),
      Q => vsize_counter(7),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(8),
      Q => vsize_counter(8),
      R => SR(0)
    );
\GEN_LINEBUF_NO_SOF.vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(9),
      Q => vsize_counter(9),
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(10)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(9)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(8)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(7)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(6)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(5)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(4)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(3)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(2)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0_axi_vdma is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_fsync : in STD_LOGIC;
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_fsync : in STD_LOGIC;
    s2mm_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_buffer_empty : out STD_LOGIC;
    mm2s_buffer_almost_empty : out STD_LOGIC;
    s2mm_buffer_full : out STD_LOGIC;
    s2mm_buffer_almost_full : out STD_LOGIC;
    mm2s_fsync_out : out STD_LOGIC;
    s2mm_fsync_out : out STD_LOGIC;
    mm2s_prmtr_update : out STD_LOGIC;
    s2mm_prmtr_update : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_vdma_tstvec : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of design_1_axi_vdma_0_0_axi_vdma : entity is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_VERT_FLIP : integer;
  attribute C_ENABLE_VERT_FLIP of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_axi_vdma_0_0_axi_vdma : entity is "zynquplus";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of design_1_axi_vdma_0_0_axi_vdma : entity is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of design_1_axi_vdma_0_0_axi_vdma : entity is 2048;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of design_1_axi_vdma_0_0_axi_vdma : entity is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of design_1_axi_vdma_0_0_axi_vdma : entity is 8;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of design_1_axi_vdma_0_0_axi_vdma : entity is 512;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of design_1_axi_vdma_0_0_axi_vdma : entity is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of design_1_axi_vdma_0_0_axi_vdma : entity is 8;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of design_1_axi_vdma_0_0_axi_vdma : entity is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of design_1_axi_vdma_0_0_axi_vdma : entity is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of design_1_axi_vdma_0_0_axi_vdma : entity is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of design_1_axi_vdma_0_0_axi_vdma : entity is 2;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vdma_0_0_axi_vdma : entity is "axi_vdma";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_axi_vdma_0_0_axi_vdma : entity is "yes";
  attribute ip_group : string;
  attribute ip_group of design_1_axi_vdma_0_0_axi_vdma : entity is "LOGICORE";
  attribute iptype : string;
  attribute iptype of design_1_axi_vdma_0_0_axi_vdma : entity is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of design_1_axi_vdma_0_0_axi_vdma : entity is "TRUE";
end design_1_axi_vdma_0_0_axi_vdma;

architecture STRUCTURE of design_1_axi_vdma_0_0_axi_vdma is
  signal \<const0>\ : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_100 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_101 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_102 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_103 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_104 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_105 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_106 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_107 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_108 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_109 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_110 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_111 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_112 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_113 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_114 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_115 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_116 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_117 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_118 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_119 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_120 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_73 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_85 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_86 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_87 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_88 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_89 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_90 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_91 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_92 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_93 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_94 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_95 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_96 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_97 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_98 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_99 : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\ : STD_LOGIC;
  signal \GEN_FREE_RUN_MODE.mask_fsync_out_i\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\ : STD_LOGIC;
  signal \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/halt_i0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_3\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_5\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_8\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_146\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_166\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_167\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_168\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_169\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_170\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_172\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_59\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_77\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_78\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_79\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_80\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_81\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I_n_3\ : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_12 : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_21 : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_22 : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_3 : STD_LOGIC;
  signal \I_CMDSTS/decerr_i\ : STD_LOGIC;
  signal \I_CMDSTS/interr_i\ : STD_LOGIC;
  signal \I_CMDSTS/s_axis_cmd_tvalid0\ : STD_LOGIC;
  signal \I_CMDSTS/slverr_i\ : STD_LOGIC;
  signal \I_DMA_REGISTER/irqdelay_wren_i0\ : STD_LOGIC;
  signal \I_DMA_REGISTER/irqthresh_wren_i0\ : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_42 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_47 : STD_LOGIC;
  signal I_RST_MODULE_n_11 : STD_LOGIC;
  signal I_RST_MODULE_n_12 : STD_LOGIC;
  signal I_RST_MODULE_n_16 : STD_LOGIC;
  signal I_RST_MODULE_n_17 : STD_LOGIC;
  signal I_RST_MODULE_n_18 : STD_LOGIC;
  signal \I_SM/cmnds_queued0\ : STD_LOGIC;
  signal \I_STS_MNGR/datamover_idle\ : STD_LOGIC;
  signal ch1_delay_cnt_en : STD_LOGIC;
  signal ch1_dly_fast_cnt0 : STD_LOGIC;
  signal cmnd_wr : STD_LOGIC;
  signal dm2linebuf_mm2s_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dm2linebuf_mm2s_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dm2linebuf_mm2s_tlast : STD_LOGIC;
  signal dm2linebuf_mm2s_tvalid : STD_LOGIC;
  signal dma_err : STD_LOGIC;
  signal fifo_wren : STD_LOGIC;
  signal frame_sync_out0 : STD_LOGIC;
  signal initial_frame : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_mm2s_arlen\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_mm2s_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m_axis_mm2s_sts_tready : STD_LOGIC;
  signal mm2s_all_idle : STD_LOGIC;
  signal mm2s_all_lines_xfred : STD_LOGIC;
  signal mm2s_allbuffer_empty : STD_LOGIC;
  signal mm2s_axi2ip_rdaddr : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal mm2s_axi2ip_wrce : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal mm2s_axi2ip_wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_axis_resetn : STD_LOGIC;
  signal mm2s_chnl_current_frame : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mm2s_cmdsts_idle : STD_LOGIC;
  signal mm2s_crnt_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mm2s_dly_irq_set : STD_LOGIC;
  signal mm2s_dm_prmry_resetn : STD_LOGIC;
  signal mm2s_dmac2cdc_fsync_out : STD_LOGIC;
  signal mm2s_dmacr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_dmasr : STD_LOGIC;
  signal mm2s_frame_number : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mm2s_frame_sync : STD_LOGIC;
  signal mm2s_fsync_out_i : STD_LOGIC;
  signal mm2s_halt : STD_LOGIC;
  signal mm2s_halt_cmplt : STD_LOGIC;
  signal mm2s_ioc_irq_set : STD_LOGIC;
  signal mm2s_ip2axi_frame_ptr_ref : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mm2s_ip2axi_frame_store : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mm2s_ip2axi_introut : STD_LOGIC;
  signal mm2s_ip2axi_rddata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mm2s_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mm2s_m_frame_ptr_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mm2s_packet_sof : STD_LOGIC;
  signal mm2s_prmry_resetn : STD_LOGIC;
  signal mm2s_reg_module_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mm2s_reg_module_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mm2s_reg_module_strt_addr[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_reg_module_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mm2s_regdir_idle : STD_LOGIC;
  signal mm2s_soft_reset : STD_LOGIC;
  signal mm2s_stop : STD_LOGIC;
  signal mm2s_tstvect_fsync : STD_LOGIC;
  signal mm2s_valid_frame_sync : STD_LOGIC;
  signal mm2s_valid_frame_sync_cmb : STD_LOGIC;
  signal mm2s_valid_video_prmtrs : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal prmtr_update_complete : STD_LOGIC;
  signal s_axi_lite_resetn : STD_LOGIC;
  signal s_axis_mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s_axis_mm2s_cmd_tvalid : STD_LOGIC;
  signal s_valid0 : STD_LOGIC;
  signal sof_flag : STD_LOGIC;
  signal sof_reset : STD_LOGIC;
  signal stop_i : STD_LOGIC;
  attribute dont_touch : string;
  attribute dont_touch of m_axi_mm2s_aclk : signal is "true";
  attribute dont_touch of m_axi_s2mm_aclk : signal is "true";
begin
  axi_vdma_tstvec(63) <= \<const0>\;
  axi_vdma_tstvec(62) <= \<const0>\;
  axi_vdma_tstvec(61) <= \<const0>\;
  axi_vdma_tstvec(60) <= \<const0>\;
  axi_vdma_tstvec(59) <= \<const0>\;
  axi_vdma_tstvec(58) <= \<const0>\;
  axi_vdma_tstvec(57) <= \<const0>\;
  axi_vdma_tstvec(56) <= \<const0>\;
  axi_vdma_tstvec(55) <= \<const0>\;
  axi_vdma_tstvec(54) <= \<const0>\;
  axi_vdma_tstvec(53) <= \<const0>\;
  axi_vdma_tstvec(52) <= \<const0>\;
  axi_vdma_tstvec(51) <= \<const0>\;
  axi_vdma_tstvec(50) <= \<const0>\;
  axi_vdma_tstvec(49) <= \<const0>\;
  axi_vdma_tstvec(48) <= \<const0>\;
  axi_vdma_tstvec(47) <= \<const0>\;
  axi_vdma_tstvec(46) <= \<const0>\;
  axi_vdma_tstvec(45) <= \<const0>\;
  axi_vdma_tstvec(44) <= \<const0>\;
  axi_vdma_tstvec(43) <= \<const0>\;
  axi_vdma_tstvec(42) <= \<const0>\;
  axi_vdma_tstvec(41) <= \<const0>\;
  axi_vdma_tstvec(40) <= \<const0>\;
  axi_vdma_tstvec(39) <= \<const0>\;
  axi_vdma_tstvec(38) <= \<const0>\;
  axi_vdma_tstvec(37) <= \<const0>\;
  axi_vdma_tstvec(36) <= \<const0>\;
  axi_vdma_tstvec(35) <= \<const0>\;
  axi_vdma_tstvec(34) <= \<const0>\;
  axi_vdma_tstvec(33) <= \<const0>\;
  axi_vdma_tstvec(32) <= \<const0>\;
  axi_vdma_tstvec(31) <= \<const0>\;
  axi_vdma_tstvec(30) <= \<const0>\;
  axi_vdma_tstvec(29) <= \<const0>\;
  axi_vdma_tstvec(28) <= \<const0>\;
  axi_vdma_tstvec(27) <= \<const0>\;
  axi_vdma_tstvec(26) <= \<const0>\;
  axi_vdma_tstvec(25) <= \<const0>\;
  axi_vdma_tstvec(24) <= \<const0>\;
  axi_vdma_tstvec(23) <= \<const0>\;
  axi_vdma_tstvec(22) <= \<const0>\;
  axi_vdma_tstvec(21) <= \<const0>\;
  axi_vdma_tstvec(20) <= \<const0>\;
  axi_vdma_tstvec(19) <= \<const0>\;
  axi_vdma_tstvec(18) <= \<const0>\;
  axi_vdma_tstvec(17) <= \<const0>\;
  axi_vdma_tstvec(16) <= \<const0>\;
  axi_vdma_tstvec(15) <= \<const0>\;
  axi_vdma_tstvec(14) <= \<const0>\;
  axi_vdma_tstvec(13) <= \<const0>\;
  axi_vdma_tstvec(12) <= \<const0>\;
  axi_vdma_tstvec(11) <= \<const0>\;
  axi_vdma_tstvec(10) <= \<const0>\;
  axi_vdma_tstvec(9) <= \<const0>\;
  axi_vdma_tstvec(8) <= \<const0>\;
  axi_vdma_tstvec(7) <= \<const0>\;
  axi_vdma_tstvec(6) <= \<const0>\;
  axi_vdma_tstvec(5) <= \<const0>\;
  axi_vdma_tstvec(4) <= \<const0>\;
  axi_vdma_tstvec(3) <= \<const0>\;
  axi_vdma_tstvec(2) <= \<const0>\;
  axi_vdma_tstvec(1) <= \<const0>\;
  axi_vdma_tstvec(0) <= \<const0>\;
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const0>\;
  m_axi_mm2s_arcache(0) <= \<const0>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4) <= \<const0>\;
  m_axi_mm2s_arlen(3) <= \<const0>\;
  m_axi_mm2s_arlen(2 downto 0) <= \^m_axi_mm2s_arlen\(2 downto 0);
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1 downto 0) <= \^m_axi_mm2s_arsize\(1 downto 0);
  m_axi_s2mm_awaddr(31) <= \<const0>\;
  m_axi_s2mm_awaddr(30) <= \<const0>\;
  m_axi_s2mm_awaddr(29) <= \<const0>\;
  m_axi_s2mm_awaddr(28) <= \<const0>\;
  m_axi_s2mm_awaddr(27) <= \<const0>\;
  m_axi_s2mm_awaddr(26) <= \<const0>\;
  m_axi_s2mm_awaddr(25) <= \<const0>\;
  m_axi_s2mm_awaddr(24) <= \<const0>\;
  m_axi_s2mm_awaddr(23) <= \<const0>\;
  m_axi_s2mm_awaddr(22) <= \<const0>\;
  m_axi_s2mm_awaddr(21) <= \<const0>\;
  m_axi_s2mm_awaddr(20) <= \<const0>\;
  m_axi_s2mm_awaddr(19) <= \<const0>\;
  m_axi_s2mm_awaddr(18) <= \<const0>\;
  m_axi_s2mm_awaddr(17) <= \<const0>\;
  m_axi_s2mm_awaddr(16) <= \<const0>\;
  m_axi_s2mm_awaddr(15) <= \<const0>\;
  m_axi_s2mm_awaddr(14) <= \<const0>\;
  m_axi_s2mm_awaddr(13) <= \<const0>\;
  m_axi_s2mm_awaddr(12) <= \<const0>\;
  m_axi_s2mm_awaddr(11) <= \<const0>\;
  m_axi_s2mm_awaddr(10) <= \<const0>\;
  m_axi_s2mm_awaddr(9) <= \<const0>\;
  m_axi_s2mm_awaddr(8) <= \<const0>\;
  m_axi_s2mm_awaddr(7) <= \<const0>\;
  m_axi_s2mm_awaddr(6) <= \<const0>\;
  m_axi_s2mm_awaddr(5) <= \<const0>\;
  m_axi_s2mm_awaddr(4) <= \<const0>\;
  m_axi_s2mm_awaddr(3) <= \<const0>\;
  m_axi_s2mm_awaddr(2) <= \<const0>\;
  m_axi_s2mm_awaddr(1) <= \<const0>\;
  m_axi_s2mm_awaddr(0) <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \<const0>\;
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const0>\;
  m_axi_s2mm_awcache(0) <= \<const0>\;
  m_axi_s2mm_awlen(7) <= \<const0>\;
  m_axi_s2mm_awlen(6) <= \<const0>\;
  m_axi_s2mm_awlen(5) <= \<const0>\;
  m_axi_s2mm_awlen(4) <= \<const0>\;
  m_axi_s2mm_awlen(3) <= \<const0>\;
  m_axi_s2mm_awlen(2) <= \<const0>\;
  m_axi_s2mm_awlen(1) <= \<const0>\;
  m_axi_s2mm_awlen(0) <= \<const0>\;
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1) <= \<const0>\;
  m_axi_s2mm_awsize(0) <= \<const0>\;
  m_axi_s2mm_awvalid <= \<const0>\;
  m_axi_s2mm_bready <= \<const0>\;
  m_axi_s2mm_wdata(63) <= \<const0>\;
  m_axi_s2mm_wdata(62) <= \<const0>\;
  m_axi_s2mm_wdata(61) <= \<const0>\;
  m_axi_s2mm_wdata(60) <= \<const0>\;
  m_axi_s2mm_wdata(59) <= \<const0>\;
  m_axi_s2mm_wdata(58) <= \<const0>\;
  m_axi_s2mm_wdata(57) <= \<const0>\;
  m_axi_s2mm_wdata(56) <= \<const0>\;
  m_axi_s2mm_wdata(55) <= \<const0>\;
  m_axi_s2mm_wdata(54) <= \<const0>\;
  m_axi_s2mm_wdata(53) <= \<const0>\;
  m_axi_s2mm_wdata(52) <= \<const0>\;
  m_axi_s2mm_wdata(51) <= \<const0>\;
  m_axi_s2mm_wdata(50) <= \<const0>\;
  m_axi_s2mm_wdata(49) <= \<const0>\;
  m_axi_s2mm_wdata(48) <= \<const0>\;
  m_axi_s2mm_wdata(47) <= \<const0>\;
  m_axi_s2mm_wdata(46) <= \<const0>\;
  m_axi_s2mm_wdata(45) <= \<const0>\;
  m_axi_s2mm_wdata(44) <= \<const0>\;
  m_axi_s2mm_wdata(43) <= \<const0>\;
  m_axi_s2mm_wdata(42) <= \<const0>\;
  m_axi_s2mm_wdata(41) <= \<const0>\;
  m_axi_s2mm_wdata(40) <= \<const0>\;
  m_axi_s2mm_wdata(39) <= \<const0>\;
  m_axi_s2mm_wdata(38) <= \<const0>\;
  m_axi_s2mm_wdata(37) <= \<const0>\;
  m_axi_s2mm_wdata(36) <= \<const0>\;
  m_axi_s2mm_wdata(35) <= \<const0>\;
  m_axi_s2mm_wdata(34) <= \<const0>\;
  m_axi_s2mm_wdata(33) <= \<const0>\;
  m_axi_s2mm_wdata(32) <= \<const0>\;
  m_axi_s2mm_wdata(31) <= \<const0>\;
  m_axi_s2mm_wdata(30) <= \<const0>\;
  m_axi_s2mm_wdata(29) <= \<const0>\;
  m_axi_s2mm_wdata(28) <= \<const0>\;
  m_axi_s2mm_wdata(27) <= \<const0>\;
  m_axi_s2mm_wdata(26) <= \<const0>\;
  m_axi_s2mm_wdata(25) <= \<const0>\;
  m_axi_s2mm_wdata(24) <= \<const0>\;
  m_axi_s2mm_wdata(23) <= \<const0>\;
  m_axi_s2mm_wdata(22) <= \<const0>\;
  m_axi_s2mm_wdata(21) <= \<const0>\;
  m_axi_s2mm_wdata(20) <= \<const0>\;
  m_axi_s2mm_wdata(19) <= \<const0>\;
  m_axi_s2mm_wdata(18) <= \<const0>\;
  m_axi_s2mm_wdata(17) <= \<const0>\;
  m_axi_s2mm_wdata(16) <= \<const0>\;
  m_axi_s2mm_wdata(15) <= \<const0>\;
  m_axi_s2mm_wdata(14) <= \<const0>\;
  m_axi_s2mm_wdata(13) <= \<const0>\;
  m_axi_s2mm_wdata(12) <= \<const0>\;
  m_axi_s2mm_wdata(11) <= \<const0>\;
  m_axi_s2mm_wdata(10) <= \<const0>\;
  m_axi_s2mm_wdata(9) <= \<const0>\;
  m_axi_s2mm_wdata(8) <= \<const0>\;
  m_axi_s2mm_wdata(7) <= \<const0>\;
  m_axi_s2mm_wdata(6) <= \<const0>\;
  m_axi_s2mm_wdata(5) <= \<const0>\;
  m_axi_s2mm_wdata(4) <= \<const0>\;
  m_axi_s2mm_wdata(3) <= \<const0>\;
  m_axi_s2mm_wdata(2) <= \<const0>\;
  m_axi_s2mm_wdata(1) <= \<const0>\;
  m_axi_s2mm_wdata(0) <= \<const0>\;
  m_axi_s2mm_wlast <= \<const0>\;
  m_axi_s2mm_wstrb(7) <= \<const0>\;
  m_axi_s2mm_wstrb(6) <= \<const0>\;
  m_axi_s2mm_wstrb(5) <= \<const0>\;
  m_axi_s2mm_wstrb(4) <= \<const0>\;
  m_axi_s2mm_wstrb(3) <= \<const0>\;
  m_axi_s2mm_wstrb(2) <= \<const0>\;
  m_axi_s2mm_wstrb(1) <= \<const0>\;
  m_axi_s2mm_wstrb(0) <= \<const0>\;
  m_axi_s2mm_wvalid <= \<const0>\;
  m_axi_sg_araddr(31) <= \<const0>\;
  m_axi_sg_araddr(30) <= \<const0>\;
  m_axi_sg_araddr(29) <= \<const0>\;
  m_axi_sg_araddr(28) <= \<const0>\;
  m_axi_sg_araddr(27) <= \<const0>\;
  m_axi_sg_araddr(26) <= \<const0>\;
  m_axi_sg_araddr(25) <= \<const0>\;
  m_axi_sg_araddr(24) <= \<const0>\;
  m_axi_sg_araddr(23) <= \<const0>\;
  m_axi_sg_araddr(22) <= \<const0>\;
  m_axi_sg_araddr(21) <= \<const0>\;
  m_axi_sg_araddr(20) <= \<const0>\;
  m_axi_sg_araddr(19) <= \<const0>\;
  m_axi_sg_araddr(18) <= \<const0>\;
  m_axi_sg_araddr(17) <= \<const0>\;
  m_axi_sg_araddr(16) <= \<const0>\;
  m_axi_sg_araddr(15) <= \<const0>\;
  m_axi_sg_araddr(14) <= \<const0>\;
  m_axi_sg_araddr(13) <= \<const0>\;
  m_axi_sg_araddr(12) <= \<const0>\;
  m_axi_sg_araddr(11) <= \<const0>\;
  m_axi_sg_araddr(10) <= \<const0>\;
  m_axi_sg_araddr(9) <= \<const0>\;
  m_axi_sg_araddr(8) <= \<const0>\;
  m_axi_sg_araddr(7) <= \<const0>\;
  m_axi_sg_araddr(6) <= \<const0>\;
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const0>\;
  m_axi_sg_arcache(0) <= \<const0>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \<const0>\;
  m_axi_sg_arlen(1) <= \<const0>\;
  m_axi_sg_arlen(0) <= \<const0>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \<const0>\;
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_arvalid <= \<const0>\;
  m_axi_sg_rready <= \<const0>\;
  mm2s_buffer_almost_empty <= \<const0>\;
  mm2s_buffer_empty <= \<const0>\;
  mm2s_fsync_out <= \<const0>\;
  mm2s_prmry_reset_out_n <= \<const0>\;
  mm2s_prmtr_update <= \<const0>\;
  s2mm_buffer_almost_full <= \<const0>\;
  s2mm_buffer_full <= \<const0>\;
  s2mm_frame_ptr_out(5) <= \<const0>\;
  s2mm_frame_ptr_out(4) <= \<const0>\;
  s2mm_frame_ptr_out(3) <= \<const0>\;
  s2mm_frame_ptr_out(2) <= \<const0>\;
  s2mm_frame_ptr_out(1) <= \<const0>\;
  s2mm_frame_ptr_out(0) <= \<const0>\;
  s2mm_fsync_out <= \<const0>\;
  s2mm_introut <= \<const0>\;
  s2mm_prmry_reset_out_n <= \<const0>\;
  s2mm_prmtr_update <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axis_s2mm_tready <= \<const0>\;
AXI_LITE_REG_INTERFACE_I: entity work.design_1_axi_vdma_0_0_axi_vdma_reg_if
     port map (
      D(31 downto 0) => mm2s_axi2ip_wrdata(31 downto 0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ => mm2s_prmry_resetn,
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_79\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]\ => AXI_LITE_REG_INTERFACE_I_n_114,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]\ => AXI_LITE_REG_INTERFACE_I_n_115,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0\ => AXI_LITE_REG_INTERFACE_I_n_116,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7]\ => AXI_LITE_REG_INTERFACE_I_n_118,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]\ => AXI_LITE_REG_INTERFACE_I_n_119,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]\ => AXI_LITE_REG_INTERFACE_I_n_120,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16]\ => AXI_LITE_REG_INTERFACE_I_n_83,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]\ => AXI_LITE_REG_INTERFACE_I_n_73,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_146\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_80\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_81\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_170\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]\(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_169\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0\(1 downto 0) => mm2s_reg_module_vsize(2 downto 1),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_1\(1 downto 0) => mm2s_reg_module_stride(2 downto 1),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]\(15 downto 0) => \mm2s_reg_module_strt_addr[0]\(31 downto 16),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0\(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1\(31 downto 0) => mm2s_ip2axi_rddata(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_168\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_167\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_166\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162\,
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0\(4 downto 0) => mm2s_chnl_current_frame(4 downto 0),
      \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0\(4 downto 0) => mm2s_ip2axi_frame_store(4 downto 0),
      Q(4 downto 0) => mm2s_ip2axi_frame_ptr_ref(4 downto 0),
      SR(0) => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2\,
      dly_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_59\,
      in0(29) => AXI_LITE_REG_INTERFACE_I_n_84,
      in0(28) => AXI_LITE_REG_INTERFACE_I_n_85,
      in0(27) => AXI_LITE_REG_INTERFACE_I_n_86,
      in0(26) => AXI_LITE_REG_INTERFACE_I_n_87,
      in0(25) => AXI_LITE_REG_INTERFACE_I_n_88,
      in0(24) => AXI_LITE_REG_INTERFACE_I_n_89,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_90,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_91,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_92,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_93,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_94,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_95,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_96,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_97,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_98,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_99,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_100,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_101,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_102,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_103,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_104,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_105,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_106,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_107,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_108,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_109,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_110,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_111,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_112,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_113,
      ioc_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58\,
      irqdelay_wren_i0 => \I_DMA_REGISTER/irqdelay_wren_i0\,
      irqthresh_wren_i0 => \I_DMA_REGISTER/irqthresh_wren_i0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(6 downto 3) => mm2s_axi2ip_wrce(23 downto 20),
      mm2s_axi2ip_wrce(2) => mm2s_axi2ip_wrce(10),
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(21 downto 5) => mm2s_dmacr(31 downto 15),
      mm2s_dmacr(4 downto 2) => mm2s_dmacr(6 downto 4),
      mm2s_dmacr(1 downto 0) => mm2s_dmacr(1 downto 0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_introut => mm2s_introut,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_ip2axi_introut => mm2s_ip2axi_introut,
      mm2s_soft_reset => mm2s_soft_reset,
      \out\(2) => mm2s_axi2ip_rdaddr(6),
      \out\(1 downto 0) => mm2s_axi2ip_rdaddr(3 downto 2),
      prmry_reset2 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\,
      prmry_resetn_i_reg(0) => AXI_LITE_REG_INTERFACE_I_n_117,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(7 downto 2),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(7 downto 2),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR\: entity work.design_1_axi_vdma_0_0_axi_vdma_mngr
     port map (
      D(0) => mm2s_axi2ip_wrdata(4),
      E(0) => I_PRMRY_DATAMOVER_n_42,
      \FSM_sequential_dmacntrl_cs_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65\,
      \GEN_FREE_RUN_MODE.mask_fsync_out_i\ => \GEN_FREE_RUN_MODE.mask_fsync_out_i\,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) => \mm2s_reg_module_strt_addr[0]\(31 downto 0),
      \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4 downto 0) => mm2s_chnl_current_frame(4 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) => mm2s_frame_number(4 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(4 downto 0) => mm2s_ip2axi_frame_ptr_ref(4 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\,
      Q(12 downto 0) => mm2s_crnt_vsize(12 downto 0),
      SR(0) => \I_CMDSTS/s_axis_cmd_tvalid0\,
      cmnd_wr => cmnd_wr,
      \cmnds_queued_reg[0]\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.sig_rd_empty\,
      \cmnds_queued_reg[0]_0\(0) => \I_SM/cmnds_queued0\,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      datamover_idle_reg => I_PRMRY_DATAMOVER_n_47,
      decerr_i => \I_CMDSTS/decerr_i\,
      decerr_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39\,
      dma_decerr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57\,
      dma_err => dma_err,
      dma_interr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55\,
      dma_slverr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56\,
      frame_sync_out0 => frame_sync_out0,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      halted_set_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30\,
      \hsize_vid_reg[15]\(15 downto 0) => mm2s_reg_module_hsize(15 downto 0),
      in0(0) => mm2s_m_frame_ptr_out(0),
      initial_frame => initial_frame,
      interr_i => \I_CMDSTS/interr_i\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_all_lines_xfred => mm2s_all_lines_xfred,
      mm2s_allbuffer_empty => mm2s_allbuffer_empty,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(1),
      mm2s_cmdsts_idle => mm2s_cmdsts_idle,
      mm2s_dmacr(1 downto 0) => mm2s_dmacr(1 downto 0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_regdir_idle => mm2s_regdir_idle,
      mm2s_soft_reset => mm2s_soft_reset,
      mm2s_stop => mm2s_stop,
      mm2s_tstvect_fsync => mm2s_tstvect_fsync,
      mm2s_valid_frame_sync => mm2s_valid_frame_sync,
      mm2s_valid_frame_sync_cmb => mm2s_valid_frame_sync_cmb,
      mm2s_valid_video_prmtrs => mm2s_valid_video_prmtrs,
      \out\ => mm2s_prmry_resetn,
      prmtr_update_complete => prmtr_update_complete,
      \s_axis_cmd_tdata_reg[63]\(48 downto 17) => s_axis_mm2s_cmd_tdata(63 downto 32),
      \s_axis_cmd_tdata_reg[63]\(16) => s_axis_mm2s_cmd_tdata(23),
      \s_axis_cmd_tdata_reg[63]\(15 downto 0) => s_axis_mm2s_cmd_tdata(15 downto 0),
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      s_soft_reset_i0 => \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\,
      slverr_i => \I_CMDSTS/slverr_i\,
      slverr_i_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38\,
      stop_i => stop_i,
      \stride_vid_reg[0]\ => p_0_in,
      \stride_vid_reg[15]\(15 downto 0) => mm2s_reg_module_stride(15 downto 0),
      sts_tready_reg => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31\,
      \vsize_vid_reg[12]\(12 downto 0) => mm2s_reg_module_vsize(12 downto 0)
    );
\GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_fsync_gen
     port map (
      \GEN_FREE_RUN_MODE.all_idle_d1_reg_0\ => p_0_in,
      \GEN_FREE_RUN_MODE.mask_fsync_out_i\ => \GEN_FREE_RUN_MODE.mask_fsync_out_i\,
      \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0\ => \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_3\,
      \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_1\ => I_AXI_DMA_INTRPT_n_22,
      frame_sync_out0 => frame_sync_out0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_dmac2cdc_fsync_out => mm2s_dmac2cdc_fsync_out,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_valid_video_prmtrs => mm2s_valid_video_prmtrs
    );
\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_mm2s_linebuf
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_5\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => p_0_in,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0\ => I_RST_MODULE_n_12,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg_0\ => mm2s_axis_resetn,
      Q(12 downto 0) => mm2s_crnt_vsize(12 downto 0),
      SR(0) => \GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I_n_3\,
      din(0) => sof_flag,
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      fifo_wren => fifo_wren,
      \gf36e2_inst.sngfifo36e2\(36) => dm2linebuf_mm2s_tlast,
      \gf36e2_inst.sngfifo36e2\(35 downto 32) => dm2linebuf_mm2s_tkeep(3 downto 0),
      \gf36e2_inst.sngfifo36e2\(31 downto 0) => dm2linebuf_mm2s_tdata(31 downto 0),
      \gf36e2_inst.sngfifo36e2_0\ => mm2s_prmry_resetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      mm2s_all_lines_xfred => mm2s_all_lines_xfred,
      mm2s_allbuffer_empty => mm2s_allbuffer_empty,
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_halt => mm2s_halt,
      \out\ => m_axis_mm2s_tvalid,
      s_valid0 => s_valid0,
      scndry_reset2 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      sig_dre_tvalid_i_reg => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_8\,
      sig_s_ready_out_reg => I_RST_MODULE_n_16,
      sof_reset => sof_reset
    );
\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_reg_module
     port map (
      D(31 downto 0) => mm2s_axi2ip_wrdata(31 downto 0),
      E(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_172\,
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\,
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74\,
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\ => p_0_in,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(1 downto 0) => p_2_in(1 downto 0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\(0) => AXI_LITE_REG_INTERFACE_I_n_117,
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_79\,
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ => AXI_LITE_REG_INTERFACE_I_n_83,
      \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_77\,
      \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_78\,
      \GEN_FREE_RUN_MODE.mask_fsync_out_i\ => \GEN_FREE_RUN_MODE.mask_fsync_out_i\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_3\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_0\ => I_RST_MODULE_n_11,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\ => I_AXI_DMA_INTRPT_n_3,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0\ => I_AXI_DMA_INTRPT_n_12,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\(1 downto 0) => mm2s_irqthresh_status(1 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]_0\ => I_AXI_DMA_INTRPT_n_21,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]\ => AXI_LITE_REG_INTERFACE_I_n_116,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]\ => AXI_LITE_REG_INTERFACE_I_n_114,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0\ => AXI_LITE_REG_INTERFACE_I_n_115,
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\(2) => mm2s_axi2ip_rdaddr(6),
      \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1\(1 downto 0) => mm2s_axi2ip_rdaddr(3 downto 2),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_146\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_81\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_170\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_169\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(31 downto 0) => \mm2s_reg_module_strt_addr[0]\(31 downto 0),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_168\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_167\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_166\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162\,
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0) => mm2s_ip2axi_frame_store(4 downto 0),
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0) => mm2s_frame_number(4 downto 0),
      \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => mm2s_reg_module_stride(15 downto 0),
      \M_GEN_DMACR_REGISTER.dmacr_i_reg[12]\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_80\,
      Q(5) => mm2s_irqdelay_status(7),
      Q(4 downto 0) => mm2s_irqdelay_status(4 downto 0),
      SR(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67\,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_dly_fast_cnt0 => ch1_dly_fast_cnt0,
      dly_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_59\,
      dly_irq_reg_0 => AXI_LITE_REG_INTERFACE_I_n_120,
      dma_decerr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57\,
      dma_decerr_reg_0 => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39\,
      dma_err => dma_err,
      dma_interr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55\,
      dma_interr_reg_0 => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37\,
      dma_slverr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56\,
      dma_slverr_reg_0 => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38\,
      \dmacr_i_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63\,
      \dmacr_i_reg[0]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65\,
      \dmacr_i_reg[2]\ => I_RST_MODULE_n_17,
      \dmacr_i_reg[2]_0\ => AXI_LITE_REG_INTERFACE_I_n_73,
      halt_i0 => \GEN_RESET_FOR_MM2S.RESET_I/halt_i0\,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      halted_reg(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\,
      halted_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71\,
      halted_reg_1(0) => \I_CMDSTS/s_axis_cmd_tvalid0\,
      halted_reg_2 => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30\,
      in0(29) => AXI_LITE_REG_INTERFACE_I_n_84,
      in0(28) => AXI_LITE_REG_INTERFACE_I_n_85,
      in0(27) => AXI_LITE_REG_INTERFACE_I_n_86,
      in0(26) => AXI_LITE_REG_INTERFACE_I_n_87,
      in0(25) => AXI_LITE_REG_INTERFACE_I_n_88,
      in0(24) => AXI_LITE_REG_INTERFACE_I_n_89,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_90,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_91,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_92,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_93,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_94,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_95,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_96,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_97,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_98,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_99,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_100,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_101,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_102,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_103,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_104,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_105,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_106,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_107,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_108,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_109,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_110,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_111,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_112,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_113,
      initial_frame => initial_frame,
      introut_reg => mm2s_prmry_resetn,
      ioc_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58\,
      ioc_irq_reg_0 => AXI_LITE_REG_INTERFACE_I_n_119,
      irqdelay_wren_i0 => \I_DMA_REGISTER/irqdelay_wren_i0\,
      irqthresh_wren_i0 => \I_DMA_REGISTER/irqthresh_wren_i0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(6 downto 3) => mm2s_axi2ip_wrce(23 downto 20),
      mm2s_axi2ip_wrce(2) => mm2s_axi2ip_wrce(10),
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(21 downto 5) => mm2s_dmacr(31 downto 15),
      mm2s_dmacr(4 downto 2) => mm2s_dmacr(6 downto 4),
      mm2s_dmacr(1 downto 0) => mm2s_dmacr(1 downto 0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_ip2axi_introut => mm2s_ip2axi_introut,
      mm2s_packet_sof => mm2s_packet_sof,
      mm2s_regdir_idle => mm2s_regdir_idle,
      mm2s_soft_reset => mm2s_soft_reset,
      mm2s_stop => mm2s_stop,
      mm2s_tstvect_fsync => mm2s_tstvect_fsync,
      mm2s_valid_frame_sync => mm2s_valid_frame_sync,
      mm2s_valid_video_prmtrs => mm2s_valid_video_prmtrs,
      \out\(31 downto 0) => mm2s_ip2axi_rddata(31 downto 0),
      prmtr_update_complete => prmtr_update_complete,
      prmtr_updt_complete_i_reg => AXI_LITE_REG_INTERFACE_I_n_118,
      \ptr_ref_i_reg[4]_0\(4 downto 0) => mm2s_ip2axi_frame_ptr_ref(4 downto 0),
      \reg_module_hsize_reg[15]\(15 downto 0) => mm2s_reg_module_hsize(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => mm2s_reg_module_vsize(12 downto 0),
      run_stop_d1 => \GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1\,
      soft_reset_d1 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1\,
      stop_i => stop_i
    );
\GEN_SPRT_FOR_MM2S.MM2S_SOF_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_sof_gen
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\ => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\ => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      \out\ => mm2s_axis_resetn,
      s_valid0 => s_valid0,
      scndry_reset2 => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\
    );
\GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I\: entity work.design_1_axi_vdma_0_0_axi_vdma_vid_cdc
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\(0) => \GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I_n_3\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\ => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\ => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ => p_0_in,
      \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_5\,
      SR(0) => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      in0(0) => mm2s_m_frame_ptr_out(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_dmac2cdc_fsync_out => mm2s_dmac2cdc_fsync_out,
      mm2s_frame_ptr_in(5 downto 0) => mm2s_frame_ptr_in(5 downto 0),
      mm2s_frame_ptr_out(5 downto 0) => mm2s_frame_ptr_out(5 downto 0),
      mm2s_fsync_out_i => mm2s_fsync_out_i,
      mm2s_packet_sof => mm2s_packet_sof,
      \out\ => mm2s_axis_resetn
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
I_AXI_DMA_INTRPT: entity work.design_1_axi_vdma_0_0_axi_vdma_intrpt
     port map (
      D(1 downto 0) => p_2_in(1 downto 0),
      E(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_172\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => I_AXI_DMA_INTRPT_n_3,
      \GEN_FREE_RUN_MODE.mask_fsync_out_i\ => \GEN_FREE_RUN_MODE.mask_fsync_out_i\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0\ => I_AXI_DMA_INTRPT_n_12,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_0\ => I_AXI_DMA_INTRPT_n_22,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_1\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_78\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]_0\ => p_0_in,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]_0\ => I_AXI_DMA_INTRPT_n_21,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_77\,
      Q(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      SR(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67\,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_dly_fast_cnt0 => ch1_dly_fast_cnt0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_dly_irq_set => mm2s_dly_irq_set,
      mm2s_dmacr(12 downto 10) => mm2s_dmacr(31 downto 29),
      mm2s_dmacr(9 downto 1) => mm2s_dmacr(26 downto 18),
      mm2s_dmacr(0) => mm2s_dmacr(4),
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_packet_sof => mm2s_packet_sof,
      mm2s_tstvect_fsync => mm2s_tstvect_fsync,
      mm2s_valid_frame_sync_cmb => mm2s_valid_frame_sync_cmb,
      \out\ => mm2s_prmry_resetn
    );
I_PRMRY_DATAMOVER: entity work.design_1_axi_vdma_0_0_axi_datamover
     port map (
      E(0) => I_PRMRY_DATAMOVER_n_42,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_8\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31\,
      Q(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.sig_rd_empty\,
      cmnd_wr => cmnd_wr,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      decerr_i => \I_CMDSTS/decerr_i\,
      dm2linebuf_mm2s_tvalid => dm2linebuf_mm2s_tvalid,
      fifo_wren => fifo_wren,
      \in\(48 downto 17) => s_axis_mm2s_cmd_tdata(63 downto 32),
      \in\(16) => s_axis_mm2s_cmd_tdata(23),
      \in\(15 downto 0) => s_axis_mm2s_cmd_tdata(15 downto 0),
      interr_i => \I_CMDSTS/interr_i\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arlen(2 downto 0) => \^m_axi_mm2s_arlen\(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => \^m_axi_mm2s_arsize\(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => mm2s_dm_prmry_resetn,
      s_axis_mm2s_cmd_tvalid => s_axis_mm2s_cmd_tvalid,
      sig_halt_cmplt_reg => I_PRMRY_DATAMOVER_n_47,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_18,
      sig_tlast_out_reg(36) => dm2linebuf_mm2s_tlast,
      sig_tlast_out_reg(35 downto 32) => dm2linebuf_mm2s_tkeep(3 downto 0),
      sig_tlast_out_reg(31 downto 0) => dm2linebuf_mm2s_tdata(31 downto 0),
      slverr_i => \I_CMDSTS/slverr_i\
    );
I_RST_MODULE: entity work.design_1_axi_vdma_0_0_axi_vdma_rst_module
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => mm2s_axis_resetn,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\(0) => \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ => I_RST_MODULE_n_16,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => mm2s_cmdsts_idle,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => mm2s_dm_prmry_resetn,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ => I_RST_MODULE_n_17,
      SR(0) => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2\,
      axi_resetn => axi_resetn,
      din(0) => sof_flag,
      dma_err => dma_err,
      err_i_reg(0) => \I_SM/cmnds_queued0\,
      fifo_wren => fifo_wren,
      halt_i0 => \GEN_RESET_FOR_MM2S.RESET_I/halt_i0\,
      halt_i_reg => I_RST_MODULE_n_12,
      halt_i_reg_0 => I_RST_MODULE_n_18,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      halt_reset_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_frame_sync => mm2s_frame_sync,
      mm2s_halt => mm2s_halt,
      mm2s_soft_reset => mm2s_soft_reset,
      mm2s_stop => mm2s_stop,
      \out\ => mm2s_prmry_resetn,
      prmry_in => s_axi_lite_resetn,
      prmry_reset2 => \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2\,
      prmry_resetn_i_reg => p_0_in,
      prmry_resetn_i_reg_0 => I_RST_MODULE_n_11,
      run_stop_d1 => \GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i0 => \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_ready_out_reg => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_5\,
      sof_reset => sof_reset,
      soft_reset_d1 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vdma_0_0 is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_axi_vdma_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_axi_vdma_0_0 : entity is "design_1_axi_vdma_0_0,axi_vdma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_axi_vdma_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_axi_vdma_0_0 : entity is "axi_vdma,Vivado 2022.2";
end design_1_axi_vdma_0_0;

architecture STRUCTURE of design_1_axi_vdma_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_mm2s_arlen\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_mm2s_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_introut_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_s2mm_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_vdma_tstvec_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_mm2s_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_mm2s_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_mm2s_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_U0_m_axi_mm2s_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_mm2s_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_s2mm_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_s2mm_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_s2mm_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_s2mm_frame_ptr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of U0 : label is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of U0 : label is 0;
  attribute C_ENABLE_VERT_FLIP : integer;
  attribute C_ENABLE_VERT_FLIP of U0 : label is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of U0 : label is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of U0 : label is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 1;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 0;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of U0 : label is 0;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of U0 : label is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of U0 : label is 2048;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of U0 : label is 8;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of U0 : label is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of U0 : label is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of U0 : label is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 1;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of U0 : label is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of U0 : label is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of U0 : label is 512;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of U0 : label is 8;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of U0 : label is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of U0 : label is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of U0 : label is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of U0 : label is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of U0 : label is 2;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute ip_group : string;
  attribute ip_group of U0 : label is "LOGICORE";
  attribute iptype : string;
  attribute iptype of U0 : label is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of U0 : label is "TRUE";
  attribute x_interface_info : string;
  attribute x_interface_info of axi_resetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of axi_resetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_MM2S_ACLK CLK";
  attribute x_interface_parameter of m_axi_mm2s_aclk : signal is "XIL_INTERFACENAME M_AXI_MM2S_ACLK, ASSOCIATED_BUSIF M_AXI_MM2S, FREQ_HZ 99999985, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY";
  attribute x_interface_info of m_axi_mm2s_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID";
  attribute x_interface_info of m_axi_mm2s_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST";
  attribute x_interface_info of m_axi_mm2s_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY";
  attribute x_interface_info of m_axi_mm2s_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID";
  attribute x_interface_info of m_axis_mm2s_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXIS_MM2S_ACLK CLK";
  attribute x_interface_parameter of m_axis_mm2s_aclk : signal is "XIL_INTERFACENAME M_AXIS_MM2S_ACLK, ASSOCIATED_BUSIF M_AXIS_MM2S, FREQ_HZ 72727264, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk1, INSERT_VIP 0";
  attribute x_interface_info of m_axis_mm2s_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST";
  attribute x_interface_info of m_axis_mm2s_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY";
  attribute x_interface_info of m_axis_mm2s_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID";
  attribute x_interface_info of mm2s_introut : signal is "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT";
  attribute x_interface_parameter of mm2s_introut : signal is "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PORTWIDTH 1";
  attribute x_interface_info of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute x_interface_parameter of s_axi_lite_aclk : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 99999985, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_parameter of s_axi_lite_awvalid : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 99999985, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of m_axi_mm2s_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR";
  attribute x_interface_parameter of m_axi_mm2s_araddr : signal is "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 99999985, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 8, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST";
  attribute x_interface_info of m_axi_mm2s_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE";
  attribute x_interface_info of m_axi_mm2s_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN";
  attribute x_interface_info of m_axi_mm2s_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT";
  attribute x_interface_info of m_axi_mm2s_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE";
  attribute x_interface_info of m_axi_mm2s_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA";
  attribute x_interface_info of m_axi_mm2s_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP";
  attribute x_interface_info of m_axis_mm2s_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA";
  attribute x_interface_parameter of m_axis_mm2s_tdata : signal is "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 72727264, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of m_axis_mm2s_tkeep : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP";
  attribute x_interface_info of m_axis_mm2s_tuser : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TUSER";
  attribute x_interface_info of mm2s_frame_ptr_out : signal is "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_OUT FRAME_PTR";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
begin
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const1>\;
  m_axi_mm2s_arcache(0) <= \<const1>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4) <= \<const0>\;
  m_axi_mm2s_arlen(3) <= \<const0>\;
  m_axi_mm2s_arlen(2 downto 0) <= \^m_axi_mm2s_arlen\(2 downto 0);
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1 downto 0) <= \^m_axi_mm2s_arsize\(1 downto 0);
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.design_1_axi_vdma_0_0_axi_vdma
     port map (
      axi_resetn => axi_resetn,
      axi_vdma_tstvec(63 downto 0) => NLW_U0_axi_vdma_tstvec_UNCONNECTED(63 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1) => NLW_U0_m_axi_mm2s_arburst_UNCONNECTED(1),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arcache(3 downto 0) => NLW_U0_m_axi_mm2s_arcache_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arlen(7 downto 3) => NLW_U0_m_axi_mm2s_arlen_UNCONNECTED(7 downto 3),
      m_axi_mm2s_arlen(2 downto 0) => \^m_axi_mm2s_arlen\(2 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => NLW_U0_m_axi_mm2s_arprot_UNCONNECTED(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2) => NLW_U0_m_axi_mm2s_arsize_UNCONNECTED(2),
      m_axi_mm2s_arsize(1 downto 0) => \^m_axi_mm2s_arsize\(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => '0',
      m_axi_s2mm_awaddr(31 downto 0) => NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => NLW_U0_m_axi_s2mm_awburst_UNCONNECTED(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => NLW_U0_m_axi_s2mm_awcache_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => NLW_U0_m_axi_s2mm_awlen_UNCONNECTED(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => NLW_U0_m_axi_s2mm_awprot_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awready => '0',
      m_axi_s2mm_awsize(2 downto 0) => NLW_U0_m_axi_s2mm_awsize_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awvalid => NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED,
      m_axi_s2mm_bready => NLW_U0_m_axi_s2mm_bready_UNCONNECTED,
      m_axi_s2mm_bresp(1 downto 0) => B"00",
      m_axi_s2mm_bvalid => '0',
      m_axi_s2mm_wdata(63 downto 0) => NLW_U0_m_axi_s2mm_wdata_UNCONNECTED(63 downto 0),
      m_axi_s2mm_wlast => NLW_U0_m_axi_s2mm_wlast_UNCONNECTED,
      m_axi_s2mm_wready => '0',
      m_axi_s2mm_wstrb(7 downto 0) => NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED(7 downto 0),
      m_axi_s2mm_wvalid => NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED,
      m_axi_sg_aclk => '0',
      m_axi_sg_araddr(31 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => NLW_U0_m_axi_sg_arcache_UNCONNECTED(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => '0',
      m_axi_sg_arsize(2 downto 0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2 downto 0),
      m_axi_sg_arvalid => NLW_U0_m_axi_sg_arvalid_UNCONNECTED,
      m_axi_sg_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_sg_rlast => '0',
      m_axi_sg_rready => NLW_U0_m_axi_sg_rready_UNCONNECTED,
      m_axi_sg_rresp(1 downto 0) => B"00",
      m_axi_sg_rvalid => '0',
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_buffer_almost_empty => NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED,
      mm2s_buffer_empty => NLW_U0_mm2s_buffer_empty_UNCONNECTED,
      mm2s_frame_ptr_in(5 downto 0) => B"000000",
      mm2s_frame_ptr_out(5 downto 0) => mm2s_frame_ptr_out(5 downto 0),
      mm2s_fsync => '0',
      mm2s_fsync_out => NLW_U0_mm2s_fsync_out_UNCONNECTED,
      mm2s_introut => mm2s_introut,
      mm2s_prmry_reset_out_n => NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED,
      mm2s_prmtr_update => NLW_U0_mm2s_prmtr_update_UNCONNECTED,
      s2mm_buffer_almost_full => NLW_U0_s2mm_buffer_almost_full_UNCONNECTED,
      s2mm_buffer_full => NLW_U0_s2mm_buffer_full_UNCONNECTED,
      s2mm_frame_ptr_in(5 downto 0) => B"000000",
      s2mm_frame_ptr_out(5 downto 0) => NLW_U0_s2mm_frame_ptr_out_UNCONNECTED(5 downto 0),
      s2mm_fsync => '0',
      s2mm_fsync_out => NLW_U0_s2mm_fsync_out_UNCONNECTED,
      s2mm_introut => NLW_U0_s2mm_introut_UNCONNECTED,
      s2mm_prmry_reset_out_n => NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED,
      s2mm_prmtr_update => NLW_U0_s2mm_prmtr_update_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(8) => '0',
      s_axi_lite_araddr(7 downto 2) => s_axi_lite_araddr(7 downto 2),
      s_axi_lite_araddr(1 downto 0) => B"00",
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(8) => '0',
      s_axi_lite_awaddr(7 downto 2) => s_axi_lite_awaddr(7 downto 2),
      s_axi_lite_awaddr(1 downto 0) => B"00",
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => NLW_U0_s_axi_lite_bresp_UNCONNECTED(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => NLW_U0_s_axi_lite_rresp_UNCONNECTED(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_aclk => '0',
      s_axis_s2mm_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_s2mm_tkeep(3 downto 0) => B"1111",
      s_axis_s2mm_tlast => '0',
      s_axis_s2mm_tready => NLW_U0_s_axis_s2mm_tready_UNCONNECTED,
      s_axis_s2mm_tuser(0) => '0',
      s_axis_s2mm_tvalid => '0'
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
