

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Sun Oct 11 22:54:31 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        optimized2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259| 2.590 us | 2.590 us |  259|  259|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- shift_accum_loop1  |      257|      257|         4|          2|          1|   128|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      2|       0|    132|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       5|     10|    0|
|Multiplexer      |        -|      -|       -|    168|    -|
|Register         |        -|      -|     231|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      2|     236|    310|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |c_U           |fir_c           |        0|  5|  10|    0|   128|    5|     1|          640|
    |delay_line_U  |fir_delay_line  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +--------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                |        1|  5|  10|    0|   256|   37|     2|         4736|
    +--------------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln33_fu_193_p2   |     *    |      2|  0|  20|           5|          32|
    |add_ln29_fu_160_p2   |     +    |      0|  0|  39|          32|          32|
    |data_fu_198_p2       |     +    |      0|  0|  39|          32|          32|
    |grp_fu_141_p2        |     +    |      0|  0|  15|           8|           2|
    |ap_condition_268     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_272     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln27_fu_174_p2  |   icmp   |      0|  0|  11|           8|           1|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      2|  0| 132|          89|         104|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_phi_mux_i1_0_phi_fu_124_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_pn_phi_fu_135_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_p_pn_reg_132  |   9|          2|   32|         64|
    |data_0_reg_107                     |   9|          2|   32|         64|
    |delay_line_address0                |  21|          4|    7|         28|
    |delay_line_d0                      |  15|          3|   32|         96|
    |grp_fu_141_p0                      |  15|          3|    8|         24|
    |i1_0_reg_120                       |   9|          2|    8|         16|
    |x_ap_vld_in_sig                    |   9|          2|    1|          2|
    |x_ap_vld_preg                      |   9|          2|    1|          2|
    |x_blk_n                            |   9|          2|    1|          2|
    |x_in_sig                           |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 168|         35|  196|        449|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln29_reg_209                   |  31|   0|   32|          1|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_pn_reg_132  |  32|   0|   32|          0|
    |c_load_reg_242                     |   5|   0|    5|          0|
    |data_0_reg_107                     |  32|   0|   32|          0|
    |delay_line_load_reg_237            |  32|   0|   32|          0|
    |i1_0_reg_120                       |   8|   0|    8|          0|
    |i_reg_247                          |   8|   0|    8|          0|
    |icmp_ln27_reg_218                  |   1|   0|    1|          0|
    |icmp_ln27_reg_218_pp0_iter1_reg    |   1|   0|    1|          0|
    |mul_ln33_reg_252                   |  32|   0|   32|          0|
    |tmp_1_reg_214                      |   1|   0|    1|          0|
    |tmp_1_reg_214_pp0_iter1_reg        |   1|   0|    1|          0|
    |x_ap_vld_preg                      |   1|   0|    1|          0|
    |x_preg                             |  32|   0|   32|          0|
    |zext_ln32_1_reg_227                |   8|   0|   64|         56|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 231|   0|  288|         57|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_vld   |       x      |    scalar    |
|x_ap_vld  |  in |    1|   ap_vld   |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

