# Tiny Tapeout project information
project:
  title:        "Phase Shifted PWM Modulator"      # Project title
  author:       "Nelson Salvador & Francisca Donoso"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Phase-Shifted Pulse Width Modulation (PS-PWM) that generates the switching signals for 2 PMOS and 2 NMOS from a duty cycle (d1 and d2)"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     1000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_PS_PWM"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "tt_um_PS_PWM.v"
    - "Comparator.v"
    - "Dead_Time_Generator.v"
    - "Shift_Register.v"
    - "Signal_Generator_0phase.v"
    - "Signal_Generator_90phase.v"
    - "Signal_Generator_180phase.v"
    - "Signal_Generator_270phase.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "d1[0]"
  ui[1]: "d1[1]"
  ui[2]: "d1[2]"
  ui[3]: "d1[3]"
  ui[4]: "d1[4]"
  ui[5]: "d1[5]"
  ui[6]: "d2[0]"
  ui[7]: "d2[1]"

  # Outputs
  uo[0]: "PMOS1"
  uo[1]: "NMOS2"
  uo[2]: "PMOS2"
  uo[3]: "NMOS1"
  uo[4]: "clk_in"
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "d2[2]"
  uio[1]: "d2[3]"
  uio[2]: "d2[4]"
  uio[3]: "d2[5]"
  uio[4]: "CLK_SR"
  uio[5]: "Data_SR"
  uio[6]: "CLK_EXT"
  uio[7]: ""

# Do not change!
yaml_version: 6
