* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Dec 16 2020 21:58:29

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : reg_mag_i.registers_3__1_sqmuxa
T_4_5_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_38
T_5_0_span4_vert_11
T_5_1_sp4_v_t_42
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_38
T_5_0_span4_vert_11
T_5_1_sp4_v_t_42
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_38
T_5_0_span4_vert_11
T_5_1_sp4_v_t_42
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_38
T_5_0_span4_vert_11
T_5_1_sp4_v_t_42
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_38
T_5_0_span4_vert_11
T_5_1_sp4_v_t_42
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_38
T_5_0_span4_vert_11
T_5_1_sp4_v_t_42
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_38
T_5_0_span4_vert_11
T_5_1_sp4_v_t_42
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_1/out
T_5_1_sp4_v_t_38
T_5_0_span4_vert_11
T_5_1_sp4_v_t_42
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_0/cen

End 

Net : reg_mag_i.inAddr_RNIO8HPZ0Z_2_cascade_
T_4_6_wire_logic_cluster/lc_3/ltout
T_4_6_wire_logic_cluster/lc_4/in_2

End 

Net : reg_mag_i.inAddrZ0Z_2
T_4_7_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g1_0
T_4_6_input_2_3
T_4_6_wire_logic_cluster/lc_3/in_2

End 

Net : reg_mag_i.inAddr_RNIUITVZ0Z_4
T_4_6_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g0_4
T_4_5_wire_logic_cluster/lc_1/in_3

T_4_6_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g0_4
T_4_5_wire_logic_cluster/lc_5/in_3

T_4_6_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g0_4
T_4_5_input_2_2
T_4_5_wire_logic_cluster/lc_2/in_2

T_4_6_wire_logic_cluster/lc_4/out
T_3_6_sp4_h_l_0
T_6_6_sp4_v_t_40
T_6_7_lc_trk_g3_0
T_6_7_wire_logic_cluster/lc_6/in_3

T_4_6_wire_logic_cluster/lc_4/out
T_4_5_sp4_v_t_40
T_5_5_sp4_h_l_10
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_3/in_3

T_4_6_wire_logic_cluster/lc_4/out
T_4_5_sp4_v_t_40
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_4/out
T_4_5_sp4_v_t_40
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_3/in_0

T_4_6_wire_logic_cluster/lc_4/out
T_4_5_sp4_v_t_40
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_4/in_3

T_4_6_wire_logic_cluster/lc_4/out
T_4_5_sp4_v_t_40
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_6/in_3

T_4_6_wire_logic_cluster/lc_4/out
T_3_6_lc_trk_g3_4
T_3_6_wire_logic_cluster/lc_1/in_0

T_4_6_wire_logic_cluster/lc_4/out
T_3_6_lc_trk_g3_4
T_3_6_wire_logic_cluster/lc_0/in_3

End 

Net : reg_mag_i.inAddrZ0Z_3
T_5_7_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g2_4
T_4_6_wire_logic_cluster/lc_3/in_1

End 

Net : reg_mag_i.inAddrZ0Z_5
T_4_7_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g0_3
T_4_6_wire_logic_cluster/lc_3/in_0

End 

Net : reg_mag_i.inAddrZ0Z_6
T_4_7_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g0_4
T_4_6_wire_logic_cluster/lc_3/in_3

End 

Net : reg_mag_i.inAddrZ0Z_4
T_4_7_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g1_2
T_4_6_wire_logic_cluster/lc_4/in_3

End 

Net : SPI_i.stateZ0Z_0
T_3_3_wire_logic_cluster/lc_4/out
T_3_3_lc_trk_g1_4
T_3_3_wire_logic_cluster/lc_6/in_3

T_3_3_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g1_4
T_2_4_wire_logic_cluster/lc_3/in_0

T_3_3_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g1_4
T_2_4_wire_logic_cluster/lc_4/in_3

T_3_3_wire_logic_cluster/lc_4/out
T_3_4_lc_trk_g1_4
T_3_4_wire_logic_cluster/lc_2/in_3

T_3_3_wire_logic_cluster/lc_4/out
T_3_2_sp4_v_t_40
T_2_5_lc_trk_g3_0
T_2_5_wire_logic_cluster/lc_0/in_3

T_3_3_wire_logic_cluster/lc_4/out
T_3_4_lc_trk_g1_4
T_3_4_wire_logic_cluster/lc_6/in_1

T_3_3_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g1_4
T_2_4_wire_logic_cluster/lc_2/in_1

T_3_3_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g2_4
T_2_2_wire_logic_cluster/lc_5/in_3

T_3_3_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g3_4
T_4_2_wire_logic_cluster/lc_4/in_3

End 

Net : SPI_i.state_i_0
T_3_3_wire_logic_cluster/lc_6/out
T_3_3_lc_trk_g2_6
T_3_3_wire_logic_cluster/lc_1/in_3

T_3_3_wire_logic_cluster/lc_6/out
T_3_2_sp4_v_t_44
T_3_0_span4_vert_16
T_3_2_lc_trk_g1_5
T_3_2_wire_logic_cluster/lc_5/s_r

T_3_3_wire_logic_cluster/lc_6/out
T_2_3_sp4_h_l_4
T_1_3_lc_trk_g0_4
T_1_3_wire_logic_cluster/lc_5/s_r

End 

Net : SPI_i.SCK_fallingedge_0
T_3_3_wire_logic_cluster/lc_1/out
T_4_3_sp4_h_l_2
T_3_0_span4_vert_31
T_3_2_lc_trk_g0_2
T_3_2_wire_logic_cluster/lc_0/cen

End 

Net : reg_mag_i.registers_2__1_sqmuxa
T_4_5_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_43
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_3/cen

T_4_5_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_43
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_3/cen

T_4_5_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_43
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_3/cen

T_4_5_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_43
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_3/cen

T_4_5_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_43
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_3/cen

T_4_5_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_43
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_3/cen

T_4_5_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_43
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_3/cen

T_4_5_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_43
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_3/cen

End 

Net : reg_mag_i.registers_0__1_sqmuxa
T_4_6_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_42
T_0_5_span4_horz_7
T_3_5_lc_trk_g2_2
T_3_5_wire_logic_cluster/lc_0/cen

T_4_6_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_42
T_0_5_span4_horz_7
T_3_5_lc_trk_g2_2
T_3_5_wire_logic_cluster/lc_0/cen

T_4_6_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_42
T_0_5_span4_horz_7
T_3_5_lc_trk_g2_2
T_3_5_wire_logic_cluster/lc_0/cen

T_4_6_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_42
T_0_5_span4_horz_7
T_3_5_lc_trk_g2_2
T_3_5_wire_logic_cluster/lc_0/cen

T_4_6_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_42
T_0_5_span4_horz_7
T_3_5_lc_trk_g2_2
T_3_5_wire_logic_cluster/lc_0/cen

T_4_6_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_42
T_0_5_span4_horz_7
T_3_5_lc_trk_g2_2
T_3_5_wire_logic_cluster/lc_0/cen

T_4_6_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_42
T_0_5_span4_horz_7
T_3_5_lc_trk_g2_2
T_3_5_wire_logic_cluster/lc_0/cen

T_4_6_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_42
T_0_5_span4_horz_7
T_3_5_lc_trk_g2_2
T_3_5_wire_logic_cluster/lc_0/cen

End 

Net : reg_mag_i.registers_2__1_sqmuxa_0_a2_0_0
T_3_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g1_7
T_4_6_wire_logic_cluster/lc_5/in_3

End 

Net : RegMap_Data_Available
T_4_5_wire_logic_cluster/lc_7/out
T_3_6_lc_trk_g1_7
T_3_6_wire_logic_cluster/lc_7/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g2_7
T_4_5_wire_logic_cluster/lc_0/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g0_7
T_4_4_wire_logic_cluster/lc_2/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g2_7
T_4_5_wire_logic_cluster/lc_4/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_3_5_sp4_h_l_6
T_6_5_sp4_v_t_46
T_6_7_lc_trk_g3_3
T_6_7_wire_logic_cluster/lc_5/cen

T_4_5_wire_logic_cluster/lc_7/out
T_2_5_sp12_h_l_1
T_6_5_lc_trk_g0_2
T_6_5_wire_logic_cluster/lc_7/cen

T_4_5_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_43
T_3_6_lc_trk_g3_3
T_3_6_wire_logic_cluster/lc_2/cen

T_4_5_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_43
T_3_6_lc_trk_g3_3
T_3_6_wire_logic_cluster/lc_2/cen

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_46
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_46
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_46
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_46
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_7/out
T_3_5_sp4_h_l_6
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_4/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g2_7
T_4_5_wire_logic_cluster/lc_7/in_0

End 

Net : reg_mag_i.inAddr_7_repZ0Z1
T_4_6_wire_logic_cluster/lc_0/out
T_3_6_lc_trk_g2_0
T_3_6_wire_logic_cluster/lc_7/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g1_0
T_4_5_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_4_3_sp4_v_t_40
T_4_4_lc_trk_g3_0
T_4_4_wire_logic_cluster/lc_2/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g1_0
T_4_5_wire_logic_cluster/lc_4/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_3_7_lc_trk_g0_0
T_3_7_wire_logic_cluster/lc_7/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g0_0
T_4_7_wire_logic_cluster/lc_7/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_3_7_lc_trk_g0_0
T_3_7_wire_logic_cluster/lc_3/in_1

End 

Net : reg_mag_i.outData_4_f0_0_1_1
T_3_7_wire_logic_cluster/lc_7/out
T_3_6_lc_trk_g0_7
T_3_6_wire_logic_cluster/lc_0/in_1

End 

Net : reg_mag_i.registers_0_Z0Z_1
T_3_5_wire_logic_cluster/lc_1/out
T_3_2_sp12_v_t_22
T_3_8_lc_trk_g2_5
T_3_8_input_2_7
T_3_8_wire_logic_cluster/lc_7/in_2

End 

Net : reg_mag_i.N_75
T_3_8_wire_logic_cluster/lc_7/out
T_3_7_lc_trk_g1_7
T_3_7_wire_logic_cluster/lc_7/in_3

End 

Net : SPI_i.byte_received_1
T_3_6_wire_logic_cluster/lc_5/out
T_3_2_sp4_v_t_47
T_3_6_sp4_v_t_43
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_0/cen

T_3_6_wire_logic_cluster/lc_5/out
T_3_2_sp4_v_t_47
T_3_6_sp4_v_t_43
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_0/cen

T_3_6_wire_logic_cluster/lc_5/out
T_3_2_sp4_v_t_47
T_3_6_sp4_v_t_43
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_0/cen

T_3_6_wire_logic_cluster/lc_5/out
T_3_2_sp4_v_t_47
T_3_6_sp4_v_t_43
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_0/cen

T_3_6_wire_logic_cluster/lc_5/out
T_3_2_sp4_v_t_47
T_3_6_sp4_v_t_43
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_0/cen

T_3_6_wire_logic_cluster/lc_5/out
T_3_2_sp4_v_t_47
T_3_6_sp4_v_t_43
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_0/cen

T_3_6_wire_logic_cluster/lc_5/out
T_3_2_sp4_v_t_47
T_3_6_sp4_v_t_43
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_0/cen

T_3_6_wire_logic_cluster/lc_5/out
T_3_2_sp4_v_t_47
T_3_6_sp4_v_t_43
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_0/cen

End 

Net : SPI_i.byte_receivedZ0
T_3_4_wire_logic_cluster/lc_6/out
T_3_3_sp4_v_t_44
T_3_6_lc_trk_g1_4
T_3_6_wire_logic_cluster/lc_4/in_3

T_3_4_wire_logic_cluster/lc_6/out
T_3_3_sp4_v_t_44
T_3_6_lc_trk_g1_4
T_3_6_wire_logic_cluster/lc_5/in_0

T_3_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g2_6
T_2_4_wire_logic_cluster/lc_3/in_3

T_3_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g2_6
T_2_4_wire_logic_cluster/lc_6/in_0

T_3_4_wire_logic_cluster/lc_6/out
T_3_3_sp4_v_t_44
T_2_6_lc_trk_g3_4
T_2_6_wire_logic_cluster/lc_1/in_0

T_3_4_wire_logic_cluster/lc_6/out
T_3_4_lc_trk_g2_6
T_3_4_wire_logic_cluster/lc_6/in_0

T_3_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g2_6
T_2_4_wire_logic_cluster/lc_2/in_0

T_3_4_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g0_6
T_2_5_wire_logic_cluster/lc_0/in_0

T_3_4_wire_logic_cluster/lc_6/out
T_3_4_lc_trk_g2_6
T_3_4_wire_logic_cluster/lc_7/in_3

T_3_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g2_6
T_2_4_wire_logic_cluster/lc_7/in_3

End 

Net : SPI_i.addr_0_sqmuxa_cascade_
T_3_6_wire_logic_cluster/lc_4/ltout
T_3_6_wire_logic_cluster/lc_5/in_2

End 

Net : reg_mag_i.outData_2_i_1_4
T_4_8_wire_logic_cluster/lc_0/out
T_5_5_sp4_v_t_41
T_6_5_sp4_h_l_4
T_6_5_lc_trk_g0_1
T_6_5_input_2_3
T_6_5_wire_logic_cluster/lc_3/in_2

End 

Net : reg_mag_i.registers_2_Z0Z_4
T_5_5_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_41
T_3_8_sp4_h_l_9
T_4_8_lc_trk_g3_1
T_4_8_input_2_0
T_4_8_wire_logic_cluster/lc_0/in_2

End 

Net : reg_mag_i.inAddrZ0Z_0
T_5_7_wire_logic_cluster/lc_5/out
T_5_5_sp4_v_t_39
T_2_5_sp4_h_l_8
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_1/in_1

T_5_7_wire_logic_cluster/lc_5/out
T_5_5_sp4_v_t_39
T_2_5_sp4_h_l_8
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_5/in_1

T_5_7_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g1_5
T_5_8_wire_logic_cluster/lc_7/in_3

T_5_7_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_5/in_1

T_5_7_wire_logic_cluster/lc_5/out
T_5_5_sp4_v_t_39
T_2_5_sp4_h_l_8
T_4_5_lc_trk_g2_5
T_4_5_wire_logic_cluster/lc_3/in_0

T_5_7_wire_logic_cluster/lc_5/out
T_5_5_sp4_v_t_39
T_2_5_sp4_h_l_8
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_2/in_0

T_5_7_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g1_5
T_5_8_wire_logic_cluster/lc_3/in_3

T_5_7_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g1_5
T_5_8_wire_logic_cluster/lc_5/in_3

End 

Net : reg_mag_i.inAddrZ0Z_1
T_5_7_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_46
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_1/in_0

T_5_7_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_46
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_5/in_0

T_5_7_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_7/in_1

T_5_7_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g2_3
T_4_6_wire_logic_cluster/lc_5/in_0

T_5_7_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_46
T_4_5_lc_trk_g3_6
T_4_5_input_2_3
T_4_5_wire_logic_cluster/lc_3/in_2

T_5_7_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_46
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_2/in_1

T_5_7_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_5/in_1

End 

Net : reg_mag_i.registers_1__1_sqmuxa
T_4_5_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/cen

T_4_5_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/cen

End 

Net : reg_mag_i.g0_1_cascade_
T_4_5_wire_logic_cluster/lc_0/ltout
T_4_5_wire_logic_cluster/lc_1/in_2

End 

Net : reg_mag_i.g0_1_1
T_4_4_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g1_2
T_4_5_wire_logic_cluster/lc_2/in_3

End 

Net : reg_mag_i.inAddr_RNIUITVZ0Z_4_cascade_
T_4_6_wire_logic_cluster/lc_4/ltout
T_4_6_wire_logic_cluster/lc_5/in_2

End 

Net : reg_mag_i.outData_4_f0_0_1_0_7
T_5_8_wire_logic_cluster/lc_7/out
T_5_6_sp4_v_t_43
T_2_6_sp4_h_l_6
T_3_6_lc_trk_g3_6
T_3_6_input_2_1
T_3_6_wire_logic_cluster/lc_1/in_2

End 

Net : reg_mag_i.registers_2_Z0Z_7
T_5_5_wire_logic_cluster/lc_7/out
T_5_0_span12_vert_22
T_5_8_lc_trk_g2_1
T_5_8_input_2_7
T_5_8_wire_logic_cluster/lc_7/in_2

End 

Net : reg_mag_i.outData_2_i_0_4
T_6_6_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g1_3
T_6_5_wire_logic_cluster/lc_3/in_1

End 

Net : reg_mag_i.registers_0_Z0Z_4
T_3_5_wire_logic_cluster/lc_4/out
T_4_5_sp4_h_l_8
T_8_5_sp4_h_l_11
T_7_5_sp4_v_t_40
T_6_6_lc_trk_g3_0
T_6_6_wire_logic_cluster/lc_3/in_0

End 

Net : reg_mag_i.registers_1_Z0Z_7
T_5_6_wire_logic_cluster/lc_7/out
T_5_5_sp4_v_t_46
T_5_8_lc_trk_g1_6
T_5_8_wire_logic_cluster/lc_7/in_0

End 

Net : SPI_i.firstByteZ0
T_2_5_wire_logic_cluster/lc_0/out
T_3_6_lc_trk_g3_0
T_3_6_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g0_0
T_2_4_input_2_6
T_2_4_wire_logic_cluster/lc_6/in_2

T_2_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g3_0
T_1_5_wire_logic_cluster/lc_0/in_1

T_2_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g3_0
T_1_5_input_2_1
T_1_5_wire_logic_cluster/lc_1/in_2

T_2_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g3_0
T_1_5_wire_logic_cluster/lc_2/in_1

T_2_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g3_0
T_1_5_input_2_3
T_1_5_wire_logic_cluster/lc_3/in_2

T_2_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g3_0
T_1_5_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g3_0
T_1_5_input_2_5
T_1_5_wire_logic_cluster/lc_5/in_2

T_2_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g3_0
T_1_5_wire_logic_cluster/lc_6/in_1

T_2_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g3_0
T_1_5_wire_logic_cluster/lc_7/in_0

T_2_5_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g1_0
T_2_5_wire_logic_cluster/lc_0/in_1

T_2_5_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g0_0
T_2_4_wire_logic_cluster/lc_7/in_1

T_2_5_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g0_0
T_2_4_input_2_2
T_2_4_wire_logic_cluster/lc_2/in_2

End 

Net : SPI_Out
T_2_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g2_6
T_2_5_wire_logic_cluster/lc_1/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_3_3_sp4_v_t_40
T_3_4_lc_trk_g2_0
T_3_4_wire_logic_cluster/lc_2/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g2_6
T_2_5_wire_logic_cluster/lc_5/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_3_3_sp4_v_t_40
T_0_7_span4_horz_16
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_1/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g1_6
T_2_6_wire_logic_cluster/lc_2/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g1_6
T_2_6_wire_logic_cluster/lc_4/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_3_4_sp4_h_l_9
T_4_4_lc_trk_g3_1
T_4_4_wire_logic_cluster/lc_0/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_2_sp4_v_t_36
T_3_6_sp4_h_l_1
T_4_6_lc_trk_g3_1
T_4_6_wire_logic_cluster/lc_0/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_41
T_3_7_sp4_h_l_10
T_4_7_lc_trk_g2_2
T_4_7_wire_logic_cluster/lc_0/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_41
T_3_7_sp4_h_l_10
T_4_7_lc_trk_g2_2
T_4_7_wire_logic_cluster/lc_2/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_41
T_3_7_sp4_h_l_10
T_4_7_lc_trk_g2_2
T_4_7_wire_logic_cluster/lc_4/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_41
T_3_7_sp4_h_l_10
T_5_7_lc_trk_g2_7
T_5_7_wire_logic_cluster/lc_5/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_41
T_3_7_sp4_h_l_10
T_5_7_lc_trk_g2_7
T_5_7_wire_logic_cluster/lc_7/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_41
T_3_7_sp4_h_l_10
T_5_7_lc_trk_g2_7
T_5_7_wire_logic_cluster/lc_3/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_3_3_sp4_v_t_40
T_0_7_span4_horz_16
T_1_7_lc_trk_g3_5
T_1_7_input_2_2
T_1_7_wire_logic_cluster/lc_2/in_2

T_2_5_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_41
T_3_7_sp4_h_l_10
T_4_7_lc_trk_g2_2
T_4_7_wire_logic_cluster/lc_3/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_41
T_3_7_sp4_h_l_10
T_4_7_lc_trk_g2_2
T_4_7_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_41
T_3_7_sp4_h_l_10
T_5_7_lc_trk_g2_7
T_5_7_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_41
T_3_7_sp4_h_l_10
T_5_7_lc_trk_g2_7
T_5_7_wire_logic_cluster/lc_0/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_2_2_sp4_v_t_36
T_2_3_lc_trk_g2_4
T_2_3_wire_logic_cluster/lc_0/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_2_sp4_v_t_36
T_2_3_lc_trk_g2_4
T_2_3_wire_logic_cluster/lc_6/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_2_8_lc_trk_g1_1
T_2_8_wire_logic_cluster/lc_0/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_2_8_lc_trk_g1_1
T_2_8_wire_logic_cluster/lc_2/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_2_8_lc_trk_g1_1
T_2_8_wire_logic_cluster/lc_4/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_2_8_lc_trk_g1_1
T_2_8_wire_logic_cluster/lc_6/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_41
T_3_7_sp4_h_l_10
T_3_7_lc_trk_g0_7
T_3_7_wire_logic_cluster/lc_5/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_3_4_sp4_v_t_45
T_3_8_lc_trk_g0_0
T_3_8_wire_logic_cluster/lc_6/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_2_sp4_v_t_36
T_2_3_lc_trk_g2_4
T_2_3_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_2_sp4_v_t_36
T_2_3_lc_trk_g2_4
T_2_3_wire_logic_cluster/lc_7/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_2_8_lc_trk_g1_1
T_2_8_wire_logic_cluster/lc_3/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_2_8_lc_trk_g0_1
T_2_8_input_2_5
T_2_8_wire_logic_cluster/lc_5/in_2

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_2_8_lc_trk_g0_1
T_2_8_input_2_7
T_2_8_wire_logic_cluster/lc_7/in_2

T_2_5_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_41
T_3_7_sp4_h_l_10
T_3_7_lc_trk_g0_7
T_3_7_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_2_8_lc_trk_g1_1
T_2_8_wire_logic_cluster/lc_1/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g2_6
T_2_5_wire_logic_cluster/lc_2/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g2_6
T_2_5_wire_logic_cluster/lc_4/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g2_6
T_2_5_wire_logic_cluster/lc_6/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g1_6
T_2_6_wire_logic_cluster/lc_6/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g2_6
T_2_5_wire_logic_cluster/lc_7/in_3

End 

Net : reg_mag_i.addr_rcv_0_sqmuxa
T_2_5_wire_logic_cluster/lc_1/out
T_3_3_sp4_v_t_46
T_3_7_sp4_v_t_42
T_4_7_sp4_h_l_7
T_4_7_lc_trk_g0_2
T_4_7_wire_logic_cluster/lc_1/cen

T_2_5_wire_logic_cluster/lc_1/out
T_3_3_sp4_v_t_46
T_3_7_sp4_v_t_42
T_4_7_sp4_h_l_7
T_4_7_lc_trk_g0_2
T_4_7_wire_logic_cluster/lc_1/cen

T_2_5_wire_logic_cluster/lc_1/out
T_3_3_sp4_v_t_46
T_3_7_sp4_v_t_42
T_4_7_sp4_h_l_7
T_4_7_lc_trk_g0_2
T_4_7_wire_logic_cluster/lc_1/cen

T_2_5_wire_logic_cluster/lc_1/out
T_3_3_sp4_v_t_46
T_3_7_sp4_v_t_42
T_4_7_sp4_h_l_7
T_4_7_lc_trk_g0_2
T_4_7_wire_logic_cluster/lc_1/cen

T_2_5_wire_logic_cluster/lc_1/out
T_3_3_sp4_v_t_46
T_3_7_sp4_v_t_42
T_4_7_sp4_h_l_7
T_4_7_lc_trk_g0_2
T_4_7_wire_logic_cluster/lc_1/cen

T_2_5_wire_logic_cluster/lc_1/out
T_2_2_sp4_v_t_42
T_0_6_span4_horz_24
T_3_6_sp4_h_l_3
T_4_6_lc_trk_g3_3
T_4_6_wire_logic_cluster/lc_1/cen

T_2_5_wire_logic_cluster/lc_1/out
T_3_3_sp4_v_t_46
T_3_7_sp4_v_t_42
T_3_8_lc_trk_g2_2
T_3_8_wire_logic_cluster/lc_0/cen

T_2_5_wire_logic_cluster/lc_1/out
T_3_3_sp4_v_t_46
T_4_7_sp4_h_l_11
T_5_7_lc_trk_g3_3
T_5_7_wire_logic_cluster/lc_0/cen

T_2_5_wire_logic_cluster/lc_1/out
T_3_3_sp4_v_t_46
T_4_7_sp4_h_l_11
T_5_7_lc_trk_g3_3
T_5_7_wire_logic_cluster/lc_0/cen

T_2_5_wire_logic_cluster/lc_1/out
T_3_3_sp4_v_t_46
T_4_7_sp4_h_l_11
T_5_7_lc_trk_g3_3
T_5_7_wire_logic_cluster/lc_0/cen

T_2_5_wire_logic_cluster/lc_1/out
T_3_3_sp4_v_t_46
T_4_7_sp4_h_l_11
T_5_7_lc_trk_g3_3
T_5_7_wire_logic_cluster/lc_0/cen

T_2_5_wire_logic_cluster/lc_1/out
T_3_3_sp4_v_t_46
T_4_7_sp4_h_l_11
T_5_7_lc_trk_g3_3
T_5_7_wire_logic_cluster/lc_0/cen

T_2_5_wire_logic_cluster/lc_1/out
T_3_3_sp4_v_t_46
T_3_7_lc_trk_g1_3
T_3_7_wire_logic_cluster/lc_2/cen

T_2_5_wire_logic_cluster/lc_1/out
T_3_3_sp4_v_t_46
T_3_7_lc_trk_g1_3
T_3_7_wire_logic_cluster/lc_2/cen

End 

Net : reg_mag_i.registers_1_Z0Z_4
T_5_6_wire_logic_cluster/lc_4/out
T_5_5_sp4_v_t_40
T_4_8_lc_trk_g3_0
T_4_8_wire_logic_cluster/lc_0/in_1

End 

Net : reg_mag_i.inAddr_fastZ0Z_7
T_4_7_wire_logic_cluster/lc_5/out
T_3_8_lc_trk_g0_5
T_3_8_wire_logic_cluster/lc_7/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_6/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_3_7_lc_trk_g3_5
T_3_7_wire_logic_cluster/lc_2/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_3_7_lc_trk_g3_5
T_3_7_wire_logic_cluster/lc_0/in_0

End 

Net : reg_mag_i.addr_rcvZ0
T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_1/in_1

T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_input_2_2
T_2_5_wire_logic_cluster/lc_2/in_2

End 

Net : SPI_i.SCKrZ0Z_1
T_3_4_wire_logic_cluster/lc_4/out
T_3_3_lc_trk_g0_4
T_3_3_wire_logic_cluster/lc_0/in_0

T_3_4_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g3_4
T_2_4_wire_logic_cluster/lc_4/in_1

T_3_4_wire_logic_cluster/lc_4/out
T_3_3_lc_trk_g0_4
T_3_3_wire_logic_cluster/lc_3/in_3

T_3_4_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_45
T_2_2_lc_trk_g2_0
T_2_2_wire_logic_cluster/lc_5/in_1

T_3_4_wire_logic_cluster/lc_4/out
T_3_3_lc_trk_g0_4
T_3_3_wire_logic_cluster/lc_7/in_3

End 

Net : SPI_i.SCK_fallingedge_cascade_
T_3_3_wire_logic_cluster/lc_0/ltout
T_3_3_wire_logic_cluster/lc_1/in_2

End 

Net : reg_mag_i.inAddr_fastZ0Z_1
T_3_7_wire_logic_cluster/lc_4/out
T_3_8_lc_trk_g0_4
T_3_8_wire_logic_cluster/lc_7/in_1

T_3_7_wire_logic_cluster/lc_4/out
T_3_7_lc_trk_g1_4
T_3_7_wire_logic_cluster/lc_6/in_1

T_3_7_wire_logic_cluster/lc_4/out
T_3_7_lc_trk_g1_4
T_3_7_wire_logic_cluster/lc_2/in_1

T_3_7_wire_logic_cluster/lc_4/out
T_3_7_lc_trk_g1_4
T_3_7_wire_logic_cluster/lc_0/in_1

T_3_7_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g1_4
T_4_7_wire_logic_cluster/lc_6/in_1

End 

Net : SPI_i.SCKrZ0Z_2
T_3_3_wire_logic_cluster/lc_7/out
T_3_3_lc_trk_g2_7
T_3_3_wire_logic_cluster/lc_0/in_3

T_3_3_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g1_7
T_2_4_wire_logic_cluster/lc_4/in_0

T_3_3_wire_logic_cluster/lc_7/out
T_3_3_lc_trk_g2_7
T_3_3_wire_logic_cluster/lc_3/in_0

T_3_3_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g2_7
T_2_2_wire_logic_cluster/lc_5/in_0

End 

Net : SPI_i.out_dataZ0Z_6
T_1_7_wire_logic_cluster/lc_7/out
T_0_7_span4_horz_3
T_4_3_sp4_v_t_44
T_0_3_span4_horz_9
T_3_3_lc_trk_g2_4
T_3_3_wire_logic_cluster/lc_2/in_0

End 

Net : SPI_i.bit_out_esr_RNOZ0Z_1
T_3_3_wire_logic_cluster/lc_2/out
T_3_2_lc_trk_g1_2
T_3_2_wire_logic_cluster/lc_2/in_3

End 

Net : reg_mag_i.inAddr_fastZ0Z_0
T_3_8_wire_logic_cluster/lc_6/out
T_3_7_lc_trk_g1_6
T_3_7_wire_logic_cluster/lc_6/in_3

T_3_8_wire_logic_cluster/lc_6/out
T_3_8_lc_trk_g2_6
T_3_8_wire_logic_cluster/lc_7/in_3

T_3_8_wire_logic_cluster/lc_6/out
T_3_7_lc_trk_g1_6
T_3_7_wire_logic_cluster/lc_2/in_3

T_3_8_wire_logic_cluster/lc_6/out
T_3_7_lc_trk_g1_6
T_3_7_wire_logic_cluster/lc_0/in_3

T_3_8_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g3_6
T_4_7_wire_logic_cluster/lc_6/in_3

End 

Net : reg_mag_i.outData_4_f0_0_1_5
T_3_7_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g3_3
T_4_8_wire_logic_cluster/lc_3/in_3

End 

Net : reg_mag_i.outData_4_f0_0_1_7
T_3_7_wire_logic_cluster/lc_1/out
T_3_6_lc_trk_g1_1
T_3_6_wire_logic_cluster/lc_1/in_3

End 

Net : reg_mag_i.outData_4_f0_0_1_3
T_4_7_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g1_7
T_4_8_wire_logic_cluster/lc_7/in_3

End 

Net : reg_mag_i.N_76
T_3_7_wire_logic_cluster/lc_6/out
T_3_7_lc_trk_g2_6
T_3_7_wire_logic_cluster/lc_3/in_3

T_3_7_wire_logic_cluster/lc_6/out
T_3_7_lc_trk_g2_6
T_3_7_wire_logic_cluster/lc_1/in_3

T_3_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g0_6
T_4_7_wire_logic_cluster/lc_7/in_3

End 

Net : SPI_i.addr_sentZ0
T_2_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g2_6
T_2_6_wire_logic_cluster/lc_0/in_0

T_2_6_wire_logic_cluster/lc_6/out
T_3_3_sp4_v_t_37
T_3_4_lc_trk_g2_5
T_3_4_wire_logic_cluster/lc_2/in_1

T_2_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g2_6
T_2_6_wire_logic_cluster/lc_5/in_1

T_2_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g2_6
T_2_6_wire_logic_cluster/lc_7/in_1

T_2_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g2_6
T_1_6_wire_logic_cluster/lc_2/in_0

T_2_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g2_6
T_2_6_wire_logic_cluster/lc_3/in_1

T_2_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g2_6
T_1_6_wire_logic_cluster/lc_7/in_1

T_2_6_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g0_6
T_1_7_wire_logic_cluster/lc_4/in_0

T_2_6_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g0_6
T_1_7_wire_logic_cluster/lc_5/in_1

T_2_6_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_41
T_3_4_sp4_h_l_4
T_4_4_lc_trk_g3_4
T_4_4_wire_logic_cluster/lc_0/in_3

T_2_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g2_6
T_2_6_wire_logic_cluster/lc_6/in_0

End 

Net : data_esr_RNIANFP_1
T_2_6_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_40
T_3_7_sp4_h_l_11
T_5_7_lc_trk_g2_6
T_5_7_wire_logic_cluster/lc_0/in_0

T_2_6_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_40
T_3_7_sp4_h_l_11
T_5_7_lc_trk_g2_6
T_5_7_wire_logic_cluster/lc_3/in_3

T_2_6_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_45
T_2_8_lc_trk_g0_0
T_2_8_wire_logic_cluster/lc_1/in_1

T_2_6_wire_logic_cluster/lc_0/out
T_2_2_sp4_v_t_37
T_2_3_lc_trk_g2_5
T_2_3_wire_logic_cluster/lc_6/in_3

T_2_6_wire_logic_cluster/lc_0/out
T_3_7_lc_trk_g3_0
T_3_7_wire_logic_cluster/lc_4/in_3

End 

Net : SPI_i.addrZ0Z_1
T_1_5_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g2_1
T_2_6_wire_logic_cluster/lc_0/in_3

T_1_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g3_1
T_1_5_wire_logic_cluster/lc_1/in_1

End 

Net : data_esr_RNIERFP_3
T_1_7_wire_logic_cluster/lc_4/out
T_2_7_sp12_h_l_0
T_5_7_lc_trk_g1_0
T_5_7_wire_logic_cluster/lc_4/in_3

T_1_7_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_3/in_3

T_1_7_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g2_4
T_2_8_wire_logic_cluster/lc_3/in_3

End 

Net : SPI_i.addrZ0Z_3
T_1_5_wire_logic_cluster/lc_3/out
T_1_4_sp4_v_t_38
T_1_7_lc_trk_g1_6
T_1_7_wire_logic_cluster/lc_4/in_3

T_1_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g1_3
T_1_5_wire_logic_cluster/lc_3/in_1

End 

Net : SPI_i.SPI_Data_Available_0_sqmuxa
T_3_4_wire_logic_cluster/lc_2/out
T_4_3_sp4_v_t_37
T_4_4_lc_trk_g3_5
T_4_4_wire_logic_cluster/lc_5/s_r

End 

Net : reg_mag_i.outData_2_i_0_6
T_4_5_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_44
T_4_8_lc_trk_g0_1
T_4_8_wire_logic_cluster/lc_6/in_1

End 

Net : reg_mag_i.registers_3_Z0Z_1
T_5_4_wire_logic_cluster/lc_1/out
T_5_4_sp4_h_l_7
T_4_4_sp4_v_t_42
T_3_7_lc_trk_g3_2
T_3_7_wire_logic_cluster/lc_7/in_0

End 

Net : reg_mag_i.inAddr_0_repZ0Z1
T_5_7_wire_logic_cluster/lc_7/out
T_5_4_sp4_v_t_38
T_4_5_lc_trk_g2_6
T_4_5_wire_logic_cluster/lc_6/in_0

T_5_7_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g0_7
T_4_8_wire_logic_cluster/lc_0/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g0_7
T_5_8_wire_logic_cluster/lc_4/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g3_7
T_6_6_wire_logic_cluster/lc_1/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g3_7
T_6_6_wire_logic_cluster/lc_3/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g0_7
T_5_8_wire_logic_cluster/lc_6/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g3_7
T_6_6_wire_logic_cluster/lc_5/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g0_7
T_4_8_wire_logic_cluster/lc_5/in_0

End 

Net : SPI_i.start_transactionZ0
T_3_4_wire_logic_cluster/lc_7/out
T_3_4_lc_trk_g2_7
T_3_4_wire_logic_cluster/lc_1/in_0

T_3_4_wire_logic_cluster/lc_7/out
T_3_4_lc_trk_g2_7
T_3_4_wire_logic_cluster/lc_7/in_0

End 

Net : SPI_i.r_wZ0
T_2_4_wire_logic_cluster/lc_7/out
T_3_4_lc_trk_g1_7
T_3_4_wire_logic_cluster/lc_1/in_3

T_2_4_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g2_7
T_2_4_wire_logic_cluster/lc_6/in_3

T_2_4_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g2_7
T_2_4_wire_logic_cluster/lc_7/in_0

End 

Net : SPI_i.addr_sent_1_sqmuxa_1_cascade_
T_3_4_wire_logic_cluster/lc_1/ltout
T_3_4_wire_logic_cluster/lc_2/in_2

End 

Net : SPI_i.dataZ0Z_1
T_2_7_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g0_1
T_2_6_wire_logic_cluster/lc_0/in_1

End 

Net : SPI_i.secondByteZ0
T_2_4_wire_logic_cluster/lc_2/out
T_3_4_lc_trk_g0_2
T_3_4_wire_logic_cluster/lc_1/in_1

T_2_4_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g3_2
T_2_4_wire_logic_cluster/lc_6/in_1

T_2_4_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g3_2
T_2_4_wire_logic_cluster/lc_2/in_3

End 

Net : reg_mag_i.outData_2_i_0_2
T_5_8_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g3_4
T_4_8_wire_logic_cluster/lc_4/in_1

End 

Net : reg_mag_i.outData_2_u_i_0_0
T_6_6_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g0_1
T_6_7_wire_logic_cluster/lc_6/in_1

End 

Net : reg_mag_i.registers_0_Z0Z_0
T_3_5_wire_logic_cluster/lc_0/out
T_4_2_sp4_v_t_41
T_5_6_sp4_h_l_4
T_6_6_lc_trk_g3_4
T_6_6_wire_logic_cluster/lc_1/in_0

End 

Net : reg_mag_i.registers_0_Z0Z_2
T_3_5_wire_logic_cluster/lc_2/out
T_3_4_sp4_v_t_36
T_4_8_sp4_h_l_1
T_5_8_lc_trk_g3_1
T_5_8_wire_logic_cluster/lc_4/in_0

End 

Net : SPI_i.out_data_2_sqmuxa_i
T_2_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_11
T_1_4_sp4_v_t_46
T_1_6_lc_trk_g3_3
T_1_6_wire_logic_cluster/lc_0/cen

T_2_4_wire_logic_cluster/lc_3/out
T_3_3_sp4_v_t_39
T_0_7_span4_horz_15
T_1_7_lc_trk_g2_2
T_1_7_wire_logic_cluster/lc_0/cen

T_2_4_wire_logic_cluster/lc_3/out
T_3_3_sp4_v_t_39
T_0_7_span4_horz_15
T_1_7_lc_trk_g2_2
T_1_7_wire_logic_cluster/lc_0/cen

T_2_4_wire_logic_cluster/lc_3/out
T_3_3_sp4_v_t_39
T_0_7_span4_horz_15
T_1_7_lc_trk_g2_2
T_1_7_wire_logic_cluster/lc_0/cen

T_2_4_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_6/cen

T_2_4_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_6/cen

T_2_4_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_6/cen

T_2_4_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_6/cen

End 

Net : reg_mag_i.inAddr_1_repZ0Z1
T_5_7_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g0_0
T_4_8_wire_logic_cluster/lc_0/in_0

T_5_7_wire_logic_cluster/lc_0/out
T_5_4_sp4_v_t_40
T_4_5_lc_trk_g3_0
T_4_5_wire_logic_cluster/lc_6/in_3

T_5_7_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_4/in_1

T_5_7_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g2_0
T_6_6_wire_logic_cluster/lc_1/in_1

T_5_7_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g2_0
T_6_6_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_6/in_1

T_5_7_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g2_0
T_6_6_wire_logic_cluster/lc_5/in_1

T_5_7_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g0_0
T_4_8_wire_logic_cluster/lc_5/in_1

End 

Net : reg_mag_i.g0_1_0_cascade_
T_4_5_wire_logic_cluster/lc_4/ltout
T_4_5_wire_logic_cluster/lc_5/in_2

End 

Net : SPI_i.out_data_5_0_i_1_2
T_1_7_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g3_1
T_1_7_wire_logic_cluster/lc_0/in_0

End 

Net : reg_mag_i_outData_2
T_4_8_wire_logic_cluster/lc_4/out
T_4_7_sp4_v_t_40
T_0_7_span4_horz_5
T_1_7_lc_trk_g0_0
T_1_7_wire_logic_cluster/lc_1/in_1

T_4_8_wire_logic_cluster/lc_4/out
T_4_7_sp4_v_t_40
T_0_7_span4_horz_5
T_1_7_lc_trk_g0_0
T_1_7_input_2_0
T_1_7_wire_logic_cluster/lc_0/in_2

T_4_8_wire_logic_cluster/lc_4/out
T_5_8_sp4_h_l_8
T_0_8_span4_horz_8
T_2_8_lc_trk_g2_0
T_2_8_input_2_2
T_2_8_wire_logic_cluster/lc_2/in_2

T_4_8_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g0_4
T_4_7_input_2_0
T_4_7_wire_logic_cluster/lc_0/in_2

End 

Net : SPI_In
T_2_5_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g0_4
T_2_4_wire_logic_cluster/lc_3/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_1_7_lc_trk_g3_0
T_1_7_wire_logic_cluster/lc_1/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_1/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_2/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_4/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_0_5_span4_horz_0
T_4_5_sp4_v_t_37
T_4_7_lc_trk_g3_0
T_4_7_wire_logic_cluster/lc_3/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_0_5_span4_horz_0
T_4_5_sp4_v_t_37
T_4_7_lc_trk_g3_0
T_4_7_wire_logic_cluster/lc_5/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_3_5_sp4_h_l_8
T_6_5_sp4_v_t_36
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_4/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_0_5_span4_horz_0
T_4_5_sp4_v_t_37
T_4_6_lc_trk_g2_5
T_4_6_wire_logic_cluster/lc_0/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_0_5_span4_horz_0
T_4_5_sp4_v_t_37
T_4_7_lc_trk_g3_0
T_4_7_wire_logic_cluster/lc_0/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_0_5_span4_horz_0
T_4_5_sp4_v_t_37
T_4_7_lc_trk_g3_0
T_4_7_wire_logic_cluster/lc_2/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_0_5_span4_horz_0
T_4_5_sp4_v_t_37
T_4_7_lc_trk_g3_0
T_4_7_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_3_5_sp4_h_l_8
T_6_5_sp4_v_t_36
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_3_5_sp4_h_l_8
T_6_5_sp4_v_t_36
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_7/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_3_5_sp4_h_l_8
T_6_5_sp4_v_t_36
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_3/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_1_7_lc_trk_g3_0
T_1_7_wire_logic_cluster/lc_2/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_3_5_sp4_h_l_8
T_6_5_sp4_v_t_36
T_5_7_lc_trk_g1_1
T_5_7_input_2_0
T_5_7_wire_logic_cluster/lc_0/in_2

T_2_5_wire_logic_cluster/lc_4/out
T_2_1_sp4_v_t_45
T_2_3_lc_trk_g3_0
T_2_3_wire_logic_cluster/lc_5/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_1_sp4_v_t_45
T_2_3_lc_trk_g3_0
T_2_3_wire_logic_cluster/lc_7/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_1/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_3/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_5/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_7/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_3_4_sp4_v_t_41
T_3_7_lc_trk_g1_1
T_3_7_wire_logic_cluster/lc_4/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_1_sp4_v_t_45
T_2_3_lc_trk_g3_0
T_2_3_wire_logic_cluster/lc_0/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_2_1_sp4_v_t_45
T_2_3_lc_trk_g3_0
T_2_3_wire_logic_cluster/lc_6/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_0/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_2/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_6/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_3_4_sp4_v_t_41
T_3_7_lc_trk_g1_1
T_3_7_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_3_4_sp4_v_t_41
T_3_8_lc_trk_g1_4
T_3_8_wire_logic_cluster/lc_6/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_3_5_sp4_h_l_8
T_4_5_lc_trk_g2_0
T_4_5_wire_logic_cluster/lc_7/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_wire_logic_cluster/lc_6/in_3

End 

Net : reg_mag_i.registers_3_Z0Z_0
T_5_4_wire_logic_cluster/lc_0/out
T_5_2_sp4_v_t_45
T_6_6_sp4_h_l_2
T_6_6_lc_trk_g0_7
T_6_6_input_2_1
T_6_6_wire_logic_cluster/lc_1/in_2

End 

Net : SPI_i.addrZ0Z_2
T_1_5_wire_logic_cluster/lc_2/out
T_1_4_sp4_v_t_36
T_1_7_lc_trk_g0_4
T_1_7_wire_logic_cluster/lc_5/in_3

T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g0_2
T_1_5_input_2_2
T_1_5_wire_logic_cluster/lc_2/in_2

End 

Net : data_esr_RNI8LFP_0
T_2_6_wire_logic_cluster/lc_5/out
T_3_6_sp4_h_l_10
T_6_6_sp4_v_t_47
T_5_7_lc_trk_g3_7
T_5_7_wire_logic_cluster/lc_5/in_3

T_2_6_wire_logic_cluster/lc_5/out
T_3_6_sp4_h_l_10
T_6_6_sp4_v_t_47
T_5_7_lc_trk_g3_7
T_5_7_wire_logic_cluster/lc_7/in_3

T_2_6_wire_logic_cluster/lc_5/out
T_2_5_sp4_v_t_42
T_2_8_lc_trk_g1_2
T_2_8_wire_logic_cluster/lc_0/in_3

T_2_6_wire_logic_cluster/lc_5/out
T_2_2_sp4_v_t_47
T_2_3_lc_trk_g2_7
T_2_3_wire_logic_cluster/lc_0/in_3

T_2_6_wire_logic_cluster/lc_5/out
T_3_5_sp4_v_t_43
T_3_8_lc_trk_g0_3
T_3_8_wire_logic_cluster/lc_6/in_3

End 

Net : SPI_i.out_dataZ0Z_3
T_1_7_wire_logic_cluster/lc_3/out
T_0_7_span4_horz_11
T_4_3_sp4_v_t_46
T_4_0_span4_vert_35
T_3_2_lc_trk_g3_6
T_3_2_wire_logic_cluster/lc_0/in_1

End 

Net : data_esr_RNICPFP_2
T_1_7_wire_logic_cluster/lc_5/out
T_2_7_sp4_h_l_10
T_4_7_lc_trk_g2_7
T_4_7_wire_logic_cluster/lc_0/in_3

T_1_7_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g2_5
T_1_7_wire_logic_cluster/lc_0/in_3

T_1_7_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g2_5
T_2_8_wire_logic_cluster/lc_2/in_3

End 

Net : data_esr_RNIIVFP_5
T_2_6_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_46
T_2_1_sp4_v_t_42
T_2_3_lc_trk_g3_7
T_2_3_wire_logic_cluster/lc_7/in_3

T_2_6_wire_logic_cluster/lc_7/out
T_2_3_sp4_v_t_38
T_3_7_sp4_h_l_3
T_4_7_lc_trk_g3_3
T_4_7_wire_logic_cluster/lc_3/in_3

T_2_6_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_46
T_2_8_lc_trk_g0_6
T_2_8_wire_logic_cluster/lc_5/in_3

End 

Net : SPI_i.addrZ0Z_5
T_1_5_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g3_5
T_2_6_wire_logic_cluster/lc_7/in_3

T_1_5_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g3_5
T_1_5_wire_logic_cluster/lc_5/in_1

End 

Net : SPI_i.bit_out_esr_RNOZ0Z_4_cascade_
T_3_2_wire_logic_cluster/lc_0/ltout
T_3_2_wire_logic_cluster/lc_1/in_2

End 

Net : SPI_i.addrZ0Z_0
T_1_5_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g2_0
T_2_6_wire_logic_cluster/lc_5/in_3

T_1_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g0_0
T_1_5_input_2_0
T_1_5_wire_logic_cluster/lc_0/in_2

End 

Net : SPI_i.dataZ0Z_5
T_2_7_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g0_5
T_2_6_wire_logic_cluster/lc_7/in_0

End 

Net : SPI_i.dataZ0Z_0
T_2_7_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_5/in_0

End 

Net : SPI_i.bit_out_2_7_ns_1_cascade_
T_3_2_wire_logic_cluster/lc_1/ltout
T_3_2_wire_logic_cluster/lc_2/in_2

End 

Net : reg_mag_i.outData_4_f0_0_1_0_3
T_5_8_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g2_3
T_4_8_input_2_7
T_4_8_wire_logic_cluster/lc_7/in_2

End 

Net : reg_mag_i.registers_2_Z0Z_3
T_5_5_wire_logic_cluster/lc_3/out
T_6_4_sp4_v_t_39
T_3_8_sp4_h_l_7
T_5_8_lc_trk_g3_2
T_5_8_input_2_3
T_5_8_wire_logic_cluster/lc_3/in_2

End 

Net : SPI_i.out_data_5_0_i_1_6
T_2_6_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g0_2
T_1_7_wire_logic_cluster/lc_7/in_1

End 

Net : reg_mag_i_outData_6
T_4_8_wire_logic_cluster/lc_6/out
T_4_6_sp4_v_t_41
T_0_6_span4_horz_10
T_2_6_lc_trk_g3_2
T_2_6_wire_logic_cluster/lc_2/in_1

T_4_8_wire_logic_cluster/lc_6/out
T_4_7_sp4_v_t_44
T_0_7_span4_horz_9
T_1_7_lc_trk_g1_4
T_1_7_input_2_7
T_1_7_wire_logic_cluster/lc_7/in_2

T_4_8_wire_logic_cluster/lc_6/out
T_4_6_sp4_v_t_41
T_4_7_lc_trk_g3_1
T_4_7_input_2_4
T_4_7_wire_logic_cluster/lc_4/in_2

T_4_8_wire_logic_cluster/lc_6/out
T_3_8_sp4_h_l_4
T_2_8_lc_trk_g0_4
T_2_8_input_2_6
T_2_8_wire_logic_cluster/lc_6/in_2

End 

Net : SPI_i.dataZ0Z_4
T_2_7_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_3/in_0

End 

Net : SPI_i.addrZ0Z_6
T_1_5_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g0_6
T_1_6_wire_logic_cluster/lc_7/in_3

T_1_5_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g2_6
T_1_5_input_2_6
T_1_5_wire_logic_cluster/lc_6/in_2

End 

Net : reg_mag_i.registers_3_Z0Z_5
T_5_4_wire_logic_cluster/lc_5/out
T_5_3_sp4_v_t_42
T_2_7_sp4_h_l_7
T_3_7_lc_trk_g2_7
T_3_7_wire_logic_cluster/lc_3/in_0

End 

Net : reg_mag_i.registers_3_Z0Z_3
T_5_4_wire_logic_cluster/lc_3/out
T_6_3_sp4_v_t_39
T_3_7_sp4_h_l_2
T_4_7_lc_trk_g3_2
T_4_7_wire_logic_cluster/lc_7/in_0

End 

Net : reg_mag_i.registers_3_Z0Z_7
T_5_4_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_46
T_2_7_sp4_h_l_11
T_3_7_lc_trk_g2_3
T_3_7_wire_logic_cluster/lc_1/in_0

End 

Net : data_esr_RNIK1GP_6
T_1_6_wire_logic_cluster/lc_7/out
T_1_3_sp4_v_t_38
T_2_7_sp4_h_l_9
T_4_7_lc_trk_g3_4
T_4_7_wire_logic_cluster/lc_4/in_3

T_1_6_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_47
T_2_8_lc_trk_g0_7
T_2_8_wire_logic_cluster/lc_6/in_3

T_1_6_wire_logic_cluster/lc_7/out
T_1_7_lc_trk_g1_7
T_1_7_wire_logic_cluster/lc_7/in_3

End 

Net : data_esr_RNIM3GP_7
T_1_6_wire_logic_cluster/lc_2/out
T_1_3_sp4_v_t_44
T_2_7_sp4_h_l_3
T_3_7_lc_trk_g3_3
T_3_7_wire_logic_cluster/lc_5/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_1_3_sp4_v_t_44
T_2_7_sp4_h_l_3
T_4_7_lc_trk_g2_6
T_4_7_wire_logic_cluster/lc_5/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_2_6_sp4_h_l_4
T_4_6_lc_trk_g2_1
T_4_6_wire_logic_cluster/lc_0/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_37
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_7/in_3

End 

Net : data_esr_RNIGTFP_4
T_2_6_wire_logic_cluster/lc_3/out
T_2_3_sp4_v_t_46
T_3_7_sp4_h_l_5
T_4_7_lc_trk_g2_5
T_4_7_wire_logic_cluster/lc_2/in_3

T_2_6_wire_logic_cluster/lc_3/out
T_2_5_sp4_v_t_38
T_2_8_lc_trk_g1_6
T_2_8_wire_logic_cluster/lc_4/in_3

T_2_6_wire_logic_cluster/lc_3/out
T_2_2_sp4_v_t_43
T_2_3_lc_trk_g3_3
T_2_3_wire_logic_cluster/lc_5/in_3

End 

Net : SPI_i.addrZ0Z_4
T_1_5_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g2_4
T_2_6_wire_logic_cluster/lc_3/in_3

T_1_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g2_4
T_1_5_input_2_4
T_1_5_wire_logic_cluster/lc_4/in_2

End 

Net : SPI_i.addrZ0Z_7
T_1_5_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g0_7
T_1_6_wire_logic_cluster/lc_2/in_3

T_1_5_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g1_7
T_1_5_wire_logic_cluster/lc_7/in_1

End 

Net : SPI_i.dataZ0Z_6
T_2_7_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g3_6
T_1_6_wire_logic_cluster/lc_7/in_0

End 

Net : reg_mag_i_outData_4
T_6_5_wire_logic_cluster/lc_3/out
T_6_4_sp12_v_t_22
T_6_3_sp4_v_t_46
T_3_7_sp4_h_l_4
T_2_7_sp4_v_t_41
T_2_8_lc_trk_g3_1
T_2_8_input_2_4
T_2_8_wire_logic_cluster/lc_4/in_2

T_6_5_wire_logic_cluster/lc_3/out
T_6_4_sp12_v_t_22
T_6_3_sp4_v_t_46
T_3_7_sp4_h_l_4
T_4_7_lc_trk_g2_4
T_4_7_input_2_2
T_4_7_wire_logic_cluster/lc_2/in_2

T_6_5_wire_logic_cluster/lc_3/out
T_6_4_sp12_v_t_22
T_6_3_sp4_v_t_46
T_3_3_sp4_h_l_11
T_2_3_lc_trk_g0_3
T_2_3_input_2_5
T_2_3_wire_logic_cluster/lc_5/in_2

End 

Net : reg_mag_i.registers_0_Z0Z_7
T_3_5_wire_logic_cluster/lc_7/out
T_3_4_sp4_v_t_46
T_3_7_lc_trk_g0_6
T_3_7_input_2_0
T_3_7_wire_logic_cluster/lc_0/in_2

End 

Net : reg_mag_i.registers_0_Z0Z_5
T_3_5_wire_logic_cluster/lc_5/out
T_3_4_sp4_v_t_42
T_3_7_lc_trk_g0_2
T_3_7_input_2_2
T_3_7_wire_logic_cluster/lc_2/in_2

End 

Net : reg_mag_i.registers_0_Z0Z_3
T_3_5_wire_logic_cluster/lc_3/out
T_4_4_sp4_v_t_39
T_4_7_lc_trk_g1_7
T_4_7_input_2_6
T_4_7_wire_logic_cluster/lc_6/in_2

End 

Net : reg_mag_i.N_63_cascade_
T_3_7_wire_logic_cluster/lc_0/ltout
T_3_7_wire_logic_cluster/lc_1/in_2

End 

Net : reg_mag_i.N_67_cascade_
T_3_7_wire_logic_cluster/lc_2/ltout
T_3_7_wire_logic_cluster/lc_3/in_2

End 

Net : reg_mag_i.N_71_cascade_
T_4_7_wire_logic_cluster/lc_6/ltout
T_4_7_wire_logic_cluster/lc_7/in_2

End 

Net : reg_mag_i.data_rcvZ0
T_2_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g3_2
T_2_5_wire_logic_cluster/lc_5/in_0

T_2_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g3_2
T_2_5_wire_logic_cluster/lc_2/in_3

End 

Net : SPI_i.in_data_0_sqmuxa
T_2_4_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_44
T_0_4_span4_horz_15
T_1_4_lc_trk_g2_2
T_1_4_wire_logic_cluster/lc_1/cen

T_2_4_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_44
T_0_4_span4_horz_15
T_1_4_lc_trk_g2_2
T_1_4_wire_logic_cluster/lc_1/cen

T_2_4_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_44
T_0_4_span4_horz_15
T_1_4_lc_trk_g2_2
T_1_4_wire_logic_cluster/lc_1/cen

T_2_4_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_44
T_0_4_span4_horz_15
T_1_4_lc_trk_g2_2
T_1_4_wire_logic_cluster/lc_1/cen

T_2_4_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_44
T_0_4_span4_horz_15
T_1_4_lc_trk_g2_2
T_1_4_wire_logic_cluster/lc_1/cen

T_2_4_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_44
T_0_4_span4_horz_15
T_1_4_lc_trk_g2_2
T_1_4_wire_logic_cluster/lc_1/cen

T_2_4_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_44
T_0_4_span4_horz_15
T_1_4_lc_trk_g2_2
T_1_4_wire_logic_cluster/lc_1/cen

T_2_4_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_44
T_0_4_span4_horz_15
T_1_4_lc_trk_g2_2
T_1_4_wire_logic_cluster/lc_1/cen

End 

Net : reg_mag_i.RegMap_Data_Available_0_sqmuxa
T_2_5_wire_logic_cluster/lc_5/out
T_3_4_sp4_v_t_43
T_0_8_span4_horz_19
T_2_8_lc_trk_g3_3
T_2_8_wire_logic_cluster/lc_2/cen

T_2_5_wire_logic_cluster/lc_5/out
T_3_4_sp4_v_t_43
T_0_8_span4_horz_19
T_2_8_lc_trk_g3_3
T_2_8_wire_logic_cluster/lc_2/cen

T_2_5_wire_logic_cluster/lc_5/out
T_3_4_sp4_v_t_43
T_0_8_span4_horz_19
T_2_8_lc_trk_g3_3
T_2_8_wire_logic_cluster/lc_2/cen

T_2_5_wire_logic_cluster/lc_5/out
T_3_4_sp4_v_t_43
T_0_8_span4_horz_19
T_2_8_lc_trk_g3_3
T_2_8_wire_logic_cluster/lc_2/cen

T_2_5_wire_logic_cluster/lc_5/out
T_3_4_sp4_v_t_43
T_0_8_span4_horz_19
T_2_8_lc_trk_g3_3
T_2_8_wire_logic_cluster/lc_2/cen

T_2_5_wire_logic_cluster/lc_5/out
T_3_4_sp4_v_t_43
T_0_8_span4_horz_19
T_2_8_lc_trk_g3_3
T_2_8_wire_logic_cluster/lc_2/cen

T_2_5_wire_logic_cluster/lc_5/out
T_3_4_sp4_v_t_43
T_0_8_span4_horz_19
T_2_8_lc_trk_g3_3
T_2_8_wire_logic_cluster/lc_2/cen

T_2_5_wire_logic_cluster/lc_5/out
T_3_4_sp4_v_t_43
T_0_8_span4_horz_19
T_2_8_lc_trk_g3_3
T_2_8_wire_logic_cluster/lc_2/cen

T_2_5_wire_logic_cluster/lc_5/out
T_3_5_sp4_h_l_10
T_4_5_lc_trk_g2_2
T_4_5_wire_logic_cluster/lc_7/in_1

End 

Net : SPI_i.out_cntZ0Z_2
T_1_3_wire_logic_cluster/lc_6/out
T_0_3_span4_horz_17
T_3_0_span4_vert_34
T_3_3_lc_trk_g1_2
T_3_3_wire_logic_cluster/lc_2/in_3

T_1_3_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g2_6
T_2_2_wire_logic_cluster/lc_1/in_3

T_1_3_wire_logic_cluster/lc_6/out
T_0_3_span4_horz_17
T_3_0_span4_vert_34
T_3_2_lc_trk_g0_7
T_3_2_wire_logic_cluster/lc_0/in_3

T_1_3_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g2_6
T_2_2_wire_logic_cluster/lc_4/in_0

T_1_3_wire_logic_cluster/lc_6/out
T_0_3_span4_horz_17
T_3_3_sp4_v_t_41
T_3_4_lc_trk_g2_1
T_3_4_wire_logic_cluster/lc_6/in_3

T_1_3_wire_logic_cluster/lc_6/out
T_1_3_lc_trk_g3_6
T_1_3_wire_logic_cluster/lc_6/in_3

End 

Net : SPI_i.dataZ0Z_7
T_2_7_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g2_7
T_1_6_wire_logic_cluster/lc_2/in_1

End 

Net : SPI_i.out_dataZ0Z_2
T_1_7_wire_logic_cluster/lc_0/out
T_1_3_sp4_v_t_37
T_2_3_sp4_h_l_5
T_3_3_lc_trk_g2_5
T_3_3_wire_logic_cluster/lc_2/in_1

End 

Net : SPI_i.addre_0_i
T_2_4_wire_logic_cluster/lc_6/out
T_2_1_sp4_v_t_36
T_0_5_span4_horz_30
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/cen

T_2_4_wire_logic_cluster/lc_6/out
T_2_1_sp4_v_t_36
T_0_5_span4_horz_30
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/cen

T_2_4_wire_logic_cluster/lc_6/out
T_2_1_sp4_v_t_36
T_0_5_span4_horz_30
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/cen

T_2_4_wire_logic_cluster/lc_6/out
T_2_1_sp4_v_t_36
T_0_5_span4_horz_30
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/cen

T_2_4_wire_logic_cluster/lc_6/out
T_2_1_sp4_v_t_36
T_0_5_span4_horz_30
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/cen

T_2_4_wire_logic_cluster/lc_6/out
T_2_1_sp4_v_t_36
T_0_5_span4_horz_30
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/cen

T_2_4_wire_logic_cluster/lc_6/out
T_2_1_sp4_v_t_36
T_0_5_span4_horz_30
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/cen

T_2_4_wire_logic_cluster/lc_6/out
T_2_1_sp4_v_t_36
T_0_5_span4_horz_30
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/cen

End 

Net : SPI_i.addr_sent_1_sqmuxa_1
T_3_4_wire_logic_cluster/lc_1/out
T_4_2_sp4_v_t_46
T_0_6_span4_horz_11
T_2_6_lc_trk_g2_3
T_2_6_wire_logic_cluster/lc_6/in_3

T_3_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g0_1
T_4_4_wire_logic_cluster/lc_0/in_1

End 

Net : reg_mag_i.registers_3_Z0Z_2
T_5_4_wire_logic_cluster/lc_2/out
T_5_2_sp12_v_t_23
T_5_8_lc_trk_g2_4
T_5_8_input_2_4
T_5_8_wire_logic_cluster/lc_4/in_2

End 

Net : SPI_i.out_data_1_sqmuxa
T_2_6_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g0_1
T_1_7_wire_logic_cluster/lc_3/in_0

T_2_6_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g0_1
T_1_7_wire_logic_cluster/lc_7/in_0

T_2_6_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g0_1
T_1_7_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_3/in_3

End 

Net : reg_mag_i.registers_2_Z0Z_5
T_5_5_wire_logic_cluster/lc_5/out
T_5_0_span12_vert_18
T_5_8_lc_trk_g2_5
T_5_8_input_2_5
T_5_8_wire_logic_cluster/lc_5/in_2

End 

Net : reg_mag_i.outData_4_f0_0_1_0_5
T_5_8_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g2_5
T_4_8_input_2_3
T_4_8_wire_logic_cluster/lc_3/in_2

End 

Net : SPI_i.addr_0_sqmuxa
T_3_6_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_5/s_r

T_3_6_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_5/s_r

T_3_6_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_5/s_r

T_3_6_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_5/s_r

T_3_6_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_5/s_r

T_3_6_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_5/s_r

T_3_6_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_5/s_r

T_3_6_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_5/s_r

End 

Net : SPI_i.SCK_fallingedge
T_3_3_wire_logic_cluster/lc_0/out
T_2_3_sp4_h_l_8
T_1_3_lc_trk_g1_0
T_1_3_wire_logic_cluster/lc_6/in_1

T_3_3_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g3_0
T_4_2_wire_logic_cluster/lc_4/in_1

End 

Net : reg_mag_i.registers_1_Z0Z_3
T_5_6_wire_logic_cluster/lc_3/out
T_6_5_sp4_v_t_39
T_5_8_lc_trk_g2_7
T_5_8_wire_logic_cluster/lc_3/in_0

End 

Net : reg_mag_i.outData_4_f0_0_1_0_1
T_4_5_wire_logic_cluster/lc_3/out
T_3_6_lc_trk_g1_3
T_3_6_input_2_0
T_3_6_wire_logic_cluster/lc_0/in_2

End 

Net : reg_mag_i.registers_1_Z0Z_5
T_5_6_wire_logic_cluster/lc_5/out
T_5_5_sp4_v_t_42
T_5_8_lc_trk_g1_2
T_5_8_wire_logic_cluster/lc_5/in_0

End 

Net : reg_mag_i.outData_2_i_1_2
T_5_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_input_2_4
T_4_8_wire_logic_cluster/lc_4/in_2

End 

Net : reg_mag_i.registers_1_Z0Z_2
T_5_6_wire_logic_cluster/lc_2/out
T_5_5_sp4_v_t_36
T_5_8_lc_trk_g0_4
T_5_8_wire_logic_cluster/lc_6/in_0

End 

Net : reg_mag_i.N_76_cascade_
T_3_7_wire_logic_cluster/lc_6/ltout
T_3_7_wire_logic_cluster/lc_7/in_2

End 

Net : SPI_i.dataZ0Z_3
T_2_7_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g2_3
T_1_7_wire_logic_cluster/lc_4/in_1

End 

Net : reg_mag_i.registers_0_Z0Z_6
T_3_5_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g1_6
T_4_5_wire_logic_cluster/lc_6/in_1

End 

Net : reg_mag_i.registers_3_Z0Z_4
T_5_4_wire_logic_cluster/lc_4/out
T_6_3_sp4_v_t_41
T_6_6_lc_trk_g0_1
T_6_6_input_2_3
T_6_6_wire_logic_cluster/lc_3/in_2

End 

Net : reg_mag_i.registers_3_Z0Z_6
T_5_4_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g0_6
T_4_5_input_2_6
T_4_5_wire_logic_cluster/lc_6/in_2

End 

Net : SPI_i.out_dataZ0Z_7
T_1_6_wire_logic_cluster/lc_3/out
T_1_2_sp4_v_t_43
T_2_2_sp4_h_l_6
T_3_2_lc_trk_g2_6
T_3_2_wire_logic_cluster/lc_0/in_0

End 

Net : reg_mag_i.registers_2_Z0Z_1
T_5_5_wire_logic_cluster/lc_1/out
T_5_5_sp4_h_l_7
T_4_5_lc_trk_g1_7
T_4_5_wire_logic_cluster/lc_3/in_1

End 

Net : SPI_i.out_cntZ0Z_1
T_4_2_wire_logic_cluster/lc_4/out
T_4_1_sp4_v_t_40
T_3_3_lc_trk_g0_5
T_3_3_input_2_3
T_3_3_wire_logic_cluster/lc_3/in_2

T_4_2_wire_logic_cluster/lc_4/out
T_2_2_sp4_h_l_5
T_1_2_sp4_v_t_46
T_1_3_lc_trk_g2_6
T_1_3_input_2_6
T_1_3_wire_logic_cluster/lc_6/in_2

T_4_2_wire_logic_cluster/lc_4/out
T_3_2_lc_trk_g2_4
T_3_2_wire_logic_cluster/lc_1/in_1

T_4_2_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g0_4
T_4_2_input_2_4
T_4_2_wire_logic_cluster/lc_4/in_2

End 

Net : reg_mag_i.registers_2_Z0Z_2
T_5_5_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_36
T_5_8_lc_trk_g1_1
T_5_8_input_2_6
T_5_8_wire_logic_cluster/lc_6/in_2

End 

Net : reg_mag_i.registers_2_Z0Z_0
T_5_5_wire_logic_cluster/lc_0/out
T_6_3_sp4_v_t_44
T_6_6_lc_trk_g1_4
T_6_6_input_2_5
T_6_6_wire_logic_cluster/lc_5/in_2

End 

Net : reg_mag_i.outData_2_u_i_1_0
T_6_6_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g1_5
T_6_7_input_2_6
T_6_7_wire_logic_cluster/lc_6/in_2

End 

Net : SPI_i.byte_received_e_1
T_3_3_wire_logic_cluster/lc_3/out
T_3_4_lc_trk_g1_3
T_3_4_input_2_6
T_3_4_wire_logic_cluster/lc_6/in_2

End 

Net : SPI_i.out_dataZ0Z_5
T_2_3_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g0_7
T_2_2_wire_logic_cluster/lc_1/in_0

End 

Net : SPI_i.bit_out_esr_RNOZ0Z_5
T_2_2_wire_logic_cluster/lc_1/out
T_3_2_lc_trk_g1_1
T_3_2_wire_logic_cluster/lc_1/in_3

End 

Net : SPI_i.dataZ0Z_2
T_2_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g3_2
T_1_7_wire_logic_cluster/lc_5/in_0

End 

Net : reg_mag_i_outData_1
T_3_6_wire_logic_cluster/lc_0/out
T_3_2_sp12_v_t_23
T_3_2_sp4_v_t_45
T_2_3_lc_trk_g3_5
T_2_3_input_2_6
T_2_3_wire_logic_cluster/lc_6/in_2

T_3_6_wire_logic_cluster/lc_0/out
T_3_2_sp12_v_t_23
T_3_2_sp4_v_t_45
T_3_6_sp4_v_t_41
T_2_8_lc_trk_g1_4
T_2_8_input_2_1
T_2_8_wire_logic_cluster/lc_1/in_2

T_3_6_wire_logic_cluster/lc_0/out
T_2_6_sp4_h_l_8
T_5_6_sp4_v_t_45
T_5_7_lc_trk_g2_5
T_5_7_wire_logic_cluster/lc_0/in_1

T_3_6_wire_logic_cluster/lc_0/out
T_2_6_sp4_h_l_8
T_5_6_sp4_v_t_45
T_5_7_lc_trk_g2_5
T_5_7_input_2_3
T_5_7_wire_logic_cluster/lc_3/in_2

T_3_6_wire_logic_cluster/lc_0/out
T_3_2_sp12_v_t_23
T_3_2_sp4_v_t_45
T_3_6_sp4_v_t_41
T_3_7_lc_trk_g3_1
T_3_7_input_2_4
T_3_7_wire_logic_cluster/lc_4/in_2

End 

Net : SPI_i.out_dataZ0Z_1
T_2_3_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g0_6
T_2_2_wire_logic_cluster/lc_1/in_1

End 

Net : reg_mag_i.inDataZ0Z_3
T_2_8_wire_logic_cluster/lc_3/out
T_2_8_sp4_h_l_11
T_6_8_sp4_h_l_7
T_5_4_sp4_v_t_37
T_6_4_sp4_h_l_5
T_5_4_lc_trk_g1_5
T_5_4_wire_logic_cluster/lc_3/in_3

T_2_8_wire_logic_cluster/lc_3/out
T_2_8_sp4_h_l_11
T_6_8_sp4_h_l_7
T_5_4_sp4_v_t_37
T_5_6_lc_trk_g2_0
T_5_6_wire_logic_cluster/lc_3/in_3

T_2_8_wire_logic_cluster/lc_3/out
T_3_5_sp4_v_t_47
T_4_5_sp4_h_l_3
T_5_5_lc_trk_g2_3
T_5_5_wire_logic_cluster/lc_3/in_0

T_2_8_wire_logic_cluster/lc_3/out
T_3_5_sp4_v_t_47
T_4_5_sp4_h_l_3
T_3_5_lc_trk_g1_3
T_3_5_wire_logic_cluster/lc_3/in_3

End 

Net : SPI_i.addr_cry_6
T_1_5_wire_logic_cluster/lc_6/cout
T_1_5_wire_logic_cluster/lc_7/in_3

End 

Net : reg_mag_i.inDataZ0Z_7
T_2_8_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_43
T_3_6_sp4_h_l_11
T_6_2_sp4_v_t_40
T_5_4_lc_trk_g0_5
T_5_4_wire_logic_cluster/lc_7/in_0

T_2_8_wire_logic_cluster/lc_7/out
T_3_5_sp4_v_t_39
T_4_5_sp4_h_l_7
T_3_5_lc_trk_g1_7
T_3_5_wire_logic_cluster/lc_7/in_3

T_2_8_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_43
T_3_6_sp4_h_l_11
T_5_6_lc_trk_g2_6
T_5_6_wire_logic_cluster/lc_7/in_3

T_2_8_wire_logic_cluster/lc_7/out
T_3_5_sp4_v_t_39
T_4_5_sp4_h_l_7
T_5_5_lc_trk_g3_7
T_5_5_wire_logic_cluster/lc_7/in_3

End 

Net : reg_mag_i.inDataZ0Z_6
T_2_8_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_36
T_3_5_sp4_h_l_1
T_6_5_sp4_v_t_43
T_5_6_lc_trk_g3_3
T_5_6_wire_logic_cluster/lc_6/in_0

T_2_8_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_36
T_3_5_sp4_h_l_1
T_6_1_sp4_v_t_42
T_5_4_lc_trk_g3_2
T_5_4_wire_logic_cluster/lc_6/in_3

T_2_8_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_36
T_3_5_sp4_h_l_1
T_5_5_lc_trk_g2_4
T_5_5_wire_logic_cluster/lc_6/in_0

T_2_8_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_36
T_3_5_sp4_h_l_1
T_3_5_lc_trk_g1_4
T_3_5_wire_logic_cluster/lc_6/in_3

End 

Net : SPI_i.bit_out_esr_RNOZ0Z_2
T_2_2_wire_logic_cluster/lc_4/out
T_3_2_lc_trk_g1_4
T_3_2_wire_logic_cluster/lc_2/in_1

End 

Net : SPI_i.out_data_5_0_i_1_7
T_2_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_3/in_1

End 

Net : SPI_i.out_data_5_0_i_1_3_cascade_
T_1_7_wire_logic_cluster/lc_2/ltout
T_1_7_wire_logic_cluster/lc_3/in_2

End 

Net : reg_mag_i_outData_3
T_4_8_wire_logic_cluster/lc_7/out
T_3_8_sp4_h_l_6
T_2_4_sp4_v_t_43
T_1_7_lc_trk_g3_3
T_1_7_wire_logic_cluster/lc_2/in_0

T_4_8_wire_logic_cluster/lc_7/out
T_3_8_sp4_h_l_6
T_2_4_sp4_v_t_43
T_1_7_lc_trk_g3_3
T_1_7_wire_logic_cluster/lc_3/in_1

T_4_8_wire_logic_cluster/lc_7/out
T_3_8_sp4_h_l_6
T_2_4_sp4_v_t_46
T_2_8_lc_trk_g0_3
T_2_8_input_2_3
T_2_8_wire_logic_cluster/lc_3/in_2

T_4_8_wire_logic_cluster/lc_7/out
T_5_6_sp4_v_t_42
T_5_7_lc_trk_g2_2
T_5_7_input_2_4
T_5_7_wire_logic_cluster/lc_4/in_2

End 

Net : SPI_i.addr_cry_5
T_1_5_wire_logic_cluster/lc_5/cout
T_1_5_wire_logic_cluster/lc_6/in_3

Net : reg_mag_i.registers_1_Z0Z_0
T_5_6_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g1_0
T_6_6_wire_logic_cluster/lc_5/in_0

End 

Net : SPI_i.out_dataZ0Z_4
T_2_3_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g0_5
T_2_2_wire_logic_cluster/lc_4/in_1

End 

Net : SPI_i.out_dataZ0Z_0
T_2_3_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g1_0
T_2_2_wire_logic_cluster/lc_4/in_3

End 

Net : reg_mag_i_outData_7
T_3_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g3_1
T_2_6_input_2_4
T_2_6_wire_logic_cluster/lc_4/in_2

T_3_6_wire_logic_cluster/lc_1/out
T_2_6_sp4_h_l_10
T_1_6_lc_trk_g1_2
T_1_6_wire_logic_cluster/lc_3/in_0

T_3_6_wire_logic_cluster/lc_1/out
T_3_4_sp4_v_t_47
T_2_8_lc_trk_g2_2
T_2_8_wire_logic_cluster/lc_7/in_1

T_3_6_wire_logic_cluster/lc_1/out
T_3_7_lc_trk_g0_1
T_3_7_input_2_5
T_3_7_wire_logic_cluster/lc_5/in_2

T_3_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g1_1
T_4_6_input_2_0
T_4_6_wire_logic_cluster/lc_0/in_2

T_3_6_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g2_1
T_4_7_input_2_5
T_4_7_wire_logic_cluster/lc_5/in_2

End 

Net : SPI_i.out_cntZ0Z_0
T_2_2_wire_logic_cluster/lc_5/out
T_3_3_lc_trk_g3_5
T_3_3_wire_logic_cluster/lc_3/in_1

T_2_2_wire_logic_cluster/lc_5/out
T_3_2_sp4_h_l_10
T_4_2_lc_trk_g2_2
T_4_2_wire_logic_cluster/lc_4/in_0

T_2_2_wire_logic_cluster/lc_5/out
T_3_2_sp4_h_l_10
T_3_2_lc_trk_g1_7
T_3_2_wire_logic_cluster/lc_2/in_0

T_2_2_wire_logic_cluster/lc_5/out
T_3_2_lc_trk_g0_5
T_3_2_wire_logic_cluster/lc_1/in_0

T_2_2_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g1_5
T_1_3_wire_logic_cluster/lc_6/in_0

T_2_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g2_5
T_2_2_input_2_5
T_2_2_wire_logic_cluster/lc_5/in_2

End 

Net : reg_mag_i_outData_0
T_6_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_4
T_4_3_sp4_v_t_41
T_0_3_span4_horz_10
T_2_3_lc_trk_g2_2
T_2_3_input_2_0
T_2_3_wire_logic_cluster/lc_0/in_2

T_6_7_wire_logic_cluster/lc_6/out
T_7_4_sp4_v_t_37
T_4_8_sp4_h_l_5
T_0_8_span4_horz_21
T_2_8_lc_trk_g3_5
T_2_8_input_2_0
T_2_8_wire_logic_cluster/lc_0/in_2

T_6_7_wire_logic_cluster/lc_6/out
T_7_4_sp4_v_t_37
T_4_8_sp4_h_l_5
T_3_8_lc_trk_g1_5
T_3_8_input_2_6
T_3_8_wire_logic_cluster/lc_6/in_2

T_6_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g3_6
T_5_7_input_2_5
T_5_7_wire_logic_cluster/lc_5/in_2

T_6_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g3_6
T_5_7_input_2_7
T_5_7_wire_logic_cluster/lc_7/in_2

End 

Net : reg_mag_i_outData_5
T_4_8_wire_logic_cluster/lc_3/out
T_4_7_sp4_v_t_38
T_4_3_sp4_v_t_38
T_0_3_span4_horz_3
T_2_3_lc_trk_g2_3
T_2_3_input_2_7
T_2_3_wire_logic_cluster/lc_7/in_2

T_4_8_wire_logic_cluster/lc_3/out
T_0_8_span12_horz_6
T_2_8_lc_trk_g0_2
T_2_8_wire_logic_cluster/lc_5/in_1

T_4_8_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g0_3
T_4_7_input_2_3
T_4_7_wire_logic_cluster/lc_3/in_2

End 

Net : SPI_i.addr_cry_4
T_1_5_wire_logic_cluster/lc_4/cout
T_1_5_wire_logic_cluster/lc_5/in_3

Net : reg_mag_i.registers_2_Z0Z_6
T_5_5_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_44
T_2_8_sp4_h_l_2
T_4_8_lc_trk_g3_7
T_4_8_wire_logic_cluster/lc_5/in_3

End 

Net : reg_mag_i.outData_2_i_1_6_cascade_
T_4_8_wire_logic_cluster/lc_5/ltout
T_4_8_wire_logic_cluster/lc_6/in_2

End 

Net : reg_mag_i.registers_1_Z0Z_1
T_5_6_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g3_1
T_4_5_wire_logic_cluster/lc_3/in_3

End 

Net : reg_mag_i.inDataZ0Z_4
T_2_8_wire_logic_cluster/lc_4/out
T_2_6_sp4_v_t_37
T_3_6_sp4_h_l_5
T_6_2_sp4_v_t_46
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_4/in_3

T_2_8_wire_logic_cluster/lc_4/out
T_2_6_sp4_v_t_37
T_3_6_sp4_h_l_5
T_6_2_sp4_v_t_46
T_5_4_lc_trk_g2_3
T_5_4_wire_logic_cluster/lc_4/in_3

T_2_8_wire_logic_cluster/lc_4/out
T_2_6_sp4_v_t_37
T_3_6_sp4_h_l_5
T_5_6_lc_trk_g3_0
T_5_6_wire_logic_cluster/lc_4/in_3

T_2_8_wire_logic_cluster/lc_4/out
T_3_4_sp4_v_t_44
T_3_5_lc_trk_g3_4
T_3_5_wire_logic_cluster/lc_4/in_3

End 

Net : reg_mag_i.inDataZ0Z_5
T_2_8_wire_logic_cluster/lc_5/out
T_2_6_sp4_v_t_39
T_3_6_sp4_h_l_2
T_6_2_sp4_v_t_45
T_5_5_lc_trk_g3_5
T_5_5_wire_logic_cluster/lc_5/in_3

T_2_8_wire_logic_cluster/lc_5/out
T_2_6_sp4_v_t_39
T_3_6_sp4_h_l_2
T_6_2_sp4_v_t_45
T_5_4_lc_trk_g2_0
T_5_4_wire_logic_cluster/lc_5/in_3

T_2_8_wire_logic_cluster/lc_5/out
T_3_7_sp4_v_t_43
T_3_3_sp4_v_t_43
T_3_5_lc_trk_g2_6
T_3_5_wire_logic_cluster/lc_5/in_3

T_2_8_wire_logic_cluster/lc_5/out
T_2_6_sp4_v_t_39
T_3_6_sp4_h_l_2
T_5_6_lc_trk_g3_7
T_5_6_wire_logic_cluster/lc_5/in_3

End 

Net : reg_mag_i.inDataZ0Z_1
T_2_8_wire_logic_cluster/lc_1/out
T_0_8_span4_horz_10
T_4_4_sp4_v_t_41
T_5_4_sp4_h_l_9
T_5_4_lc_trk_g0_4
T_5_4_wire_logic_cluster/lc_1/in_3

T_2_8_wire_logic_cluster/lc_1/out
T_0_8_span4_horz_10
T_4_4_sp4_v_t_41
T_3_5_lc_trk_g3_1
T_3_5_wire_logic_cluster/lc_1/in_3

T_2_8_wire_logic_cluster/lc_1/out
T_2_8_sp4_h_l_7
T_5_4_sp4_v_t_42
T_5_5_lc_trk_g2_2
T_5_5_wire_logic_cluster/lc_1/in_3

T_2_8_wire_logic_cluster/lc_1/out
T_3_6_sp4_v_t_46
T_4_6_sp4_h_l_4
T_5_6_lc_trk_g2_4
T_5_6_wire_logic_cluster/lc_1/in_3

End 

Net : reg_mag_i.inDataZ0Z_0
T_2_8_wire_logic_cluster/lc_0/out
T_2_6_sp4_v_t_45
T_3_6_sp4_h_l_8
T_6_2_sp4_v_t_39
T_5_4_lc_trk_g1_2
T_5_4_wire_logic_cluster/lc_0/in_3

T_2_8_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_40
T_3_5_sp4_h_l_5
T_3_5_lc_trk_g1_0
T_3_5_wire_logic_cluster/lc_0/in_3

T_2_8_wire_logic_cluster/lc_0/out
T_2_6_sp4_v_t_45
T_3_6_sp4_h_l_8
T_5_6_lc_trk_g2_5
T_5_6_wire_logic_cluster/lc_0/in_3

T_2_8_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_40
T_3_5_sp4_h_l_5
T_5_5_lc_trk_g3_0
T_5_5_wire_logic_cluster/lc_0/in_3

End 

Net : reg_mag_i.inDataZ0Z_2
T_2_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_44
T_3_5_sp4_h_l_9
T_6_1_sp4_v_t_44
T_5_4_lc_trk_g3_4
T_5_4_wire_logic_cluster/lc_2/in_3

T_2_8_wire_logic_cluster/lc_2/out
T_2_6_sp12_v_t_23
T_3_6_sp12_h_l_0
T_5_6_lc_trk_g0_7
T_5_6_wire_logic_cluster/lc_2/in_3

T_2_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_44
T_3_5_sp4_h_l_9
T_5_5_lc_trk_g3_4
T_5_5_wire_logic_cluster/lc_2/in_3

T_2_8_wire_logic_cluster/lc_2/out
T_3_4_sp4_v_t_40
T_3_5_lc_trk_g3_0
T_3_5_wire_logic_cluster/lc_2/in_3

End 

Net : reg_mag_i.inAddrZ0Z_7
T_3_7_wire_logic_cluster/lc_5/out
T_3_7_lc_trk_g1_5
T_3_7_wire_logic_cluster/lc_1/in_1

T_3_7_wire_logic_cluster/lc_5/out
T_4_7_sp4_h_l_10
T_7_3_sp4_v_t_41
T_6_5_lc_trk_g1_4
T_6_5_wire_logic_cluster/lc_3/in_0

T_3_7_wire_logic_cluster/lc_5/out
T_4_7_sp4_h_l_10
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_6/in_0

T_3_7_wire_logic_cluster/lc_5/out
T_3_6_lc_trk_g1_5
T_3_6_wire_logic_cluster/lc_0/in_0

T_3_7_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g3_5
T_4_8_wire_logic_cluster/lc_4/in_0

T_3_7_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g3_5
T_4_8_wire_logic_cluster/lc_6/in_0

T_3_7_wire_logic_cluster/lc_5/out
T_3_6_lc_trk_g1_5
T_3_6_wire_logic_cluster/lc_1/in_1

T_3_7_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g3_5
T_4_8_wire_logic_cluster/lc_7/in_1

T_3_7_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g3_5
T_4_8_wire_logic_cluster/lc_3/in_1

End 

Net : SPI_i.addr_cry_3
T_1_5_wire_logic_cluster/lc_3/cout
T_1_5_wire_logic_cluster/lc_4/in_3

Net : SPI_Data_Available
T_4_4_wire_logic_cluster/lc_0/out
T_5_1_sp4_v_t_41
T_2_5_sp4_h_l_4
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_6/in_1

T_4_4_wire_logic_cluster/lc_0/out
T_4_4_lc_trk_g0_0
T_4_4_input_2_0
T_4_4_wire_logic_cluster/lc_0/in_2

End 

Net : SPI_i.addr_cry_2
T_1_5_wire_logic_cluster/lc_2/cout
T_1_5_wire_logic_cluster/lc_3/in_3

Net : reg_mag_i.registers_1_Z0Z_6
T_5_6_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_41
T_4_8_lc_trk_g1_4
T_4_8_input_2_5
T_4_8_wire_logic_cluster/lc_5/in_2

End 

Net : SPI_i.in_dataZ0Z_1
T_1_4_wire_logic_cluster/lc_1/out
T_0_4_span4_horz_23
T_3_4_sp4_v_t_38
T_2_7_lc_trk_g2_6
T_2_7_wire_logic_cluster/lc_1/in_3

T_1_4_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g0_1
T_1_5_wire_logic_cluster/lc_1/in_0

T_1_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g2_1
T_1_4_wire_logic_cluster/lc_2/in_3

End 

Net : SPI_i.in_dataZ0Z_0
T_1_4_wire_logic_cluster/lc_0/out
T_2_2_sp4_v_t_44
T_2_6_sp4_v_t_44
T_2_7_lc_trk_g3_4
T_2_7_wire_logic_cluster/lc_0/in_3

T_1_4_wire_logic_cluster/lc_0/out
T_1_2_sp4_v_t_45
T_1_5_lc_trk_g1_5
T_1_5_wire_logic_cluster/lc_0/in_0

T_1_4_wire_logic_cluster/lc_0/out
T_1_4_lc_trk_g2_0
T_1_4_wire_logic_cluster/lc_1/in_3

End 

Net : SPI_i.in_dataZ0Z_4
T_1_4_wire_logic_cluster/lc_4/out
T_0_4_span4_horz_29
T_2_4_sp4_v_t_47
T_2_7_lc_trk_g0_7
T_2_7_wire_logic_cluster/lc_4/in_3

T_1_4_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g0_4
T_1_5_wire_logic_cluster/lc_4/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g0_4
T_1_4_wire_logic_cluster/lc_5/in_3

End 

Net : SPI_i.addr_cry_1
T_1_5_wire_logic_cluster/lc_1/cout
T_1_5_wire_logic_cluster/lc_2/in_3

Net : SPI_i.in_dataZ0Z_7
T_1_4_wire_logic_cluster/lc_7/out
T_2_3_sp4_v_t_47
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_7/in_0

T_1_4_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g0_7
T_1_5_input_2_7
T_1_5_wire_logic_cluster/lc_7/in_2

T_1_4_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g0_7
T_2_4_input_2_7
T_2_4_wire_logic_cluster/lc_7/in_2

End 

Net : SPI_i.in_dataZ0Z_2
T_1_4_wire_logic_cluster/lc_2/out
T_1_1_sp4_v_t_44
T_1_5_lc_trk_g1_1
T_1_5_wire_logic_cluster/lc_2/in_0

T_1_4_wire_logic_cluster/lc_2/out
T_2_3_sp4_v_t_37
T_2_7_lc_trk_g0_0
T_2_7_wire_logic_cluster/lc_2/in_0

T_1_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g0_2
T_1_4_wire_logic_cluster/lc_3/in_3

End 

Net : SPI_i.addr_cry_0
T_1_5_wire_logic_cluster/lc_0/cout
T_1_5_wire_logic_cluster/lc_1/in_3

Net : SPI_i.MOSIrZ0Z_1
T_1_8_wire_logic_cluster/lc_2/out
T_1_0_span12_vert_19
T_1_4_lc_trk_g3_4
T_1_4_wire_logic_cluster/lc_0/in_3

End 

Net : data_esr_RNIM3GP_7_cascade_
T_1_6_wire_logic_cluster/lc_2/ltout
T_1_6_wire_logic_cluster/lc_3/in_2

End 

Net : SPI_i.in_dataZ0Z_5
T_1_4_wire_logic_cluster/lc_5/out
T_2_3_sp4_v_t_43
T_2_7_lc_trk_g0_6
T_2_7_wire_logic_cluster/lc_5/in_3

T_1_4_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g0_5
T_1_5_wire_logic_cluster/lc_5/in_0

T_1_4_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g2_5
T_1_4_wire_logic_cluster/lc_6/in_3

End 

Net : SPI_i.SSELrZ0Z_1
T_4_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_2
T_3_3_lc_trk_g0_7
T_3_3_wire_logic_cluster/lc_4/in_3

End 

Net : SPI_i.in_dataZ0Z_3
T_1_4_wire_logic_cluster/lc_3/out
T_2_3_sp4_v_t_39
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_3/in_3

T_1_4_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g0_3
T_1_5_wire_logic_cluster/lc_3/in_0

T_1_4_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g0_3
T_1_4_wire_logic_cluster/lc_4/in_3

End 

Net : SPI_i.in_dataZ0Z_6
T_1_4_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_45
T_2_7_lc_trk_g1_0
T_2_7_wire_logic_cluster/lc_6/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g0_6
T_1_5_wire_logic_cluster/lc_6/in_0

T_1_4_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g2_6
T_1_4_wire_logic_cluster/lc_7/in_3

End 

Net : SPI_i.SSELrZ0Z_0
T_4_3_wire_logic_cluster/lc_2/out
T_4_3_lc_trk_g0_2
T_4_3_wire_logic_cluster/lc_5/in_3

End 

Net : SPI_i.SCKrZ0Z_0
T_3_4_wire_logic_cluster/lc_5/out
T_3_4_lc_trk_g0_5
T_3_4_wire_logic_cluster/lc_4/in_3

End 

Net : SPI_i.MOSIrZ0Z_0
T_1_8_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g1_0
T_1_8_wire_logic_cluster/lc_2/in_3

End 

Net : PIN_13_c
T_3_2_wire_logic_cluster/lc_2/out
T_3_0_span4_vert_33
T_0_3_span4_horz_20
T_0_3_lc_trk_g0_4
T_0_3_wire_io_cluster/io_0/D_OUT_0

End 

Net : PIN_12_c
T_3_0_wire_io_cluster/io_1/D_IN_0
T_2_0_span4_horz_r_2
T_2_0_span4_vert_37
T_2_4_sp4_v_t_38
T_1_8_lc_trk_g1_3
T_1_8_wire_logic_cluster/lc_0/in_0

End 

Net : bfn_1_5_0_
Net : PIN_11_c
T_3_0_wire_io_cluster/io_0/D_IN_0
T_3_0_span4_vert_24
T_4_3_sp4_h_l_6
T_4_3_lc_trk_g1_3
T_4_3_wire_logic_cluster/lc_2/in_0

End 

Net : CONSTANT_ONE_NET
T_4_3_wire_logic_cluster/lc_0/out
T_4_1_sp4_v_t_45
T_4_5_sp4_v_t_46
T_4_6_lc_trk_g2_6
T_4_6_wire_logic_cluster/lc_4/in_0

End 

Net : PIN_10_c
T_0_3_wire_io_cluster/io_1/D_IN_0
T_0_3_span4_horz_12
T_3_3_sp4_v_t_36
T_3_4_lc_trk_g3_4
T_3_4_wire_logic_cluster/lc_5/in_0

End 

Net : CLK_c_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_8_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_8_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_6_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_8_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_8_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_8_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_8_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_8_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_6_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_6_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_3_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_3_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_3_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_3_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_3_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_7_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_3_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_3_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_2_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_3_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_3_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_4_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_5_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_2_wire_logic_cluster/lc_3/clk

End 

Net : CLK_ibuf_gb_io_gb_input
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_vert_t_12
T_0_24_span4_vert_t_12
T_0_20_span4_vert_t_12
T_0_16_span4_vert_t_12
T_0_17_lc_trk_g1_4
T_0_17_wire_gbuf/in

End 

