
*** Running vivado
    with args -log dma_sys_axi_dma_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_sys_axi_dma_0_0.tcl


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dma_sys_axi_dma_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 402.438 ; gain = 95.367
INFO: [Synth 8-638] synthesizing module 'dma_sys_axi_dma_0_0' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_dma_0_0/synth/dma_sys_axi_dma_0_0.vhd:128]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:21849]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (2#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (3#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (4#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (5#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (6#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (7#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:14903]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:11703]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (8#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:11703]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:13686]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (9#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:13686]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:14001]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (10#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:14001]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (11#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:14903]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:11173]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (12#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:11173]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:20241]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:18506]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (13#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:18506]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:18936]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (14#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:18936]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (15#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:20241]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:53565]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (16#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (17#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (17#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (18#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (19#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (20#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (20#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (21#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (22#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (23#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (24#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (25#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (25#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (26#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (27#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (27#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (27#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (27#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (27#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (28#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:20206]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (28#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (28#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (28#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (28#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn' (29#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized0' (29#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (30#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_bit' (31#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized1' (31#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst' (32#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized2' (32#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized3' (32#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base' (33#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_sync' (34#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (35#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (36#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (37#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:20206]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (38#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (39#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:53565]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:49990]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (39#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (39#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:17703]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (39#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (39#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (39#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (39#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (39#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (39#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (39#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (39#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (39#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (40#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:17703]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:25729]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (41#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:25729]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (41#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:47004]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (41#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (41#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (41#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (41#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:45111]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:44161]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:42601]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (42#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:42601]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (43#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:44161]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (43#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:44850]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (44#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:44850]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (44#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (44#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (44#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (44#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (44#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (45#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:45111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (46#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:47004]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:28428]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:24207]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (47#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:24207]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_sync__parameterized1' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized4' (47#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized5' (47#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (47#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized6' (47#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized7' (47#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base__parameterized0' (47#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_sync__parameterized1' (47#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (47#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (47#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_sync__parameterized3' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base__parameterized1' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (47#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base__parameterized1' (47#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_sync__parameterized3' (47#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (47#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (47#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized1' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized1' (47#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (48#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:28428]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (48#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (48#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (48#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (48#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (48#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (49#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:18996]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (50#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (51#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:18996]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (52#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:49990]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (53#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (54#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/9eb7/hdl/axi_dma_v7_1_vh_rfs.vhd:21849]
INFO: [Synth 8-256] done synthesizing module 'dma_sys_axi_dma_0_0' (55#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_axi_dma_0_0/synth/dma_sys_axi_dma_0_0.vhd:128]
Finished RTL Elaboration : Time (s): cpu = 00:03:38 ; elapsed = 00:04:01 . Memory (MB): peak = 580.402 ; gain = 273.332
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:39 ; elapsed = 00:04:02 . Memory (MB): peak = 580.402 ; gain = 273.332
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 826.785 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:04:00 ; elapsed = 00:04:37 . Memory (MB): peak = 826.785 ; gain = 519.715
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:00 ; elapsed = 00:04:37 . Memory (MB): peak = 826.785 ; gain = 519.715
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:00 ; elapsed = 00:04:37 . Memory (MB): peak = 826.785 ; gain = 519.715
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:06 ; elapsed = 00:04:43 . Memory (MB): peak = 826.785 ; gain = 519.715
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:17 ; elapsed = 00:04:55 . Memory (MB): peak = 826.785 ; gain = 519.715
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 128 x 75(NO_CHANGE)    | W |   | 128 x 75(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+
|Module Name                                                                                                                                                                                                                      | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+
|U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 9               | RAM32M x 2   | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:29 ; elapsed = 00:05:08 . Memory (MB): peak = 826.785 ; gain = 519.715
Finished Timing Optimization : Time (s): cpu = 00:04:36 ; elapsed = 00:05:14 . Memory (MB): peak = 893.277 ; gain = 586.207
Finished Technology Mapping : Time (s): cpu = 00:04:38 ; elapsed = 00:05:17 . Memory (MB): peak = 893.277 ; gain = 586.207
Finished IO Insertion : Time (s): cpu = 00:04:40 ; elapsed = 00:05:18 . Memory (MB): peak = 893.277 ; gain = 586.207
Finished Renaming Generated Instances : Time (s): cpu = 00:04:40 ; elapsed = 00:05:18 . Memory (MB): peak = 893.277 ; gain = 586.207
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:41 ; elapsed = 00:05:19 . Memory (MB): peak = 893.277 ; gain = 586.207
Finished Renaming Generated Ports : Time (s): cpu = 00:04:41 ; elapsed = 00:05:19 . Memory (MB): peak = 893.277 ; gain = 586.207
Finished Handling Custom Attributes : Time (s): cpu = 00:04:41 ; elapsed = 00:05:19 . Memory (MB): peak = 893.277 ; gain = 586.207
Finished Renaming Generated Nets : Time (s): cpu = 00:04:41 ; elapsed = 00:05:19 . Memory (MB): peak = 893.277 ; gain = 586.207

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    53|
|2     |LUT1       |    70|
|3     |LUT2       |   224|
|4     |LUT3       |   449|
|5     |LUT4       |   280|
|6     |LUT5       |   288|
|7     |LUT6       |   421|
|8     |MUXF7      |    12|
|9     |RAM32M     |     2|
|10    |RAMB18E1_1 |     1|
|11    |RAMB36E1_1 |     2|
|12    |SRL16E     |   159|
|13    |FDR        |     8|
|14    |FDRE       |  1989|
|15    |FDSE       |    69|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:41 ; elapsed = 00:05:19 . Memory (MB): peak = 893.277 ; gain = 586.207
synth_design: Time (s): cpu = 00:04:44 ; elapsed = 00:05:23 . Memory (MB): peak = 893.277 ; gain = 598.734
