vendor_name = ModelSim
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_write.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_read.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_intialize.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram-arkowski24/sdram_controller.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/sdram_controller.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/uart_tx.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/output_files/blinky_jtag_ram.cdf
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/output_files/blinky.cdf
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/assignment_defaults.qdf
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/blinky.qpf
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/blinky.qsf
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/blinky.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/pll.qip
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/pll.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/lvds.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/lvds_tb.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/uart.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/rom.hex
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/rom.qip
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/rom.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/animbox.v
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/constrain-file-blink.sdc
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/signal-tap-logic-analyzer.stp
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/output_files/stp1.stp
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/ram.qip
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/ram.v
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/db/altsyncram_toj1.tdf
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/db/decode_ksa.tdf
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/db/decode_d8a.tdf
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/db/mux_4nb.tdf
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/db/altsyncram_on91.tdf
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, /home/hub/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/db/pll_altpll.v
design_name = blinky
instance = comp, \led[0]~output , led[0]~output, blinky, 1
instance = comp, \led[1]~output , led[1]~output, blinky, 1
instance = comp, \led[2]~output , led[2]~output, blinky, 1
instance = comp, \led[3]~output , led[3]~output, blinky, 1
instance = comp, \led[4]~output , led[4]~output, blinky, 1
instance = comp, \led[5]~output , led[5]~output, blinky, 1
instance = comp, \led[6]~output , led[6]~output, blinky, 1
instance = comp, \led[7]~output , led[7]~output, blinky, 1
instance = comp, \uart_tx~output , uart_tx~output, blinky, 1
instance = comp, \lvds_clk~output , lvds_clk~output, blinky, 1
instance = comp, \lvds_rx[0]~output , lvds_rx[0]~output, blinky, 1
instance = comp, \lvds_rx[1]~output , lvds_rx[1]~output, blinky, 1
instance = comp, \lvds_rx[2]~output , lvds_rx[2]~output, blinky, 1
instance = comp, \lvds_even_rx[0]~output , lvds_even_rx[0]~output, blinky, 1
instance = comp, \lvds_even_rx[1]~output , lvds_even_rx[1]~output, blinky, 1
instance = comp, \lvds_even_rx[2]~output , lvds_even_rx[2]~output, blinky, 1
instance = comp, \DQM[0]~output , DQM[0]~output, blinky, 1
instance = comp, \DQM[1]~output , DQM[1]~output, blinky, 1
instance = comp, \A[0]~output , A[0]~output, blinky, 1
instance = comp, \A[1]~output , A[1]~output, blinky, 1
instance = comp, \A[2]~output , A[2]~output, blinky, 1
instance = comp, \A[3]~output , A[3]~output, blinky, 1
instance = comp, \A[4]~output , A[4]~output, blinky, 1
instance = comp, \A[5]~output , A[5]~output, blinky, 1
instance = comp, \A[6]~output , A[6]~output, blinky, 1
instance = comp, \A[7]~output , A[7]~output, blinky, 1
instance = comp, \A[8]~output , A[8]~output, blinky, 1
instance = comp, \A[9]~output , A[9]~output, blinky, 1
instance = comp, \A[10]~output , A[10]~output, blinky, 1
instance = comp, \A[11]~output , A[11]~output, blinky, 1
instance = comp, \BA[0]~output , BA[0]~output, blinky, 1
instance = comp, \BA[1]~output , BA[1]~output, blinky, 1
instance = comp, \CKE~output , CKE~output, blinky, 1
instance = comp, \RAS~output , RAS~output, blinky, 1
instance = comp, \WE~output , WE~output, blinky, 1
instance = comp, \CS~output , CS~output, blinky, 1
instance = comp, \CAS~output , CAS~output, blinky, 1
instance = comp, \MEM_CLK~output , MEM_CLK~output, blinky, 1
instance = comp, \DQ[0]~output , DQ[0]~output, blinky, 1
instance = comp, \DQ[1]~output , DQ[1]~output, blinky, 1
instance = comp, \DQ[2]~output , DQ[2]~output, blinky, 1
instance = comp, \DQ[3]~output , DQ[3]~output, blinky, 1
instance = comp, \DQ[4]~output , DQ[4]~output, blinky, 1
instance = comp, \DQ[5]~output , DQ[5]~output, blinky, 1
instance = comp, \DQ[6]~output , DQ[6]~output, blinky, 1
instance = comp, \DQ[7]~output , DQ[7]~output, blinky, 1
instance = comp, \DQ[8]~output , DQ[8]~output, blinky, 1
instance = comp, \DQ[9]~output , DQ[9]~output, blinky, 1
instance = comp, \DQ[10]~output , DQ[10]~output, blinky, 1
instance = comp, \DQ[11]~output , DQ[11]~output, blinky, 1
instance = comp, \DQ[12]~output , DQ[12]~output, blinky, 1
instance = comp, \DQ[13]~output , DQ[13]~output, blinky, 1
instance = comp, \DQ[14]~output , DQ[14]~output, blinky, 1
instance = comp, \DQ[15]~output , DQ[15]~output, blinky, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, blinky, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, blinky, 1
instance = comp, \lvds_clk~output(n) , lvds_clk~output(n), blinky, 1
instance = comp, \lvds_rx[0]~output(n) , lvds_rx[0]~output(n), blinky, 1
instance = comp, \lvds_rx[1]~output(n) , lvds_rx[1]~output(n), blinky, 1
instance = comp, \lvds_rx[2]~output(n) , lvds_rx[2]~output(n), blinky, 1
instance = comp, \lvds_even_rx[0]~output(n) , lvds_even_rx[0]~output(n), blinky, 1
instance = comp, \lvds_even_rx[1]~output(n) , lvds_even_rx[1]~output(n), blinky, 1
instance = comp, \lvds_even_rx[2]~output(n) , lvds_even_rx[2]~output(n), blinky, 1
instance = comp, \clk_12mhz~input , clk_12mhz~input, blinky, 1
instance = comp, \clk_12mhz~inputclkctrl , clk_12mhz~inputclkctrl, blinky, 1
instance = comp, \myPLL|altpll_component|auto_generated|pll1 , myPLL|altpll_component|auto_generated|pll1, blinky, 1
instance = comp, \myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, blinky, 1
instance = comp, \button~input , button~input, blinky, 1
instance = comp, \uart_rx~input , uart_rx~input, blinky, 1
instance = comp, \my_uart|Selector9~2 , my_uart|Selector9~2, blinky, 1
instance = comp, \my_uart|Selector9~3 , my_uart|Selector9~3, blinky, 1
instance = comp, \my_uart|Selector9~6 , my_uart|Selector9~6, blinky, 1
instance = comp, \my_uart|recv_state.RX_CHECK_STOP , my_uart|recv_state.RX_CHECK_STOP, blinky, 1
instance = comp, \my_uart|Selector7~0 , my_uart|Selector7~0, blinky, 1
instance = comp, \my_uart|Selector7~1 , my_uart|Selector7~1, blinky, 1
instance = comp, \my_uart|recv_state.RX_CHECK_START , my_uart|recv_state.RX_CHECK_START, blinky, 1
instance = comp, \my_uart|Selector11~0 , my_uart|Selector11~0, blinky, 1
instance = comp, \my_uart|Selector11~1 , my_uart|Selector11~1, blinky, 1
instance = comp, \my_uart|recv_state.RX_ERROR , my_uart|recv_state.RX_ERROR, blinky, 1
instance = comp, \my_uart|Selector1~2 , my_uart|Selector1~2, blinky, 1
instance = comp, \my_uart|rx_countdown[4] , my_uart|rx_countdown[4], blinky, 1
instance = comp, \my_uart|Add1~0 , my_uart|Add1~0, blinky, 1
instance = comp, \my_uart|Selector5~2 , my_uart|Selector5~2, blinky, 1
instance = comp, \my_uart|rx_countdown[0] , my_uart|rx_countdown[0], blinky, 1
instance = comp, \my_uart|Add1~2 , my_uart|Add1~2, blinky, 1
instance = comp, \my_uart|recv_state~17 , my_uart|recv_state~17, blinky, 1
instance = comp, \my_uart|Selector4~1 , my_uart|Selector4~1, blinky, 1
instance = comp, \my_uart|rx_countdown[1] , my_uart|rx_countdown[1], blinky, 1
instance = comp, \my_uart|Add1~4 , my_uart|Add1~4, blinky, 1
instance = comp, \my_uart|Add1~6 , my_uart|Add1~6, blinky, 1
instance = comp, \my_uart|Add1~8 , my_uart|Add1~8, blinky, 1
instance = comp, \my_uart|Selector12~1 , my_uart|Selector12~1, blinky, 1
instance = comp, \my_uart|Selector12~0 , my_uart|Selector12~0, blinky, 1
instance = comp, \my_uart|Selector12~2 , my_uart|Selector12~2, blinky, 1
instance = comp, \my_uart|recv_state.RX_RECEIVED , my_uart|recv_state.RX_RECEIVED, blinky, 1
instance = comp, \my_uart|Selector10~0 , my_uart|Selector10~0, blinky, 1
instance = comp, \my_uart|Selector10~1 , my_uart|Selector10~1, blinky, 1
instance = comp, \my_uart|recv_state.RX_DELAY_RESTART , my_uart|recv_state.RX_DELAY_RESTART, blinky, 1
instance = comp, \my_uart|Selector6~0 , my_uart|Selector6~0, blinky, 1
instance = comp, \my_uart|Selector6~1 , my_uart|Selector6~1, blinky, 1
instance = comp, \my_uart|recv_state.RX_IDLE , my_uart|recv_state.RX_IDLE, blinky, 1
instance = comp, \my_uart|rx_countdown[2]~5 , my_uart|rx_countdown[2]~5, blinky, 1
instance = comp, \my_uart|rx_clk_divider~1 , my_uart|rx_clk_divider~1, blinky, 1
instance = comp, \my_uart|rx_clk_divider[8] , my_uart|rx_clk_divider[8], blinky, 1
instance = comp, \my_uart|Add0~0 , my_uart|Add0~0, blinky, 1
instance = comp, \my_uart|rx_clk_divider~9 , my_uart|rx_clk_divider~9, blinky, 1
instance = comp, \my_uart|rx_clk_divider[0] , my_uart|rx_clk_divider[0], blinky, 1
instance = comp, \my_uart|Add0~2 , my_uart|Add0~2, blinky, 1
instance = comp, \my_uart|rx_clk_divider~8 , my_uart|rx_clk_divider~8, blinky, 1
instance = comp, \my_uart|rx_clk_divider[1] , my_uart|rx_clk_divider[1], blinky, 1
instance = comp, \my_uart|Add0~4 , my_uart|Add0~4, blinky, 1
instance = comp, \my_uart|rx_clk_divider~7 , my_uart|rx_clk_divider~7, blinky, 1
instance = comp, \my_uart|rx_clk_divider[2] , my_uart|rx_clk_divider[2], blinky, 1
instance = comp, \my_uart|Add0~6 , my_uart|Add0~6, blinky, 1
instance = comp, \my_uart|rx_clk_divider~6 , my_uart|rx_clk_divider~6, blinky, 1
instance = comp, \my_uart|rx_clk_divider[3] , my_uart|rx_clk_divider[3], blinky, 1
instance = comp, \my_uart|Add0~8 , my_uart|Add0~8, blinky, 1
instance = comp, \my_uart|rx_clk_divider~5 , my_uart|rx_clk_divider~5, blinky, 1
instance = comp, \my_uart|rx_clk_divider[4] , my_uart|rx_clk_divider[4], blinky, 1
instance = comp, \my_uart|Add0~10 , my_uart|Add0~10, blinky, 1
instance = comp, \my_uart|rx_clk_divider~4 , my_uart|rx_clk_divider~4, blinky, 1
instance = comp, \my_uart|rx_clk_divider[5] , my_uart|rx_clk_divider[5], blinky, 1
instance = comp, \my_uart|Add0~12 , my_uart|Add0~12, blinky, 1
instance = comp, \my_uart|rx_clk_divider~3 , my_uart|rx_clk_divider~3, blinky, 1
instance = comp, \my_uart|rx_clk_divider[6] , my_uart|rx_clk_divider[6], blinky, 1
instance = comp, \my_uart|Add0~14 , my_uart|Add0~14, blinky, 1
instance = comp, \my_uart|rx_clk_divider~2 , my_uart|rx_clk_divider~2, blinky, 1
instance = comp, \my_uart|rx_clk_divider[7] , my_uart|rx_clk_divider[7], blinky, 1
instance = comp, \my_uart|Add0~16 , my_uart|Add0~16, blinky, 1
instance = comp, \my_uart|WideNor0~2 , my_uart|WideNor0~2, blinky, 1
instance = comp, \my_uart|rx_clk_divider~10 , my_uart|rx_clk_divider~10, blinky, 1
instance = comp, \my_uart|rx_clk_divider[10] , my_uart|rx_clk_divider[10], blinky, 1
instance = comp, \my_uart|Add0~18 , my_uart|Add0~18, blinky, 1
instance = comp, \my_uart|rx_clk_divider~0 , my_uart|rx_clk_divider~0, blinky, 1
instance = comp, \my_uart|rx_clk_divider[9] , my_uart|rx_clk_divider[9], blinky, 1
instance = comp, \my_uart|Add0~20 , my_uart|Add0~20, blinky, 1
instance = comp, \my_uart|WideNor0~0 , my_uart|WideNor0~0, blinky, 1
instance = comp, \my_uart|WideNor0~1 , my_uart|WideNor0~1, blinky, 1
instance = comp, \my_uart|WideNor0~3 , my_uart|WideNor0~3, blinky, 1
instance = comp, \my_uart|Selector0~2 , my_uart|Selector0~2, blinky, 1
instance = comp, \my_uart|rx_countdown[5] , my_uart|rx_countdown[5], blinky, 1
instance = comp, \my_uart|Add1~10 , my_uart|Add1~10, blinky, 1
instance = comp, \my_uart|WideNor2 , my_uart|WideNor2, blinky, 1
instance = comp, \my_uart|Selector4~0 , my_uart|Selector4~0, blinky, 1
instance = comp, \my_uart|Selector3~0 , my_uart|Selector3~0, blinky, 1
instance = comp, \my_uart|rx_countdown[2] , my_uart|rx_countdown[2], blinky, 1
instance = comp, \my_uart|rx_countdown[2]~1 , my_uart|rx_countdown[2]~1, blinky, 1
instance = comp, \my_uart|rx_countdown[2]~0 , my_uart|rx_countdown[2]~0, blinky, 1
instance = comp, \my_uart|rx_countdown[2]~2 , my_uart|rx_countdown[2]~2, blinky, 1
instance = comp, \my_uart|rx_countdown[3]~3 , my_uart|rx_countdown[3]~3, blinky, 1
instance = comp, \my_uart|rx_countdown[3]~4 , my_uart|rx_countdown[3]~4, blinky, 1
instance = comp, \my_uart|Selector2~2 , my_uart|Selector2~2, blinky, 1
instance = comp, \my_uart|rx_countdown[3] , my_uart|rx_countdown[3], blinky, 1
instance = comp, \my_uart|WideNor2~0 , my_uart|WideNor2~0, blinky, 1
instance = comp, \my_uart|Selector16~0 , my_uart|Selector16~0, blinky, 1
instance = comp, \my_uart|rx_bits_remaining[0] , my_uart|rx_bits_remaining[0], blinky, 1
instance = comp, \my_uart|Selector15~0 , my_uart|Selector15~0, blinky, 1
instance = comp, \my_uart|rx_bits_remaining[1] , my_uart|rx_bits_remaining[1], blinky, 1
instance = comp, \my_uart|Selector14~0 , my_uart|Selector14~0, blinky, 1
instance = comp, \my_uart|rx_bits_remaining[2] , my_uart|rx_bits_remaining[2], blinky, 1
instance = comp, \my_uart|Add4~0 , my_uart|Add4~0, blinky, 1
instance = comp, \my_uart|Selector13~2 , my_uart|Selector13~2, blinky, 1
instance = comp, \my_uart|rx_bits_remaining[3] , my_uart|rx_bits_remaining[3], blinky, 1
instance = comp, \my_uart|Selector9~4 , my_uart|Selector9~4, blinky, 1
instance = comp, \my_uart|Selector9~5 , my_uart|Selector9~5, blinky, 1
instance = comp, \my_uart|rx_countdown[2]~6 , my_uart|rx_countdown[2]~6, blinky, 1
instance = comp, \my_uart|Selector8~0 , my_uart|Selector8~0, blinky, 1
instance = comp, \my_uart|Selector8~1 , my_uart|Selector8~1, blinky, 1
instance = comp, \my_uart|recv_state.RX_READ_BITS , my_uart|recv_state.RX_READ_BITS, blinky, 1
instance = comp, \my_uart|recv_state~16 , my_uart|recv_state~16, blinky, 1
instance = comp, \my_uart|rx_data[7]~0 , my_uart|rx_data[7]~0, blinky, 1
instance = comp, \my_uart|rx_data[7] , my_uart|rx_data[7], blinky, 1
instance = comp, \my_uart|rx_data[6] , my_uart|rx_data[6], blinky, 1
instance = comp, \my_uart|rx_data[5] , my_uart|rx_data[5], blinky, 1
instance = comp, \my_uart|rx_data[4] , my_uart|rx_data[4], blinky, 1
instance = comp, \my_uart|rx_data[3] , my_uart|rx_data[3], blinky, 1
instance = comp, \my_uart|rx_data[2]~feeder , my_uart|rx_data[2]~feeder, blinky, 1
instance = comp, \my_uart|rx_data[2] , my_uart|rx_data[2], blinky, 1
instance = comp, \my_uart|rx_data[1]~feeder , my_uart|rx_data[1]~feeder, blinky, 1
instance = comp, \my_uart|rx_data[1] , my_uart|rx_data[1], blinky, 1
instance = comp, \my_uart|rx_data[0] , my_uart|rx_data[0], blinky, 1
instance = comp, \ram_write_data[0]~feeder , ram_write_data[0]~feeder, blinky, 1
instance = comp, \always3~0 , always3~0, blinky, 1
instance = comp, \always3~1 , always3~1, blinky, 1
instance = comp, \always3~2 , always3~2, blinky, 1
instance = comp, \r_led[1]~0 , r_led[1]~0, blinky, 1
instance = comp, \ram_write_data[0] , ram_write_data[0], blinky, 1
instance = comp, \sdram_controlleri|wr_data_r~0 , sdram_controlleri|wr_data_r~0, blinky, 1
instance = comp, \sdram_ctrl_wr_enable~0 , sdram_ctrl_wr_enable~0, blinky, 1
instance = comp, \sdram_controlleri|wr_data_r~1 , sdram_controlleri|wr_data_r~1, blinky, 1
instance = comp, \sdram_controlleri|wr_data_r[0] , sdram_controlleri|wr_data_r[0], blinky, 1
instance = comp, \sdram_controlleri|state[0]~13 , sdram_controlleri|state[0]~13, blinky, 1
instance = comp, \sdram_controlleri|state[4]~1 , sdram_controlleri|state[4]~1, blinky, 1
instance = comp, \sdram_controlleri|state[3]~9 , sdram_controlleri|state[3]~9, blinky, 1
instance = comp, \sdram_controlleri|state[3]~10 , sdram_controlleri|state[3]~10, blinky, 1
instance = comp, \sdram_controlleri|state[3]~11 , sdram_controlleri|state[3]~11, blinky, 1
instance = comp, \sdram_controlleri|WideOr1~0 , sdram_controlleri|WideOr1~0, blinky, 1
instance = comp, \sdram_controlleri|state[3]~12 , sdram_controlleri|state[3]~12, blinky, 1
instance = comp, \sdram_controlleri|state[3] , sdram_controlleri|state[3], blinky, 1
instance = comp, \sdram_controlleri|state[0]~14 , sdram_controlleri|state[0]~14, blinky, 1
instance = comp, \sdram_controlleri|state[3]~4 , sdram_controlleri|state[3]~4, blinky, 1
instance = comp, \sdram_controlleri|state[0]~15 , sdram_controlleri|state[0]~15, blinky, 1
instance = comp, \sdram_controlleri|state[0] , sdram_controlleri|state[0], blinky, 1
instance = comp, \sdram_controlleri|state[2]~16 , sdram_controlleri|state[2]~16, blinky, 1
instance = comp, \sdram_controlleri|state[2]~17 , sdram_controlleri|state[2]~17, blinky, 1
instance = comp, \sdram_controlleri|state[2]~5 , sdram_controlleri|state[2]~5, blinky, 1
instance = comp, \sdram_controlleri|state[2] , sdram_controlleri|state[2], blinky, 1
instance = comp, \sdram_controlleri|WideOr5~0 , sdram_controlleri|WideOr5~0, blinky, 1
instance = comp, \sdram_controlleri|state_cnt~2 , sdram_controlleri|state_cnt~2, blinky, 1
instance = comp, \sdram_controlleri|WideOr6~0 , sdram_controlleri|WideOr6~0, blinky, 1
instance = comp, \sdram_controlleri|WideOr8~0 , sdram_controlleri|WideOr8~0, blinky, 1
instance = comp, \sdram_controlleri|state_cnt~4 , sdram_controlleri|state_cnt~4, blinky, 1
instance = comp, \sdram_controlleri|state_cnt~5 , sdram_controlleri|state_cnt~5, blinky, 1
instance = comp, \sdram_controlleri|state_cnt[0] , sdram_controlleri|state_cnt[0], blinky, 1
instance = comp, \sdram_controlleri|state_cnt~6 , sdram_controlleri|state_cnt~6, blinky, 1
instance = comp, \sdram_controlleri|state_cnt[1] , sdram_controlleri|state_cnt[1], blinky, 1
instance = comp, \sdram_controlleri|state_cnt~0 , sdram_controlleri|state_cnt~0, blinky, 1
instance = comp, \sdram_controlleri|state_cnt[3] , sdram_controlleri|state_cnt[3], blinky, 1
instance = comp, \sdram_controlleri|state_cnt~1 , sdram_controlleri|state_cnt~1, blinky, 1
instance = comp, \sdram_controlleri|state_cnt~3 , sdram_controlleri|state_cnt~3, blinky, 1
instance = comp, \sdram_controlleri|state_cnt[2] , sdram_controlleri|state_cnt[2], blinky, 1
instance = comp, \sdram_controlleri|WideNor0 , sdram_controlleri|WideNor0, blinky, 1
instance = comp, \sdram_controlleri|state[1]~6 , sdram_controlleri|state[1]~6, blinky, 1
instance = comp, \sdram_controlleri|state[1]~7 , sdram_controlleri|state[1]~7, blinky, 1
instance = comp, \sdram_controlleri|state[1]~8 , sdram_controlleri|state[1]~8, blinky, 1
instance = comp, \sdram_controlleri|state[1] , sdram_controlleri|state[1], blinky, 1
instance = comp, \sdram_controlleri|state[0]~0 , sdram_controlleri|state[0]~0, blinky, 1
instance = comp, \sdram_controlleri|Equal6~0 , sdram_controlleri|Equal6~0, blinky, 1
instance = comp, \sdram_controlleri|WideOr0~0 , sdram_controlleri|WideOr0~0, blinky, 1
instance = comp, \sdram_controlleri|state[4]~2 , sdram_controlleri|state[4]~2, blinky, 1
instance = comp, \sdram_controlleri|state[4]~3 , sdram_controlleri|state[4]~3, blinky, 1
instance = comp, \sdram_controlleri|state[4] , sdram_controlleri|state[4], blinky, 1
instance = comp, \sdram_controlleri|Equal1~0 , sdram_controlleri|Equal1~0, blinky, 1
instance = comp, \sdram_controlleri|Equal1~1 , sdram_controlleri|Equal1~1, blinky, 1
instance = comp, \ram_write_data[1]~feeder , ram_write_data[1]~feeder, blinky, 1
instance = comp, \ram_write_data[1] , ram_write_data[1], blinky, 1
instance = comp, \sdram_controlleri|wr_data_r~2 , sdram_controlleri|wr_data_r~2, blinky, 1
instance = comp, \sdram_controlleri|wr_data_r[1] , sdram_controlleri|wr_data_r[1], blinky, 1
instance = comp, \ram_write_data[2]~feeder , ram_write_data[2]~feeder, blinky, 1
instance = comp, \ram_write_data[2] , ram_write_data[2], blinky, 1
instance = comp, \sdram_controlleri|wr_data_r~3 , sdram_controlleri|wr_data_r~3, blinky, 1
instance = comp, \sdram_controlleri|wr_data_r[2] , sdram_controlleri|wr_data_r[2], blinky, 1
instance = comp, \ram_write_data[3]~feeder , ram_write_data[3]~feeder, blinky, 1
instance = comp, \ram_write_data[3] , ram_write_data[3], blinky, 1
instance = comp, \sdram_controlleri|wr_data_r~4 , sdram_controlleri|wr_data_r~4, blinky, 1
instance = comp, \sdram_controlleri|wr_data_r[3] , sdram_controlleri|wr_data_r[3], blinky, 1
instance = comp, \ram_write_data[4] , ram_write_data[4], blinky, 1
instance = comp, \sdram_controlleri|wr_data_r~5 , sdram_controlleri|wr_data_r~5, blinky, 1
instance = comp, \sdram_controlleri|wr_data_r[4] , sdram_controlleri|wr_data_r[4], blinky, 1
instance = comp, \sdram_controlleri|wr_data_r[6]~feeder , sdram_controlleri|wr_data_r[6]~feeder, blinky, 1
instance = comp, \sdram_controlleri|wr_data_r[6] , sdram_controlleri|wr_data_r[6], blinky, 1
instance = comp, \divider[0]~63 , divider[0]~63, blinky, 1
instance = comp, \divider[0] , divider[0], blinky, 1
instance = comp, \divider[1]~21 , divider[1]~21, blinky, 1
instance = comp, \divider[1] , divider[1], blinky, 1
instance = comp, \divider[2]~23 , divider[2]~23, blinky, 1
instance = comp, \divider[2] , divider[2], blinky, 1
instance = comp, \divider[3]~25 , divider[3]~25, blinky, 1
instance = comp, \divider[3] , divider[3], blinky, 1
instance = comp, \divider[4]~27 , divider[4]~27, blinky, 1
instance = comp, \divider[4] , divider[4], blinky, 1
instance = comp, \divider[5]~29 , divider[5]~29, blinky, 1
instance = comp, \divider[5] , divider[5], blinky, 1
instance = comp, \divider[6]~31 , divider[6]~31, blinky, 1
instance = comp, \divider[6] , divider[6], blinky, 1
instance = comp, \divider[7]~33 , divider[7]~33, blinky, 1
instance = comp, \divider[7] , divider[7], blinky, 1
instance = comp, \divider[8]~35 , divider[8]~35, blinky, 1
instance = comp, \divider[8] , divider[8], blinky, 1
instance = comp, \divider[9]~37 , divider[9]~37, blinky, 1
instance = comp, \divider[9] , divider[9], blinky, 1
instance = comp, \divider[10]~39 , divider[10]~39, blinky, 1
instance = comp, \divider[10] , divider[10], blinky, 1
instance = comp, \divider[11]~41 , divider[11]~41, blinky, 1
instance = comp, \divider[11] , divider[11], blinky, 1
instance = comp, \divider[12]~43 , divider[12]~43, blinky, 1
instance = comp, \divider[12] , divider[12], blinky, 1
instance = comp, \divider[13]~45 , divider[13]~45, blinky, 1
instance = comp, \divider[13] , divider[13], blinky, 1
instance = comp, \divider[14]~47 , divider[14]~47, blinky, 1
instance = comp, \divider[14] , divider[14], blinky, 1
instance = comp, \divider[15]~49 , divider[15]~49, blinky, 1
instance = comp, \divider[15] , divider[15], blinky, 1
instance = comp, \divider[16]~51 , divider[16]~51, blinky, 1
instance = comp, \divider[16] , divider[16], blinky, 1
instance = comp, \divider[17]~53 , divider[17]~53, blinky, 1
instance = comp, \divider[17] , divider[17], blinky, 1
instance = comp, \divider[18]~55 , divider[18]~55, blinky, 1
instance = comp, \divider[18] , divider[18], blinky, 1
instance = comp, \divider[19]~57 , divider[19]~57, blinky, 1
instance = comp, \divider[19] , divider[19], blinky, 1
instance = comp, \divider[20]~59 , divider[20]~59, blinky, 1
instance = comp, \divider[20] , divider[20], blinky, 1
instance = comp, \r_led[0]~1 , r_led[0]~1, blinky, 1
instance = comp, \r_led[0] , r_led[0], blinky, 1
instance = comp, \r_led[1]~2 , r_led[1]~2, blinky, 1
instance = comp, \r_led[1] , r_led[1], blinky, 1
instance = comp, \r_led[3]~3 , r_led[3]~3, blinky, 1
instance = comp, \sdram_controlleri|Equal2~0 , sdram_controlleri|Equal2~0, blinky, 1
instance = comp, \sdram_controlleri|Equal2~1 , sdram_controlleri|Equal2~1, blinky, 1
instance = comp, \sdram_controlleri|rd_ready_r , sdram_controlleri|rd_ready_r, blinky, 1
instance = comp, \r_led[3] , r_led[3], blinky, 1
instance = comp, \sdram_controlleri|busy~0 , sdram_controlleri|busy~0, blinky, 1
instance = comp, \sdram_controlleri|busy , sdram_controlleri|busy, blinky, 1
instance = comp, \r_led[4]~feeder , r_led[4]~feeder, blinky, 1
instance = comp, \r_led[4] , r_led[4], blinky, 1
instance = comp, \my_uart|tx_state~8 , my_uart|tx_state~8, blinky, 1
instance = comp, \Equal0~5 , Equal0~5, blinky, 1
instance = comp, \divider[21]~61 , divider[21]~61, blinky, 1
instance = comp, \divider[21] , divider[21], blinky, 1
instance = comp, \Equal0~0 , Equal0~0, blinky, 1
instance = comp, \Equal0~3 , Equal0~3, blinky, 1
instance = comp, \Equal0~1 , Equal0~1, blinky, 1
instance = comp, \Equal0~2 , Equal0~2, blinky, 1
instance = comp, \Equal0~4 , Equal0~4, blinky, 1
instance = comp, \Equal0~6 , Equal0~6, blinky, 1
instance = comp, \my_uart|Selector38~10 , my_uart|Selector38~10, blinky, 1
instance = comp, \my_uart|Selector26~0 , my_uart|Selector26~0, blinky, 1
instance = comp, \my_uart|tx_countdown[4] , my_uart|tx_countdown[4], blinky, 1
instance = comp, \my_uart|Add3~0 , my_uart|Add3~0, blinky, 1
instance = comp, \my_uart|Add3~2 , my_uart|Add3~2, blinky, 1
instance = comp, \my_uart|WideNor3 , my_uart|WideNor3, blinky, 1
instance = comp, \my_uart|Selector37~0 , my_uart|Selector37~0, blinky, 1
instance = comp, \my_uart|tx_state~7 , my_uart|tx_state~7, blinky, 1
instance = comp, \my_uart|Selector37~1 , my_uart|Selector37~1, blinky, 1
instance = comp, \my_uart|tx_state.TX_SENDING , my_uart|tx_state.TX_SENDING, blinky, 1
instance = comp, \my_uart|Selector29~3 , my_uart|Selector29~3, blinky, 1
instance = comp, \my_uart|Selector29~2 , my_uart|Selector29~2, blinky, 1
instance = comp, \my_uart|tx_countdown[1] , my_uart|tx_countdown[1], blinky, 1
instance = comp, \my_uart|Add3~4 , my_uart|Add3~4, blinky, 1
instance = comp, \my_uart|Selector28~0 , my_uart|Selector28~0, blinky, 1
instance = comp, \my_uart|tx_countdown[2] , my_uart|tx_countdown[2], blinky, 1
instance = comp, \my_uart|Add3~6 , my_uart|Add3~6, blinky, 1
instance = comp, \my_uart|Selector27~0 , my_uart|Selector27~0, blinky, 1
instance = comp, \my_uart|tx_countdown[3] , my_uart|tx_countdown[3], blinky, 1
instance = comp, \my_uart|Add3~8 , my_uart|Add3~8, blinky, 1
instance = comp, \my_uart|Selector31~0 , my_uart|Selector31~0, blinky, 1
instance = comp, \my_uart|tx_countdown[5]~0 , my_uart|tx_countdown[5]~0, blinky, 1
instance = comp, \my_uart|Selector30~0 , my_uart|Selector30~0, blinky, 1
instance = comp, \my_uart|tx_countdown[0] , my_uart|tx_countdown[0], blinky, 1
instance = comp, \my_uart|WideNor3~0 , my_uart|WideNor3~0, blinky, 1
instance = comp, \my_uart|WideNor3~1 , my_uart|WideNor3~1, blinky, 1
instance = comp, \my_uart|Selector38~11 , my_uart|Selector38~11, blinky, 1
instance = comp, \my_uart|Selector38~13 , my_uart|Selector38~13, blinky, 1
instance = comp, \my_uart|Selector38~8 , my_uart|Selector38~8, blinky, 1
instance = comp, \my_uart|Selector38~12 , my_uart|Selector38~12, blinky, 1
instance = comp, \my_uart|tx_state.TX_DELAY_RESTART , my_uart|tx_state.TX_DELAY_RESTART, blinky, 1
instance = comp, \my_uart|Selector38~9 , my_uart|Selector38~9, blinky, 1
instance = comp, \my_uart|Selector36~0 , my_uart|Selector36~0, blinky, 1
instance = comp, \my_uart|tx_state.TX_IDLE , my_uart|tx_state.TX_IDLE, blinky, 1
instance = comp, \my_uart|tx_bits_remaining[0]~4 , my_uart|tx_bits_remaining[0]~4, blinky, 1
instance = comp, \my_uart|tx_clk_divider~2 , my_uart|tx_clk_divider~2, blinky, 1
instance = comp, \my_uart|tx_clk_divider[7] , my_uart|tx_clk_divider[7], blinky, 1
instance = comp, \my_uart|Add2~0 , my_uart|Add2~0, blinky, 1
instance = comp, \my_uart|tx_clk_divider~9 , my_uart|tx_clk_divider~9, blinky, 1
instance = comp, \my_uart|tx_clk_divider[0] , my_uart|tx_clk_divider[0], blinky, 1
instance = comp, \my_uart|Add2~2 , my_uart|Add2~2, blinky, 1
instance = comp, \my_uart|tx_clk_divider~8 , my_uart|tx_clk_divider~8, blinky, 1
instance = comp, \my_uart|tx_clk_divider[1] , my_uart|tx_clk_divider[1], blinky, 1
instance = comp, \my_uart|Add2~4 , my_uart|Add2~4, blinky, 1
instance = comp, \my_uart|tx_clk_divider~7 , my_uart|tx_clk_divider~7, blinky, 1
instance = comp, \my_uart|tx_clk_divider[2] , my_uart|tx_clk_divider[2], blinky, 1
instance = comp, \my_uart|Add2~6 , my_uart|Add2~6, blinky, 1
instance = comp, \my_uart|tx_clk_divider~6 , my_uart|tx_clk_divider~6, blinky, 1
instance = comp, \my_uart|tx_clk_divider[3] , my_uart|tx_clk_divider[3], blinky, 1
instance = comp, \my_uart|Add2~8 , my_uart|Add2~8, blinky, 1
instance = comp, \my_uart|tx_clk_divider~5 , my_uart|tx_clk_divider~5, blinky, 1
instance = comp, \my_uart|tx_clk_divider[4] , my_uart|tx_clk_divider[4], blinky, 1
instance = comp, \my_uart|Add2~10 , my_uart|Add2~10, blinky, 1
instance = comp, \my_uart|tx_clk_divider~4 , my_uart|tx_clk_divider~4, blinky, 1
instance = comp, \my_uart|tx_clk_divider[5] , my_uart|tx_clk_divider[5], blinky, 1
instance = comp, \my_uart|Add2~12 , my_uart|Add2~12, blinky, 1
instance = comp, \my_uart|tx_clk_divider~3 , my_uart|tx_clk_divider~3, blinky, 1
instance = comp, \my_uart|tx_clk_divider[6] , my_uart|tx_clk_divider[6], blinky, 1
instance = comp, \my_uart|Add2~14 , my_uart|Add2~14, blinky, 1
instance = comp, \my_uart|tx_clk_divider~1 , my_uart|tx_clk_divider~1, blinky, 1
instance = comp, \my_uart|tx_clk_divider[8] , my_uart|tx_clk_divider[8], blinky, 1
instance = comp, \my_uart|Add2~16 , my_uart|Add2~16, blinky, 1
instance = comp, \my_uart|WideNor1~2 , my_uart|WideNor1~2, blinky, 1
instance = comp, \my_uart|tx_clk_divider~0 , my_uart|tx_clk_divider~0, blinky, 1
instance = comp, \my_uart|tx_clk_divider[9] , my_uart|tx_clk_divider[9], blinky, 1
instance = comp, \my_uart|Add2~18 , my_uart|Add2~18, blinky, 1
instance = comp, \my_uart|tx_clk_divider~10 , my_uart|tx_clk_divider~10, blinky, 1
instance = comp, \my_uart|tx_clk_divider[10] , my_uart|tx_clk_divider[10], blinky, 1
instance = comp, \my_uart|Add2~20 , my_uart|Add2~20, blinky, 1
instance = comp, \my_uart|WideNor1~0 , my_uart|WideNor1~0, blinky, 1
instance = comp, \my_uart|WideNor1~1 , my_uart|WideNor1~1, blinky, 1
instance = comp, \my_uart|WideNor1~3 , my_uart|WideNor1~3, blinky, 1
instance = comp, \my_uart|Selector25~2 , my_uart|Selector25~2, blinky, 1
instance = comp, \my_uart|tx_countdown[5] , my_uart|tx_countdown[5], blinky, 1
instance = comp, \my_uart|Add3~10 , my_uart|Add3~10, blinky, 1
instance = comp, \my_uart|tx_bits_remaining[0]~9 , my_uart|tx_bits_remaining[0]~9, blinky, 1
instance = comp, \my_uart|tx_bits_remaining[0]~5 , my_uart|tx_bits_remaining[0]~5, blinky, 1
instance = comp, \my_uart|tx_bits_remaining[0]~10 , my_uart|tx_bits_remaining[0]~10, blinky, 1
instance = comp, \my_uart|tx_bits_remaining[0] , my_uart|tx_bits_remaining[0], blinky, 1
instance = comp, \my_uart|tx_bits_remaining[1]~8 , my_uart|tx_bits_remaining[1]~8, blinky, 1
instance = comp, \my_uart|tx_bits_remaining[1] , my_uart|tx_bits_remaining[1], blinky, 1
instance = comp, \my_uart|Add5~1 , my_uart|Add5~1, blinky, 1
instance = comp, \my_uart|tx_bits_remaining[2]~7 , my_uart|tx_bits_remaining[2]~7, blinky, 1
instance = comp, \my_uart|tx_bits_remaining[2] , my_uart|tx_bits_remaining[2], blinky, 1
instance = comp, \my_uart|Add5~0 , my_uart|Add5~0, blinky, 1
instance = comp, \my_uart|tx_bits_remaining[3]~6 , my_uart|tx_bits_remaining[3]~6, blinky, 1
instance = comp, \my_uart|tx_bits_remaining[3] , my_uart|tx_bits_remaining[3], blinky, 1
instance = comp, \my_uart|WideOr5 , my_uart|WideOr5, blinky, 1
instance = comp, \my_uart|tx_out~0 , my_uart|tx_out~0, blinky, 1
instance = comp, \DQ[5]~input , DQ[5]~input, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r~6 , sdram_controlleri|rd_data_r~6, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r[2]~1 , sdram_controlleri|rd_data_r[2]~1, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r[5] , sdram_controlleri|rd_data_r[5], blinky, 1
instance = comp, \uart_tx_byte[5]~feeder , uart_tx_byte[5]~feeder, blinky, 1
instance = comp, \uart_tx_byte[5] , uart_tx_byte[5], blinky, 1
instance = comp, \my_uart|tx_data[7]~0 , my_uart|tx_data[7]~0, blinky, 1
instance = comp, \DQ[7]~input , DQ[7]~input, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r~8 , sdram_controlleri|rd_data_r~8, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r[7] , sdram_controlleri|rd_data_r[7], blinky, 1
instance = comp, \uart_tx_byte[7] , uart_tx_byte[7], blinky, 1
instance = comp, \my_uart|tx_data[7]~1 , my_uart|tx_data[7]~1, blinky, 1
instance = comp, \my_uart|tx_data[7] , my_uart|tx_data[7], blinky, 1
instance = comp, \DQ[6]~input , DQ[6]~input, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r~7 , sdram_controlleri|rd_data_r~7, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r[6] , sdram_controlleri|rd_data_r[6], blinky, 1
instance = comp, \uart_tx_byte[6]~2 , uart_tx_byte[6]~2, blinky, 1
instance = comp, \uart_tx_byte[6] , uart_tx_byte[6], blinky, 1
instance = comp, \my_uart|Selector18~0 , my_uart|Selector18~0, blinky, 1
instance = comp, \my_uart|tx_data[6] , my_uart|tx_data[6], blinky, 1
instance = comp, \my_uart|Selector19~0 , my_uart|Selector19~0, blinky, 1
instance = comp, \my_uart|tx_data[5] , my_uart|tx_data[5], blinky, 1
instance = comp, \DQ[4]~input , DQ[4]~input, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r~5 , sdram_controlleri|rd_data_r~5, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r[4] , sdram_controlleri|rd_data_r[4], blinky, 1
instance = comp, \uart_tx_byte[4]~1 , uart_tx_byte[4]~1, blinky, 1
instance = comp, \uart_tx_byte[4] , uart_tx_byte[4], blinky, 1
instance = comp, \my_uart|Selector20~0 , my_uart|Selector20~0, blinky, 1
instance = comp, \my_uart|tx_data[4] , my_uart|tx_data[4], blinky, 1
instance = comp, \DQ[3]~input , DQ[3]~input, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r~4 , sdram_controlleri|rd_data_r~4, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r[3] , sdram_controlleri|rd_data_r[3], blinky, 1
instance = comp, \uart_tx_byte[3]~0 , uart_tx_byte[3]~0, blinky, 1
instance = comp, \uart_tx_byte[3] , uart_tx_byte[3], blinky, 1
instance = comp, \my_uart|Selector21~0 , my_uart|Selector21~0, blinky, 1
instance = comp, \my_uart|tx_data[3] , my_uart|tx_data[3], blinky, 1
instance = comp, \DQ[2]~input , DQ[2]~input, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r~3 , sdram_controlleri|rd_data_r~3, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r[2] , sdram_controlleri|rd_data_r[2], blinky, 1
instance = comp, \uart_tx_byte[2]~feeder , uart_tx_byte[2]~feeder, blinky, 1
instance = comp, \uart_tx_byte[2] , uart_tx_byte[2], blinky, 1
instance = comp, \my_uart|Selector22~0 , my_uart|Selector22~0, blinky, 1
instance = comp, \my_uart|tx_data[2] , my_uart|tx_data[2], blinky, 1
instance = comp, \DQ[1]~input , DQ[1]~input, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r~2 , sdram_controlleri|rd_data_r~2, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r[1] , sdram_controlleri|rd_data_r[1], blinky, 1
instance = comp, \uart_tx_byte[1]~feeder , uart_tx_byte[1]~feeder, blinky, 1
instance = comp, \uart_tx_byte[1] , uart_tx_byte[1], blinky, 1
instance = comp, \my_uart|Selector23~0 , my_uart|Selector23~0, blinky, 1
instance = comp, \my_uart|tx_data[1] , my_uart|tx_data[1], blinky, 1
instance = comp, \DQ[0]~input , DQ[0]~input, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r~0 , sdram_controlleri|rd_data_r~0, blinky, 1
instance = comp, \sdram_controlleri|rd_data_r[0] , sdram_controlleri|rd_data_r[0], blinky, 1
instance = comp, \uart_tx_byte[0] , uart_tx_byte[0], blinky, 1
instance = comp, \my_uart|Selector24~0 , my_uart|Selector24~0, blinky, 1
instance = comp, \my_uart|tx_data[0] , my_uart|tx_data[0], blinky, 1
instance = comp, \my_uart|tx_out~1 , my_uart|tx_out~1, blinky, 1
instance = comp, \my_uart|tx_out , my_uart|tx_out, blinky, 1
instance = comp, \myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, blinky, 1
instance = comp, \my_lvds|slot~2 , my_lvds|slot~2, blinky, 1
instance = comp, \my_lvds|slot[2] , my_lvds|slot[2], blinky, 1
instance = comp, \my_lvds|slot~1 , my_lvds|slot~1, blinky, 1
instance = comp, \my_lvds|slot[0] , my_lvds|slot[0], blinky, 1
instance = comp, \my_lvds|slot~0 , my_lvds|slot~0, blinky, 1
instance = comp, \my_lvds|slot[1] , my_lvds|slot[1], blinky, 1
instance = comp, \my_lvds|WideOr1~0 , my_lvds|WideOr1~0, blinky, 1
instance = comp, \lvds_clk~output_pseudo_diff , lvds_clk~output_pseudo_diff, blinky, 1
instance = comp, \my_lvds|Mux0~0 , my_lvds|Mux0~0, blinky, 1
instance = comp, \my_lvds|Add2~10 , my_lvds|Add2~10, blinky, 1
instance = comp, \my_lvds|Add2~12 , my_lvds|Add2~12, blinky, 1
instance = comp, \my_lvds|Add2~14 , my_lvds|Add2~14, blinky, 1
instance = comp, \my_lvds|vcurrent~6 , my_lvds|vcurrent~6, blinky, 1
instance = comp, \my_lvds|Add3~0 , my_lvds|Add3~0, blinky, 1
instance = comp, \my_lvds|Add3~2 , my_lvds|Add3~2, blinky, 1
instance = comp, \my_lvds|Equal1~0 , my_lvds|Equal1~0, blinky, 1
instance = comp, \my_lvds|hcurrent[1] , my_lvds|hcurrent[1], blinky, 1
instance = comp, \my_lvds|Add3~4 , my_lvds|Add3~4, blinky, 1
instance = comp, \my_lvds|hcurrent[2] , my_lvds|hcurrent[2], blinky, 1
instance = comp, \my_lvds|Add3~6 , my_lvds|Add3~6, blinky, 1
instance = comp, \my_lvds|Add3~8 , my_lvds|Add3~8, blinky, 1
instance = comp, \my_lvds|Add3~10 , my_lvds|Add3~10, blinky, 1
instance = comp, \my_lvds|hcurrent~5 , my_lvds|hcurrent~5, blinky, 1
instance = comp, \my_lvds|hcurrent[5] , my_lvds|hcurrent[5], blinky, 1
instance = comp, \my_lvds|Add3~12 , my_lvds|Add3~12, blinky, 1
instance = comp, \my_lvds|hcurrent~0 , my_lvds|hcurrent~0, blinky, 1
instance = comp, \my_lvds|hcurrent[6] , my_lvds|hcurrent[6], blinky, 1
instance = comp, \my_lvds|Add3~14 , my_lvds|Add3~14, blinky, 1
instance = comp, \my_lvds|hcurrent~1 , my_lvds|hcurrent~1, blinky, 1
instance = comp, \my_lvds|hcurrent[7] , my_lvds|hcurrent[7], blinky, 1
instance = comp, \my_lvds|Add3~16 , my_lvds|Add3~16, blinky, 1
instance = comp, \my_lvds|hcurrent~2 , my_lvds|hcurrent~2, blinky, 1
instance = comp, \my_lvds|hcurrent[8] , my_lvds|hcurrent[8], blinky, 1
instance = comp, \my_lvds|Add3~18 , my_lvds|Add3~18, blinky, 1
instance = comp, \my_lvds|hcurrent~3 , my_lvds|hcurrent~3, blinky, 1
instance = comp, \my_lvds|hcurrent[9] , my_lvds|hcurrent[9], blinky, 1
instance = comp, \my_lvds|Equal2~0 , my_lvds|Equal2~0, blinky, 1
instance = comp, \my_lvds|hcurrent~4 , my_lvds|hcurrent~4, blinky, 1
instance = comp, \my_lvds|hcurrent[3] , my_lvds|hcurrent[3], blinky, 1
instance = comp, \my_lvds|hcurrent[4] , my_lvds|hcurrent[4], blinky, 1
instance = comp, \my_lvds|Add3~20 , my_lvds|Add3~20, blinky, 1
instance = comp, \my_lvds|hcurrent[10] , my_lvds|hcurrent[10], blinky, 1
instance = comp, \my_lvds|Add3~22 , my_lvds|Add3~22, blinky, 1
instance = comp, \my_lvds|hcurrent[11] , my_lvds|hcurrent[11], blinky, 1
instance = comp, \my_lvds|Equal2~1 , my_lvds|Equal2~1, blinky, 1
instance = comp, \my_lvds|hcurrent~6 , my_lvds|hcurrent~6, blinky, 1
instance = comp, \my_lvds|hcurrent[0] , my_lvds|hcurrent[0], blinky, 1
instance = comp, \my_lvds|Equal2~2 , my_lvds|Equal2~2, blinky, 1
instance = comp, \my_lvds|vcurrent[2]~0 , my_lvds|vcurrent[2]~0, blinky, 1
instance = comp, \my_lvds|vcurrent[7] , my_lvds|vcurrent[7], blinky, 1
instance = comp, \my_lvds|Add2~16 , my_lvds|Add2~16, blinky, 1
instance = comp, \my_lvds|vcurrent[8] , my_lvds|vcurrent[8], blinky, 1
instance = comp, \my_lvds|Add2~18 , my_lvds|Add2~18, blinky, 1
instance = comp, \my_lvds|vcurrent[9] , my_lvds|vcurrent[9], blinky, 1
instance = comp, \my_lvds|Add2~20 , my_lvds|Add2~20, blinky, 1
instance = comp, \my_lvds|vcurrent~1 , my_lvds|vcurrent~1, blinky, 1
instance = comp, \my_lvds|vcurrent[10] , my_lvds|vcurrent[10], blinky, 1
instance = comp, \my_lvds|Add2~22 , my_lvds|Add2~22, blinky, 1
instance = comp, \my_lvds|vcurrent[11] , my_lvds|vcurrent[11], blinky, 1
instance = comp, \my_lvds|Equal3~1 , my_lvds|Equal3~1, blinky, 1
instance = comp, \my_lvds|Add2~0 , my_lvds|Add2~0, blinky, 1
instance = comp, \my_lvds|vcurrent~3 , my_lvds|vcurrent~3, blinky, 1
instance = comp, \my_lvds|vcurrent[0] , my_lvds|vcurrent[0], blinky, 1
instance = comp, \my_lvds|Add2~2 , my_lvds|Add2~2, blinky, 1
instance = comp, \my_lvds|vcurrent~2 , my_lvds|vcurrent~2, blinky, 1
instance = comp, \my_lvds|vcurrent[1] , my_lvds|vcurrent[1], blinky, 1
instance = comp, \my_lvds|Add2~4 , my_lvds|Add2~4, blinky, 1
instance = comp, \my_lvds|vcurrent[2] , my_lvds|vcurrent[2], blinky, 1
instance = comp, \my_lvds|Equal3~2 , my_lvds|Equal3~2, blinky, 1
instance = comp, \my_lvds|Add2~6 , my_lvds|Add2~6, blinky, 1
instance = comp, \my_lvds|vcurrent~4 , my_lvds|vcurrent~4, blinky, 1
instance = comp, \my_lvds|vcurrent[3] , my_lvds|vcurrent[3], blinky, 1
instance = comp, \my_lvds|Add2~8 , my_lvds|Add2~8, blinky, 1
instance = comp, \my_lvds|vcurrent[4] , my_lvds|vcurrent[4], blinky, 1
instance = comp, \my_lvds|vcurrent[5] , my_lvds|vcurrent[5], blinky, 1
instance = comp, \my_lvds|Equal3~0 , my_lvds|Equal3~0, blinky, 1
instance = comp, \my_lvds|vcurrent~5 , my_lvds|vcurrent~5, blinky, 1
instance = comp, \my_lvds|vcurrent[6] , my_lvds|vcurrent[6], blinky, 1
instance = comp, \my_lvds|LessThan6~0 , my_lvds|LessThan6~0, blinky, 1
instance = comp, \my_lvds|always0~1 , my_lvds|always0~1, blinky, 1
instance = comp, \my_lvds|always0~2 , my_lvds|always0~2, blinky, 1
instance = comp, \my_lvds|always0~0 , my_lvds|always0~0, blinky, 1
instance = comp, \my_lvds|always0~3 , my_lvds|always0~3, blinky, 1
instance = comp, \my_lvds|vsync , my_lvds|vsync, blinky, 1
instance = comp, \my_lvds|Add1~0 , my_lvds|Add1~0, blinky, 1
instance = comp, \my_lvds|Add1~2 , my_lvds|Add1~2, blinky, 1
instance = comp, \my_lvds|Add1~4 , my_lvds|Add1~4, blinky, 1
instance = comp, \my_lvds|Add1~6 , my_lvds|Add1~6, blinky, 1
instance = comp, \my_lvds|Add1~8 , my_lvds|Add1~8, blinky, 1
instance = comp, \my_lvds|Add1~10 , my_lvds|Add1~10, blinky, 1
instance = comp, \my_lvds|Add1~12 , my_lvds|Add1~12, blinky, 1
instance = comp, \my_lvds|Add1~14 , my_lvds|Add1~14, blinky, 1
instance = comp, \my_lvds|Add1~16 , my_lvds|Add1~16, blinky, 1
instance = comp, \my_lvds|Add1~18 , my_lvds|Add1~18, blinky, 1
instance = comp, \my_lvds|LessThan3~1 , my_lvds|LessThan3~1, blinky, 1
instance = comp, \my_lvds|Add1~20 , my_lvds|Add1~20, blinky, 1
instance = comp, \my_lvds|Add1~22 , my_lvds|Add1~22, blinky, 1
instance = comp, \my_lvds|LessThan3~0 , my_lvds|LessThan3~0, blinky, 1
instance = comp, \my_lvds|LessThan3~2 , my_lvds|LessThan3~2, blinky, 1
instance = comp, \my_lvds|y[0]~0 , my_lvds|y[0]~0, blinky, 1
instance = comp, \rom_address[0] , rom_address[0], blinky, 1
instance = comp, \my_lvds|y[1]~1 , my_lvds|y[1]~1, blinky, 1
instance = comp, \rom_address[1] , rom_address[1], blinky, 1
instance = comp, \my_lvds|y[2]~2 , my_lvds|y[2]~2, blinky, 1
instance = comp, \rom_address[2] , rom_address[2], blinky, 1
instance = comp, \my_lvds|Add0~0 , my_lvds|Add0~0, blinky, 1
instance = comp, \my_lvds|Add0~2 , my_lvds|Add0~2, blinky, 1
instance = comp, \my_lvds|Add0~4 , my_lvds|Add0~4, blinky, 1
instance = comp, \my_lvds|Add0~6 , my_lvds|Add0~6, blinky, 1
instance = comp, \my_lvds|Add0~8 , my_lvds|Add0~8, blinky, 1
instance = comp, \my_lvds|Add0~10 , my_lvds|Add0~10, blinky, 1
instance = comp, \my_lvds|Add0~12 , my_lvds|Add0~12, blinky, 1
instance = comp, \my_lvds|Add0~14 , my_lvds|Add0~14, blinky, 1
instance = comp, \my_lvds|Add0~16 , my_lvds|Add0~16, blinky, 1
instance = comp, \my_lvds|LessThan1~0 , my_lvds|LessThan1~0, blinky, 1
instance = comp, \my_lvds|x[8]~2 , my_lvds|x[8]~2, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|address_reg_b[1] , ram_inst|altsyncram_component|auto_generated|address_reg_b[1], blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[1] , ram_inst|altsyncram_component|auto_generated|out_address_reg_b[1], blinky, 1
instance = comp, \my_lvds|x[7]~4 , my_lvds|x[7]~4, blinky, 1
instance = comp, \my_lvds|x[9]~3 , my_lvds|x[9]~3, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0 , ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0 , ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0, blinky, 1
instance = comp, \my_lvds|y[3]~3 , my_lvds|y[3]~3, blinky, 1
instance = comp, \my_lvds|y[4]~4 , my_lvds|y[4]~4, blinky, 1
instance = comp, \my_lvds|y[5]~5 , my_lvds|y[5]~5, blinky, 1
instance = comp, \my_lvds|y[6]~6 , my_lvds|y[6]~6, blinky, 1
instance = comp, \my_lvds|y[7]~7 , my_lvds|y[7]~7, blinky, 1
instance = comp, \my_lvds|y[8]~8 , my_lvds|y[8]~8, blinky, 1
instance = comp, \my_lvds|y[9]~9 , my_lvds|y[9]~9, blinky, 1
instance = comp, \~GND , ~GND, blinky, 1
instance = comp, \my_lvds|x[2]~5 , my_lvds|x[2]~5, blinky, 1
instance = comp, \my_lvds|x[3]~6 , my_lvds|x[3]~6, blinky, 1
instance = comp, \my_lvds|x[4]~7 , my_lvds|x[4]~7, blinky, 1
instance = comp, \my_lvds|x[5]~8 , my_lvds|x[5]~8, blinky, 1
instance = comp, \my_lvds|x[6]~9 , my_lvds|x[6]~9, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a48 , ram_inst|altsyncram_component|auto_generated|ram_block1a48, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0 , ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0 , ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a56 , ram_inst|altsyncram_component|auto_generated|ram_block1a56, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|address_reg_b[0] , ram_inst|altsyncram_component|auto_generated|address_reg_b[0], blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[0] , ram_inst|altsyncram_component|auto_generated|out_address_reg_b[0], blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0 , ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0 , ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a40 , ram_inst|altsyncram_component|auto_generated|ram_block1a40, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0 , ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3] , ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3], blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a32 , ram_inst|altsyncram_component|auto_generated|ram_block1a32, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~0 , ram_inst|altsyncram_component|auto_generated|mux3|_~0, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~1 , ram_inst|altsyncram_component|auto_generated|mux3|_~1, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0 , ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3] , ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3], blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a8 , ram_inst|altsyncram_component|auto_generated|ram_block1a8, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0 , ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~0 , ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~0, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~1 , ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~1, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a0 , ram_inst|altsyncram_component|auto_generated|ram_block1a0, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0 , ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3] , ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3], blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a16 , ram_inst|altsyncram_component|auto_generated|ram_block1a16, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~2 , ram_inst|altsyncram_component|auto_generated|mux3|_~2, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0 , ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3] , ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3], blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a24 , ram_inst|altsyncram_component|auto_generated|ram_block1a24, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~3 , ram_inst|altsyncram_component|auto_generated|mux3|_~3, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|address_reg_b[2] , ram_inst|altsyncram_component|auto_generated|address_reg_b[2], blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder , ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2] , ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2], blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~4 , ram_inst|altsyncram_component|auto_generated|mux3|_~4, blinky, 1
instance = comp, \rom_address[3] , rom_address[3], blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a17 , ram_inst|altsyncram_component|auto_generated|ram_block1a17, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a1 , ram_inst|altsyncram_component|auto_generated|ram_block1a1, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~7 , ram_inst|altsyncram_component|auto_generated|mux3|_~7, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a9 , ram_inst|altsyncram_component|auto_generated|ram_block1a9, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a25 , ram_inst|altsyncram_component|auto_generated|ram_block1a25, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~8 , ram_inst|altsyncram_component|auto_generated|mux3|_~8, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a57 , ram_inst|altsyncram_component|auto_generated|ram_block1a57, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a33 , ram_inst|altsyncram_component|auto_generated|ram_block1a33, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a41 , ram_inst|altsyncram_component|auto_generated|ram_block1a41, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~5 , ram_inst|altsyncram_component|auto_generated|mux3|_~5, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a49 , ram_inst|altsyncram_component|auto_generated|ram_block1a49, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~6 , ram_inst|altsyncram_component|auto_generated|mux3|_~6, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~9 , ram_inst|altsyncram_component|auto_generated|mux3|_~9, blinky, 1
instance = comp, \rom_address[4] , rom_address[4], blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a18 , ram_inst|altsyncram_component|auto_generated|ram_block1a18, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a2 , ram_inst|altsyncram_component|auto_generated|ram_block1a2, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~12 , ram_inst|altsyncram_component|auto_generated|mux3|_~12, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a26 , ram_inst|altsyncram_component|auto_generated|ram_block1a26, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a10 , ram_inst|altsyncram_component|auto_generated|ram_block1a10, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~13 , ram_inst|altsyncram_component|auto_generated|mux3|_~13, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a58 , ram_inst|altsyncram_component|auto_generated|ram_block1a58, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a42 , ram_inst|altsyncram_component|auto_generated|ram_block1a42, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a34 , ram_inst|altsyncram_component|auto_generated|ram_block1a34, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~10 , ram_inst|altsyncram_component|auto_generated|mux3|_~10, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a50 , ram_inst|altsyncram_component|auto_generated|ram_block1a50, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~11 , ram_inst|altsyncram_component|auto_generated|mux3|_~11, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~14 , ram_inst|altsyncram_component|auto_generated|mux3|_~14, blinky, 1
instance = comp, \rom_address[5] , rom_address[5], blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a59 , ram_inst|altsyncram_component|auto_generated|ram_block1a59, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a43 , ram_inst|altsyncram_component|auto_generated|ram_block1a43, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a35 , ram_inst|altsyncram_component|auto_generated|ram_block1a35, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~15 , ram_inst|altsyncram_component|auto_generated|mux3|_~15, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a51 , ram_inst|altsyncram_component|auto_generated|ram_block1a51, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~16 , ram_inst|altsyncram_component|auto_generated|mux3|_~16, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a11 , ram_inst|altsyncram_component|auto_generated|ram_block1a11, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a3 , ram_inst|altsyncram_component|auto_generated|ram_block1a3, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a19 , ram_inst|altsyncram_component|auto_generated|ram_block1a19, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~17 , ram_inst|altsyncram_component|auto_generated|mux3|_~17, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a27 , ram_inst|altsyncram_component|auto_generated|ram_block1a27, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~18 , ram_inst|altsyncram_component|auto_generated|mux3|_~18, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~19 , ram_inst|altsyncram_component|auto_generated|mux3|_~19, blinky, 1
instance = comp, \rom_address[6] , rom_address[6], blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a28 , ram_inst|altsyncram_component|auto_generated|ram_block1a28, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a12 , ram_inst|altsyncram_component|auto_generated|ram_block1a12, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a20 , ram_inst|altsyncram_component|auto_generated|ram_block1a20, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a4 , ram_inst|altsyncram_component|auto_generated|ram_block1a4, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~22 , ram_inst|altsyncram_component|auto_generated|mux3|_~22, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~23 , ram_inst|altsyncram_component|auto_generated|mux3|_~23, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a44 , ram_inst|altsyncram_component|auto_generated|ram_block1a44, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a36 , ram_inst|altsyncram_component|auto_generated|ram_block1a36, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~20 , ram_inst|altsyncram_component|auto_generated|mux3|_~20, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a52 , ram_inst|altsyncram_component|auto_generated|ram_block1a52, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a60 , ram_inst|altsyncram_component|auto_generated|ram_block1a60, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~21 , ram_inst|altsyncram_component|auto_generated|mux3|_~21, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~24 , ram_inst|altsyncram_component|auto_generated|mux3|_~24, blinky, 1
instance = comp, \rom_address[7] , rom_address[7], blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a29 , ram_inst|altsyncram_component|auto_generated|ram_block1a29, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a21 , ram_inst|altsyncram_component|auto_generated|ram_block1a21, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a5 , ram_inst|altsyncram_component|auto_generated|ram_block1a5, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~27 , ram_inst|altsyncram_component|auto_generated|mux3|_~27, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a13 , ram_inst|altsyncram_component|auto_generated|ram_block1a13, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~28 , ram_inst|altsyncram_component|auto_generated|mux3|_~28, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a37 , ram_inst|altsyncram_component|auto_generated|ram_block1a37, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a45 , ram_inst|altsyncram_component|auto_generated|ram_block1a45, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~25 , ram_inst|altsyncram_component|auto_generated|mux3|_~25, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a61 , ram_inst|altsyncram_component|auto_generated|ram_block1a61, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a53 , ram_inst|altsyncram_component|auto_generated|ram_block1a53, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~26 , ram_inst|altsyncram_component|auto_generated|mux3|_~26, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~29 , ram_inst|altsyncram_component|auto_generated|mux3|_~29, blinky, 1
instance = comp, \rom_address[8] , rom_address[8], blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a30 , ram_inst|altsyncram_component|auto_generated|ram_block1a30, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a6 , ram_inst|altsyncram_component|auto_generated|ram_block1a6, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a22 , ram_inst|altsyncram_component|auto_generated|ram_block1a22, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~32 , ram_inst|altsyncram_component|auto_generated|mux3|_~32, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a14 , ram_inst|altsyncram_component|auto_generated|ram_block1a14, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~33 , ram_inst|altsyncram_component|auto_generated|mux3|_~33, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a46 , ram_inst|altsyncram_component|auto_generated|ram_block1a46, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a38 , ram_inst|altsyncram_component|auto_generated|ram_block1a38, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~30 , ram_inst|altsyncram_component|auto_generated|mux3|_~30, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a54 , ram_inst|altsyncram_component|auto_generated|ram_block1a54, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|ram_block1a62 , ram_inst|altsyncram_component|auto_generated|ram_block1a62, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~31 , ram_inst|altsyncram_component|auto_generated|mux3|_~31, blinky, 1
instance = comp, \ram_inst|altsyncram_component|auto_generated|mux3|_~34 , ram_inst|altsyncram_component|auto_generated|mux3|_~34, blinky, 1
instance = comp, \rom_address[9] , rom_address[9], blinky, 1
instance = comp, \rom_inst|altsyncram_component|auto_generated|ram_block1a0 , rom_inst|altsyncram_component|auto_generated|ram_block1a0, blinky, 1
instance = comp, \my_lvds|x[1]~0 , my_lvds|x[1]~0, blinky, 1
instance = comp, \my_lvds|x[0]~1 , my_lvds|x[0]~1, blinky, 1
instance = comp, \Mux0~0 , Mux0~0, blinky, 1
instance = comp, \Mux0~1 , Mux0~1, blinky, 1
instance = comp, \r_color[2] , r_color[2], blinky, 1
instance = comp, \my_lvds|nextColor[0]~feeder , my_lvds|nextColor[0]~feeder, blinky, 1
instance = comp, \my_lvds|Equal0~0 , my_lvds|Equal0~0, blinky, 1
instance = comp, \my_lvds|nextColor[0] , my_lvds|nextColor[0], blinky, 1
instance = comp, \my_lvds|always0~4 , my_lvds|always0~4, blinky, 1
instance = comp, \my_lvds|LessThan4~0 , my_lvds|LessThan4~0, blinky, 1
instance = comp, \my_lvds|always0~5 , my_lvds|always0~5, blinky, 1
instance = comp, \my_lvds|always0~6 , my_lvds|always0~6, blinky, 1
instance = comp, \my_lvds|hsync , my_lvds|hsync, blinky, 1
instance = comp, \my_lvds|blue~0 , my_lvds|blue~0, blinky, 1
instance = comp, \my_lvds|blue[0] , my_lvds|blue[0], blinky, 1
instance = comp, \my_lvds|nextColor_even[6]~feeder , my_lvds|nextColor_even[6]~feeder, blinky, 1
instance = comp, \my_lvds|nextColor_even[6] , my_lvds|nextColor_even[6], blinky, 1
instance = comp, \my_lvds|red~0 , my_lvds|red~0, blinky, 1
instance = comp, \my_lvds|red[0] , my_lvds|red[0], blinky, 1
instance = comp, \my_lvds|Mux0~1 , my_lvds|Mux0~1, blinky, 1
instance = comp, \lvds_rx[0]~output_pseudo_diff , lvds_rx[0]~output_pseudo_diff, blinky, 1
instance = comp, \lvds_rx[1]~output_pseudo_diff , lvds_rx[1]~output_pseudo_diff, blinky, 1
instance = comp, \my_lvds|Mux2~1 , my_lvds|Mux2~1, blinky, 1
instance = comp, \my_lvds|Mux2~0 , my_lvds|Mux2~0, blinky, 1
instance = comp, \my_lvds|Mux2~2 , my_lvds|Mux2~2, blinky, 1
instance = comp, \lvds_rx[2]~output_pseudo_diff , lvds_rx[2]~output_pseudo_diff, blinky, 1
instance = comp, \Mux1~0 , Mux1~0, blinky, 1
instance = comp, \Mux1~1 , Mux1~1, blinky, 1
instance = comp, \r_color_even[2] , r_color_even[2], blinky, 1
instance = comp, \my_lvds|nextColor_even[0] , my_lvds|nextColor_even[0], blinky, 1
instance = comp, \my_lvds|blue_even~0 , my_lvds|blue_even~0, blinky, 1
instance = comp, \my_lvds|blue_even[0] , my_lvds|blue_even[0], blinky, 1
instance = comp, \my_lvds|Mux3~0 , my_lvds|Mux3~0, blinky, 1
instance = comp, \lvds_even_rx[0]~output_pseudo_diff , lvds_even_rx[0]~output_pseudo_diff, blinky, 1
instance = comp, \lvds_even_rx[1]~output_pseudo_diff , lvds_even_rx[1]~output_pseudo_diff, blinky, 1
instance = comp, \my_lvds|Mux5~0 , my_lvds|Mux5~0, blinky, 1
instance = comp, \lvds_even_rx[2]~output_pseudo_diff , lvds_even_rx[2]~output_pseudo_diff, blinky, 1
instance = comp, \sdram_controlleri|addr[4]~0 , sdram_controlleri|addr[4]~0, blinky, 1
instance = comp, \sdram_controlleri|addr[4]~1 , sdram_controlleri|addr[4]~1, blinky, 1
instance = comp, \sdram_controlleri|WideOr12~0 , sdram_controlleri|WideOr12~0, blinky, 1
instance = comp, \sdram_controlleri|command~0 , sdram_controlleri|command~0, blinky, 1
instance = comp, \sdram_controlleri|command[0] , sdram_controlleri|command[0], blinky, 1
instance = comp, \sdram_controlleri|addr[10]~2 , sdram_controlleri|addr[10]~2, blinky, 1
instance = comp, \sdram_controlleri|addr[10]~3 , sdram_controlleri|addr[10]~3, blinky, 1
instance = comp, \sdram_controlleri|WideOr7~0 , sdram_controlleri|WideOr7~0, blinky, 1
instance = comp, \sdram_controlleri|command~1 , sdram_controlleri|command~1, blinky, 1
instance = comp, \sdram_controlleri|command[5]~feeder , sdram_controlleri|command[5]~feeder, blinky, 1
instance = comp, \sdram_controlleri|command[5] , sdram_controlleri|command[5], blinky, 1
instance = comp, \sdram_controlleri|WideOr9~0 , sdram_controlleri|WideOr9~0, blinky, 1
instance = comp, \sdram_controlleri|command~2 , sdram_controlleri|command~2, blinky, 1
instance = comp, \sdram_controlleri|command[3] , sdram_controlleri|command[3], blinky, 1
instance = comp, \sdram_controlleri|WideOr8~1 , sdram_controlleri|WideOr8~1, blinky, 1
instance = comp, \sdram_controlleri|command~3 , sdram_controlleri|command~3, blinky, 1
instance = comp, \sdram_controlleri|command[4] , sdram_controlleri|command[4], blinky, 1
instance = comp, \DQ[8]~input , DQ[8]~input, blinky, 1
instance = comp, \DQ[9]~input , DQ[9]~input, blinky, 1
instance = comp, \DQ[10]~input , DQ[10]~input, blinky, 1
instance = comp, \DQ[11]~input , DQ[11]~input, blinky, 1
instance = comp, \DQ[12]~input , DQ[12]~input, blinky, 1
instance = comp, \DQ[13]~input , DQ[13]~input, blinky, 1
instance = comp, \DQ[14]~input , DQ[14]~input, blinky, 1
instance = comp, \DQ[15]~input , DQ[15]~input, blinky, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, blinky, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, blinky, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, blinky, 1
