# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Test_dma.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../../Test_dma.srcs/sources_1/bd/base/ipshared/34f8/hdl" --include "../../../../../Test_dma.srcs/sources_1/bd/base/ipshared/d0f7" --include "G:/Vivado/Vivado/2020.2/data/xilinx_vip/include" \
"Test_wrapper_tb_time_impl.v" \
"../../../../../Test_dma.srcs/sources_1/bd/Test/hdl/Test_wrapper.v" \

sv xil_defaultlib  --include "../../../../../Test_dma.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../../Test_dma.srcs/sources_1/bd/base/ipshared/34f8/hdl" --include "../../../../../Test_dma.srcs/sources_1/bd/base/ipshared/d0f7" --include "G:/Vivado/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../../Test_dma.srcs/sim_1/new/Test_wrapper_tb.sv" \

# Do not sort compile order
nosort
