// Seed: 257545923
module module_0 (
    output wire id_0,
    output wor  id_1
    , id_3
);
  assign id_3 = 1'h0;
  supply0 id_4 = -1'b0;
  generate
    if (1) begin : LABEL_0
      assign id_4 = -1'b0;
    end
  endgenerate
  assign id_4 = -1;
endmodule
module module_1 (
    input uwire id_0,
    input wor   id_1,
    inout uwire id_2,
    input wire  id_3,
    input tri   id_4,
    input wand  id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  logic id_8[-1 : 1 'b0 ==  1 'b0];
  assign id_7 = id_2;
endmodule
