-------------------------------------
| Tool Version : Vivado v.2025.1.1
| Date         : Sat Jan 31 21:59:29 2026
| Host         : ece-linlabsrv01
| Design       : checkpoint_bd_0_wrapper
| Device       : xczu3eg-sbva484-1-E-
-------------------------------------

For more information on clockInfo.txt clock routing debug file see https://support.xilinx.com/s/article/000035660?language=en_US

***********************
Running Pre-CRP Checker
***********************
Number of global clocks: 1
	Number of BUFGCE: 1
	Number of BUFGCE_HDIO: 0
	Number of BUFG_CTRL: 0
	Number of BUFGCE_DIV: 0
	Number of BUFG_GT: 0
	Number of BUFG_PS: 0
	Number of BUFG_FABRIC: 0
	Running suboptimal placement checker for 1 clocks (and their loads) which do not have the CLOCK_LOW_FANOUT property but have a fanout less than 2000...
********************************
Clock Net Route Info (CRP Input)
********************************
Clock 1: bd_0_i/hls_inst/inst/ap_NS_fsm18_out_bufg_place
	Clock source type: BUFGCE
	Clock source region: X1Y2
	Clock regions with locked loads: X0Y1 X0Y2 X1Y1 X1Y2 
	initial rect ((0, 1), (1, 2))



*****************
User Constraints:
*****************
No user constraints found


***********************
Running Pre-CRP Checker
***********************
Number of global clocks: 1
	Number of BUFGCE: 1
	Number of BUFGCE_HDIO: 0
	Number of BUFG_CTRL: 0
	Number of BUFGCE_DIV: 0
	Number of BUFG_GT: 0
	Number of BUFG_PS: 0
	Number of BUFG_FABRIC: 0
	Running suboptimal placement checker for 1 clocks (and their loads) which do not have the CLOCK_LOW_FANOUT property but have a fanout less than 2000...
********************************
Clock Net Route Info (CRP Input)
********************************
Clock 1: bd_0_i/hls_inst/inst/ap_NS_fsm18_out
	Clock source type: BUFGCE
	Clock source region: X1Y2
	Clock regions with locked loads: X0Y1 X0Y2 X1Y1 X1Y2 
	initial rect ((0, 1), (1, 2))



*****************
User Constraints:
*****************
No user constraints found


