{
    "code": "module TopModule (\n    input logic clk,\n    input logic rst_n,\n    input logic a,\n    output logic [2:0] q\n);\n\n    always_ff @(posedge clk or negedge rst_n) begin\n        if (!rst_n) begin\n            q <= 3'b000;\n        end else if (a) begin\n            q <= 3'b100;\n        end else begin\n            case (q)\n                3'b100: q <= 3'b101;\n                3'b101: q <= 3'b110;\n                3'b110: q <= 3'b000;\n                3'b000: q <= 3'b001;\n                3'b001: q <= 3'b010;\n                3'b010: q <= 3'b011;\n                3'b011: q <= 3'b100;\n                default: q <= 3'b000;\n            endcase\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}