
STM32_Othello.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066e0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008c4  080067ec  080067ec  000077ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070b0  080070b0  00009084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080070b0  080070b0  000080b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080070b8  080070b8  00009084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070b8  080070b8  000080b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080070bc  080070bc  000080bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  080070c0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000151c  20000084  08007144  00009084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200015a0  08007144  000095a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010b98  00000000  00000000  000090ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b96  00000000  00000000  00019c45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001018  00000000  00000000  0001c7e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cb5  00000000  00000000  0001d7f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018d3a  00000000  00000000  0001e4ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001324d  00000000  00000000  000371e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ce85  00000000  00000000  0004a434  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d72b9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004848  00000000  00000000  000d72fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000dbb44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000084 	.word	0x20000084
 8000128:	00000000 	.word	0x00000000
 800012c:	080067d4 	.word	0x080067d4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000088 	.word	0x20000088
 8000148:	080067d4 	.word	0x080067d4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <Debug_Printf>:

/**
 * @brief Print formatted debug message
 */
bool Debug_Printf(Debug_Level_t level, const char* fmt, ...)
{
 800015c:	b40e      	push	{r1, r2, r3}
 800015e:	b580      	push	{r7, lr}
 8000160:	b0c7      	sub	sp, #284	@ 0x11c
 8000162:	af00      	add	r7, sp, #0
 8000164:	4602      	mov	r2, r0
 8000166:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800016a:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800016e:	701a      	strb	r2, [r3, #0]
#ifdef ENABLE_DEBUG
#if ENABLE_DEBUG == 1
    if (!fmt) {
 8000170:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000174:	2b00      	cmp	r3, #0
 8000176:	d101      	bne.n	800017c <Debug_Printf+0x20>
        return false;
 8000178:	2300      	movs	r3, #0
 800017a:	e032      	b.n	80001e2 <Debug_Printf+0x86>
    }

    char debug_buffer[DEBUG_BUFFER_SIZE];
    va_list args;
    va_start(args, fmt);
 800017c:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8000180:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000184:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000188:	601a      	str	r2, [r3, #0]

    int len = vsnprintf(debug_buffer, DEBUG_BUFFER_SIZE, fmt, args);
 800018a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800018e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000192:	f107 0010 	add.w	r0, r7, #16
 8000196:	681b      	ldr	r3, [r3, #0]
 8000198:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800019c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80001a0:	f005 fe7c 	bl	8005e9c <vsniprintf>
 80001a4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114

    va_end(args);

    if (len > 0 && len < DEBUG_BUFFER_SIZE) {
 80001a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80001ac:	2b00      	cmp	r3, #0
 80001ae:	dd17      	ble.n	80001e0 <Debug_Printf+0x84>
 80001b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80001b4:	2bff      	cmp	r3, #255	@ 0xff
 80001b6:	dc13      	bgt.n	80001e0 <Debug_Printf+0x84>
        HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, (uint8_t*)debug_buffer, len, DEBUG_UART_TIMEOUT_MS);
 80001b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80001bc:	b29a      	uxth	r2, r3
 80001be:	f107 0110 	add.w	r1, r7, #16
 80001c2:	2364      	movs	r3, #100	@ 0x64
 80001c4:	480b      	ldr	r0, [pc, #44]	@ (80001f4 <Debug_Printf+0x98>)
 80001c6:	f005 f821 	bl	800520c <HAL_UART_Transmit>
 80001ca:	4603      	mov	r3, r0
 80001cc:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
        return (status == HAL_OK);
 80001d0:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	bf0c      	ite	eq
 80001d8:	2301      	moveq	r3, #1
 80001da:	2300      	movne	r3, #0
 80001dc:	b2db      	uxtb	r3, r3
 80001de:	e000      	b.n	80001e2 <Debug_Printf+0x86>
    }

    return false;
 80001e0:	2300      	movs	r3, #0
    return true;
#endif
#else
    return true;
#endif
}
 80001e2:	4618      	mov	r0, r3
 80001e4:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 80001e8:	46bd      	mov	sp, r7
 80001ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80001ee:	b003      	add	sp, #12
 80001f0:	4770      	bx	lr
 80001f2:	bf00      	nop
 80001f4:	200002d0 	.word	0x200002d0

080001f8 <Debug_Print_Raw>:

/**
 * @brief Print raw string without formatting
 */
bool Debug_Print_Raw(const char* str)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b084      	sub	sp, #16
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
#ifdef ENABLE_DEBUG
#if ENABLE_DEBUG == 1
    if (!str) {
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	2b00      	cmp	r3, #0
 8000204:	d101      	bne.n	800020a <Debug_Print_Raw+0x12>
        return false;
 8000206:	2300      	movs	r3, #0
 8000208:	e017      	b.n	800023a <Debug_Print_Raw+0x42>
    }

    uint16_t len = strlen(str);
 800020a:	6878      	ldr	r0, [r7, #4]
 800020c:	f7ff ff9e 	bl	800014c <strlen>
 8000210:	4603      	mov	r3, r0
 8000212:	81fb      	strh	r3, [r7, #14]
    if (len > 0) {
 8000214:	89fb      	ldrh	r3, [r7, #14]
 8000216:	2b00      	cmp	r3, #0
 8000218:	d00e      	beq.n	8000238 <Debug_Print_Raw+0x40>
        HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, (uint8_t*)str, len, DEBUG_UART_TIMEOUT_MS);
 800021a:	89fa      	ldrh	r2, [r7, #14]
 800021c:	2364      	movs	r3, #100	@ 0x64
 800021e:	6879      	ldr	r1, [r7, #4]
 8000220:	4808      	ldr	r0, [pc, #32]	@ (8000244 <Debug_Print_Raw+0x4c>)
 8000222:	f004 fff3 	bl	800520c <HAL_UART_Transmit>
 8000226:	4603      	mov	r3, r0
 8000228:	737b      	strb	r3, [r7, #13]
        return (status == HAL_OK);
 800022a:	7b7b      	ldrb	r3, [r7, #13]
 800022c:	2b00      	cmp	r3, #0
 800022e:	bf0c      	ite	eq
 8000230:	2301      	moveq	r3, #1
 8000232:	2300      	movne	r3, #0
 8000234:	b2db      	uxtb	r3, r3
 8000236:	e000      	b.n	800023a <Debug_Print_Raw+0x42>
    }

    return false;
 8000238:	2300      	movs	r3, #0
    return true;
#endif
#else
    return true;
#endif
}
 800023a:	4618      	mov	r0, r3
 800023c:	3710      	adds	r7, #16
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
 8000242:	bf00      	nop
 8000244:	200002d0 	.word	0x200002d0

08000248 <Debug_Print_Banner>:

/**
 * @brief Print system information banner
 */
bool Debug_Print_Banner(void)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	af00      	add	r7, sp, #0
#ifdef ENABLE_DEBUG
#if ENABLE_DEBUG == 1
    Debug_Print_Raw("========================================\r\n");
 800024c:	4807      	ldr	r0, [pc, #28]	@ (800026c <Debug_Print_Banner+0x24>)
 800024e:	f7ff ffd3 	bl	80001f8 <Debug_Print_Raw>
    Debug_Print_Raw("STM32 Othello System v1.0.0\r\n");
 8000252:	4807      	ldr	r0, [pc, #28]	@ (8000270 <Debug_Print_Banner+0x28>)
 8000254:	f7ff ffd0 	bl	80001f8 <Debug_Print_Raw>
    Debug_Print_Raw("Built: " __DATE__ " " __TIME__ "\r\n");
 8000258:	4806      	ldr	r0, [pc, #24]	@ (8000274 <Debug_Print_Banner+0x2c>)
 800025a:	f7ff ffcd 	bl	80001f8 <Debug_Print_Raw>
    Debug_Print_Raw("========================================\r\n");
 800025e:	4803      	ldr	r0, [pc, #12]	@ (800026c <Debug_Print_Banner+0x24>)
 8000260:	f7ff ffca 	bl	80001f8 <Debug_Print_Raw>
    return true;
 8000264:	2301      	movs	r3, #1
    return true;
#endif
#else
    return true;
#endif
}
 8000266:	4618      	mov	r0, r3
 8000268:	bd80      	pop	{r7, pc}
 800026a:	bf00      	nop
 800026c:	08006804 	.word	0x08006804
 8000270:	08006830 	.word	0x08006830
 8000274:	08006850 	.word	0x08006850

08000278 <Keypad_Init>:

/**
 * @brief Initialize keypad driver
 */
Keypad_Status_t Keypad_Init(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b082      	sub	sp, #8
 800027c:	af00      	add	r7, sp, #0
    // Check if already initialized
    if (keypad_driver.initialized) {
 800027e:	4b2c      	ldr	r3, [pc, #176]	@ (8000330 <Keypad_Init+0xb8>)
 8000280:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8000284:	2b00      	cmp	r3, #0
 8000286:	d001      	beq.n	800028c <Keypad_Init+0x14>
        return KEYPAD_OK;
 8000288:	2300      	movs	r3, #0
 800028a:	e04c      	b.n	8000326 <Keypad_Init+0xae>
    }

    // Initialize driver state
    memset(&keypad_driver, 0, sizeof(Keypad_Driver_t));
 800028c:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8000290:	2100      	movs	r1, #0
 8000292:	4827      	ldr	r0, [pc, #156]	@ (8000330 <Keypad_Init+0xb8>)
 8000294:	f005 fe10 	bl	8005eb8 <memset>

    // Set default configuration
    keypad_driver.debounce_time_ms = KEYPAD_DEBOUNCE_TIME_MS;
 8000298:	4b25      	ldr	r3, [pc, #148]	@ (8000330 <Keypad_Init+0xb8>)
 800029a:	220a      	movs	r2, #10
 800029c:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
    keypad_driver.longpress_time_ms = KEYPAD_LONG_PRESS_TIME_MS;
 80002a0:	4b23      	ldr	r3, [pc, #140]	@ (8000330 <Keypad_Init+0xb8>)
 80002a2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80002a6:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c

    // Initialize all keys
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 80002aa:	2300      	movs	r3, #0
 80002ac:	71fb      	strb	r3, [r7, #7]
 80002ae:	e01e      	b.n	80002ee <Keypad_Init+0x76>
        for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 80002b0:	2300      	movs	r3, #0
 80002b2:	71bb      	strb	r3, [r7, #6]
 80002b4:	e015      	b.n	80002e2 <Keypad_Init+0x6a>
            Keypad_ResetKey(&keypad_driver.keys[row][col], row, col);
 80002b6:	79f9      	ldrb	r1, [r7, #7]
 80002b8:	79bb      	ldrb	r3, [r7, #6]
 80002ba:	461a      	mov	r2, r3
 80002bc:	0052      	lsls	r2, r2, #1
 80002be:	441a      	add	r2, r3
 80002c0:	0093      	lsls	r3, r2, #2
 80002c2:	461a      	mov	r2, r3
 80002c4:	460b      	mov	r3, r1
 80002c6:	005b      	lsls	r3, r3, #1
 80002c8:	440b      	add	r3, r1
 80002ca:	011b      	lsls	r3, r3, #4
 80002cc:	4413      	add	r3, r2
 80002ce:	4a18      	ldr	r2, [pc, #96]	@ (8000330 <Keypad_Init+0xb8>)
 80002d0:	4413      	add	r3, r2
 80002d2:	79ba      	ldrb	r2, [r7, #6]
 80002d4:	79f9      	ldrb	r1, [r7, #7]
 80002d6:	4618      	mov	r0, r3
 80002d8:	f000 fa9c 	bl	8000814 <Keypad_ResetKey>
        for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 80002dc:	79bb      	ldrb	r3, [r7, #6]
 80002de:	3301      	adds	r3, #1
 80002e0:	71bb      	strb	r3, [r7, #6]
 80002e2:	79bb      	ldrb	r3, [r7, #6]
 80002e4:	2b03      	cmp	r3, #3
 80002e6:	d9e6      	bls.n	80002b6 <Keypad_Init+0x3e>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 80002e8:	79fb      	ldrb	r3, [r7, #7]
 80002ea:	3301      	adds	r3, #1
 80002ec:	71fb      	strb	r3, [r7, #7]
 80002ee:	79fb      	ldrb	r3, [r7, #7]
 80002f0:	2b03      	cmp	r3, #3
 80002f2:	d9dd      	bls.n	80002b0 <Keypad_Init+0x38>
        }
    }

    // Set all rows to high (inactive state)
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 80002f4:	2300      	movs	r3, #0
 80002f6:	717b      	strb	r3, [r7, #5]
 80002f8:	e007      	b.n	800030a <Keypad_Init+0x92>
        Keypad_SetRowState(row, GPIO_PIN_SET);
 80002fa:	797b      	ldrb	r3, [r7, #5]
 80002fc:	2101      	movs	r1, #1
 80002fe:	4618      	mov	r0, r3
 8000300:	f000 f9b4 	bl	800066c <Keypad_SetRowState>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000304:	797b      	ldrb	r3, [r7, #5]
 8000306:	3301      	adds	r3, #1
 8000308:	717b      	strb	r3, [r7, #5]
 800030a:	797b      	ldrb	r3, [r7, #5]
 800030c:	2b03      	cmp	r3, #3
 800030e:	d9f4      	bls.n	80002fa <Keypad_Init+0x82>
    }

    keypad_driver.last_scan_time = HAL_GetTick();
 8000310:	f002 fbda 	bl	8002ac8 <HAL_GetTick>
 8000314:	4603      	mov	r3, r0
 8000316:	4a06      	ldr	r2, [pc, #24]	@ (8000330 <Keypad_Init+0xb8>)
 8000318:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
    keypad_driver.initialized = true;
 800031c:	4b04      	ldr	r3, [pc, #16]	@ (8000330 <Keypad_Init+0xb8>)
 800031e:	2201      	movs	r2, #1
 8000320:	f883 219c 	strb.w	r2, [r3, #412]	@ 0x19c

    return KEYPAD_OK;
 8000324:	2300      	movs	r3, #0
}
 8000326:	4618      	mov	r0, r3
 8000328:	3708      	adds	r7, #8
 800032a:	46bd      	mov	sp, r7
 800032c:	bd80      	pop	{r7, pc}
 800032e:	bf00      	nop
 8000330:	200000a0 	.word	0x200000a0

08000334 <Keypad_Scan>:

/**
 * @brief Perform one keypad scan cycle
 */
void Keypad_Scan(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b086      	sub	sp, #24
 8000338:	af00      	add	r7, sp, #0
    if (!keypad_driver.initialized) {
 800033a:	4b62      	ldr	r3, [pc, #392]	@ (80004c4 <Keypad_Scan+0x190>)
 800033c:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8000340:	f083 0301 	eor.w	r3, r3, #1
 8000344:	b2db      	uxtb	r3, r3
 8000346:	2b00      	cmp	r3, #0
 8000348:	f040 80b7 	bne.w	80004ba <Keypad_Scan+0x186>
        return;
    }

    uint32_t current_time = HAL_GetTick();
 800034c:	f002 fbbc 	bl	8002ac8 <HAL_GetTick>
 8000350:	6138      	str	r0, [r7, #16]
    keypad_driver.total_scans++;
 8000352:	4b5c      	ldr	r3, [pc, #368]	@ (80004c4 <Keypad_Scan+0x190>)
 8000354:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 8000358:	3301      	adds	r3, #1
 800035a:	4a5a      	ldr	r2, [pc, #360]	@ (80004c4 <Keypad_Scan+0x190>)
 800035c:	f8c2 3194 	str.w	r3, [r2, #404]	@ 0x194

    // Scan each row
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000360:	2300      	movs	r3, #0
 8000362:	75fb      	strb	r3, [r7, #23]
 8000364:	e092      	b.n	800048c <Keypad_Scan+0x158>
        // Set current row low, others high
        for (uint8_t r = 0; r < KEYPAD_ROWS; r++) {
 8000366:	2300      	movs	r3, #0
 8000368:	75bb      	strb	r3, [r7, #22]
 800036a:	e00f      	b.n	800038c <Keypad_Scan+0x58>
            Keypad_SetRowState(r, (r == row) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800036c:	7dba      	ldrb	r2, [r7, #22]
 800036e:	7dfb      	ldrb	r3, [r7, #23]
 8000370:	429a      	cmp	r2, r3
 8000372:	bf14      	ite	ne
 8000374:	2301      	movne	r3, #1
 8000376:	2300      	moveq	r3, #0
 8000378:	b2db      	uxtb	r3, r3
 800037a:	461a      	mov	r2, r3
 800037c:	7dbb      	ldrb	r3, [r7, #22]
 800037e:	4611      	mov	r1, r2
 8000380:	4618      	mov	r0, r3
 8000382:	f000 f973 	bl	800066c <Keypad_SetRowState>
        for (uint8_t r = 0; r < KEYPAD_ROWS; r++) {
 8000386:	7dbb      	ldrb	r3, [r7, #22]
 8000388:	3301      	adds	r3, #1
 800038a:	75bb      	strb	r3, [r7, #22]
 800038c:	7dbb      	ldrb	r3, [r7, #22]
 800038e:	2b03      	cmp	r3, #3
 8000390:	d9ec      	bls.n	800036c <Keypad_Scan+0x38>
        }

        // Allow settling time
        Keypad_DelayUs(KEYPAD_ROW_SETUP_DELAY_US);
 8000392:	2002      	movs	r0, #2
 8000394:	f000 fa5e 	bl	8000854 <Keypad_DelayUs>

        // Read all columns for this row
        for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 8000398:	2300      	movs	r3, #0
 800039a:	757b      	strb	r3, [r7, #21]
 800039c:	e070      	b.n	8000480 <Keypad_Scan+0x14c>
            GPIO_PinState col_state = Keypad_ReadColumn(col);
 800039e:	7d7b      	ldrb	r3, [r7, #21]
 80003a0:	4618      	mov	r0, r3
 80003a2:	f000 f983 	bl	80006ac <Keypad_ReadColumn>
 80003a6:	4603      	mov	r3, r0
 80003a8:	73fb      	strb	r3, [r7, #15]
            bool current_pressed = (col_state == GPIO_PIN_RESET); // Active low
 80003aa:	7bfb      	ldrb	r3, [r7, #15]
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	bf0c      	ite	eq
 80003b0:	2301      	moveq	r3, #1
 80003b2:	2300      	movne	r3, #0
 80003b4:	73bb      	strb	r3, [r7, #14]

            Key_t* key = &keypad_driver.keys[row][col];
 80003b6:	7df9      	ldrb	r1, [r7, #23]
 80003b8:	7d7b      	ldrb	r3, [r7, #21]
 80003ba:	461a      	mov	r2, r3
 80003bc:	0052      	lsls	r2, r2, #1
 80003be:	441a      	add	r2, r3
 80003c0:	0093      	lsls	r3, r2, #2
 80003c2:	461a      	mov	r2, r3
 80003c4:	460b      	mov	r3, r1
 80003c6:	005b      	lsls	r3, r3, #1
 80003c8:	440b      	add	r3, r1
 80003ca:	011b      	lsls	r3, r3, #4
 80003cc:	4413      	add	r3, r2
 80003ce:	4a3d      	ldr	r2, [pc, #244]	@ (80004c4 <Keypad_Scan+0x190>)
 80003d0:	4413      	add	r3, r2
 80003d2:	60bb      	str	r3, [r7, #8]

            // Process debouncing and state changes
            if (Keypad_ProcessDebounce(key, current_pressed)) {
 80003d4:	7bbb      	ldrb	r3, [r7, #14]
 80003d6:	4619      	mov	r1, r3
 80003d8:	68b8      	ldr	r0, [r7, #8]
 80003da:	f000 f987 	bl	80006ec <Keypad_ProcessDebounce>
 80003de:	4603      	mov	r3, r0
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d016      	beq.n	8000412 <Keypad_Scan+0xde>
                // State change detected, add to event queue
                Keypad_AddEvent(key);
 80003e4:	68b8      	ldr	r0, [r7, #8]
 80003e6:	f000 f9c7 	bl	8000778 <Keypad_AddEvent>
                keypad_driver.total_events++;
 80003ea:	4b36      	ldr	r3, [pc, #216]	@ (80004c4 <Keypad_Scan+0x190>)
 80003ec:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 80003f0:	3301      	adds	r3, #1
 80003f2:	4a34      	ldr	r2, [pc, #208]	@ (80004c4 <Keypad_Scan+0x190>)
 80003f4:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198

                // Call user callback if registered
                if (keypad_driver.callback) {
 80003f8:	4b32      	ldr	r3, [pc, #200]	@ (80004c4 <Keypad_Scan+0x190>)
 80003fa:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d007      	beq.n	8000412 <Keypad_Scan+0xde>
                    keypad_driver.callback(row, col, key->state);
 8000402:	4b30      	ldr	r3, [pc, #192]	@ (80004c4 <Keypad_Scan+0x190>)
 8000404:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 8000408:	68ba      	ldr	r2, [r7, #8]
 800040a:	7892      	ldrb	r2, [r2, #2]
 800040c:	7d79      	ldrb	r1, [r7, #21]
 800040e:	7df8      	ldrb	r0, [r7, #23]
 8000410:	4798      	blx	r3
                }
            }

            // Update long press detection
            if (key->state == KEY_PRESSED && current_pressed) {
 8000412:	68bb      	ldr	r3, [r7, #8]
 8000414:	789b      	ldrb	r3, [r3, #2]
 8000416:	2b01      	cmp	r3, #1
 8000418:	d12f      	bne.n	800047a <Keypad_Scan+0x146>
 800041a:	7bbb      	ldrb	r3, [r7, #14]
 800041c:	2b00      	cmp	r3, #0
 800041e:	d02c      	beq.n	800047a <Keypad_Scan+0x146>
                uint32_t press_duration = current_time - key->press_timestamp;
 8000420:	68bb      	ldr	r3, [r7, #8]
 8000422:	685b      	ldr	r3, [r3, #4]
 8000424:	693a      	ldr	r2, [r7, #16]
 8000426:	1ad3      	subs	r3, r2, r3
 8000428:	607b      	str	r3, [r7, #4]
                if (press_duration >= keypad_driver.longpress_time_ms &&
 800042a:	4b26      	ldr	r3, [pc, #152]	@ (80004c4 <Keypad_Scan+0x190>)
 800042c:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8000430:	687a      	ldr	r2, [r7, #4]
 8000432:	429a      	cmp	r2, r3
 8000434:	d321      	bcc.n	800047a <Keypad_Scan+0x146>
                    key->state != KEY_LONG_PRESSED) {
 8000436:	68bb      	ldr	r3, [r7, #8]
 8000438:	789b      	ldrb	r3, [r3, #2]
                if (press_duration >= keypad_driver.longpress_time_ms &&
 800043a:	2b02      	cmp	r3, #2
 800043c:	d01d      	beq.n	800047a <Keypad_Scan+0x146>

                    key->prev_state = key->state;
 800043e:	68bb      	ldr	r3, [r7, #8]
 8000440:	789a      	ldrb	r2, [r3, #2]
 8000442:	68bb      	ldr	r3, [r7, #8]
 8000444:	70da      	strb	r2, [r3, #3]
                    key->state = KEY_LONG_PRESSED;
 8000446:	68bb      	ldr	r3, [r7, #8]
 8000448:	2202      	movs	r2, #2
 800044a:	709a      	strb	r2, [r3, #2]

                    Keypad_AddEvent(key);
 800044c:	68b8      	ldr	r0, [r7, #8]
 800044e:	f000 f993 	bl	8000778 <Keypad_AddEvent>
                    keypad_driver.total_events++;
 8000452:	4b1c      	ldr	r3, [pc, #112]	@ (80004c4 <Keypad_Scan+0x190>)
 8000454:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8000458:	3301      	adds	r3, #1
 800045a:	4a1a      	ldr	r2, [pc, #104]	@ (80004c4 <Keypad_Scan+0x190>)
 800045c:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198

                    if (keypad_driver.callback) {
 8000460:	4b18      	ldr	r3, [pc, #96]	@ (80004c4 <Keypad_Scan+0x190>)
 8000462:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 8000466:	2b00      	cmp	r3, #0
 8000468:	d007      	beq.n	800047a <Keypad_Scan+0x146>
                        keypad_driver.callback(row, col, key->state);
 800046a:	4b16      	ldr	r3, [pc, #88]	@ (80004c4 <Keypad_Scan+0x190>)
 800046c:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 8000470:	68ba      	ldr	r2, [r7, #8]
 8000472:	7892      	ldrb	r2, [r2, #2]
 8000474:	7d79      	ldrb	r1, [r7, #21]
 8000476:	7df8      	ldrb	r0, [r7, #23]
 8000478:	4798      	blx	r3
        for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 800047a:	7d7b      	ldrb	r3, [r7, #21]
 800047c:	3301      	adds	r3, #1
 800047e:	757b      	strb	r3, [r7, #21]
 8000480:	7d7b      	ldrb	r3, [r7, #21]
 8000482:	2b03      	cmp	r3, #3
 8000484:	d98b      	bls.n	800039e <Keypad_Scan+0x6a>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000486:	7dfb      	ldrb	r3, [r7, #23]
 8000488:	3301      	adds	r3, #1
 800048a:	75fb      	strb	r3, [r7, #23]
 800048c:	7dfb      	ldrb	r3, [r7, #23]
 800048e:	2b03      	cmp	r3, #3
 8000490:	f67f af69 	bls.w	8000366 <Keypad_Scan+0x32>
            }
        }
    }

    // Restore all rows to high
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000494:	2300      	movs	r3, #0
 8000496:	753b      	strb	r3, [r7, #20]
 8000498:	e007      	b.n	80004aa <Keypad_Scan+0x176>
        Keypad_SetRowState(row, GPIO_PIN_SET);
 800049a:	7d3b      	ldrb	r3, [r7, #20]
 800049c:	2101      	movs	r1, #1
 800049e:	4618      	mov	r0, r3
 80004a0:	f000 f8e4 	bl	800066c <Keypad_SetRowState>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 80004a4:	7d3b      	ldrb	r3, [r7, #20]
 80004a6:	3301      	adds	r3, #1
 80004a8:	753b      	strb	r3, [r7, #20]
 80004aa:	7d3b      	ldrb	r3, [r7, #20]
 80004ac:	2b03      	cmp	r3, #3
 80004ae:	d9f4      	bls.n	800049a <Keypad_Scan+0x166>
    }

    keypad_driver.last_scan_time = current_time;
 80004b0:	4a04      	ldr	r2, [pc, #16]	@ (80004c4 <Keypad_Scan+0x190>)
 80004b2:	693b      	ldr	r3, [r7, #16]
 80004b4:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
 80004b8:	e000      	b.n	80004bc <Keypad_Scan+0x188>
        return;
 80004ba:	bf00      	nop
}
 80004bc:	3718      	adds	r7, #24
 80004be:	46bd      	mov	sp, r7
 80004c0:	bd80      	pop	{r7, pc}
 80004c2:	bf00      	nop
 80004c4:	200000a0 	.word	0x200000a0

080004c8 <Keypad_GetKey>:

/**
 * @brief Get next key event from queue
 */
Key_t Keypad_GetKey(void)
{
 80004c8:	b490      	push	{r4, r7}
 80004ca:	b088      	sub	sp, #32
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
    Key_t empty_key = {0, 0, KEY_RELEASED, KEY_RELEASED, 0, 0, 0};
 80004d0:	f107 0314 	add.w	r3, r7, #20
 80004d4:	2200      	movs	r2, #0
 80004d6:	601a      	str	r2, [r3, #0]
 80004d8:	605a      	str	r2, [r3, #4]
 80004da:	609a      	str	r2, [r3, #8]

    if (!keypad_driver.initialized || keypad_driver.queue_count == 0) {
 80004dc:	4b25      	ldr	r3, [pc, #148]	@ (8000574 <Keypad_GetKey+0xac>)
 80004de:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 80004e2:	f083 0301 	eor.w	r3, r3, #1
 80004e6:	b2db      	uxtb	r3, r3
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d104      	bne.n	80004f6 <Keypad_GetKey+0x2e>
 80004ec:	4b21      	ldr	r3, [pc, #132]	@ (8000574 <Keypad_GetKey+0xac>)
 80004ee:	f893 3182 	ldrb.w	r3, [r3, #386]	@ 0x182
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d108      	bne.n	8000508 <Keypad_GetKey+0x40>
        return empty_key;
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	461c      	mov	r4, r3
 80004fa:	f107 0314 	add.w	r3, r7, #20
 80004fe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000502:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000506:	e02f      	b.n	8000568 <Keypad_GetKey+0xa0>
    }

    // Get event from queue
    Key_t event = keypad_driver.event_queue[keypad_driver.queue_tail];
 8000508:	4b1a      	ldr	r3, [pc, #104]	@ (8000574 <Keypad_GetKey+0xac>)
 800050a:	f893 3181 	ldrb.w	r3, [r3, #385]	@ 0x181
 800050e:	4619      	mov	r1, r3
 8000510:	4a18      	ldr	r2, [pc, #96]	@ (8000574 <Keypad_GetKey+0xac>)
 8000512:	460b      	mov	r3, r1
 8000514:	005b      	lsls	r3, r3, #1
 8000516:	440b      	add	r3, r1
 8000518:	009b      	lsls	r3, r3, #2
 800051a:	4413      	add	r3, r2
 800051c:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 8000520:	f107 0308 	add.w	r3, r7, #8
 8000524:	ca07      	ldmia	r2, {r0, r1, r2}
 8000526:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    // Update queue pointers
    keypad_driver.queue_tail = (keypad_driver.queue_tail + 1) % KEYPAD_EVENT_QUEUE_SIZE;
 800052a:	4b12      	ldr	r3, [pc, #72]	@ (8000574 <Keypad_GetKey+0xac>)
 800052c:	f893 3181 	ldrb.w	r3, [r3, #385]	@ 0x181
 8000530:	3301      	adds	r3, #1
 8000532:	425a      	negs	r2, r3
 8000534:	f003 030f 	and.w	r3, r3, #15
 8000538:	f002 020f 	and.w	r2, r2, #15
 800053c:	bf58      	it	pl
 800053e:	4253      	negpl	r3, r2
 8000540:	b2da      	uxtb	r2, r3
 8000542:	4b0c      	ldr	r3, [pc, #48]	@ (8000574 <Keypad_GetKey+0xac>)
 8000544:	f883 2181 	strb.w	r2, [r3, #385]	@ 0x181
    keypad_driver.queue_count--;
 8000548:	4b0a      	ldr	r3, [pc, #40]	@ (8000574 <Keypad_GetKey+0xac>)
 800054a:	f893 3182 	ldrb.w	r3, [r3, #386]	@ 0x182
 800054e:	3b01      	subs	r3, #1
 8000550:	b2da      	uxtb	r2, r3
 8000552:	4b08      	ldr	r3, [pc, #32]	@ (8000574 <Keypad_GetKey+0xac>)
 8000554:	f883 2182 	strb.w	r2, [r3, #386]	@ 0x182

    return event;
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	461c      	mov	r4, r3
 800055c:	f107 0308 	add.w	r3, r7, #8
 8000560:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000564:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000568:	6878      	ldr	r0, [r7, #4]
 800056a:	3720      	adds	r7, #32
 800056c:	46bd      	mov	sp, r7
 800056e:	bc90      	pop	{r4, r7}
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop
 8000574:	200000a0 	.word	0x200000a0

08000578 <Keypad_Register_Callback>:

/**
 * @brief Register callback function for key events
 */
Keypad_Status_t Keypad_Register_Callback(Keypad_Callback_t callback)
{
 8000578:	b480      	push	{r7}
 800057a:	b083      	sub	sp, #12
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
    if (!keypad_driver.initialized) {
 8000580:	4b09      	ldr	r3, [pc, #36]	@ (80005a8 <Keypad_Register_Callback+0x30>)
 8000582:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8000586:	f083 0301 	eor.w	r3, r3, #1
 800058a:	b2db      	uxtb	r3, r3
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <Keypad_Register_Callback+0x1c>
        return KEYPAD_ERROR;
 8000590:	2301      	movs	r3, #1
 8000592:	e004      	b.n	800059e <Keypad_Register_Callback+0x26>
    }

    keypad_driver.callback = callback;
 8000594:	4a04      	ldr	r2, [pc, #16]	@ (80005a8 <Keypad_Register_Callback+0x30>)
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	f8c2 3184 	str.w	r3, [r2, #388]	@ 0x184
    return KEYPAD_OK;
 800059c:	2300      	movs	r3, #0
}
 800059e:	4618      	mov	r0, r3
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bc80      	pop	{r7}
 80005a6:	4770      	bx	lr
 80005a8:	200000a0 	.word	0x200000a0

080005ac <Keypad_Quick_Check>:

/**
 * @brief Quick check if any key is pressed
 */
bool Keypad_Quick_Check(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
    if (!keypad_driver.initialized) {
 80005b2:	4b21      	ldr	r3, [pc, #132]	@ (8000638 <Keypad_Quick_Check+0x8c>)
 80005b4:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 80005b8:	f083 0301 	eor.w	r3, r3, #1
 80005bc:	b2db      	uxtb	r3, r3
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <Keypad_Quick_Check+0x1a>
        return false;
 80005c2:	2300      	movs	r3, #0
 80005c4:	e034      	b.n	8000630 <Keypad_Quick_Check+0x84>
    }

    // Set all rows low
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 80005c6:	2300      	movs	r3, #0
 80005c8:	71fb      	strb	r3, [r7, #7]
 80005ca:	e007      	b.n	80005dc <Keypad_Quick_Check+0x30>
        Keypad_SetRowState(row, GPIO_PIN_RESET);
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	2100      	movs	r1, #0
 80005d0:	4618      	mov	r0, r3
 80005d2:	f000 f84b 	bl	800066c <Keypad_SetRowState>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 80005d6:	79fb      	ldrb	r3, [r7, #7]
 80005d8:	3301      	adds	r3, #1
 80005da:	71fb      	strb	r3, [r7, #7]
 80005dc:	79fb      	ldrb	r3, [r7, #7]
 80005de:	2b03      	cmp	r3, #3
 80005e0:	d9f4      	bls.n	80005cc <Keypad_Quick_Check+0x20>
    }

    // Small delay for settling
    Keypad_DelayUs(5);
 80005e2:	2005      	movs	r0, #5
 80005e4:	f000 f936 	bl	8000854 <Keypad_DelayUs>

    // Check if any column is low
    bool any_pressed = false;
 80005e8:	2300      	movs	r3, #0
 80005ea:	71bb      	strb	r3, [r7, #6]
    for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 80005ec:	2300      	movs	r3, #0
 80005ee:	717b      	strb	r3, [r7, #5]
 80005f0:	e00c      	b.n	800060c <Keypad_Quick_Check+0x60>
        if (Keypad_ReadColumn(col) == GPIO_PIN_RESET) {
 80005f2:	797b      	ldrb	r3, [r7, #5]
 80005f4:	4618      	mov	r0, r3
 80005f6:	f000 f859 	bl	80006ac <Keypad_ReadColumn>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d102      	bne.n	8000606 <Keypad_Quick_Check+0x5a>
            any_pressed = true;
 8000600:	2301      	movs	r3, #1
 8000602:	71bb      	strb	r3, [r7, #6]
            break;
 8000604:	e005      	b.n	8000612 <Keypad_Quick_Check+0x66>
    for (uint8_t col = 0; col < KEYPAD_COLS; col++) {
 8000606:	797b      	ldrb	r3, [r7, #5]
 8000608:	3301      	adds	r3, #1
 800060a:	717b      	strb	r3, [r7, #5]
 800060c:	797b      	ldrb	r3, [r7, #5]
 800060e:	2b03      	cmp	r3, #3
 8000610:	d9ef      	bls.n	80005f2 <Keypad_Quick_Check+0x46>
        }
    }

    // Restore all rows to high
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000612:	2300      	movs	r3, #0
 8000614:	713b      	strb	r3, [r7, #4]
 8000616:	e007      	b.n	8000628 <Keypad_Quick_Check+0x7c>
        Keypad_SetRowState(row, GPIO_PIN_SET);
 8000618:	793b      	ldrb	r3, [r7, #4]
 800061a:	2101      	movs	r1, #1
 800061c:	4618      	mov	r0, r3
 800061e:	f000 f825 	bl	800066c <Keypad_SetRowState>
    for (uint8_t row = 0; row < KEYPAD_ROWS; row++) {
 8000622:	793b      	ldrb	r3, [r7, #4]
 8000624:	3301      	adds	r3, #1
 8000626:	713b      	strb	r3, [r7, #4]
 8000628:	793b      	ldrb	r3, [r7, #4]
 800062a:	2b03      	cmp	r3, #3
 800062c:	d9f4      	bls.n	8000618 <Keypad_Quick_Check+0x6c>
    }

    return any_pressed;
 800062e:	79bb      	ldrb	r3, [r7, #6]
}
 8000630:	4618      	mov	r0, r3
 8000632:	3708      	adds	r7, #8
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	200000a0 	.word	0x200000a0

0800063c <Keypad_Scan_Task>:

/**
 * @brief Keypad scan task for interrupt-driven operation
 */
void Keypad_Scan_Task(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
    static uint32_t last_scan = 0;
    uint32_t current_time = HAL_GetTick();
 8000642:	f002 fa41 	bl	8002ac8 <HAL_GetTick>
 8000646:	6078      	str	r0, [r7, #4]

    // Check if enough time has passed since last scan
    if (current_time - last_scan >= KEYPAD_SCAN_INTERVAL_MS) {
 8000648:	4b07      	ldr	r3, [pc, #28]	@ (8000668 <Keypad_Scan_Task+0x2c>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	687a      	ldr	r2, [r7, #4]
 800064e:	1ad3      	subs	r3, r2, r3
 8000650:	2b04      	cmp	r3, #4
 8000652:	d904      	bls.n	800065e <Keypad_Scan_Task+0x22>
        Keypad_Scan();
 8000654:	f7ff fe6e 	bl	8000334 <Keypad_Scan>
        last_scan = current_time;
 8000658:	4a03      	ldr	r2, [pc, #12]	@ (8000668 <Keypad_Scan_Task+0x2c>)
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	6013      	str	r3, [r2, #0]
    }
}
 800065e:	bf00      	nop
 8000660:	3708      	adds	r7, #8
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	20000240 	.word	0x20000240

0800066c <Keypad_SetRowState>:

/**
 * @brief Set row pin state
 */
static void Keypad_SetRowState(uint8_t row, GPIO_PinState state)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	460a      	mov	r2, r1
 8000676:	71fb      	strb	r3, [r7, #7]
 8000678:	4613      	mov	r3, r2
 800067a:	71bb      	strb	r3, [r7, #6]
    if (row < KEYPAD_ROWS) {
 800067c:	79fb      	ldrb	r3, [r7, #7]
 800067e:	2b03      	cmp	r3, #3
 8000680:	d80b      	bhi.n	800069a <Keypad_SetRowState+0x2e>
        HAL_GPIO_WritePin(row_ports[row], row_pins[row], state);
 8000682:	79fb      	ldrb	r3, [r7, #7]
 8000684:	4a07      	ldr	r2, [pc, #28]	@ (80006a4 <Keypad_SetRowState+0x38>)
 8000686:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800068a:	79fb      	ldrb	r3, [r7, #7]
 800068c:	4a06      	ldr	r2, [pc, #24]	@ (80006a8 <Keypad_SetRowState+0x3c>)
 800068e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000692:	79ba      	ldrb	r2, [r7, #6]
 8000694:	4619      	mov	r1, r3
 8000696:	f002 ff90 	bl	80035ba <HAL_GPIO_WritePin>
    }
}
 800069a:	bf00      	nop
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	20000000 	.word	0x20000000
 80006a8:	08007030 	.word	0x08007030

080006ac <Keypad_ReadColumn>:

/**
 * @brief Read column pin state
 */
static GPIO_PinState Keypad_ReadColumn(uint8_t col)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	4603      	mov	r3, r0
 80006b4:	71fb      	strb	r3, [r7, #7]
    if (col < KEYPAD_COLS) {
 80006b6:	79fb      	ldrb	r3, [r7, #7]
 80006b8:	2b03      	cmp	r3, #3
 80006ba:	d80d      	bhi.n	80006d8 <Keypad_ReadColumn+0x2c>
        return HAL_GPIO_ReadPin(col_ports[col], col_pins[col]);
 80006bc:	79fb      	ldrb	r3, [r7, #7]
 80006be:	4a09      	ldr	r2, [pc, #36]	@ (80006e4 <Keypad_ReadColumn+0x38>)
 80006c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	4908      	ldr	r1, [pc, #32]	@ (80006e8 <Keypad_ReadColumn+0x3c>)
 80006c8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80006cc:	4619      	mov	r1, r3
 80006ce:	4610      	mov	r0, r2
 80006d0:	f002 ff5c 	bl	800358c <HAL_GPIO_ReadPin>
 80006d4:	4603      	mov	r3, r0
 80006d6:	e000      	b.n	80006da <Keypad_ReadColumn+0x2e>
    }
    return GPIO_PIN_SET;
 80006d8:	2301      	movs	r3, #1
}
 80006da:	4618      	mov	r0, r3
 80006dc:	3708      	adds	r7, #8
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20000010 	.word	0x20000010
 80006e8:	08007038 	.word	0x08007038

080006ec <Keypad_ProcessDebounce>:
/**
 * @brief Process debouncing for a key
 * @note Press: wait 10ms for stability, Release: immediate response
 */
static bool Keypad_ProcessDebounce(Key_t* key, bool current_pressed)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
 80006f4:	460b      	mov	r3, r1
 80006f6:	70fb      	strb	r3, [r7, #3]
    uint32_t current_time = HAL_GetTick();
 80006f8:	f002 f9e6 	bl	8002ac8 <HAL_GetTick>
 80006fc:	60b8      	str	r0, [r7, #8]
    bool state_changed = false;
 80006fe:	2300      	movs	r3, #0
 8000700:	73fb      	strb	r3, [r7, #15]

    if (current_pressed) {
 8000702:	78fb      	ldrb	r3, [r7, #3]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d01d      	beq.n	8000744 <Keypad_ProcessDebounce+0x58>
        // Key is currently pressed
        if (key->state == KEY_RELEASED) {
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	789b      	ldrb	r3, [r3, #2]
 800070c:	2b00      	cmp	r3, #0
 800070e:	d12d      	bne.n	800076c <Keypad_ProcessDebounce+0x80>
            // Transition from released to pressed
            if (key->debounce_timer == 0) {
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	689b      	ldr	r3, [r3, #8]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d103      	bne.n	8000720 <Keypad_ProcessDebounce+0x34>
                // First detection of press, start timer
                key->debounce_timer = current_time;
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	68ba      	ldr	r2, [r7, #8]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	e025      	b.n	800076c <Keypad_ProcessDebounce+0x80>
            } else if (current_time - key->debounce_timer >= 10) {
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	689b      	ldr	r3, [r3, #8]
 8000724:	68ba      	ldr	r2, [r7, #8]
 8000726:	1ad3      	subs	r3, r2, r3
 8000728:	2b09      	cmp	r3, #9
 800072a:	d91f      	bls.n	800076c <Keypad_ProcessDebounce+0x80>
                // Stable press for 10ms, confirm as valid key press
                key->prev_state = KEY_RELEASED;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2200      	movs	r2, #0
 8000730:	70da      	strb	r2, [r3, #3]
                key->state = KEY_PRESSED;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	2201      	movs	r2, #1
 8000736:	709a      	strb	r2, [r3, #2]
                key->press_timestamp = current_time;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	68ba      	ldr	r2, [r7, #8]
 800073c:	605a      	str	r2, [r3, #4]
                state_changed = true;
 800073e:	2301      	movs	r3, #1
 8000740:	73fb      	strb	r3, [r7, #15]
 8000742:	e013      	b.n	800076c <Keypad_ProcessDebounce+0x80>
            // else: still within 10ms, continue waiting
        }
        // else: key->state is already PRESSED, no processing needed
    } else {
        // Key is currently released
        if (key->state != KEY_RELEASED) {
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	789b      	ldrb	r3, [r3, #2]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d00c      	beq.n	8000766 <Keypad_ProcessDebounce+0x7a>
            // Transition from pressed to released, immediate confirm
            key->prev_state = key->state;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	789a      	ldrb	r2, [r3, #2]
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	70da      	strb	r2, [r3, #3]
            key->state = KEY_RELEASED;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	2200      	movs	r2, #0
 8000758:	709a      	strb	r2, [r3, #2]
            key->debounce_timer = 0;
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	2200      	movs	r2, #0
 800075e:	609a      	str	r2, [r3, #8]
            state_changed = true;
 8000760:	2301      	movs	r3, #1
 8000762:	73fb      	strb	r3, [r7, #15]
 8000764:	e002      	b.n	800076c <Keypad_ProcessDebounce+0x80>
        } else {
            // Continuously not pressed, reset timer
            key->debounce_timer = 0;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	2200      	movs	r2, #0
 800076a:	609a      	str	r2, [r3, #8]
        }
    }

    return state_changed;
 800076c:	7bfb      	ldrb	r3, [r7, #15]
}
 800076e:	4618      	mov	r0, r3
 8000770:	3710      	adds	r7, #16
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
	...

08000778 <Keypad_AddEvent>:

/**
 * @brief Add event to queue
 */
static void Keypad_AddEvent(Key_t* key)
{
 8000778:	b480      	push	{r7}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
    if (keypad_driver.queue_count >= KEYPAD_EVENT_QUEUE_SIZE) {
 8000780:	4b23      	ldr	r3, [pc, #140]	@ (8000810 <Keypad_AddEvent+0x98>)
 8000782:	f893 3182 	ldrb.w	r3, [r3, #386]	@ 0x182
 8000786:	2b0f      	cmp	r3, #15
 8000788:	d916      	bls.n	80007b8 <Keypad_AddEvent+0x40>
        // Queue full, overwrite oldest event
        keypad_driver.queue_tail = (keypad_driver.queue_tail + 1) % KEYPAD_EVENT_QUEUE_SIZE;
 800078a:	4b21      	ldr	r3, [pc, #132]	@ (8000810 <Keypad_AddEvent+0x98>)
 800078c:	f893 3181 	ldrb.w	r3, [r3, #385]	@ 0x181
 8000790:	3301      	adds	r3, #1
 8000792:	425a      	negs	r2, r3
 8000794:	f003 030f 	and.w	r3, r3, #15
 8000798:	f002 020f 	and.w	r2, r2, #15
 800079c:	bf58      	it	pl
 800079e:	4253      	negpl	r3, r2
 80007a0:	b2da      	uxtb	r2, r3
 80007a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <Keypad_AddEvent+0x98>)
 80007a4:	f883 2181 	strb.w	r2, [r3, #385]	@ 0x181
        keypad_driver.queue_count--;
 80007a8:	4b19      	ldr	r3, [pc, #100]	@ (8000810 <Keypad_AddEvent+0x98>)
 80007aa:	f893 3182 	ldrb.w	r3, [r3, #386]	@ 0x182
 80007ae:	3b01      	subs	r3, #1
 80007b0:	b2da      	uxtb	r2, r3
 80007b2:	4b17      	ldr	r3, [pc, #92]	@ (8000810 <Keypad_AddEvent+0x98>)
 80007b4:	f883 2182 	strb.w	r2, [r3, #386]	@ 0x182
    }

    // Add new event
    keypad_driver.event_queue[keypad_driver.queue_head] = *key;
 80007b8:	4b15      	ldr	r3, [pc, #84]	@ (8000810 <Keypad_AddEvent+0x98>)
 80007ba:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 80007be:	4619      	mov	r1, r3
 80007c0:	4a13      	ldr	r2, [pc, #76]	@ (8000810 <Keypad_AddEvent+0x98>)
 80007c2:	460b      	mov	r3, r1
 80007c4:	005b      	lsls	r3, r3, #1
 80007c6:	440b      	add	r3, r1
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	4413      	add	r3, r2
 80007cc:	33c0      	adds	r3, #192	@ 0xc0
 80007ce:	687a      	ldr	r2, [r7, #4]
 80007d0:	ca07      	ldmia	r2, {r0, r1, r2}
 80007d2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    keypad_driver.queue_head = (keypad_driver.queue_head + 1) % KEYPAD_EVENT_QUEUE_SIZE;
 80007d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000810 <Keypad_AddEvent+0x98>)
 80007d8:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 80007dc:	3301      	adds	r3, #1
 80007de:	425a      	negs	r2, r3
 80007e0:	f003 030f 	and.w	r3, r3, #15
 80007e4:	f002 020f 	and.w	r2, r2, #15
 80007e8:	bf58      	it	pl
 80007ea:	4253      	negpl	r3, r2
 80007ec:	b2da      	uxtb	r2, r3
 80007ee:	4b08      	ldr	r3, [pc, #32]	@ (8000810 <Keypad_AddEvent+0x98>)
 80007f0:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
    keypad_driver.queue_count++;
 80007f4:	4b06      	ldr	r3, [pc, #24]	@ (8000810 <Keypad_AddEvent+0x98>)
 80007f6:	f893 3182 	ldrb.w	r3, [r3, #386]	@ 0x182
 80007fa:	3301      	adds	r3, #1
 80007fc:	b2da      	uxtb	r2, r3
 80007fe:	4b04      	ldr	r3, [pc, #16]	@ (8000810 <Keypad_AddEvent+0x98>)
 8000800:	f883 2182 	strb.w	r2, [r3, #386]	@ 0x182
}
 8000804:	bf00      	nop
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	bc80      	pop	{r7}
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	200000a0 	.word	0x200000a0

08000814 <Keypad_ResetKey>:

/**
 * @brief Reset key to initial state
 */
static void Keypad_ResetKey(Key_t* key, uint8_t row, uint8_t col)
{
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
 800081c:	460b      	mov	r3, r1
 800081e:	70fb      	strb	r3, [r7, #3]
 8000820:	4613      	mov	r3, r2
 8000822:	70bb      	strb	r3, [r7, #2]
    key->row = row;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	78fa      	ldrb	r2, [r7, #3]
 8000828:	701a      	strb	r2, [r3, #0]
    key->col = col;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	78ba      	ldrb	r2, [r7, #2]
 800082e:	705a      	strb	r2, [r3, #1]
    key->state = KEY_RELEASED;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	2200      	movs	r2, #0
 8000834:	709a      	strb	r2, [r3, #2]
    key->prev_state = KEY_RELEASED;
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	2200      	movs	r2, #0
 800083a:	70da      	strb	r2, [r3, #3]
    key->press_timestamp = 0;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	2200      	movs	r2, #0
 8000840:	605a      	str	r2, [r3, #4]
    key->debounce_timer = 0;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	2200      	movs	r2, #0
 8000846:	609a      	str	r2, [r3, #8]
}
 8000848:	bf00      	nop
 800084a:	370c      	adds	r7, #12
 800084c:	46bd      	mov	sp, r7
 800084e:	bc80      	pop	{r7}
 8000850:	4770      	bx	lr
	...

08000854 <Keypad_DelayUs>:

/**
 * @brief Microsecond delay function
 */
static void Keypad_DelayUs(uint32_t microseconds)
{
 8000854:	b480      	push	{r7}
 8000856:	b085      	sub	sp, #20
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 800085c:	4b0d      	ldr	r3, [pc, #52]	@ (8000894 <Keypad_DelayUs+0x40>)
 800085e:	685b      	ldr	r3, [r3, #4]
 8000860:	60fb      	str	r3, [r7, #12]
    uint32_t cycles = microseconds * (SystemCoreClock / 1000000);
 8000862:	4b0d      	ldr	r3, [pc, #52]	@ (8000898 <Keypad_DelayUs+0x44>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	4a0d      	ldr	r2, [pc, #52]	@ (800089c <Keypad_DelayUs+0x48>)
 8000868:	fba2 2303 	umull	r2, r3, r2, r3
 800086c:	0c9a      	lsrs	r2, r3, #18
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	fb02 f303 	mul.w	r3, r2, r3
 8000874:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < cycles);
 8000876:	bf00      	nop
 8000878:	4b06      	ldr	r3, [pc, #24]	@ (8000894 <Keypad_DelayUs+0x40>)
 800087a:	685a      	ldr	r2, [r3, #4]
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	1ad3      	subs	r3, r2, r3
 8000880:	68ba      	ldr	r2, [r7, #8]
 8000882:	429a      	cmp	r2, r3
 8000884:	d8f8      	bhi.n	8000878 <Keypad_DelayUs+0x24>
}
 8000886:	bf00      	nop
 8000888:	bf00      	nop
 800088a:	3714      	adds	r7, #20
 800088c:	46bd      	mov	sp, r7
 800088e:	bc80      	pop	{r7}
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	e0001000 	.word	0xe0001000
 8000898:	20000024 	.word	0x20000024
 800089c:	431bde83 	.word	0x431bde83

080008a0 <Keypad_PhysicalToLogical>:

/**
 * @brief Convert physical row,col to logical key
 */
Keypad_LogicalKey_t Keypad_PhysicalToLogical(uint8_t row, uint8_t col)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	4603      	mov	r3, r0
 80008a8:	460a      	mov	r2, r1
 80008aa:	71fb      	strb	r3, [r7, #7]
 80008ac:	4613      	mov	r3, r2
 80008ae:	71bb      	strb	r3, [r7, #6]
    if (!KEYPAD_IS_VALID_COORD(row, col)) {
 80008b0:	79fb      	ldrb	r3, [r7, #7]
 80008b2:	2b03      	cmp	r3, #3
 80008b4:	d802      	bhi.n	80008bc <Keypad_PhysicalToLogical+0x1c>
 80008b6:	79bb      	ldrb	r3, [r7, #6]
 80008b8:	2b03      	cmp	r3, #3
 80008ba:	d901      	bls.n	80008c0 <Keypad_PhysicalToLogical+0x20>
        return KEYPAD_KEY_INVALID;
 80008bc:	23ff      	movs	r3, #255	@ 0xff
 80008be:	e006      	b.n	80008ce <Keypad_PhysicalToLogical+0x2e>
    }
    return KEYPAD_COORD_TO_KEY(row, col);
 80008c0:	79fa      	ldrb	r2, [r7, #7]
 80008c2:	79bb      	ldrb	r3, [r7, #6]
 80008c4:	4904      	ldr	r1, [pc, #16]	@ (80008d8 <Keypad_PhysicalToLogical+0x38>)
 80008c6:	0092      	lsls	r2, r2, #2
 80008c8:	440a      	add	r2, r1
 80008ca:	4413      	add	r3, r2
 80008cc:	781b      	ldrb	r3, [r3, #0]
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bc80      	pop	{r7}
 80008d6:	4770      	bx	lr
 80008d8:	08007020 	.word	0x08007020

080008dc <Convert_GameState_to_Protocol>:
 * @brief Convert GameState_t to Game_State_Data_t for protocol transmission
 * @param game_state Source game state
 * @param protocol_state Destination protocol state
 */
static void Convert_GameState_to_Protocol(const GameState_t* game_state, Game_State_Data_t* protocol_state)
{
 80008dc:	b480      	push	{r7}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
 80008e4:	6039      	str	r1, [r7, #0]
  if (!game_state || !protocol_state) {
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d046      	beq.n	800097a <Convert_GameState_to_Protocol+0x9e>
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d043      	beq.n	800097a <Convert_GameState_to_Protocol+0x9e>
    return;
  }

  // Copy board state (convert from PieceType_t to uint8_t)
  for (int row = 0; row < 8; row++) {
 80008f2:	2300      	movs	r3, #0
 80008f4:	60fb      	str	r3, [r7, #12]
 80008f6:	e01a      	b.n	800092e <Convert_GameState_to_Protocol+0x52>
    for (int col = 0; col < 8; col++) {
 80008f8:	2300      	movs	r3, #0
 80008fa:	60bb      	str	r3, [r7, #8]
 80008fc:	e011      	b.n	8000922 <Convert_GameState_to_Protocol+0x46>
      protocol_state->board[row][col] = (uint8_t)game_state->board[row][col];
 80008fe:	687a      	ldr	r2, [r7, #4]
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	00db      	lsls	r3, r3, #3
 8000904:	441a      	add	r2, r3
 8000906:	68bb      	ldr	r3, [r7, #8]
 8000908:	4413      	add	r3, r2
 800090a:	7819      	ldrb	r1, [r3, #0]
 800090c:	683a      	ldr	r2, [r7, #0]
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	00db      	lsls	r3, r3, #3
 8000912:	441a      	add	r2, r3
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	4413      	add	r3, r2
 8000918:	460a      	mov	r2, r1
 800091a:	701a      	strb	r2, [r3, #0]
    for (int col = 0; col < 8; col++) {
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	3301      	adds	r3, #1
 8000920:	60bb      	str	r3, [r7, #8]
 8000922:	68bb      	ldr	r3, [r7, #8]
 8000924:	2b07      	cmp	r3, #7
 8000926:	ddea      	ble.n	80008fe <Convert_GameState_to_Protocol+0x22>
  for (int row = 0; row < 8; row++) {
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	3301      	adds	r3, #1
 800092c:	60fb      	str	r3, [r7, #12]
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	2b07      	cmp	r3, #7
 8000932:	dde1      	ble.n	80008f8 <Convert_GameState_to_Protocol+0x1c>
    }
  }

  protocol_state->current_player = (uint8_t)game_state->current_player;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  protocol_state->black_count = game_state->black_count;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  protocol_state->white_count = game_state->white_count;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  protocol_state->game_over = (game_state->status != GAME_STATUS_PLAYING) ? 1 : 0;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800095e:	2b00      	cmp	r3, #0
 8000960:	bf14      	ite	ne
 8000962:	2301      	movne	r3, #1
 8000964:	2300      	moveq	r3, #0
 8000966:	b2db      	uxtb	r3, r3
 8000968:	461a      	mov	r2, r3
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  protocol_state->move_count = game_state->move_count;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	645a      	str	r2, [r3, #68]	@ 0x44
 8000978:	e000      	b.n	800097c <Convert_GameState_to_Protocol+0xa0>
    return;
 800097a:	bf00      	nop
}
 800097c:	3714      	adds	r7, #20
 800097e:	46bd      	mov	sp, r7
 8000980:	bc80      	pop	{r7}
 8000982:	4770      	bx	lr

08000984 <Send_GameState_Via_Protocol>:
 * @brief Send game state via protocol (wrapper function)
 * @param game_state Source game state
 * @return Protocol_Status_t Protocol status
 */
static Protocol_Status_t Send_GameState_Via_Protocol(const GameState_t* game_state)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b094      	sub	sp, #80	@ 0x50
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  Game_State_Data_t protocol_state;
  Convert_GameState_to_Protocol(game_state, &protocol_state);
 800098c:	f107 0308 	add.w	r3, r7, #8
 8000990:	4619      	mov	r1, r3
 8000992:	6878      	ldr	r0, [r7, #4]
 8000994:	f7ff ffa2 	bl	80008dc <Convert_GameState_to_Protocol>
  return Protocol_SendGameState(&protocol_state);
 8000998:	f107 0308 	add.w	r3, r7, #8
 800099c:	4618      	mov	r0, r3
 800099e:	f001 fde9 	bl	8002574 <Protocol_SendGameState>
 80009a2:	4603      	mov	r3, r0
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3750      	adds	r7, #80	@ 0x50
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}

080009ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009b2:	f002 f831 	bl	8002a18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009b6:	f000 f8b7 	bl	8000b28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009ba:	f000 f9b7 	bl	8000d2c <MX_GPIO_Init>
  MX_DMA_Init();
 80009be:	f000 f997 	bl	8000cf0 <MX_DMA_Init>
  MX_TIM2_Init();
 80009c2:	f000 f8f7 	bl	8000bb4 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80009c6:	f000 f969 	bl	8000c9c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  /* IMPORTANT: Debug output must be AFTER USART1 initialization */
  HAL_Delay(100);  // Small delay to allow UART to stabilize
 80009ca:	2064      	movs	r0, #100	@ 0x64
 80009cc:	f002 f886 	bl	8002adc <HAL_Delay>

  DEBUG_PRINT_BANNER();
 80009d0:	f7ff fc3a 	bl	8000248 <Debug_Print_Banner>
  DEBUG_INFO("[INIT] HAL Initialized\r\n");
 80009d4:	493f      	ldr	r1, [pc, #252]	@ (8000ad4 <main+0x128>)
 80009d6:	2000      	movs	r0, #0
 80009d8:	f7ff fbc0 	bl	800015c <Debug_Printf>
  DEBUG_INFO("[INIT] System Clock Configured\r\n");
 80009dc:	493e      	ldr	r1, [pc, #248]	@ (8000ad8 <main+0x12c>)
 80009de:	2000      	movs	r0, #0
 80009e0:	f7ff fbbc 	bl	800015c <Debug_Printf>
  DEBUG_INFO("[INIT] GPIO Initialized\r\n");
 80009e4:	493d      	ldr	r1, [pc, #244]	@ (8000adc <main+0x130>)
 80009e6:	2000      	movs	r0, #0
 80009e8:	f7ff fbb8 	bl	800015c <Debug_Printf>
  DEBUG_INFO("[INIT] DMA Initialized\r\n");
 80009ec:	493c      	ldr	r1, [pc, #240]	@ (8000ae0 <main+0x134>)
 80009ee:	2000      	movs	r0, #0
 80009f0:	f7ff fbb4 	bl	800015c <Debug_Printf>
  DEBUG_INFO("[INIT] TIM2 Initialized\r\n");
 80009f4:	493b      	ldr	r1, [pc, #236]	@ (8000ae4 <main+0x138>)
 80009f6:	2000      	movs	r0, #0
 80009f8:	f7ff fbb0 	bl	800015c <Debug_Printf>
  DEBUG_INFO("[INIT] USART1 Initialized\r\n");
 80009fc:	493a      	ldr	r1, [pc, #232]	@ (8000ae8 <main+0x13c>)
 80009fe:	2000      	movs	r0, #0
 8000a00:	f7ff fbac 	bl	800015c <Debug_Printf>

  /* Enable DWT counter for microsecond delays */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000a04:	4b39      	ldr	r3, [pc, #228]	@ (8000aec <main+0x140>)
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	4a38      	ldr	r2, [pc, #224]	@ (8000aec <main+0x140>)
 8000a0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000a0e:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000a10:	4b37      	ldr	r3, [pc, #220]	@ (8000af0 <main+0x144>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a36      	ldr	r2, [pc, #216]	@ (8000af0 <main+0x144>)
 8000a16:	f043 0301 	orr.w	r3, r3, #1
 8000a1a:	6013      	str	r3, [r2, #0]

  /* Initialize WS2812B driver */
  if (WS2812B_Init() != WS2812B_OK) {
 8000a1c:	f001 fe52 	bl	80026c4 <WS2812B_Init>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d005      	beq.n	8000a32 <main+0x86>
    DEBUG_ERROR("[INIT] WS2812B Driver...FAILED\r\n");
 8000a26:	4933      	ldr	r1, [pc, #204]	@ (8000af4 <main+0x148>)
 8000a28:	2002      	movs	r0, #2
 8000a2a:	f7ff fb97 	bl	800015c <Debug_Printf>
    Error_Handler(); /* WS2812B initialization failed */
 8000a2e:	f000 fe40 	bl	80016b2 <Error_Handler>
  }
  DEBUG_INFO("[INIT] WS2812B Driver...OK\r\n");
 8000a32:	4931      	ldr	r1, [pc, #196]	@ (8000af8 <main+0x14c>)
 8000a34:	2000      	movs	r0, #0
 8000a36:	f7ff fb91 	bl	800015c <Debug_Printf>

  /* Initialize Keypad driver */
  Keypad_Status_t keypad_status = Keypad_Init();
 8000a3a:	f7ff fc1d 	bl	8000278 <Keypad_Init>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	71fb      	strb	r3, [r7, #7]
  if (keypad_status != KEYPAD_OK) {
 8000a42:	79fb      	ldrb	r3, [r7, #7]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d007      	beq.n	8000a58 <main+0xac>
    DEBUG_ERROR("[INIT] Keypad Driver...FAILED (status=%d)\r\n", keypad_status);
 8000a48:	79fb      	ldrb	r3, [r7, #7]
 8000a4a:	461a      	mov	r2, r3
 8000a4c:	492b      	ldr	r1, [pc, #172]	@ (8000afc <main+0x150>)
 8000a4e:	2002      	movs	r0, #2
 8000a50:	f7ff fb84 	bl	800015c <Debug_Printf>
    Error_Handler(); /* Keypad initialization failed */
 8000a54:	f000 fe2d 	bl	80016b2 <Error_Handler>
  }
  DEBUG_INFO("[INIT] Keypad Driver...OK\r\n");
 8000a58:	4929      	ldr	r1, [pc, #164]	@ (8000b00 <main+0x154>)
 8000a5a:	2000      	movs	r0, #0
 8000a5c:	f7ff fb7e 	bl	800015c <Debug_Printf>

  /* Test keypad quick check */
  bool any_key = Keypad_Quick_Check();
 8000a60:	f7ff fda4 	bl	80005ac <Keypad_Quick_Check>
 8000a64:	4603      	mov	r3, r0
 8000a66:	71bb      	strb	r3, [r7, #6]
  DEBUG_INFO("[INIT] Keypad Quick Check: %s\r\n", any_key ? "Keys detected" : "No keys");
 8000a68:	79bb      	ldrb	r3, [r7, #6]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <main+0xc6>
 8000a6e:	4b25      	ldr	r3, [pc, #148]	@ (8000b04 <main+0x158>)
 8000a70:	e000      	b.n	8000a74 <main+0xc8>
 8000a72:	4b25      	ldr	r3, [pc, #148]	@ (8000b08 <main+0x15c>)
 8000a74:	461a      	mov	r2, r3
 8000a76:	4925      	ldr	r1, [pc, #148]	@ (8000b0c <main+0x160>)
 8000a78:	2000      	movs	r0, #0
 8000a7a:	f7ff fb6f 	bl	800015c <Debug_Printf>
    DEBUG_ERROR("[INIT] UART Protocol...FAILED\r\n");
    Error_Handler();
  }
  DEBUG_INFO("[INIT] UART Protocol...OK\r\n");
  */
  DEBUG_INFO("[INIT] UART Protocol...SKIPPED (Debug mode)\r\n");
 8000a7e:	4924      	ldr	r1, [pc, #144]	@ (8000b10 <main+0x164>)
 8000a80:	2000      	movs	r0, #0
 8000a82:	f7ff fb6b 	bl	800015c <Debug_Printf>

  /* Register keypad event callback */
  Keypad_Register_Callback(Keypad_Key_Event_Handler);
 8000a86:	4823      	ldr	r0, [pc, #140]	@ (8000b14 <main+0x168>)
 8000a88:	f7ff fd76 	bl	8000578 <Keypad_Register_Callback>
  /* TEMPORARILY DISABLED: Protocol callback */
  /* Register protocol command callback */
  // Protocol_RegisterCallback(Protocol_Command_Handler);

  /* Initialize game engine */
  if (Othello_Init() != OTHELLO_OK) {
 8000a8c:	f000 fe18 	bl	80016c0 <Othello_Init>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d005      	beq.n	8000aa2 <main+0xf6>
    DEBUG_ERROR("[INIT] Othello Engine...FAILED\r\n");
 8000a96:	4920      	ldr	r1, [pc, #128]	@ (8000b18 <main+0x16c>)
 8000a98:	2002      	movs	r0, #2
 8000a9a:	f7ff fb5f 	bl	800015c <Debug_Printf>
    Error_Handler(); /* Game engine initialization failed */
 8000a9e:	f000 fe08 	bl	80016b2 <Error_Handler>
  }
  DEBUG_INFO("[INIT] Othello Engine...OK\r\n");
 8000aa2:	491e      	ldr	r1, [pc, #120]	@ (8000b1c <main+0x170>)
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	f7ff fb59 	bl	800015c <Debug_Printf>

  /* Application-specific initialization */
  App_Init();
 8000aaa:	f000 f9a9 	bl	8000e00 <App_Init>
  DEBUG_INFO("[INIT] Application...OK\r\n");
 8000aae:	491c      	ldr	r1, [pc, #112]	@ (8000b20 <main+0x174>)
 8000ab0:	2000      	movs	r0, #0
 8000ab2:	f7ff fb53 	bl	800015c <Debug_Printf>

  DEBUG_INFO("[BOOT] System Ready!\r\n");
 8000ab6:	491b      	ldr	r1, [pc, #108]	@ (8000b24 <main+0x178>)
 8000ab8:	2000      	movs	r0, #0
 8000aba:	f7ff fb4f 	bl	800015c <Debug_Printf>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    /* Main application loop */
    App_Main_Loop();
 8000abe:	f000 f9bb 	bl	8000e38 <App_Main_Loop>

    /* Keypad scanning (if not using interrupt-driven mode) */
    Keypad_Scan_Task();
 8000ac2:	f7ff fdbb 	bl	800063c <Keypad_Scan_Task>

    /* Update cursor blinking */
    App_UpdateCursor();
 8000ac6:	f000 f9db 	bl	8000e80 <App_UpdateCursor>

    /* Protocol maintenance tasks - DISABLED for debug */
    // Protocol_Task();

    /* Small delay to prevent excessive CPU usage */
    HAL_Delay(1);
 8000aca:	2001      	movs	r0, #1
 8000acc:	f002 f806 	bl	8002adc <HAL_Delay>
    App_Main_Loop();
 8000ad0:	bf00      	nop
 8000ad2:	e7f4      	b.n	8000abe <main+0x112>
 8000ad4:	080068f0 	.word	0x080068f0
 8000ad8:	0800690c 	.word	0x0800690c
 8000adc:	08006930 	.word	0x08006930
 8000ae0:	0800694c 	.word	0x0800694c
 8000ae4:	08006968 	.word	0x08006968
 8000ae8:	08006984 	.word	0x08006984
 8000aec:	e000edf0 	.word	0xe000edf0
 8000af0:	e0001000 	.word	0xe0001000
 8000af4:	080069a0 	.word	0x080069a0
 8000af8:	080069cc 	.word	0x080069cc
 8000afc:	080069ec 	.word	0x080069ec
 8000b00:	08006a20 	.word	0x08006a20
 8000b04:	08006a3c 	.word	0x08006a3c
 8000b08:	08006a4c 	.word	0x08006a4c
 8000b0c:	08006a54 	.word	0x08006a54
 8000b10:	08006a74 	.word	0x08006a74
 8000b14:	08001629 	.word	0x08001629
 8000b18:	08006aa4 	.word	0x08006aa4
 8000b1c:	08006ad0 	.word	0x08006ad0
 8000b20:	08006af0 	.word	0x08006af0
 8000b24:	08006b0c 	.word	0x08006b0c

08000b28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b090      	sub	sp, #64	@ 0x40
 8000b2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b2e:	f107 0318 	add.w	r3, r7, #24
 8000b32:	2228      	movs	r2, #40	@ 0x28
 8000b34:	2100      	movs	r1, #0
 8000b36:	4618      	mov	r0, r3
 8000b38:	f005 f9be 	bl	8005eb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b3c:	1d3b      	adds	r3, r7, #4
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	605a      	str	r2, [r3, #4]
 8000b44:	609a      	str	r2, [r3, #8]
 8000b46:	60da      	str	r2, [r3, #12]
 8000b48:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b4e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b52:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b54:	2300      	movs	r3, #0
 8000b56:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b60:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b64:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b66:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b6c:	f107 0318 	add.w	r3, r7, #24
 8000b70:	4618      	mov	r0, r3
 8000b72:	f002 fd3b 	bl	80035ec <HAL_RCC_OscConfig>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000b7c:	f000 fd99 	bl	80016b2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b80:	230f      	movs	r3, #15
 8000b82:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b84:	2302      	movs	r3, #2
 8000b86:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b92:	2300      	movs	r3, #0
 8000b94:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b96:	1d3b      	adds	r3, r7, #4
 8000b98:	2102      	movs	r1, #2
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f002 ffa8 	bl	8003af0 <HAL_RCC_ClockConfig>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000ba6:	f000 fd84 	bl	80016b2 <Error_Handler>
  }
}
 8000baa:	bf00      	nop
 8000bac:	3740      	adds	r7, #64	@ 0x40
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
	...

08000bb4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b08e      	sub	sp, #56	@ 0x38
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	605a      	str	r2, [r3, #4]
 8000bc4:	609a      	str	r2, [r3, #8]
 8000bc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bc8:	f107 0320 	add.w	r3, r7, #32
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bd2:	1d3b      	adds	r3, r7, #4
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]
 8000bd8:	605a      	str	r2, [r3, #4]
 8000bda:	609a      	str	r2, [r3, #8]
 8000bdc:	60da      	str	r2, [r3, #12]
 8000bde:	611a      	str	r2, [r3, #16]
 8000be0:	615a      	str	r2, [r3, #20]
 8000be2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000be4:	4b2c      	ldr	r3, [pc, #176]	@ (8000c98 <MX_TIM2_Init+0xe4>)
 8000be6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000bea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000bec:	4b2a      	ldr	r3, [pc, #168]	@ (8000c98 <MX_TIM2_Init+0xe4>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bf2:	4b29      	ldr	r3, [pc, #164]	@ (8000c98 <MX_TIM2_Init+0xe4>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 90-1;
 8000bf8:	4b27      	ldr	r3, [pc, #156]	@ (8000c98 <MX_TIM2_Init+0xe4>)
 8000bfa:	2259      	movs	r2, #89	@ 0x59
 8000bfc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bfe:	4b26      	ldr	r3, [pc, #152]	@ (8000c98 <MX_TIM2_Init+0xe4>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c04:	4b24      	ldr	r3, [pc, #144]	@ (8000c98 <MX_TIM2_Init+0xe4>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c0a:	4823      	ldr	r0, [pc, #140]	@ (8000c98 <MX_TIM2_Init+0xe4>)
 8000c0c:	f003 f8fe 	bl	8003e0c <HAL_TIM_Base_Init>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8000c16:	f000 fd4c 	bl	80016b2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c20:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c24:	4619      	mov	r1, r3
 8000c26:	481c      	ldr	r0, [pc, #112]	@ (8000c98 <MX_TIM2_Init+0xe4>)
 8000c28:	f003 fdb2 	bl	8004790 <HAL_TIM_ConfigClockSource>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8000c32:	f000 fd3e 	bl	80016b2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000c36:	4818      	ldr	r0, [pc, #96]	@ (8000c98 <MX_TIM2_Init+0xe4>)
 8000c38:	f003 f937 	bl	8003eaa <HAL_TIM_PWM_Init>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8000c42:	f000 fd36 	bl	80016b2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c46:	2300      	movs	r3, #0
 8000c48:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c4e:	f107 0320 	add.w	r3, r7, #32
 8000c52:	4619      	mov	r1, r3
 8000c54:	4810      	ldr	r0, [pc, #64]	@ (8000c98 <MX_TIM2_Init+0xe4>)
 8000c56:	f004 fa19 	bl	800508c <HAL_TIMEx_MasterConfigSynchronization>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8000c60:	f000 fd27 	bl	80016b2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c64:	2360      	movs	r3, #96	@ 0x60
 8000c66:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c70:	2300      	movs	r3, #0
 8000c72:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c74:	1d3b      	adds	r3, r7, #4
 8000c76:	2200      	movs	r2, #0
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4807      	ldr	r0, [pc, #28]	@ (8000c98 <MX_TIM2_Init+0xe4>)
 8000c7c:	f003 fcc6 	bl	800460c <HAL_TIM_PWM_ConfigChannel>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8000c86:	f000 fd14 	bl	80016b2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000c8a:	4803      	ldr	r0, [pc, #12]	@ (8000c98 <MX_TIM2_Init+0xe4>)
 8000c8c:	f001 f988 	bl	8001fa0 <HAL_TIM_MspPostInit>

}
 8000c90:	bf00      	nop
 8000c92:	3738      	adds	r7, #56	@ 0x38
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	20000244 	.word	0x20000244

08000c9c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ca0:	4b11      	ldr	r3, [pc, #68]	@ (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000ca2:	4a12      	ldr	r2, [pc, #72]	@ (8000cec <MX_USART1_UART_Init+0x50>)
 8000ca4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ca6:	4b10      	ldr	r3, [pc, #64]	@ (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000ca8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000cac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000cae:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000cba:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000cc0:	4b09      	ldr	r3, [pc, #36]	@ (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000cc2:	220c      	movs	r2, #12
 8000cc4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cc6:	4b08      	ldr	r3, [pc, #32]	@ (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ccc:	4b06      	ldr	r3, [pc, #24]	@ (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000cd2:	4805      	ldr	r0, [pc, #20]	@ (8000ce8 <MX_USART1_UART_Init+0x4c>)
 8000cd4:	f004 fa4a 	bl	800516c <HAL_UART_Init>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000cde:	f000 fce8 	bl	80016b2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	200002d0 	.word	0x200002d0
 8000cec:	40013800 	.word	0x40013800

08000cf0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8000d28 <MX_DMA_Init+0x38>)
 8000cf8:	695b      	ldr	r3, [r3, #20]
 8000cfa:	4a0b      	ldr	r2, [pc, #44]	@ (8000d28 <MX_DMA_Init+0x38>)
 8000cfc:	f043 0301 	orr.w	r3, r3, #1
 8000d00:	6153      	str	r3, [r2, #20]
 8000d02:	4b09      	ldr	r3, [pc, #36]	@ (8000d28 <MX_DMA_Init+0x38>)
 8000d04:	695b      	ldr	r3, [r3, #20]
 8000d06:	f003 0301 	and.w	r3, r3, #1
 8000d0a:	607b      	str	r3, [r7, #4]
 8000d0c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2102      	movs	r1, #2
 8000d12:	200f      	movs	r0, #15
 8000d14:	f001 ffdd 	bl	8002cd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000d18:	200f      	movs	r0, #15
 8000d1a:	f001 fff6 	bl	8002d0a <HAL_NVIC_EnableIRQ>

}
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	40021000 	.word	0x40021000

08000d2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b088      	sub	sp, #32
 8000d30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d32:	f107 0310 	add.w	r3, r7, #16
 8000d36:	2200      	movs	r2, #0
 8000d38:	601a      	str	r2, [r3, #0]
 8000d3a:	605a      	str	r2, [r3, #4]
 8000d3c:	609a      	str	r2, [r3, #8]
 8000d3e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d40:	4b24      	ldr	r3, [pc, #144]	@ (8000dd4 <MX_GPIO_Init+0xa8>)
 8000d42:	699b      	ldr	r3, [r3, #24]
 8000d44:	4a23      	ldr	r2, [pc, #140]	@ (8000dd4 <MX_GPIO_Init+0xa8>)
 8000d46:	f043 0320 	orr.w	r3, r3, #32
 8000d4a:	6193      	str	r3, [r2, #24]
 8000d4c:	4b21      	ldr	r3, [pc, #132]	@ (8000dd4 <MX_GPIO_Init+0xa8>)
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	f003 0320 	and.w	r3, r3, #32
 8000d54:	60fb      	str	r3, [r7, #12]
 8000d56:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d58:	4b1e      	ldr	r3, [pc, #120]	@ (8000dd4 <MX_GPIO_Init+0xa8>)
 8000d5a:	699b      	ldr	r3, [r3, #24]
 8000d5c:	4a1d      	ldr	r2, [pc, #116]	@ (8000dd4 <MX_GPIO_Init+0xa8>)
 8000d5e:	f043 0304 	orr.w	r3, r3, #4
 8000d62:	6193      	str	r3, [r2, #24]
 8000d64:	4b1b      	ldr	r3, [pc, #108]	@ (8000dd4 <MX_GPIO_Init+0xa8>)
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	f003 0304 	and.w	r3, r3, #4
 8000d6c:	60bb      	str	r3, [r7, #8]
 8000d6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d70:	4b18      	ldr	r3, [pc, #96]	@ (8000dd4 <MX_GPIO_Init+0xa8>)
 8000d72:	699b      	ldr	r3, [r3, #24]
 8000d74:	4a17      	ldr	r2, [pc, #92]	@ (8000dd4 <MX_GPIO_Init+0xa8>)
 8000d76:	f043 0308 	orr.w	r3, r3, #8
 8000d7a:	6193      	str	r3, [r2, #24]
 8000d7c:	4b15      	ldr	r3, [pc, #84]	@ (8000dd4 <MX_GPIO_Init+0xa8>)
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	f003 0308 	and.w	r3, r3, #8
 8000d84:	607b      	str	r3, [r7, #4]
 8000d86:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, KEY_R1_Pin|KEY_R2_Pin|KEY_R3_Pin|KEY_R4_Pin, GPIO_PIN_SET);
 8000d88:	2201      	movs	r2, #1
 8000d8a:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000d8e:	4812      	ldr	r0, [pc, #72]	@ (8000dd8 <MX_GPIO_Init+0xac>)
 8000d90:	f002 fc13 	bl	80035ba <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY_R1_Pin KEY_R2_Pin KEY_R3_Pin KEY_R4_Pin */
  GPIO_InitStruct.Pin = KEY_R1_Pin|KEY_R2_Pin|KEY_R3_Pin|KEY_R4_Pin;
 8000d94:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000d98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da2:	2302      	movs	r3, #2
 8000da4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da6:	f107 0310 	add.w	r3, r7, #16
 8000daa:	4619      	mov	r1, r3
 8000dac:	480a      	ldr	r0, [pc, #40]	@ (8000dd8 <MX_GPIO_Init+0xac>)
 8000dae:	f002 fa69 	bl	8003284 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_C1_Pin KEY_C2_Pin KEY_C3_Pin KEY_C4_Pin */
  GPIO_InitStruct.Pin = KEY_C1_Pin|KEY_C2_Pin|KEY_C3_Pin|KEY_C4_Pin;
 8000db2:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000db6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000db8:	2300      	movs	r3, #0
 8000dba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dc0:	f107 0310 	add.w	r3, r7, #16
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4804      	ldr	r0, [pc, #16]	@ (8000dd8 <MX_GPIO_Init+0xac>)
 8000dc8:	f002 fa5c 	bl	8003284 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000dcc:	bf00      	nop
 8000dce:	3720      	adds	r7, #32
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	40021000 	.word	0x40021000
 8000dd8:	40010c00 	.word	0x40010c00

08000ddc <HAL_TIM_PWM_PulseFinishedCallback>:
 * @brief DMA transfer complete callback for WS2812B
 * @param hdma: DMA handle
 * @retval None
 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  /* Check if this is TIM2 channel 1 */
  if (htim->Instance == TIM2) {
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000dec:	d102      	bne.n	8000df4 <HAL_TIM_PWM_PulseFinishedCallback+0x18>
    WS2812B_DMA_Complete_Callback(&hdma_tim2_ch1);
 8000dee:	4803      	ldr	r0, [pc, #12]	@ (8000dfc <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8000df0:	f001 fd4e 	bl	8002890 <WS2812B_DMA_Complete_Callback>
  }
}
 8000df4:	bf00      	nop
 8000df6:	3708      	adds	r7, #8
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	2000028c 	.word	0x2000028c

08000e00 <App_Init>:
/**
 * @brief Application initialization function
 * @retval None
 */
void App_Init(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* Initialize game statistics */
  memset(&game_stats, 0, sizeof(GameStats_t));
 8000e04:	2220      	movs	r2, #32
 8000e06:	2100      	movs	r1, #0
 8000e08:	4808      	ldr	r0, [pc, #32]	@ (8000e2c <App_Init+0x2c>)
 8000e0a:	f005 f855 	bl	8005eb8 <memset>

  /* Start new game */
  if (Othello_NewGame(&game_state) == OTHELLO_OK) {
 8000e0e:	4808      	ldr	r0, [pc, #32]	@ (8000e30 <App_Init+0x30>)
 8000e10:	f000 fc6c 	bl	80016ec <Othello_NewGame>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d102      	bne.n	8000e20 <App_Init+0x20>
    game_initialized = true;
 8000e1a:	4b06      	ldr	r3, [pc, #24]	@ (8000e34 <App_Init+0x34>)
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	701a      	strb	r2, [r3, #0]
  }

  /* Initialize LED display */
  WS2812B_Clear();
 8000e20:	f001 fcbe 	bl	80027a0 <WS2812B_Clear>

  /* Display initial game board */
  App_DisplayGameBoard();
 8000e24:	f000 f860 	bl	8000ee8 <App_DisplayGameBoard>
}
 8000e28:	bf00      	nop
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	200003b4 	.word	0x200003b4
 8000e30:	20000318 	.word	0x20000318
 8000e34:	200003d4 	.word	0x200003d4

08000e38 <App_Main_Loop>:
/**
 * @brief Main application loop function
 * @retval None
 */
void App_Main_Loop(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b084      	sub	sp, #16
 8000e3c:	af00      	add	r7, sp, #0
  /* Process keypad events */
  Key_t key_event = Keypad_GetKey();
 8000e3e:	1d3b      	adds	r3, r7, #4
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff fb41 	bl	80004c8 <Keypad_GetKey>
  if (key_event.state != KEY_RELEASED) {
 8000e46:	79bb      	ldrb	r3, [r7, #6]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d003      	beq.n	8000e54 <App_Main_Loop+0x1c>
    /* Key event occurred, process it */
    App_ProcessKeyEvent(&key_event);
 8000e4c:	1d3b      	adds	r3, r7, #4
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f000 f8c8 	bl	8000fe4 <App_ProcessKeyEvent>
  }

  /* Update game board display */
  App_UpdateGameDisplay();
 8000e54:	f000 fb4e 	bl	80014f4 <App_UpdateGameDisplay>

  /* Process protocol commands if any (handled by callback) */

  /* Check for game over conditions */
  if (game_initialized && Othello_IsGameOver(&game_state)) {
 8000e58:	4b07      	ldr	r3, [pc, #28]	@ (8000e78 <App_Main_Loop+0x40>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d007      	beq.n	8000e70 <App_Main_Loop+0x38>
 8000e60:	4806      	ldr	r0, [pc, #24]	@ (8000e7c <App_Main_Loop+0x44>)
 8000e62:	f000 fd91 	bl	8001988 <Othello_IsGameOver>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <App_Main_Loop+0x38>
    App_HandleGameOver();
 8000e6c:	f000 fb60 	bl	8001530 <App_HandleGameOver>
  }
}
 8000e70:	bf00      	nop
 8000e72:	3710      	adds	r7, #16
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	200003d4 	.word	0x200003d4
 8000e7c:	20000318 	.word	0x20000318

08000e80 <App_UpdateCursor>:
/**
 * @brief Update cursor display with blinking effect
 * @retval None
 */
void App_UpdateCursor(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
  if (!game_initialized) {
 8000e86:	4b15      	ldr	r3, [pc, #84]	@ (8000edc <App_UpdateCursor+0x5c>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	f083 0301 	eor.w	r3, r3, #1
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d11e      	bne.n	8000ed2 <App_UpdateCursor+0x52>
    return;
  }

  uint32_t current_time = HAL_GetTick();
 8000e94:	f001 fe18 	bl	8002ac8 <HAL_GetTick>
 8000e98:	6078      	str	r0, [r7, #4]

  // Toggle cursor visibility every 500ms
  if (current_time - cursor_blink_timer >= 500) {
 8000e9a:	4b11      	ldr	r3, [pc, #68]	@ (8000ee0 <App_UpdateCursor+0x60>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000ea6:	d315      	bcc.n	8000ed4 <App_UpdateCursor+0x54>
    cursor_blink_timer = current_time;
 8000ea8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ee0 <App_UpdateCursor+0x60>)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6013      	str	r3, [r2, #0]
    cursor_visible = !cursor_visible;
 8000eae:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee4 <App_UpdateCursor+0x64>)
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	bf14      	ite	ne
 8000eb6:	2301      	movne	r3, #1
 8000eb8:	2300      	moveq	r3, #0
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	f083 0301 	eor.w	r3, r3, #1
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	f003 0301 	and.w	r3, r3, #1
 8000ec6:	b2da      	uxtb	r2, r3
 8000ec8:	4b06      	ldr	r3, [pc, #24]	@ (8000ee4 <App_UpdateCursor+0x64>)
 8000eca:	701a      	strb	r2, [r3, #0]

    // Redraw board to update cursor
    App_DisplayGameBoard();
 8000ecc:	f000 f80c 	bl	8000ee8 <App_DisplayGameBoard>
 8000ed0:	e000      	b.n	8000ed4 <App_UpdateCursor+0x54>
    return;
 8000ed2:	bf00      	nop
  }
}
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	200003d4 	.word	0x200003d4
 8000ee0:	200003d8 	.word	0x200003d8
 8000ee4:	20000022 	.word	0x20000022

08000ee8 <App_DisplayGameBoard>:
/**
 * @brief Display game board on LED matrix
 * @retval None
 */
void App_DisplayGameBoard(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
  if (!game_initialized) {
 8000eee:	4b36      	ldr	r3, [pc, #216]	@ (8000fc8 <App_DisplayGameBoard+0xe0>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	f083 0301 	eor.w	r3, r3, #1
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d161      	bne.n	8000fc0 <App_DisplayGameBoard+0xd8>
    return;
  }

  WS2812B_Clear();
 8000efc:	f001 fc50 	bl	80027a0 <WS2812B_Clear>

  /* Display game pieces on LED matrix */
  for (uint8_t row = 0; row < 8; row++) {
 8000f00:	2300      	movs	r3, #0
 8000f02:	73fb      	strb	r3, [r7, #15]
 8000f04:	e037      	b.n	8000f76 <App_DisplayGameBoard+0x8e>
    for (uint8_t col = 0; col < 8; col++) {
 8000f06:	2300      	movs	r3, #0
 8000f08:	73bb      	strb	r3, [r7, #14]
 8000f0a:	e02e      	b.n	8000f6a <App_DisplayGameBoard+0x82>
      PieceType_t piece = Othello_GetPiece(&game_state, row, col);
 8000f0c:	7bba      	ldrb	r2, [r7, #14]
 8000f0e:	7bfb      	ldrb	r3, [r7, #15]
 8000f10:	4619      	mov	r1, r3
 8000f12:	482e      	ldr	r0, [pc, #184]	@ (8000fcc <App_DisplayGameBoard+0xe4>)
 8000f14:	f000 fe24 	bl	8001b60 <Othello_GetPiece>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	733b      	strb	r3, [r7, #12]

      if (piece == PIECE_BLACK) {
 8000f1c:	7b3b      	ldrb	r3, [r7, #12]
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d10f      	bne.n	8000f42 <App_DisplayGameBoard+0x5a>
        WS2812B_SetPixel(row, col, WS2812B_COLOR_ORANGE);  // Black piece (Orange for visibility)
 8000f22:	4a2b      	ldr	r2, [pc, #172]	@ (8000fd0 <App_DisplayGameBoard+0xe8>)
 8000f24:	f107 0308 	add.w	r3, r7, #8
 8000f28:	6812      	ldr	r2, [r2, #0]
 8000f2a:	4611      	mov	r1, r2
 8000f2c:	8019      	strh	r1, [r3, #0]
 8000f2e:	3302      	adds	r3, #2
 8000f30:	0c12      	lsrs	r2, r2, #16
 8000f32:	701a      	strb	r2, [r3, #0]
 8000f34:	7bb9      	ldrb	r1, [r7, #14]
 8000f36:	7bfb      	ldrb	r3, [r7, #15]
 8000f38:	68ba      	ldr	r2, [r7, #8]
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f001 fbfe 	bl	800273c <WS2812B_SetPixel>
 8000f40:	e010      	b.n	8000f64 <App_DisplayGameBoard+0x7c>
      } else if (piece == PIECE_WHITE) {
 8000f42:	7b3b      	ldrb	r3, [r7, #12]
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d10d      	bne.n	8000f64 <App_DisplayGameBoard+0x7c>
        WS2812B_SetPixel(row, col, WS2812B_COLOR_WHITE);  // White piece
 8000f48:	4a22      	ldr	r2, [pc, #136]	@ (8000fd4 <App_DisplayGameBoard+0xec>)
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	6812      	ldr	r2, [r2, #0]
 8000f4e:	4611      	mov	r1, r2
 8000f50:	8019      	strh	r1, [r3, #0]
 8000f52:	3302      	adds	r3, #2
 8000f54:	0c12      	lsrs	r2, r2, #16
 8000f56:	701a      	strb	r2, [r3, #0]
 8000f58:	7bb9      	ldrb	r1, [r7, #14]
 8000f5a:	7bfb      	ldrb	r3, [r7, #15]
 8000f5c:	687a      	ldr	r2, [r7, #4]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f001 fbec 	bl	800273c <WS2812B_SetPixel>
    for (uint8_t col = 0; col < 8; col++) {
 8000f64:	7bbb      	ldrb	r3, [r7, #14]
 8000f66:	3301      	adds	r3, #1
 8000f68:	73bb      	strb	r3, [r7, #14]
 8000f6a:	7bbb      	ldrb	r3, [r7, #14]
 8000f6c:	2b07      	cmp	r3, #7
 8000f6e:	d9cd      	bls.n	8000f0c <App_DisplayGameBoard+0x24>
  for (uint8_t row = 0; row < 8; row++) {
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
 8000f72:	3301      	adds	r3, #1
 8000f74:	73fb      	strb	r3, [r7, #15]
 8000f76:	7bfb      	ldrb	r3, [r7, #15]
 8000f78:	2b07      	cmp	r3, #7
 8000f7a:	d9c4      	bls.n	8000f06 <App_DisplayGameBoard+0x1e>
      /* Empty positions remain off */
    }
  }

  /* Display cursor (green blinking) */
  if (cursor_visible) {
 8000f7c:	4b16      	ldr	r3, [pc, #88]	@ (8000fd8 <App_DisplayGameBoard+0xf0>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d01a      	beq.n	8000fba <App_DisplayGameBoard+0xd2>
    PieceType_t cursor_piece = Othello_GetPiece(&game_state, cursor_row, cursor_col);
 8000f84:	4b15      	ldr	r3, [pc, #84]	@ (8000fdc <App_DisplayGameBoard+0xf4>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	4a15      	ldr	r2, [pc, #84]	@ (8000fe0 <App_DisplayGameBoard+0xf8>)
 8000f8a:	7812      	ldrb	r2, [r2, #0]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	480f      	ldr	r0, [pc, #60]	@ (8000fcc <App_DisplayGameBoard+0xe4>)
 8000f90:	f000 fde6 	bl	8001b60 <Othello_GetPiece>
 8000f94:	4603      	mov	r3, r0
 8000f96:	737b      	strb	r3, [r7, #13]
    if (cursor_piece == PIECE_EMPTY) {
 8000f98:	7b7b      	ldrb	r3, [r7, #13]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d10d      	bne.n	8000fba <App_DisplayGameBoard+0xd2>
      // Empty position: show green cursor
      WS2812B_SetPixel(cursor_row, cursor_col, WS2812B_COLOR_GREEN);
 8000f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000fdc <App_DisplayGameBoard+0xf4>)
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	4a0f      	ldr	r2, [pc, #60]	@ (8000fe0 <App_DisplayGameBoard+0xf8>)
 8000fa4:	7811      	ldrb	r1, [r2, #0]
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	703a      	strb	r2, [r7, #0]
 8000faa:	22ff      	movs	r2, #255	@ 0xff
 8000fac:	707a      	strb	r2, [r7, #1]
 8000fae:	2200      	movs	r2, #0
 8000fb0:	70ba      	strb	r2, [r7, #2]
 8000fb2:	683a      	ldr	r2, [r7, #0]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f001 fbc1 	bl	800273c <WS2812B_SetPixel>
    }
    // If there's a piece at cursor position, don't show cursor (or could use dimmed green)
  }

  WS2812B_Update();
 8000fba:	f001 fc05 	bl	80027c8 <WS2812B_Update>
 8000fbe:	e000      	b.n	8000fc2 <App_DisplayGameBoard+0xda>
    return;
 8000fc0:	bf00      	nop
}
 8000fc2:	3710      	adds	r7, #16
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	200003d4 	.word	0x200003d4
 8000fcc:	20000318 	.word	0x20000318
 8000fd0:	08006b24 	.word	0x08006b24
 8000fd4:	08006b28 	.word	0x08006b28
 8000fd8:	20000022 	.word	0x20000022
 8000fdc:	20000020 	.word	0x20000020
 8000fe0:	20000021 	.word	0x20000021

08000fe4 <App_ProcessKeyEvent>:
 * @brief Process key event for game controls
 * @param key_event Pointer to key event structure
 * @retval None
 */
void App_ProcessKeyEvent(Key_t* key_event)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af02      	add	r7, sp, #8
 8000fea:	6078      	str	r0, [r7, #4]
  if (!game_initialized || !key_event) {
 8000fec:	4bae      	ldr	r3, [pc, #696]	@ (80012a8 <App_ProcessKeyEvent+0x2c4>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	f083 0301 	eor.w	r3, r3, #1
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	f040 81ca 	bne.w	8001390 <App_ProcessKeyEvent+0x3ac>
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	f000 81c6 	beq.w	8001390 <App_ProcessKeyEvent+0x3ac>
    return;
  }

  Keypad_LogicalKey_t logical_key = Keypad_PhysicalToLogical(key_event->row, key_event->col);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	781a      	ldrb	r2, [r3, #0]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	785b      	ldrb	r3, [r3, #1]
 800100c:	4619      	mov	r1, r3
 800100e:	4610      	mov	r0, r2
 8001010:	f7ff fc46 	bl	80008a0 <Keypad_PhysicalToLogical>
 8001014:	4603      	mov	r3, r0
 8001016:	73fb      	strb	r3, [r7, #15]

  DEBUG_INFO("[APP] ProcessKey: R%d C%d Logical=%d State=%d\r\n",
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	4619      	mov	r1, r3
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	785b      	ldrb	r3, [r3, #1]
 8001022:	4618      	mov	r0, r3
 8001024:	7bfb      	ldrb	r3, [r7, #15]
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	7892      	ldrb	r2, [r2, #2]
 800102a:	9201      	str	r2, [sp, #4]
 800102c:	9300      	str	r3, [sp, #0]
 800102e:	4603      	mov	r3, r0
 8001030:	460a      	mov	r2, r1
 8001032:	499e      	ldr	r1, [pc, #632]	@ (80012ac <App_ProcessKeyEvent+0x2c8>)
 8001034:	2000      	movs	r0, #0
 8001036:	f7ff f891 	bl	800015c <Debug_Printf>
             key_event->row, key_event->col, logical_key, key_event->state);

  /* Handle key press */
  if (key_event->state == KEY_PRESSED) {
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	789b      	ldrb	r3, [r3, #2]
 800103e:	2b01      	cmp	r3, #1
 8001040:	f040 81ab 	bne.w	800139a <App_ProcessKeyEvent+0x3b6>
    switch (logical_key) {
 8001044:	7bfb      	ldrb	r3, [r7, #15]
 8001046:	2b0f      	cmp	r3, #15
 8001048:	f200 819b 	bhi.w	8001382 <App_ProcessKeyEvent+0x39e>
 800104c:	a201      	add	r2, pc, #4	@ (adr r2, 8001054 <App_ProcessKeyEvent+0x70>)
 800104e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001052:	bf00      	nop
 8001054:	08001095 	.word	0x08001095
 8001058:	080010cb 	.word	0x080010cb
 800105c:	08001333 	.word	0x08001333
 8001060:	0800135b 	.word	0x0800135b
 8001064:	08001111 	.word	0x08001111
 8001068:	08001157 	.word	0x08001157
 800106c:	0800121b 	.word	0x0800121b
 8001070:	08001365 	.word	0x08001365
 8001074:	0800133d 	.word	0x0800133d
 8001078:	08001261 	.word	0x08001261
 800107c:	08001323 	.word	0x08001323
 8001080:	0800136f 	.word	0x0800136f
 8001084:	08001347 	.word	0x08001347
 8001088:	080012fd 	.word	0x080012fd
 800108c:	08001351 	.word	0x08001351
 8001090:	08001379 	.word	0x08001379
      // === Core Function Keys ===

      case KEYPAD_KEY_1: // New Game
        DEBUG_INFO("[APP] New Game\r\n");
 8001094:	4986      	ldr	r1, [pc, #536]	@ (80012b0 <App_ProcessKeyEvent+0x2cc>)
 8001096:	2000      	movs	r0, #0
 8001098:	f7ff f860 	bl	800015c <Debug_Printf>
        if (Othello_UpdateStats(&game_stats, &game_state) == OTHELLO_OK) {
 800109c:	4985      	ldr	r1, [pc, #532]	@ (80012b4 <App_ProcessKeyEvent+0x2d0>)
 800109e:	4886      	ldr	r0, [pc, #536]	@ (80012b8 <App_ProcessKeyEvent+0x2d4>)
 80010a0:	f000 fd7d 	bl	8001b9e <Othello_UpdateStats>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	f040 8174 	bne.w	8001394 <App_ProcessKeyEvent+0x3b0>
          Othello_NewGame(&game_state);
 80010ac:	4881      	ldr	r0, [pc, #516]	@ (80012b4 <App_ProcessKeyEvent+0x2d0>)
 80010ae:	f000 fb1d 	bl	80016ec <Othello_NewGame>
          cursor_row = 3;  // Reset cursor to center
 80010b2:	4b82      	ldr	r3, [pc, #520]	@ (80012bc <App_ProcessKeyEvent+0x2d8>)
 80010b4:	2203      	movs	r2, #3
 80010b6:	701a      	strb	r2, [r3, #0]
          cursor_col = 3;
 80010b8:	4b81      	ldr	r3, [pc, #516]	@ (80012c0 <App_ProcessKeyEvent+0x2dc>)
 80010ba:	2203      	movs	r2, #3
 80010bc:	701a      	strb	r2, [r3, #0]
          cursor_visible = true;
 80010be:	4b81      	ldr	r3, [pc, #516]	@ (80012c4 <App_ProcessKeyEvent+0x2e0>)
 80010c0:	2201      	movs	r2, #1
 80010c2:	701a      	strb	r2, [r3, #0]
          App_DisplayGameBoard();
 80010c4:	f7ff ff10 	bl	8000ee8 <App_DisplayGameBoard>
        }
        break;
 80010c8:	e164      	b.n	8001394 <App_ProcessKeyEvent+0x3b0>

      case KEYPAD_KEY_2: // Move Up
        if (cursor_row > 0) {
 80010ca:	4b7c      	ldr	r3, [pc, #496]	@ (80012bc <App_ProcessKeyEvent+0x2d8>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d019      	beq.n	8001106 <App_ProcessKeyEvent+0x122>
          cursor_row--;
 80010d2:	4b7a      	ldr	r3, [pc, #488]	@ (80012bc <App_ProcessKeyEvent+0x2d8>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	3b01      	subs	r3, #1
 80010d8:	b2da      	uxtb	r2, r3
 80010da:	4b78      	ldr	r3, [pc, #480]	@ (80012bc <App_ProcessKeyEvent+0x2d8>)
 80010dc:	701a      	strb	r2, [r3, #0]
          DEBUG_INFO("[APP] Cursor UP: (%d,%d)\r\n", cursor_row, cursor_col);
 80010de:	4b77      	ldr	r3, [pc, #476]	@ (80012bc <App_ProcessKeyEvent+0x2d8>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	461a      	mov	r2, r3
 80010e4:	4b76      	ldr	r3, [pc, #472]	@ (80012c0 <App_ProcessKeyEvent+0x2dc>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	4977      	ldr	r1, [pc, #476]	@ (80012c8 <App_ProcessKeyEvent+0x2e4>)
 80010ea:	2000      	movs	r0, #0
 80010ec:	f7ff f836 	bl	800015c <Debug_Printf>
          cursor_visible = true;  // Show cursor immediately when moving
 80010f0:	4b74      	ldr	r3, [pc, #464]	@ (80012c4 <App_ProcessKeyEvent+0x2e0>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	701a      	strb	r2, [r3, #0]
          cursor_blink_timer = HAL_GetTick();  // Reset blink timer
 80010f6:	f001 fce7 	bl	8002ac8 <HAL_GetTick>
 80010fa:	4603      	mov	r3, r0
 80010fc:	4a73      	ldr	r2, [pc, #460]	@ (80012cc <App_ProcessKeyEvent+0x2e8>)
 80010fe:	6013      	str	r3, [r2, #0]
          App_DisplayGameBoard();
 8001100:	f7ff fef2 	bl	8000ee8 <App_DisplayGameBoard>
        } else {
          DEBUG_INFO("[APP] Cursor at top edge\r\n");
        }
        break;
 8001104:	e149      	b.n	800139a <App_ProcessKeyEvent+0x3b6>
          DEBUG_INFO("[APP] Cursor at top edge\r\n");
 8001106:	4972      	ldr	r1, [pc, #456]	@ (80012d0 <App_ProcessKeyEvent+0x2ec>)
 8001108:	2000      	movs	r0, #0
 800110a:	f7ff f827 	bl	800015c <Debug_Printf>
        break;
 800110e:	e144      	b.n	800139a <App_ProcessKeyEvent+0x3b6>

      case KEYPAD_KEY_4: // Move Left
        if (cursor_col > 0) {
 8001110:	4b6b      	ldr	r3, [pc, #428]	@ (80012c0 <App_ProcessKeyEvent+0x2dc>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d019      	beq.n	800114c <App_ProcessKeyEvent+0x168>
          cursor_col--;
 8001118:	4b69      	ldr	r3, [pc, #420]	@ (80012c0 <App_ProcessKeyEvent+0x2dc>)
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	3b01      	subs	r3, #1
 800111e:	b2da      	uxtb	r2, r3
 8001120:	4b67      	ldr	r3, [pc, #412]	@ (80012c0 <App_ProcessKeyEvent+0x2dc>)
 8001122:	701a      	strb	r2, [r3, #0]
          DEBUG_INFO("[APP] Cursor LEFT: (%d,%d)\r\n", cursor_row, cursor_col);
 8001124:	4b65      	ldr	r3, [pc, #404]	@ (80012bc <App_ProcessKeyEvent+0x2d8>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	461a      	mov	r2, r3
 800112a:	4b65      	ldr	r3, [pc, #404]	@ (80012c0 <App_ProcessKeyEvent+0x2dc>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	4969      	ldr	r1, [pc, #420]	@ (80012d4 <App_ProcessKeyEvent+0x2f0>)
 8001130:	2000      	movs	r0, #0
 8001132:	f7ff f813 	bl	800015c <Debug_Printf>
          cursor_visible = true;
 8001136:	4b63      	ldr	r3, [pc, #396]	@ (80012c4 <App_ProcessKeyEvent+0x2e0>)
 8001138:	2201      	movs	r2, #1
 800113a:	701a      	strb	r2, [r3, #0]
          cursor_blink_timer = HAL_GetTick();
 800113c:	f001 fcc4 	bl	8002ac8 <HAL_GetTick>
 8001140:	4603      	mov	r3, r0
 8001142:	4a62      	ldr	r2, [pc, #392]	@ (80012cc <App_ProcessKeyEvent+0x2e8>)
 8001144:	6013      	str	r3, [r2, #0]
          App_DisplayGameBoard();
 8001146:	f7ff fecf 	bl	8000ee8 <App_DisplayGameBoard>
        } else {
          DEBUG_INFO("[APP] Cursor at left edge\r\n");
        }
        break;
 800114a:	e126      	b.n	800139a <App_ProcessKeyEvent+0x3b6>
          DEBUG_INFO("[APP] Cursor at left edge\r\n");
 800114c:	4962      	ldr	r1, [pc, #392]	@ (80012d8 <App_ProcessKeyEvent+0x2f4>)
 800114e:	2000      	movs	r0, #0
 8001150:	f7ff f804 	bl	800015c <Debug_Printf>
        break;
 8001154:	e121      	b.n	800139a <App_ProcessKeyEvent+0x3b6>

      case KEYPAD_KEY_5: // Place Piece at Cursor
        DEBUG_INFO("[APP] Place piece at cursor (%d,%d)\r\n", cursor_row, cursor_col);
 8001156:	4b59      	ldr	r3, [pc, #356]	@ (80012bc <App_ProcessKeyEvent+0x2d8>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	461a      	mov	r2, r3
 800115c:	4b58      	ldr	r3, [pc, #352]	@ (80012c0 <App_ProcessKeyEvent+0x2dc>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	495e      	ldr	r1, [pc, #376]	@ (80012dc <App_ProcessKeyEvent+0x2f8>)
 8001162:	2000      	movs	r0, #0
 8001164:	f7fe fffa 	bl	800015c <Debug_Printf>
        if (Othello_IsValidMove(&game_state, cursor_row, cursor_col, game_state.current_player)) {
 8001168:	4b54      	ldr	r3, [pc, #336]	@ (80012bc <App_ProcessKeyEvent+0x2d8>)
 800116a:	7819      	ldrb	r1, [r3, #0]
 800116c:	4b54      	ldr	r3, [pc, #336]	@ (80012c0 <App_ProcessKeyEvent+0x2dc>)
 800116e:	781a      	ldrb	r2, [r3, #0]
 8001170:	4b50      	ldr	r3, [pc, #320]	@ (80012b4 <App_ProcessKeyEvent+0x2d0>)
 8001172:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001176:	484f      	ldr	r0, [pc, #316]	@ (80012b4 <App_ProcessKeyEvent+0x2d0>)
 8001178:	f000 fb16 	bl	80017a8 <Othello_IsValidMove>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d02c      	beq.n	80011dc <App_ProcessKeyEvent+0x1f8>
          uint8_t flipped = Othello_MakeMove(&game_state, cursor_row, cursor_col, game_state.current_player);
 8001182:	4b4e      	ldr	r3, [pc, #312]	@ (80012bc <App_ProcessKeyEvent+0x2d8>)
 8001184:	7819      	ldrb	r1, [r3, #0]
 8001186:	4b4e      	ldr	r3, [pc, #312]	@ (80012c0 <App_ProcessKeyEvent+0x2dc>)
 8001188:	781a      	ldrb	r2, [r3, #0]
 800118a:	4b4a      	ldr	r3, [pc, #296]	@ (80012b4 <App_ProcessKeyEvent+0x2d0>)
 800118c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001190:	4848      	ldr	r0, [pc, #288]	@ (80012b4 <App_ProcessKeyEvent+0x2d0>)
 8001192:	f000 fb43 	bl	800181c <Othello_MakeMove>
 8001196:	4603      	mov	r3, r0
 8001198:	73bb      	strb	r3, [r7, #14]
          if (flipped > 0) {
 800119a:	7bbb      	ldrb	r3, [r7, #14]
 800119c:	2b00      	cmp	r3, #0
 800119e:	f000 80fb 	beq.w	8001398 <App_ProcessKeyEvent+0x3b4>
            DEBUG_INFO("[APP] Move SUCCESS: flipped %d pieces\r\n", flipped);
 80011a2:	7bbb      	ldrb	r3, [r7, #14]
 80011a4:	461a      	mov	r2, r3
 80011a6:	494e      	ldr	r1, [pc, #312]	@ (80012e0 <App_ProcessKeyEvent+0x2fc>)
 80011a8:	2000      	movs	r0, #0
 80011aa:	f7fe ffd7 	bl	800015c <Debug_Printf>
            App_DisplayGameBoard();
 80011ae:	f7ff fe9b 	bl	8000ee8 <App_DisplayGameBoard>
            Send_GameState_Via_Protocol(&game_state);
 80011b2:	4840      	ldr	r0, [pc, #256]	@ (80012b4 <App_ProcessKeyEvent+0x2d0>)
 80011b4:	f7ff fbe6 	bl	8000984 <Send_GameState_Via_Protocol>

            // Check if game is over
            if (game_state.status != GAME_STATUS_PLAYING) {
 80011b8:	4b3e      	ldr	r3, [pc, #248]	@ (80012b4 <App_ProcessKeyEvent+0x2d0>)
 80011ba:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80011be:	2b00      	cmp	r3, #0
 80011c0:	f000 80ea 	beq.w	8001398 <App_ProcessKeyEvent+0x3b4>
              DEBUG_INFO("[APP] Game Over! Winner: %d\r\n",
 80011c4:	483b      	ldr	r0, [pc, #236]	@ (80012b4 <App_ProcessKeyEvent+0x2d0>)
 80011c6:	f000 fbf6 	bl	80019b6 <Othello_GetWinner>
 80011ca:	4603      	mov	r3, r0
 80011cc:	461a      	mov	r2, r3
 80011ce:	4945      	ldr	r1, [pc, #276]	@ (80012e4 <App_ProcessKeyEvent+0x300>)
 80011d0:	2000      	movs	r0, #0
 80011d2:	f7fe ffc3 	bl	800015c <Debug_Printf>
                        Othello_GetWinner(&game_state));
              // Print game history to debug console
              App_PrintGameHistory();
 80011d6:	f000 f901 	bl	80013dc <App_PrintGameHistory>
          WS2812B_SetPixel(cursor_row, cursor_col, WS2812B_COLOR_RED);
          WS2812B_Update();
          HAL_Delay(200);
          App_DisplayGameBoard();
        }
        break;
 80011da:	e0dd      	b.n	8001398 <App_ProcessKeyEvent+0x3b4>
          DEBUG_INFO("[APP] Invalid move at (%d,%d)\r\n", cursor_row, cursor_col);
 80011dc:	4b37      	ldr	r3, [pc, #220]	@ (80012bc <App_ProcessKeyEvent+0x2d8>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	461a      	mov	r2, r3
 80011e2:	4b37      	ldr	r3, [pc, #220]	@ (80012c0 <App_ProcessKeyEvent+0x2dc>)
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	4940      	ldr	r1, [pc, #256]	@ (80012e8 <App_ProcessKeyEvent+0x304>)
 80011e8:	2000      	movs	r0, #0
 80011ea:	f7fe ffb7 	bl	800015c <Debug_Printf>
          WS2812B_SetPixel(cursor_row, cursor_col, WS2812B_COLOR_RED);
 80011ee:	4b33      	ldr	r3, [pc, #204]	@ (80012bc <App_ProcessKeyEvent+0x2d8>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	4a33      	ldr	r2, [pc, #204]	@ (80012c0 <App_ProcessKeyEvent+0x2dc>)
 80011f4:	7811      	ldrb	r1, [r2, #0]
 80011f6:	22ff      	movs	r2, #255	@ 0xff
 80011f8:	723a      	strb	r2, [r7, #8]
 80011fa:	2200      	movs	r2, #0
 80011fc:	727a      	strb	r2, [r7, #9]
 80011fe:	2200      	movs	r2, #0
 8001200:	72ba      	strb	r2, [r7, #10]
 8001202:	68ba      	ldr	r2, [r7, #8]
 8001204:	4618      	mov	r0, r3
 8001206:	f001 fa99 	bl	800273c <WS2812B_SetPixel>
          WS2812B_Update();
 800120a:	f001 fadd 	bl	80027c8 <WS2812B_Update>
          HAL_Delay(200);
 800120e:	20c8      	movs	r0, #200	@ 0xc8
 8001210:	f001 fc64 	bl	8002adc <HAL_Delay>
          App_DisplayGameBoard();
 8001214:	f7ff fe68 	bl	8000ee8 <App_DisplayGameBoard>
        break;
 8001218:	e0be      	b.n	8001398 <App_ProcessKeyEvent+0x3b4>

      case KEYPAD_KEY_6: // Move Right
        if (cursor_col < 7) {
 800121a:	4b29      	ldr	r3, [pc, #164]	@ (80012c0 <App_ProcessKeyEvent+0x2dc>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	2b06      	cmp	r3, #6
 8001220:	d819      	bhi.n	8001256 <App_ProcessKeyEvent+0x272>
          cursor_col++;
 8001222:	4b27      	ldr	r3, [pc, #156]	@ (80012c0 <App_ProcessKeyEvent+0x2dc>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	3301      	adds	r3, #1
 8001228:	b2da      	uxtb	r2, r3
 800122a:	4b25      	ldr	r3, [pc, #148]	@ (80012c0 <App_ProcessKeyEvent+0x2dc>)
 800122c:	701a      	strb	r2, [r3, #0]
          DEBUG_INFO("[APP] Cursor RIGHT: (%d,%d)\r\n", cursor_row, cursor_col);
 800122e:	4b23      	ldr	r3, [pc, #140]	@ (80012bc <App_ProcessKeyEvent+0x2d8>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	461a      	mov	r2, r3
 8001234:	4b22      	ldr	r3, [pc, #136]	@ (80012c0 <App_ProcessKeyEvent+0x2dc>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	492c      	ldr	r1, [pc, #176]	@ (80012ec <App_ProcessKeyEvent+0x308>)
 800123a:	2000      	movs	r0, #0
 800123c:	f7fe ff8e 	bl	800015c <Debug_Printf>
          cursor_visible = true;
 8001240:	4b20      	ldr	r3, [pc, #128]	@ (80012c4 <App_ProcessKeyEvent+0x2e0>)
 8001242:	2201      	movs	r2, #1
 8001244:	701a      	strb	r2, [r3, #0]
          cursor_blink_timer = HAL_GetTick();
 8001246:	f001 fc3f 	bl	8002ac8 <HAL_GetTick>
 800124a:	4603      	mov	r3, r0
 800124c:	4a1f      	ldr	r2, [pc, #124]	@ (80012cc <App_ProcessKeyEvent+0x2e8>)
 800124e:	6013      	str	r3, [r2, #0]
          App_DisplayGameBoard();
 8001250:	f7ff fe4a 	bl	8000ee8 <App_DisplayGameBoard>
        } else {
          DEBUG_INFO("[APP] Cursor at right edge\r\n");
        }
        break;
 8001254:	e0a1      	b.n	800139a <App_ProcessKeyEvent+0x3b6>
          DEBUG_INFO("[APP] Cursor at right edge\r\n");
 8001256:	4926      	ldr	r1, [pc, #152]	@ (80012f0 <App_ProcessKeyEvent+0x30c>)
 8001258:	2000      	movs	r0, #0
 800125a:	f7fe ff7f 	bl	800015c <Debug_Printf>
        break;
 800125e:	e09c      	b.n	800139a <App_ProcessKeyEvent+0x3b6>

      case KEYPAD_KEY_8: // Move Down
        if (cursor_row < 7) {
 8001260:	4b16      	ldr	r3, [pc, #88]	@ (80012bc <App_ProcessKeyEvent+0x2d8>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	2b06      	cmp	r3, #6
 8001266:	d819      	bhi.n	800129c <App_ProcessKeyEvent+0x2b8>
          cursor_row++;
 8001268:	4b14      	ldr	r3, [pc, #80]	@ (80012bc <App_ProcessKeyEvent+0x2d8>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	3301      	adds	r3, #1
 800126e:	b2da      	uxtb	r2, r3
 8001270:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <App_ProcessKeyEvent+0x2d8>)
 8001272:	701a      	strb	r2, [r3, #0]
          DEBUG_INFO("[APP] Cursor DOWN: (%d,%d)\r\n", cursor_row, cursor_col);
 8001274:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <App_ProcessKeyEvent+0x2d8>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	461a      	mov	r2, r3
 800127a:	4b11      	ldr	r3, [pc, #68]	@ (80012c0 <App_ProcessKeyEvent+0x2dc>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	491d      	ldr	r1, [pc, #116]	@ (80012f4 <App_ProcessKeyEvent+0x310>)
 8001280:	2000      	movs	r0, #0
 8001282:	f7fe ff6b 	bl	800015c <Debug_Printf>
          cursor_visible = true;
 8001286:	4b0f      	ldr	r3, [pc, #60]	@ (80012c4 <App_ProcessKeyEvent+0x2e0>)
 8001288:	2201      	movs	r2, #1
 800128a:	701a      	strb	r2, [r3, #0]
          cursor_blink_timer = HAL_GetTick();
 800128c:	f001 fc1c 	bl	8002ac8 <HAL_GetTick>
 8001290:	4603      	mov	r3, r0
 8001292:	4a0e      	ldr	r2, [pc, #56]	@ (80012cc <App_ProcessKeyEvent+0x2e8>)
 8001294:	6013      	str	r3, [r2, #0]
          App_DisplayGameBoard();
 8001296:	f7ff fe27 	bl	8000ee8 <App_DisplayGameBoard>
        } else {
          DEBUG_INFO("[APP] Cursor at bottom edge\r\n");
        }
        break;
 800129a:	e07e      	b.n	800139a <App_ProcessKeyEvent+0x3b6>
          DEBUG_INFO("[APP] Cursor at bottom edge\r\n");
 800129c:	4916      	ldr	r1, [pc, #88]	@ (80012f8 <App_ProcessKeyEvent+0x314>)
 800129e:	2000      	movs	r0, #0
 80012a0:	f7fe ff5c 	bl	800015c <Debug_Printf>
        break;
 80012a4:	e079      	b.n	800139a <App_ProcessKeyEvent+0x3b6>
 80012a6:	bf00      	nop
 80012a8:	200003d4 	.word	0x200003d4
 80012ac:	08006b2c 	.word	0x08006b2c
 80012b0:	08006b5c 	.word	0x08006b5c
 80012b4:	20000318 	.word	0x20000318
 80012b8:	200003b4 	.word	0x200003b4
 80012bc:	20000020 	.word	0x20000020
 80012c0:	20000021 	.word	0x20000021
 80012c4:	20000022 	.word	0x20000022
 80012c8:	08006b70 	.word	0x08006b70
 80012cc:	200003d8 	.word	0x200003d8
 80012d0:	08006b8c 	.word	0x08006b8c
 80012d4:	08006ba8 	.word	0x08006ba8
 80012d8:	08006bc8 	.word	0x08006bc8
 80012dc:	08006be4 	.word	0x08006be4
 80012e0:	08006c0c 	.word	0x08006c0c
 80012e4:	08006c34 	.word	0x08006c34
 80012e8:	08006c54 	.word	0x08006c54
 80012ec:	08006c74 	.word	0x08006c74
 80012f0:	08006c94 	.word	0x08006c94
 80012f4:	08006cb4 	.word	0x08006cb4
 80012f8:	08006cd4 	.word	0x08006cd4

      case KEYPAD_KEY_0: // Reset Game
        DEBUG_INFO("[APP] Reset Game\r\n");
 80012fc:	4928      	ldr	r1, [pc, #160]	@ (80013a0 <App_ProcessKeyEvent+0x3bc>)
 80012fe:	2000      	movs	r0, #0
 8001300:	f7fe ff2c 	bl	800015c <Debug_Printf>
        Othello_NewGame(&game_state);
 8001304:	4827      	ldr	r0, [pc, #156]	@ (80013a4 <App_ProcessKeyEvent+0x3c0>)
 8001306:	f000 f9f1 	bl	80016ec <Othello_NewGame>
        cursor_row = 3;
 800130a:	4b27      	ldr	r3, [pc, #156]	@ (80013a8 <App_ProcessKeyEvent+0x3c4>)
 800130c:	2203      	movs	r2, #3
 800130e:	701a      	strb	r2, [r3, #0]
        cursor_col = 3;
 8001310:	4b26      	ldr	r3, [pc, #152]	@ (80013ac <App_ProcessKeyEvent+0x3c8>)
 8001312:	2203      	movs	r2, #3
 8001314:	701a      	strb	r2, [r3, #0]
        cursor_visible = true;
 8001316:	4b26      	ldr	r3, [pc, #152]	@ (80013b0 <App_ProcessKeyEvent+0x3cc>)
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
        App_DisplayGameBoard();
 800131c:	f7ff fde4 	bl	8000ee8 <App_DisplayGameBoard>
        break;
 8001320:	e03b      	b.n	800139a <App_ProcessKeyEvent+0x3b6>

      case KEYPAD_KEY_9: // Send Board State to PC
        DEBUG_INFO("[APP] Send board state to PC\r\n");
 8001322:	4924      	ldr	r1, [pc, #144]	@ (80013b4 <App_ProcessKeyEvent+0x3d0>)
 8001324:	2000      	movs	r0, #0
 8001326:	f7fe ff19 	bl	800015c <Debug_Printf>
        Send_GameState_Via_Protocol(&game_state);
 800132a:	481e      	ldr	r0, [pc, #120]	@ (80013a4 <App_ProcessKeyEvent+0x3c0>)
 800132c:	f7ff fb2a 	bl	8000984 <Send_GameState_Via_Protocol>
        break;
 8001330:	e033      	b.n	800139a <App_ProcessKeyEvent+0x3b6>

      // === Reserved Function Keys ===

      case KEYPAD_KEY_3:
        DEBUG_INFO("[APP] Key 3 - Reserved\r\n");
 8001332:	4921      	ldr	r1, [pc, #132]	@ (80013b8 <App_ProcessKeyEvent+0x3d4>)
 8001334:	2000      	movs	r0, #0
 8001336:	f7fe ff11 	bl	800015c <Debug_Printf>
        break;
 800133a:	e02e      	b.n	800139a <App_ProcessKeyEvent+0x3b6>

      case KEYPAD_KEY_7:
        DEBUG_INFO("[APP] Key 7 - Reserved\r\n");
 800133c:	491f      	ldr	r1, [pc, #124]	@ (80013bc <App_ProcessKeyEvent+0x3d8>)
 800133e:	2000      	movs	r0, #0
 8001340:	f7fe ff0c 	bl	800015c <Debug_Printf>
        break;
 8001344:	e029      	b.n	800139a <App_ProcessKeyEvent+0x3b6>

      case KEYPAD_KEY_STAR:
        DEBUG_INFO("[APP] Key * - Reserved (Menu)\r\n");
 8001346:	491e      	ldr	r1, [pc, #120]	@ (80013c0 <App_ProcessKeyEvent+0x3dc>)
 8001348:	2000      	movs	r0, #0
 800134a:	f7fe ff07 	bl	800015c <Debug_Printf>
        break;
 800134e:	e024      	b.n	800139a <App_ProcessKeyEvent+0x3b6>

      case KEYPAD_KEY_HASH:
        DEBUG_INFO("[APP] Key # - Reserved (Confirm)\r\n");
 8001350:	491c      	ldr	r1, [pc, #112]	@ (80013c4 <App_ProcessKeyEvent+0x3e0>)
 8001352:	2000      	movs	r0, #0
 8001354:	f7fe ff02 	bl	800015c <Debug_Printf>
        break;
 8001358:	e01f      	b.n	800139a <App_ProcessKeyEvent+0x3b6>

      case KEYPAD_KEY_A:
        DEBUG_INFO("[APP] Key A - Reserved\r\n");
 800135a:	491b      	ldr	r1, [pc, #108]	@ (80013c8 <App_ProcessKeyEvent+0x3e4>)
 800135c:	2000      	movs	r0, #0
 800135e:	f7fe fefd 	bl	800015c <Debug_Printf>
        break;
 8001362:	e01a      	b.n	800139a <App_ProcessKeyEvent+0x3b6>

      case KEYPAD_KEY_B:
        DEBUG_INFO("[APP] Key B - Reserved\r\n");
 8001364:	4919      	ldr	r1, [pc, #100]	@ (80013cc <App_ProcessKeyEvent+0x3e8>)
 8001366:	2000      	movs	r0, #0
 8001368:	f7fe fef8 	bl	800015c <Debug_Printf>
        break;
 800136c:	e015      	b.n	800139a <App_ProcessKeyEvent+0x3b6>

      case KEYPAD_KEY_C:
        DEBUG_INFO("[APP] Key C - Reserved\r\n");
 800136e:	4918      	ldr	r1, [pc, #96]	@ (80013d0 <App_ProcessKeyEvent+0x3ec>)
 8001370:	2000      	movs	r0, #0
 8001372:	f7fe fef3 	bl	800015c <Debug_Printf>
        break;
 8001376:	e010      	b.n	800139a <App_ProcessKeyEvent+0x3b6>

      case KEYPAD_KEY_D:
        DEBUG_INFO("[APP] Key D - Reserved\r\n");
 8001378:	4916      	ldr	r1, [pc, #88]	@ (80013d4 <App_ProcessKeyEvent+0x3f0>)
 800137a:	2000      	movs	r0, #0
 800137c:	f7fe feee 	bl	800015c <Debug_Printf>
        break;
 8001380:	e00b      	b.n	800139a <App_ProcessKeyEvent+0x3b6>

      default:
        DEBUG_INFO("[APP] Unknown key: %d\r\n", logical_key);
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	461a      	mov	r2, r3
 8001386:	4914      	ldr	r1, [pc, #80]	@ (80013d8 <App_ProcessKeyEvent+0x3f4>)
 8001388:	2000      	movs	r0, #0
 800138a:	f7fe fee7 	bl	800015c <Debug_Printf>
        break;
 800138e:	e004      	b.n	800139a <App_ProcessKeyEvent+0x3b6>
    return;
 8001390:	bf00      	nop
 8001392:	e002      	b.n	800139a <App_ProcessKeyEvent+0x3b6>
        break;
 8001394:	bf00      	nop
 8001396:	e000      	b.n	800139a <App_ProcessKeyEvent+0x3b6>
        break;
 8001398:	bf00      	nop
    }
  }
}
 800139a:	3710      	adds	r7, #16
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	08006cf4 	.word	0x08006cf4
 80013a4:	20000318 	.word	0x20000318
 80013a8:	20000020 	.word	0x20000020
 80013ac:	20000021 	.word	0x20000021
 80013b0:	20000022 	.word	0x20000022
 80013b4:	08006d08 	.word	0x08006d08
 80013b8:	08006d28 	.word	0x08006d28
 80013bc:	08006d44 	.word	0x08006d44
 80013c0:	08006d60 	.word	0x08006d60
 80013c4:	08006d80 	.word	0x08006d80
 80013c8:	08006da4 	.word	0x08006da4
 80013cc:	08006dc0 	.word	0x08006dc0
 80013d0:	08006ddc 	.word	0x08006ddc
 80013d4:	08006df8 	.word	0x08006df8
 80013d8:	08006e14 	.word	0x08006e14

080013dc <App_PrintGameHistory>:
 * @brief Print game history to debug console
 * @retval None
 * @note Since full move history is not stored, we print summary statistics
 */
void App_PrintGameHistory(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af02      	add	r7, sp, #8
  if (!game_initialized) {
 80013e2:	4b37      	ldr	r3, [pc, #220]	@ (80014c0 <App_PrintGameHistory+0xe4>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	f083 0301 	eor.w	r3, r3, #1
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d163      	bne.n	80014b8 <App_PrintGameHistory+0xdc>
    return;
  }

  DEBUG_INFO("\r\n========== Game History ==========\r\n");
 80013f0:	4934      	ldr	r1, [pc, #208]	@ (80014c4 <App_PrintGameHistory+0xe8>)
 80013f2:	2000      	movs	r0, #0
 80013f4:	f7fe feb2 	bl	800015c <Debug_Printf>
  DEBUG_INFO("Total moves: %lu\r\n", game_state.move_count);
 80013f8:	4b33      	ldr	r3, [pc, #204]	@ (80014c8 <App_PrintGameHistory+0xec>)
 80013fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013fc:	461a      	mov	r2, r3
 80013fe:	4933      	ldr	r1, [pc, #204]	@ (80014cc <App_PrintGameHistory+0xf0>)
 8001400:	2000      	movs	r0, #0
 8001402:	f7fe feab 	bl	800015c <Debug_Printf>
  DEBUG_INFO("Black count: %d, White count: %d\r\n",
 8001406:	4b30      	ldr	r3, [pc, #192]	@ (80014c8 <App_PrintGameHistory+0xec>)
 8001408:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800140c:	461a      	mov	r2, r3
 800140e:	4b2e      	ldr	r3, [pc, #184]	@ (80014c8 <App_PrintGameHistory+0xec>)
 8001410:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001414:	492e      	ldr	r1, [pc, #184]	@ (80014d0 <App_PrintGameHistory+0xf4>)
 8001416:	2000      	movs	r0, #0
 8001418:	f7fe fea0 	bl	800015c <Debug_Printf>
             game_state.black_count, game_state.white_count);
  DEBUG_INFO("Game status: %d\r\n", game_state.status);
 800141c:	4b2a      	ldr	r3, [pc, #168]	@ (80014c8 <App_PrintGameHistory+0xec>)
 800141e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001422:	461a      	mov	r2, r3
 8001424:	492b      	ldr	r1, [pc, #172]	@ (80014d4 <App_PrintGameHistory+0xf8>)
 8001426:	2000      	movs	r0, #0
 8001428:	f7fe fe98 	bl	800015c <Debug_Printf>

  if (game_state.move_count > 0) {
 800142c:	4b26      	ldr	r3, [pc, #152]	@ (80014c8 <App_PrintGameHistory+0xec>)
 800142e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001430:	2b00      	cmp	r3, #0
 8001432:	d01a      	beq.n	800146a <App_PrintGameHistory+0x8e>
    DEBUG_INFO("\r\nLast move:\r\n");
 8001434:	4928      	ldr	r1, [pc, #160]	@ (80014d8 <App_PrintGameHistory+0xfc>)
 8001436:	2000      	movs	r0, #0
 8001438:	f7fe fe90 	bl	800015c <Debug_Printf>
    DEBUG_INFO("  Player: %d, Position: (%d,%d), Flipped: %d\r\n",
 800143c:	4b22      	ldr	r3, [pc, #136]	@ (80014c8 <App_PrintGameHistory+0xec>)
 800143e:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001442:	4619      	mov	r1, r3
 8001444:	4b20      	ldr	r3, [pc, #128]	@ (80014c8 <App_PrintGameHistory+0xec>)
 8001446:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800144a:	4618      	mov	r0, r3
 800144c:	4b1e      	ldr	r3, [pc, #120]	@ (80014c8 <App_PrintGameHistory+0xec>)
 800144e:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8001452:	461a      	mov	r2, r3
 8001454:	4b1c      	ldr	r3, [pc, #112]	@ (80014c8 <App_PrintGameHistory+0xec>)
 8001456:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800145a:	9301      	str	r3, [sp, #4]
 800145c:	9200      	str	r2, [sp, #0]
 800145e:	4603      	mov	r3, r0
 8001460:	460a      	mov	r2, r1
 8001462:	491e      	ldr	r1, [pc, #120]	@ (80014dc <App_PrintGameHistory+0x100>)
 8001464:	2000      	movs	r0, #0
 8001466:	f7fe fe79 	bl	800015c <Debug_Printf>
               game_state.last_move.row,
               game_state.last_move.col,
               game_state.last_move.flipped_count);
  }

  if (game_state.status != GAME_STATUS_PLAYING) {
 800146a:	4b17      	ldr	r3, [pc, #92]	@ (80014c8 <App_PrintGameHistory+0xec>)
 800146c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001470:	2b00      	cmp	r3, #0
 8001472:	d01c      	beq.n	80014ae <App_PrintGameHistory+0xd2>
    PieceType_t winner = Othello_GetWinner(&game_state);
 8001474:	4814      	ldr	r0, [pc, #80]	@ (80014c8 <App_PrintGameHistory+0xec>)
 8001476:	f000 fa9e 	bl	80019b6 <Othello_GetWinner>
 800147a:	4603      	mov	r3, r0
 800147c:	71fb      	strb	r3, [r7, #7]
    DEBUG_INFO("\r\nGame Result:\r\n");
 800147e:	4918      	ldr	r1, [pc, #96]	@ (80014e0 <App_PrintGameHistory+0x104>)
 8001480:	2000      	movs	r0, #0
 8001482:	f7fe fe6b 	bl	800015c <Debug_Printf>
    if (winner == PIECE_BLACK) {
 8001486:	79fb      	ldrb	r3, [r7, #7]
 8001488:	2b01      	cmp	r3, #1
 800148a:	d104      	bne.n	8001496 <App_PrintGameHistory+0xba>
      DEBUG_INFO("  Winner: BLACK (Orange)\r\n");
 800148c:	4915      	ldr	r1, [pc, #84]	@ (80014e4 <App_PrintGameHistory+0x108>)
 800148e:	2000      	movs	r0, #0
 8001490:	f7fe fe64 	bl	800015c <Debug_Printf>
 8001494:	e00b      	b.n	80014ae <App_PrintGameHistory+0xd2>
    } else if (winner == PIECE_WHITE) {
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	2b02      	cmp	r3, #2
 800149a:	d104      	bne.n	80014a6 <App_PrintGameHistory+0xca>
      DEBUG_INFO("  Winner: WHITE\r\n");
 800149c:	4912      	ldr	r1, [pc, #72]	@ (80014e8 <App_PrintGameHistory+0x10c>)
 800149e:	2000      	movs	r0, #0
 80014a0:	f7fe fe5c 	bl	800015c <Debug_Printf>
 80014a4:	e003      	b.n	80014ae <App_PrintGameHistory+0xd2>
    } else {
      DEBUG_INFO("  Result: DRAW\r\n");
 80014a6:	4911      	ldr	r1, [pc, #68]	@ (80014ec <App_PrintGameHistory+0x110>)
 80014a8:	2000      	movs	r0, #0
 80014aa:	f7fe fe57 	bl	800015c <Debug_Printf>
    }
  }

  DEBUG_INFO("==================================\r\n\r\n");
 80014ae:	4910      	ldr	r1, [pc, #64]	@ (80014f0 <App_PrintGameHistory+0x114>)
 80014b0:	2000      	movs	r0, #0
 80014b2:	f7fe fe53 	bl	800015c <Debug_Printf>
 80014b6:	e000      	b.n	80014ba <App_PrintGameHistory+0xde>
    return;
 80014b8:	bf00      	nop
}
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	200003d4 	.word	0x200003d4
 80014c4:	08006e2c 	.word	0x08006e2c
 80014c8:	20000318 	.word	0x20000318
 80014cc:	08006e54 	.word	0x08006e54
 80014d0:	08006e68 	.word	0x08006e68
 80014d4:	08006e8c 	.word	0x08006e8c
 80014d8:	08006ea0 	.word	0x08006ea0
 80014dc:	08006eb0 	.word	0x08006eb0
 80014e0:	08006ee0 	.word	0x08006ee0
 80014e4:	08006ef4 	.word	0x08006ef4
 80014e8:	08006f10 	.word	0x08006f10
 80014ec:	08006f24 	.word	0x08006f24
 80014f0:	08006f38 	.word	0x08006f38

080014f4 <App_UpdateGameDisplay>:
/**
 * @brief Update game display (animations, status indicators)
 * @retval None
 */
void App_UpdateGameDisplay(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
  static uint32_t last_update = 0;
  uint32_t current_time = HAL_GetTick();
 80014fa:	f001 fae5 	bl	8002ac8 <HAL_GetTick>
 80014fe:	6078      	str	r0, [r7, #4]

  /* Update display every 100ms */
  if (current_time - last_update >= 100) {
 8001500:	4b09      	ldr	r3, [pc, #36]	@ (8001528 <App_UpdateGameDisplay+0x34>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	2b63      	cmp	r3, #99	@ 0x63
 800150a:	d908      	bls.n	800151e <App_UpdateGameDisplay+0x2a>
    last_update = current_time;
 800150c:	4a06      	ldr	r2, [pc, #24]	@ (8001528 <App_UpdateGameDisplay+0x34>)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6013      	str	r3, [r2, #0]

    /* Could add animations here, like cursor blinking */
    /* For now, just ensure board is current */
    if (game_initialized) {
 8001512:	4b06      	ldr	r3, [pc, #24]	@ (800152c <App_UpdateGameDisplay+0x38>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <App_UpdateGameDisplay+0x2a>
      App_DisplayGameBoard();
 800151a:	f7ff fce5 	bl	8000ee8 <App_DisplayGameBoard>
    }
  }
}
 800151e:	bf00      	nop
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	200003dc 	.word	0x200003dc
 800152c:	200003d4 	.word	0x200003d4

08001530 <App_HandleGameOver>:
/**
 * @brief Handle game over state
 * @retval None
 */
void App_HandleGameOver(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af00      	add	r7, sp, #0
  static bool handled = false;

  if (handled) {
 8001536:	4b38      	ldr	r3, [pc, #224]	@ (8001618 <App_HandleGameOver+0xe8>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d167      	bne.n	800160e <App_HandleGameOver+0xde>
    return;  // Already handled
  }

  handled = true;
 800153e:	4b36      	ldr	r3, [pc, #216]	@ (8001618 <App_HandleGameOver+0xe8>)
 8001540:	2201      	movs	r2, #1
 8001542:	701a      	strb	r2, [r3, #0]

  /* Update statistics */
  Othello_UpdateStats(&game_stats, &game_state);
 8001544:	4935      	ldr	r1, [pc, #212]	@ (800161c <App_HandleGameOver+0xec>)
 8001546:	4836      	ldr	r0, [pc, #216]	@ (8001620 <App_HandleGameOver+0xf0>)
 8001548:	f000 fb29 	bl	8001b9e <Othello_UpdateStats>

  /* Show winner on board */
  PieceType_t winner = Othello_GetWinner(&game_state);
 800154c:	4833      	ldr	r0, [pc, #204]	@ (800161c <App_HandleGameOver+0xec>)
 800154e:	f000 fa32 	bl	80019b6 <Othello_GetWinner>
 8001552:	4603      	mov	r3, r0
 8001554:	757b      	strb	r3, [r7, #21]
  WS2812B_Clear();
 8001556:	f001 f923 	bl	80027a0 <WS2812B_Clear>

  if (winner == PIECE_BLACK) {
 800155a:	7d7b      	ldrb	r3, [r7, #21]
 800155c:	2b01      	cmp	r3, #1
 800155e:	d109      	bne.n	8001574 <App_HandleGameOver+0x44>
    /* Display black wins - fill with black */
    WS2812B_Fill(WS2812B_COLOR_BLACK);
 8001560:	2300      	movs	r3, #0
 8001562:	743b      	strb	r3, [r7, #16]
 8001564:	2300      	movs	r3, #0
 8001566:	747b      	strb	r3, [r7, #17]
 8001568:	2300      	movs	r3, #0
 800156a:	74bb      	strb	r3, [r7, #18]
 800156c:	6938      	ldr	r0, [r7, #16]
 800156e:	f001 f965 	bl	800283c <WS2812B_Fill>
 8001572:	e03f      	b.n	80015f4 <App_HandleGameOver+0xc4>
  } else if (winner == PIECE_WHITE) {
 8001574:	7d7b      	ldrb	r3, [r7, #21]
 8001576:	2b02      	cmp	r3, #2
 8001578:	d10c      	bne.n	8001594 <App_HandleGameOver+0x64>
    /* Display white wins - fill with white */
    WS2812B_Fill(WS2812B_COLOR_WHITE);
 800157a:	4a2a      	ldr	r2, [pc, #168]	@ (8001624 <App_HandleGameOver+0xf4>)
 800157c:	f107 030c 	add.w	r3, r7, #12
 8001580:	6812      	ldr	r2, [r2, #0]
 8001582:	4611      	mov	r1, r2
 8001584:	8019      	strh	r1, [r3, #0]
 8001586:	3302      	adds	r3, #2
 8001588:	0c12      	lsrs	r2, r2, #16
 800158a:	701a      	strb	r2, [r3, #0]
 800158c:	68f8      	ldr	r0, [r7, #12]
 800158e:	f001 f955 	bl	800283c <WS2812B_Fill>
 8001592:	e02f      	b.n	80015f4 <App_HandleGameOver+0xc4>
  } else {
    /* Display draw - alternate black/white pattern */
    for (uint8_t row = 0; row < 8; row++) {
 8001594:	2300      	movs	r3, #0
 8001596:	75fb      	strb	r3, [r7, #23]
 8001598:	e029      	b.n	80015ee <App_HandleGameOver+0xbe>
      for (uint8_t col = 0; col < 8; col++) {
 800159a:	2300      	movs	r3, #0
 800159c:	75bb      	strb	r3, [r7, #22]
 800159e:	e020      	b.n	80015e2 <App_HandleGameOver+0xb2>
        RGB_Color_t color = ((row + col) % 2 == 0) ? WS2812B_COLOR_BLACK : WS2812B_COLOR_WHITE;
 80015a0:	7dfa      	ldrb	r2, [r7, #23]
 80015a2:	7dbb      	ldrb	r3, [r7, #22]
 80015a4:	4413      	add	r3, r2
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	f003 0301 	and.w	r3, r3, #1
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d106      	bne.n	80015be <App_HandleGameOver+0x8e>
 80015b0:	2300      	movs	r3, #0
 80015b2:	723b      	strb	r3, [r7, #8]
 80015b4:	2300      	movs	r3, #0
 80015b6:	727b      	strb	r3, [r7, #9]
 80015b8:	2300      	movs	r3, #0
 80015ba:	72bb      	strb	r3, [r7, #10]
 80015bc:	e008      	b.n	80015d0 <App_HandleGameOver+0xa0>
 80015be:	4a19      	ldr	r2, [pc, #100]	@ (8001624 <App_HandleGameOver+0xf4>)
 80015c0:	f107 0308 	add.w	r3, r7, #8
 80015c4:	6812      	ldr	r2, [r2, #0]
 80015c6:	4611      	mov	r1, r2
 80015c8:	8019      	strh	r1, [r3, #0]
 80015ca:	3302      	adds	r3, #2
 80015cc:	0c12      	lsrs	r2, r2, #16
 80015ce:	701a      	strb	r2, [r3, #0]
        WS2812B_SetPixel(row, col, color);
 80015d0:	7db9      	ldrb	r1, [r7, #22]
 80015d2:	7dfb      	ldrb	r3, [r7, #23]
 80015d4:	68ba      	ldr	r2, [r7, #8]
 80015d6:	4618      	mov	r0, r3
 80015d8:	f001 f8b0 	bl	800273c <WS2812B_SetPixel>
      for (uint8_t col = 0; col < 8; col++) {
 80015dc:	7dbb      	ldrb	r3, [r7, #22]
 80015de:	3301      	adds	r3, #1
 80015e0:	75bb      	strb	r3, [r7, #22]
 80015e2:	7dbb      	ldrb	r3, [r7, #22]
 80015e4:	2b07      	cmp	r3, #7
 80015e6:	d9db      	bls.n	80015a0 <App_HandleGameOver+0x70>
    for (uint8_t row = 0; row < 8; row++) {
 80015e8:	7dfb      	ldrb	r3, [r7, #23]
 80015ea:	3301      	adds	r3, #1
 80015ec:	75fb      	strb	r3, [r7, #23]
 80015ee:	7dfb      	ldrb	r3, [r7, #23]
 80015f0:	2b07      	cmp	r3, #7
 80015f2:	d9d2      	bls.n	800159a <App_HandleGameOver+0x6a>
      }
    }
  }

  WS2812B_Update();
 80015f4:	f001 f8e8 	bl	80027c8 <WS2812B_Update>

  /* Send final game state */
  Send_GameState_Via_Protocol(&game_state);
 80015f8:	4808      	ldr	r0, [pc, #32]	@ (800161c <App_HandleGameOver+0xec>)
 80015fa:	f7ff f9c3 	bl	8000984 <Send_GameState_Via_Protocol>

  /* Show result for 5 seconds */
  HAL_Delay(5000);
 80015fe:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001602:	f001 fa6b 	bl	8002adc <HAL_Delay>

  /* Reset handled flag for next game */
  handled = false;
 8001606:	4b04      	ldr	r3, [pc, #16]	@ (8001618 <App_HandleGameOver+0xe8>)
 8001608:	2200      	movs	r2, #0
 800160a:	701a      	strb	r2, [r3, #0]
 800160c:	e000      	b.n	8001610 <App_HandleGameOver+0xe0>
    return;  // Already handled
 800160e:	bf00      	nop
}
 8001610:	3718      	adds	r7, #24
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	200003e0 	.word	0x200003e0
 800161c:	20000318 	.word	0x20000318
 8001620:	200003b4 	.word	0x200003b4
 8001624:	08006b28 	.word	0x08006b28

08001628 <Keypad_Key_Event_Handler>:
 * @param col: Key column position (0-3)
 * @param state: Key state (PRESSED, RELEASED, LONG_PRESSED)
 * @retval None
 */
void Keypad_Key_Event_Handler(uint8_t row, uint8_t col, KeyState_t state)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af02      	add	r7, sp, #8
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
 8001632:	460b      	mov	r3, r1
 8001634:	71bb      	strb	r3, [r7, #6]
 8001636:	4613      	mov	r3, r2
 8001638:	717b      	strb	r3, [r7, #5]
  /* This callback is called whenever a key state changes */
  /* Get logical key for more meaningful processing */
  Keypad_LogicalKey_t logical_key = Keypad_PhysicalToLogical(row, col);
 800163a:	79ba      	ldrb	r2, [r7, #6]
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	4611      	mov	r1, r2
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff f92d 	bl	80008a0 <Keypad_PhysicalToLogical>
 8001646:	4603      	mov	r3, r0
 8001648:	73fb      	strb	r3, [r7, #15]

  /* Debug log */
  DEBUG_INFO("[APP] KeyEvent: R%d C%d State=%d Logical=%d\r\n", row, col, state, logical_key);
 800164a:	79f9      	ldrb	r1, [r7, #7]
 800164c:	79b8      	ldrb	r0, [r7, #6]
 800164e:	797b      	ldrb	r3, [r7, #5]
 8001650:	7bfa      	ldrb	r2, [r7, #15]
 8001652:	9201      	str	r2, [sp, #4]
 8001654:	9300      	str	r3, [sp, #0]
 8001656:	4603      	mov	r3, r0
 8001658:	460a      	mov	r2, r1
 800165a:	490f      	ldr	r1, [pc, #60]	@ (8001698 <Keypad_Key_Event_Handler+0x70>)
 800165c:	2000      	movs	r0, #0
 800165e:	f7fe fd7d 	bl	800015c <Debug_Printf>

  /* Send key event over UART protocol - DISABLED for debug */
  // Protocol_SendKeyEvent(row, col, (uint8_t)state, (uint8_t)logical_key);

  /* Demo: Simple LED feedback for key press */
  if (state == KEY_PRESSED) {
 8001662:	797b      	ldrb	r3, [r7, #5]
 8001664:	2b01      	cmp	r3, #1
 8001666:	d113      	bne.n	8001690 <Keypad_Key_Event_Handler+0x68>
    /* Key just pressed - could add sound effect, LED flash, etc. */
    /* For now, just ensure immediate visual feedback */
    if (row < 8 && col < 8) {
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	2b07      	cmp	r3, #7
 800166c:	d810      	bhi.n	8001690 <Keypad_Key_Event_Handler+0x68>
 800166e:	79bb      	ldrb	r3, [r7, #6]
 8001670:	2b07      	cmp	r3, #7
 8001672:	d80d      	bhi.n	8001690 <Keypad_Key_Event_Handler+0x68>
      WS2812B_SetPixel(row, col, WS2812B_COLOR_GREEN);
 8001674:	2300      	movs	r3, #0
 8001676:	733b      	strb	r3, [r7, #12]
 8001678:	23ff      	movs	r3, #255	@ 0xff
 800167a:	737b      	strb	r3, [r7, #13]
 800167c:	2300      	movs	r3, #0
 800167e:	73bb      	strb	r3, [r7, #14]
 8001680:	79b9      	ldrb	r1, [r7, #6]
 8001682:	79fb      	ldrb	r3, [r7, #7]
 8001684:	68fa      	ldr	r2, [r7, #12]
 8001686:	4618      	mov	r0, r3
 8001688:	f001 f858 	bl	800273c <WS2812B_SetPixel>
      WS2812B_Update();
 800168c:	f001 f89c 	bl	80027c8 <WS2812B_Update>
   *     }
   *     break;
   *   // ... other keys
   * }
   */
}
 8001690:	bf00      	nop
 8001692:	3710      	adds	r7, #16
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	08006f60 	.word	0x08006f60

0800169c <HAL_UART_RxCpltCallback>:
 * @brief HAL UART Receive Complete Callback
 * @param huart UART handle
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  /* Call protocol RX callback */
  Protocol_UART_RxCallback(huart);
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f000 ff79 	bl	800259c <Protocol_UART_RxCallback>
}
 80016aa:	bf00      	nop
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016b2:	b480      	push	{r7}
 80016b4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016b6:	b672      	cpsid	i
}
 80016b8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016ba:	bf00      	nop
 80016bc:	e7fd      	b.n	80016ba <Error_Handler+0x8>
	...

080016c0 <Othello_Init>:

/**
 * @brief Initialize game engine
 */
Othello_Status_t Othello_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
    if (engine.initialized) {
 80016c4:	4b08      	ldr	r3, [pc, #32]	@ (80016e8 <Othello_Init+0x28>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <Othello_Init+0x10>
        return OTHELLO_OK;
 80016cc:	2300      	movs	r3, #0
 80016ce:	e008      	b.n	80016e2 <Othello_Init+0x22>
    }

    // Initialize engine state
    memset(&engine, 0, sizeof(OthelloEngine_t));
 80016d0:	2224      	movs	r2, #36	@ 0x24
 80016d2:	2100      	movs	r1, #0
 80016d4:	4804      	ldr	r0, [pc, #16]	@ (80016e8 <Othello_Init+0x28>)
 80016d6:	f004 fbef 	bl	8005eb8 <memset>
    engine.initialized = true;
 80016da:	4b03      	ldr	r3, [pc, #12]	@ (80016e8 <Othello_Init+0x28>)
 80016dc:	2201      	movs	r2, #1
 80016de:	701a      	strb	r2, [r3, #0]

    return OTHELLO_OK;
 80016e0:	2300      	movs	r3, #0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	200003e4 	.word	0x200003e4

080016ec <Othello_NewGame>:

/**
 * @brief Start new game
 */
Othello_Status_t Othello_NewGame(GameState_t* state)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
    if (!engine.initialized || !state) {
 80016f4:	4b2b      	ldr	r3, [pc, #172]	@ (80017a4 <Othello_NewGame+0xb8>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	f083 0301 	eor.w	r3, r3, #1
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d102      	bne.n	8001708 <Othello_NewGame+0x1c>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d101      	bne.n	800170c <Othello_NewGame+0x20>
        return OTHELLO_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	e046      	b.n	800179a <Othello_NewGame+0xae>
    }

    // Clear the board
    memset(state, 0, sizeof(GameState_t));
 800170c:	229c      	movs	r2, #156	@ 0x9c
 800170e:	2100      	movs	r1, #0
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f004 fbd1 	bl	8005eb8 <memset>

    // Set initial position (standard Othello setup)
    state->board[INITIAL_BLACK_ROW1][INITIAL_BLACK_COL1] = PIECE_BLACK;  // [3][3]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2201      	movs	r2, #1
 800171a:	76da      	strb	r2, [r3, #27]
    state->board[INITIAL_BLACK_ROW2][INITIAL_BLACK_COL2] = PIECE_BLACK;  // [4][4]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2201      	movs	r2, #1
 8001720:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    state->board[INITIAL_WHITE_ROW1][INITIAL_WHITE_COL1] = PIECE_WHITE;  // [3][4]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2202      	movs	r2, #2
 8001728:	771a      	strb	r2, [r3, #28]
    state->board[INITIAL_WHITE_ROW2][INITIAL_WHITE_COL2] = PIECE_WHITE;  // [4][3]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2202      	movs	r2, #2
 800172e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

    // Initialize game state
    state->current_player = PIECE_BLACK;  // Black starts first
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2201      	movs	r2, #1
 8001736:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    state->black_count = 2;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2202      	movs	r2, #2
 800173e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    state->white_count = 2;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2202      	movs	r2, #2
 8001746:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    state->status = GAME_STATUS_PLAYING;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2200      	movs	r2, #0
 800174e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    state->move_count = 0;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2200      	movs	r2, #0
 8001756:	645a      	str	r2, [r3, #68]	@ 0x44
    state->consecutive_passes = 0;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2200      	movs	r2, #0
 800175c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    state->game_start_time = HAL_GetTick();
 8001760:	f001 f9b2 	bl	8002ac8 <HAL_GetTick>
 8001764:	4602      	mov	r2, r0
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	655a      	str	r2, [r3, #84]	@ 0x54

    // Initialize last move
    state->last_move.row = 0xFF;  // Invalid position indicates no move yet
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	22ff      	movs	r2, #255	@ 0xff
 800176e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    state->last_move.col = 0xFF;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	22ff      	movs	r2, #255	@ 0xff
 8001776:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    state->last_move.player = PIECE_EMPTY;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2200      	movs	r2, #0
 800177e:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    state->last_move.flipped_count = 0;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
    state->last_move.timestamp = state->game_start_time;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Invalidate valid moves cache
    Othello_InvalidateValidMovesCache(state);
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f000 fb41 	bl	8001e1a <Othello_InvalidateValidMovesCache>

    return OTHELLO_OK;
 8001798:	2300      	movs	r3, #0
}
 800179a:	4618      	mov	r0, r3
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	200003e4 	.word	0x200003e4

080017a8 <Othello_IsValidMove>:

/**
 * @brief Check if move is valid
 */
bool Othello_IsValidMove(const GameState_t* state, uint8_t row, uint8_t col, PieceType_t player)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	4608      	mov	r0, r1
 80017b2:	4611      	mov	r1, r2
 80017b4:	461a      	mov	r2, r3
 80017b6:	4603      	mov	r3, r0
 80017b8:	70fb      	strb	r3, [r7, #3]
 80017ba:	460b      	mov	r3, r1
 80017bc:	70bb      	strb	r3, [r7, #2]
 80017be:	4613      	mov	r3, r2
 80017c0:	707b      	strb	r3, [r7, #1]
    if (!state || !OTHELLO_IS_VALID_COORD(row, col) ||
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d00b      	beq.n	80017e0 <Othello_IsValidMove+0x38>
 80017c8:	78fb      	ldrb	r3, [r7, #3]
 80017ca:	2b07      	cmp	r3, #7
 80017cc:	d808      	bhi.n	80017e0 <Othello_IsValidMove+0x38>
 80017ce:	78bb      	ldrb	r3, [r7, #2]
 80017d0:	2b07      	cmp	r3, #7
 80017d2:	d805      	bhi.n	80017e0 <Othello_IsValidMove+0x38>
 80017d4:	787b      	ldrb	r3, [r7, #1]
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d004      	beq.n	80017e4 <Othello_IsValidMove+0x3c>
        (player != PIECE_BLACK && player != PIECE_WHITE)) {
 80017da:	787b      	ldrb	r3, [r7, #1]
 80017dc:	2b02      	cmp	r3, #2
 80017de:	d001      	beq.n	80017e4 <Othello_IsValidMove+0x3c>
        return false;
 80017e0:	2300      	movs	r3, #0
 80017e2:	e016      	b.n	8001812 <Othello_IsValidMove+0x6a>
    }

    // Position must be empty
    if (state->board[row][col] != PIECE_EMPTY) {
 80017e4:	78fa      	ldrb	r2, [r7, #3]
 80017e6:	78bb      	ldrb	r3, [r7, #2]
 80017e8:	6879      	ldr	r1, [r7, #4]
 80017ea:	00d2      	lsls	r2, r2, #3
 80017ec:	440a      	add	r2, r1
 80017ee:	4413      	add	r3, r2
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <Othello_IsValidMove+0x52>
        return false;
 80017f6:	2300      	movs	r3, #0
 80017f8:	e00b      	b.n	8001812 <Othello_IsValidMove+0x6a>
    }

    // Must be able to flip at least one piece
    return Othello_SimulateMove(state, row, col, player) > 0;
 80017fa:	787b      	ldrb	r3, [r7, #1]
 80017fc:	78ba      	ldrb	r2, [r7, #2]
 80017fe:	78f9      	ldrb	r1, [r7, #3]
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f000 f927 	bl	8001a54 <Othello_SimulateMove>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	bf14      	ite	ne
 800180c:	2301      	movne	r3, #1
 800180e:	2300      	moveq	r3, #0
 8001810:	b2db      	uxtb	r3, r3
}
 8001812:	4618      	mov	r0, r3
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
	...

0800181c <Othello_MakeMove>:

/**
 * @brief Make a move
 */
uint8_t Othello_MakeMove(GameState_t* state, uint8_t row, uint8_t col, PieceType_t player)
{
 800181c:	b590      	push	{r4, r7, lr}
 800181e:	b089      	sub	sp, #36	@ 0x24
 8001820:	af04      	add	r7, sp, #16
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	4608      	mov	r0, r1
 8001826:	4611      	mov	r1, r2
 8001828:	461a      	mov	r2, r3
 800182a:	4603      	mov	r3, r0
 800182c:	70fb      	strb	r3, [r7, #3]
 800182e:	460b      	mov	r3, r1
 8001830:	70bb      	strb	r3, [r7, #2]
 8001832:	4613      	mov	r3, r2
 8001834:	707b      	strb	r3, [r7, #1]
    if (!state || state->status != GAME_STATUS_PLAYING ||
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d010      	beq.n	800185e <Othello_MakeMove+0x42>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001842:	2b00      	cmp	r3, #0
 8001844:	d10b      	bne.n	800185e <Othello_MakeMove+0x42>
        !Othello_IsValidMove(state, row, col, player)) {
 8001846:	787b      	ldrb	r3, [r7, #1]
 8001848:	78ba      	ldrb	r2, [r7, #2]
 800184a:	78f9      	ldrb	r1, [r7, #3]
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f7ff ffab 	bl	80017a8 <Othello_IsValidMove>
 8001852:	4603      	mov	r3, r0
 8001854:	f083 0301 	eor.w	r3, r3, #1
 8001858:	b2db      	uxtb	r3, r3
    if (!state || state->status != GAME_STATUS_PLAYING ||
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <Othello_MakeMove+0x46>
        return 0;
 800185e:	2300      	movs	r3, #0
 8001860:	e08c      	b.n	800197c <Othello_MakeMove+0x160>
    }

    uint8_t total_flipped = 0;
 8001862:	2300      	movs	r3, #0
 8001864:	73fb      	strb	r3, [r7, #15]

    // Place the piece
    state->board[row][col] = player;
 8001866:	78fa      	ldrb	r2, [r7, #3]
 8001868:	78bb      	ldrb	r3, [r7, #2]
 800186a:	6879      	ldr	r1, [r7, #4]
 800186c:	00d2      	lsls	r2, r2, #3
 800186e:	440a      	add	r2, r1
 8001870:	4413      	add	r3, r2
 8001872:	787a      	ldrb	r2, [r7, #1]
 8001874:	701a      	strb	r2, [r3, #0]

    // Flip pieces in all directions
    for (int i = 0; i < 8; i++) {
 8001876:	2300      	movs	r3, #0
 8001878:	60bb      	str	r3, [r7, #8]
 800187a:	e01d      	b.n	80018b8 <Othello_MakeMove+0x9c>
        total_flipped += Othello_FlipPiecesInDirection(state, row, col,
                                                     SEARCH_DIRECTIONS[i].dx,
 800187c:	4a41      	ldr	r2, [pc, #260]	@ (8001984 <Othello_MakeMove+0x168>)
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	f912 4013 	ldrsb.w	r4, [r2, r3, lsl #1]
                                                     SEARCH_DIRECTIONS[i].dy,
 8001884:	4a3f      	ldr	r2, [pc, #252]	@ (8001984 <Othello_MakeMove+0x168>)
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	4413      	add	r3, r2
 800188c:	f993 3001 	ldrsb.w	r3, [r3, #1]
        total_flipped += Othello_FlipPiecesInDirection(state, row, col,
 8001890:	78b8      	ldrb	r0, [r7, #2]
 8001892:	78f9      	ldrb	r1, [r7, #3]
 8001894:	2201      	movs	r2, #1
 8001896:	9202      	str	r2, [sp, #8]
 8001898:	787a      	ldrb	r2, [r7, #1]
 800189a:	9201      	str	r2, [sp, #4]
 800189c:	9300      	str	r3, [sp, #0]
 800189e:	4623      	mov	r3, r4
 80018a0:	4602      	mov	r2, r0
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f000 f9fe 	bl	8001ca4 <Othello_FlipPiecesInDirection>
 80018a8:	4603      	mov	r3, r0
 80018aa:	461a      	mov	r2, r3
 80018ac:	7bfb      	ldrb	r3, [r7, #15]
 80018ae:	4413      	add	r3, r2
 80018b0:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 8; i++) {
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	3301      	adds	r3, #1
 80018b6:	60bb      	str	r3, [r7, #8]
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	2b07      	cmp	r3, #7
 80018bc:	ddde      	ble.n	800187c <Othello_MakeMove+0x60>
                                                     player, true);
    }

    // Update move history
    state->last_move.row = row;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	78fa      	ldrb	r2, [r7, #3]
 80018c2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    state->last_move.col = col;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	78ba      	ldrb	r2, [r7, #2]
 80018ca:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    state->last_move.player = player;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	787a      	ldrb	r2, [r7, #1]
 80018d2:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    state->last_move.flipped_count = total_flipped;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	7bfa      	ldrb	r2, [r7, #15]
 80018da:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
    state->last_move.timestamp = HAL_GetTick();
 80018de:	f001 f8f3 	bl	8002ac8 <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Update game state
    state->move_count++;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ec:	1c5a      	adds	r2, r3, #1
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	645a      	str	r2, [r3, #68]	@ 0x44
    state->consecutive_passes = 0;  // Reset pass counter
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2200      	movs	r2, #0
 80018f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    Othello_UpdatePieceCounts(state);
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f000 fa6f 	bl	8001dde <Othello_UpdatePieceCounts>
    Othello_InvalidateValidMovesCache(state);
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f000 fa8a 	bl	8001e1a <Othello_InvalidateValidMovesCache>

    // Switch to next player
    state->current_player = OTHELLO_OPPOSITE_PLAYER(player);
 8001906:	787b      	ldrb	r3, [r7, #1]
 8001908:	2b01      	cmp	r3, #1
 800190a:	d101      	bne.n	8001910 <Othello_MakeMove+0xf4>
 800190c:	2202      	movs	r2, #2
 800190e:	e000      	b.n	8001912 <Othello_MakeMove+0xf6>
 8001910:	2201      	movs	r2, #1
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    // Check if next player has any valid moves
    if (!Othello_HasValidMoves(state, state->current_player)) {
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800191e:	4619      	mov	r1, r3
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f000 f86a 	bl	80019fa <Othello_HasValidMoves>
 8001926:	4603      	mov	r3, r0
 8001928:	f083 0301 	eor.w	r3, r3, #1
 800192c:	b2db      	uxtb	r3, r3
 800192e:	2b00      	cmp	r3, #0
 8001930:	d016      	beq.n	8001960 <Othello_MakeMove+0x144>
        if (!Othello_HasValidMoves(state, player)) {
 8001932:	787b      	ldrb	r3, [r7, #1]
 8001934:	4619      	mov	r1, r3
 8001936:	6878      	ldr	r0, [r7, #4]
 8001938:	f000 f85f 	bl	80019fa <Othello_HasValidMoves>
 800193c:	4603      	mov	r3, r0
 800193e:	f083 0301 	eor.w	r3, r3, #1
 8001942:	b2db      	uxtb	r3, r3
 8001944:	2b00      	cmp	r3, #0
 8001946:	d003      	beq.n	8001950 <Othello_MakeMove+0x134>
            // Neither player can move - game over
            Othello_UpdateGameStatus(state);
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f000 fa7c 	bl	8001e46 <Othello_UpdateGameStatus>
 800194e:	e007      	b.n	8001960 <Othello_MakeMove+0x144>
        } else {
            // Next player passes, switch back
            state->current_player = player;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	787a      	ldrb	r2, [r7, #1]
 8001954:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
            state->consecutive_passes = 1;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2201      	movs	r2, #1
 800195c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        }
    }

    // Update game status if board is full
    if (state->black_count + state->white_count == 64) {
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001966:	461a      	mov	r2, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800196e:	4413      	add	r3, r2
 8001970:	2b40      	cmp	r3, #64	@ 0x40
 8001972:	d102      	bne.n	800197a <Othello_MakeMove+0x15e>
        Othello_UpdateGameStatus(state);
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f000 fa66 	bl	8001e46 <Othello_UpdateGameStatus>
    }

    return total_flipped;
 800197a:	7bfb      	ldrb	r3, [r7, #15]
}
 800197c:	4618      	mov	r0, r3
 800197e:	3714      	adds	r7, #20
 8001980:	46bd      	mov	sp, r7
 8001982:	bd90      	pop	{r4, r7, pc}
 8001984:	08007040 	.word	0x08007040

08001988 <Othello_IsGameOver>:

/**
 * @brief Check if game is over
 */
bool Othello_IsGameOver(const GameState_t* state)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
    return state ? (state->status != GAME_STATUS_PLAYING) : true;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d004      	beq.n	80019a0 <Othello_IsGameOver+0x18>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <Othello_IsGameOver+0x1c>
 80019a0:	2301      	movs	r3, #1
 80019a2:	e000      	b.n	80019a6 <Othello_IsGameOver+0x1e>
 80019a4:	2300      	movs	r3, #0
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	b2db      	uxtb	r3, r3
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bc80      	pop	{r7}
 80019b4:	4770      	bx	lr

080019b6 <Othello_GetWinner>:

/**
 * @brief Get winner
 */
PieceType_t Othello_GetWinner(const GameState_t* state)
{
 80019b6:	b480      	push	{r7}
 80019b8:	b083      	sub	sp, #12
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
    if (!state || state->status == GAME_STATUS_PLAYING) {
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d004      	beq.n	80019ce <Othello_GetWinner+0x18>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d101      	bne.n	80019d2 <Othello_GetWinner+0x1c>
        return PIECE_EMPTY;
 80019ce:	2300      	movs	r3, #0
 80019d0:	e00e      	b.n	80019f0 <Othello_GetWinner+0x3a>
    }

    if (state->status == GAME_STATUS_BLACK_WIN) {
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d101      	bne.n	80019e0 <Othello_GetWinner+0x2a>
        return PIECE_BLACK;
 80019dc:	2301      	movs	r3, #1
 80019de:	e007      	b.n	80019f0 <Othello_GetWinner+0x3a>
    } else if (state->status == GAME_STATUS_WHITE_WIN) {
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d101      	bne.n	80019ee <Othello_GetWinner+0x38>
        return PIECE_WHITE;
 80019ea:	2302      	movs	r3, #2
 80019ec:	e000      	b.n	80019f0 <Othello_GetWinner+0x3a>
    }

    return PIECE_EMPTY;  // Draw
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bc80      	pop	{r7}
 80019f8:	4770      	bx	lr

080019fa <Othello_HasValidMoves>:

/**
 * @brief Check if player has any valid moves
 */
bool Othello_HasValidMoves(const GameState_t* state, PieceType_t player)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b084      	sub	sp, #16
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
 8001a02:	460b      	mov	r3, r1
 8001a04:	70fb      	strb	r3, [r7, #3]
    if (!state) {
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d101      	bne.n	8001a10 <Othello_HasValidMoves+0x16>
        return false;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	e01d      	b.n	8001a4c <Othello_HasValidMoves+0x52>
    }

    for (uint8_t row = 0; row < 8; row++) {
 8001a10:	2300      	movs	r3, #0
 8001a12:	73fb      	strb	r3, [r7, #15]
 8001a14:	e016      	b.n	8001a44 <Othello_HasValidMoves+0x4a>
        for (uint8_t col = 0; col < 8; col++) {
 8001a16:	2300      	movs	r3, #0
 8001a18:	73bb      	strb	r3, [r7, #14]
 8001a1a:	e00d      	b.n	8001a38 <Othello_HasValidMoves+0x3e>
            if (Othello_IsValidMove(state, row, col, player)) {
 8001a1c:	78fb      	ldrb	r3, [r7, #3]
 8001a1e:	7bba      	ldrb	r2, [r7, #14]
 8001a20:	7bf9      	ldrb	r1, [r7, #15]
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f7ff fec0 	bl	80017a8 <Othello_IsValidMove>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <Othello_HasValidMoves+0x38>
                return true;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e00c      	b.n	8001a4c <Othello_HasValidMoves+0x52>
        for (uint8_t col = 0; col < 8; col++) {
 8001a32:	7bbb      	ldrb	r3, [r7, #14]
 8001a34:	3301      	adds	r3, #1
 8001a36:	73bb      	strb	r3, [r7, #14]
 8001a38:	7bbb      	ldrb	r3, [r7, #14]
 8001a3a:	2b07      	cmp	r3, #7
 8001a3c:	d9ee      	bls.n	8001a1c <Othello_HasValidMoves+0x22>
    for (uint8_t row = 0; row < 8; row++) {
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
 8001a40:	3301      	adds	r3, #1
 8001a42:	73fb      	strb	r3, [r7, #15]
 8001a44:	7bfb      	ldrb	r3, [r7, #15]
 8001a46:	2b07      	cmp	r3, #7
 8001a48:	d9e5      	bls.n	8001a16 <Othello_HasValidMoves+0x1c>
            }
        }
    }

    return false;
 8001a4a:	2300      	movs	r3, #0
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3710      	adds	r7, #16
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <Othello_SimulateMove>:

/**
 * @brief Simulate move without modifying state
 */
uint8_t Othello_SimulateMove(const GameState_t* state, uint8_t row, uint8_t col, PieceType_t player)
{
 8001a54:	b590      	push	{r4, r7, lr}
 8001a56:	b089      	sub	sp, #36	@ 0x24
 8001a58:	af04      	add	r7, sp, #16
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	4608      	mov	r0, r1
 8001a5e:	4611      	mov	r1, r2
 8001a60:	461a      	mov	r2, r3
 8001a62:	4603      	mov	r3, r0
 8001a64:	70fb      	strb	r3, [r7, #3]
 8001a66:	460b      	mov	r3, r1
 8001a68:	70bb      	strb	r3, [r7, #2]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	707b      	strb	r3, [r7, #1]
    if (!state || !OTHELLO_IS_VALID_COORD(row, col) ||
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d014      	beq.n	8001a9e <Othello_SimulateMove+0x4a>
 8001a74:	78fb      	ldrb	r3, [r7, #3]
 8001a76:	2b07      	cmp	r3, #7
 8001a78:	d811      	bhi.n	8001a9e <Othello_SimulateMove+0x4a>
 8001a7a:	78bb      	ldrb	r3, [r7, #2]
 8001a7c:	2b07      	cmp	r3, #7
 8001a7e:	d80e      	bhi.n	8001a9e <Othello_SimulateMove+0x4a>
        state->board[row][col] != PIECE_EMPTY ||
 8001a80:	78fa      	ldrb	r2, [r7, #3]
 8001a82:	78bb      	ldrb	r3, [r7, #2]
 8001a84:	6879      	ldr	r1, [r7, #4]
 8001a86:	00d2      	lsls	r2, r2, #3
 8001a88:	440a      	add	r2, r1
 8001a8a:	4413      	add	r3, r2
 8001a8c:	781b      	ldrb	r3, [r3, #0]
    if (!state || !OTHELLO_IS_VALID_COORD(row, col) ||
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d105      	bne.n	8001a9e <Othello_SimulateMove+0x4a>
        state->board[row][col] != PIECE_EMPTY ||
 8001a92:	787b      	ldrb	r3, [r7, #1]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d004      	beq.n	8001aa2 <Othello_SimulateMove+0x4e>
        (player != PIECE_BLACK && player != PIECE_WHITE)) {
 8001a98:	787b      	ldrb	r3, [r7, #1]
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d001      	beq.n	8001aa2 <Othello_SimulateMove+0x4e>
        return 0;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	e026      	b.n	8001af0 <Othello_SimulateMove+0x9c>
    }

    uint8_t total_flipped = 0;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	73fb      	strb	r3, [r7, #15]

    // Check all 8 directions
    for (int i = 0; i < 8; i++) {
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60bb      	str	r3, [r7, #8]
 8001aaa:	e01d      	b.n	8001ae8 <Othello_SimulateMove+0x94>
        total_flipped += Othello_FlipPiecesInDirection((GameState_t*)state, row, col,
                                                     SEARCH_DIRECTIONS[i].dx,
 8001aac:	4a12      	ldr	r2, [pc, #72]	@ (8001af8 <Othello_SimulateMove+0xa4>)
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	f912 4013 	ldrsb.w	r4, [r2, r3, lsl #1]
                                                     SEARCH_DIRECTIONS[i].dy,
 8001ab4:	4a10      	ldr	r2, [pc, #64]	@ (8001af8 <Othello_SimulateMove+0xa4>)
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	4413      	add	r3, r2
 8001abc:	f993 3001 	ldrsb.w	r3, [r3, #1]
        total_flipped += Othello_FlipPiecesInDirection((GameState_t*)state, row, col,
 8001ac0:	78b8      	ldrb	r0, [r7, #2]
 8001ac2:	78f9      	ldrb	r1, [r7, #3]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	9202      	str	r2, [sp, #8]
 8001ac8:	787a      	ldrb	r2, [r7, #1]
 8001aca:	9201      	str	r2, [sp, #4]
 8001acc:	9300      	str	r3, [sp, #0]
 8001ace:	4623      	mov	r3, r4
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f000 f8e6 	bl	8001ca4 <Othello_FlipPiecesInDirection>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	461a      	mov	r2, r3
 8001adc:	7bfb      	ldrb	r3, [r7, #15]
 8001ade:	4413      	add	r3, r2
 8001ae0:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 8; i++) {
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	60bb      	str	r3, [r7, #8]
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	2b07      	cmp	r3, #7
 8001aec:	ddde      	ble.n	8001aac <Othello_SimulateMove+0x58>
                                                     player, false);
    }

    return total_flipped;
 8001aee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3714      	adds	r7, #20
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd90      	pop	{r4, r7, pc}
 8001af8:	08007040 	.word	0x08007040

08001afc <Othello_CountPieces>:

/**
 * @brief Count pieces on board
 */
uint8_t Othello_CountPieces(const GameState_t* state, PieceType_t player)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b085      	sub	sp, #20
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	460b      	mov	r3, r1
 8001b06:	70fb      	strb	r3, [r7, #3]
    if (!state) {
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d101      	bne.n	8001b12 <Othello_CountPieces+0x16>
        return 0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	e021      	b.n	8001b56 <Othello_CountPieces+0x5a>
    }

    uint8_t count = 0;
 8001b12:	2300      	movs	r3, #0
 8001b14:	73fb      	strb	r3, [r7, #15]

    for (uint8_t row = 0; row < 8; row++) {
 8001b16:	2300      	movs	r3, #0
 8001b18:	73bb      	strb	r3, [r7, #14]
 8001b1a:	e018      	b.n	8001b4e <Othello_CountPieces+0x52>
        for (uint8_t col = 0; col < 8; col++) {
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	737b      	strb	r3, [r7, #13]
 8001b20:	e00f      	b.n	8001b42 <Othello_CountPieces+0x46>
            if (state->board[row][col] == player) {
 8001b22:	7bba      	ldrb	r2, [r7, #14]
 8001b24:	7b7b      	ldrb	r3, [r7, #13]
 8001b26:	6879      	ldr	r1, [r7, #4]
 8001b28:	00d2      	lsls	r2, r2, #3
 8001b2a:	440a      	add	r2, r1
 8001b2c:	4413      	add	r3, r2
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	78fa      	ldrb	r2, [r7, #3]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d102      	bne.n	8001b3c <Othello_CountPieces+0x40>
                count++;
 8001b36:	7bfb      	ldrb	r3, [r7, #15]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	73fb      	strb	r3, [r7, #15]
        for (uint8_t col = 0; col < 8; col++) {
 8001b3c:	7b7b      	ldrb	r3, [r7, #13]
 8001b3e:	3301      	adds	r3, #1
 8001b40:	737b      	strb	r3, [r7, #13]
 8001b42:	7b7b      	ldrb	r3, [r7, #13]
 8001b44:	2b07      	cmp	r3, #7
 8001b46:	d9ec      	bls.n	8001b22 <Othello_CountPieces+0x26>
    for (uint8_t row = 0; row < 8; row++) {
 8001b48:	7bbb      	ldrb	r3, [r7, #14]
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	73bb      	strb	r3, [r7, #14]
 8001b4e:	7bbb      	ldrb	r3, [r7, #14]
 8001b50:	2b07      	cmp	r3, #7
 8001b52:	d9e3      	bls.n	8001b1c <Othello_CountPieces+0x20>
            }
        }
    }

    return count;
 8001b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3714      	adds	r7, #20
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bc80      	pop	{r7}
 8001b5e:	4770      	bx	lr

08001b60 <Othello_GetPiece>:

/**
 * @brief Get board piece at position
 */
PieceType_t Othello_GetPiece(const GameState_t* state, uint8_t row, uint8_t col)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	460b      	mov	r3, r1
 8001b6a:	70fb      	strb	r3, [r7, #3]
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	70bb      	strb	r3, [r7, #2]
    if (!state || !OTHELLO_IS_VALID_COORD(row, col)) {
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d005      	beq.n	8001b82 <Othello_GetPiece+0x22>
 8001b76:	78fb      	ldrb	r3, [r7, #3]
 8001b78:	2b07      	cmp	r3, #7
 8001b7a:	d802      	bhi.n	8001b82 <Othello_GetPiece+0x22>
 8001b7c:	78bb      	ldrb	r3, [r7, #2]
 8001b7e:	2b07      	cmp	r3, #7
 8001b80:	d901      	bls.n	8001b86 <Othello_GetPiece+0x26>
        return PIECE_EMPTY;
 8001b82:	2300      	movs	r3, #0
 8001b84:	e006      	b.n	8001b94 <Othello_GetPiece+0x34>
    }

    return state->board[row][col];
 8001b86:	78fa      	ldrb	r2, [r7, #3]
 8001b88:	78bb      	ldrb	r3, [r7, #2]
 8001b8a:	6879      	ldr	r1, [r7, #4]
 8001b8c:	00d2      	lsls	r2, r2, #3
 8001b8e:	440a      	add	r2, r1
 8001b90:	4413      	add	r3, r2
 8001b92:	781b      	ldrb	r3, [r3, #0]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bc80      	pop	{r7}
 8001b9c:	4770      	bx	lr

08001b9e <Othello_UpdateStats>:

/**
 * @brief Update game statistics
 */
Othello_Status_t Othello_UpdateStats(GameStats_t* stats, const GameState_t* final_state)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b084      	sub	sp, #16
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
 8001ba6:	6039      	str	r1, [r7, #0]
    if (!stats || !final_state) {
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d002      	beq.n	8001bb4 <Othello_UpdateStats+0x16>
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d101      	bne.n	8001bb8 <Othello_UpdateStats+0x1a>
        return OTHELLO_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e056      	b.n	8001c66 <Othello_UpdateStats+0xc8>
    }

    stats->total_games++;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	1c5a      	adds	r2, r3, #1
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	601a      	str	r2, [r3, #0]
    stats->total_moves += final_state->move_count;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	691a      	ldr	r2, [r3, #16]
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bca:	441a      	add	r2, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	611a      	str	r2, [r3, #16]

    // Update win counts
    switch (final_state->status) {
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001bd6:	2b03      	cmp	r3, #3
 8001bd8:	d012      	beq.n	8001c00 <Othello_UpdateStats+0x62>
 8001bda:	2b03      	cmp	r3, #3
 8001bdc:	dc16      	bgt.n	8001c0c <Othello_UpdateStats+0x6e>
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d002      	beq.n	8001be8 <Othello_UpdateStats+0x4a>
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d006      	beq.n	8001bf4 <Othello_UpdateStats+0x56>
            break;
        case GAME_STATUS_DRAW:
            stats->draws++;
            break;
        default:
            break;
 8001be6:	e011      	b.n	8001c0c <Othello_UpdateStats+0x6e>
            stats->black_wins++;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	1c5a      	adds	r2, r3, #1
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	605a      	str	r2, [r3, #4]
            break;
 8001bf2:	e00c      	b.n	8001c0e <Othello_UpdateStats+0x70>
            stats->white_wins++;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	1c5a      	adds	r2, r3, #1
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	609a      	str	r2, [r3, #8]
            break;
 8001bfe:	e006      	b.n	8001c0e <Othello_UpdateStats+0x70>
            stats->draws++;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	1c5a      	adds	r2, r3, #1
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	60da      	str	r2, [r3, #12]
            break;
 8001c0a:	e000      	b.n	8001c0e <Othello_UpdateStats+0x70>
            break;
 8001c0c:	bf00      	nop
    }

    // Update game length records
    if (stats->total_games == 1) {
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d108      	bne.n	8001c28 <Othello_UpdateStats+0x8a>
        stats->longest_game = final_state->move_count;
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	615a      	str	r2, [r3, #20]
        stats->shortest_game = final_state->move_count;
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	619a      	str	r2, [r3, #24]
 8001c26:	e013      	b.n	8001c50 <Othello_UpdateStats+0xb2>
    } else {
        if (final_state->move_count > stats->longest_game) {
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	695b      	ldr	r3, [r3, #20]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d903      	bls.n	8001c3c <Othello_UpdateStats+0x9e>
            stats->longest_game = final_state->move_count;
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	615a      	str	r2, [r3, #20]
        }
        if (final_state->move_count < stats->shortest_game) {
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d203      	bcs.n	8001c50 <Othello_UpdateStats+0xb2>
            stats->shortest_game = final_state->move_count;
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	619a      	str	r2, [r3, #24]
        }
    }

    // Update total game time
    uint32_t game_duration = Othello_GetGameDuration(final_state);
 8001c50:	6838      	ldr	r0, [r7, #0]
 8001c52:	f000 f80d 	bl	8001c70 <Othello_GetGameDuration>
 8001c56:	60f8      	str	r0, [r7, #12]
    stats->total_game_time += game_duration;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	69da      	ldr	r2, [r3, #28]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	441a      	add	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	61da      	str	r2, [r3, #28]

    return OTHELLO_OK;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
	...

08001c70 <Othello_GetGameDuration>:

/**
 * @brief Get game duration in seconds
 */
uint32_t Othello_GetGameDuration(const GameState_t* state)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
    if (!state) {
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <Othello_GetGameDuration+0x12>
        return 0;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	e00a      	b.n	8001c98 <Othello_GetGameDuration+0x28>
    }

    uint32_t current_time = HAL_GetTick();
 8001c82:	f000 ff21 	bl	8002ac8 <HAL_GetTick>
 8001c86:	60f8      	str	r0, [r7, #12]
    return (current_time - state->game_start_time) / 1000;  // Convert to seconds
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c8c:	68fa      	ldr	r2, [r7, #12]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	4a03      	ldr	r2, [pc, #12]	@ (8001ca0 <Othello_GetGameDuration+0x30>)
 8001c92:	fba2 2303 	umull	r2, r3, r2, r3
 8001c96:	099b      	lsrs	r3, r3, #6
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3710      	adds	r7, #16
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	10624dd3 	.word	0x10624dd3

08001ca4 <Othello_FlipPiecesInDirection>:
/**
 * @brief Flip pieces in one direction
 */
static uint8_t Othello_FlipPiecesInDirection(GameState_t* state, uint8_t row, uint8_t col,
                                           int8_t dx, int8_t dy, PieceType_t player, bool execute)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b085      	sub	sp, #20
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	4608      	mov	r0, r1
 8001cae:	4611      	mov	r1, r2
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	70fb      	strb	r3, [r7, #3]
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	70bb      	strb	r3, [r7, #2]
 8001cba:	4613      	mov	r3, r2
 8001cbc:	707b      	strb	r3, [r7, #1]
    PieceType_t opponent = OTHELLO_OPPOSITE_PLAYER(player);
 8001cbe:	7f3b      	ldrb	r3, [r7, #28]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d101      	bne.n	8001cc8 <Othello_FlipPiecesInDirection+0x24>
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	e000      	b.n	8001cca <Othello_FlipPiecesInDirection+0x26>
 8001cc8:	2301      	movs	r3, #1
 8001cca:	72fb      	strb	r3, [r7, #11]
    uint8_t flipped = 0;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	73fb      	strb	r3, [r7, #15]
    int8_t check_row = row + dx;
 8001cd0:	787a      	ldrb	r2, [r7, #1]
 8001cd2:	78fb      	ldrb	r3, [r7, #3]
 8001cd4:	4413      	add	r3, r2
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	73bb      	strb	r3, [r7, #14]
    int8_t check_col = col + dy;
 8001cda:	7e3a      	ldrb	r2, [r7, #24]
 8001cdc:	78bb      	ldrb	r3, [r7, #2]
 8001cde:	4413      	add	r3, r2
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	737b      	strb	r3, [r7, #13]

    // Find opponent pieces in this direction
    while (OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 8001ce4:	e00c      	b.n	8001d00 <Othello_FlipPiecesInDirection+0x5c>
           state->board[check_row][check_col] == opponent) {
        flipped++;
 8001ce6:	7bfb      	ldrb	r3, [r7, #15]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	73fb      	strb	r3, [r7, #15]
        check_row += dx;
 8001cec:	7bba      	ldrb	r2, [r7, #14]
 8001cee:	787b      	ldrb	r3, [r7, #1]
 8001cf0:	4413      	add	r3, r2
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	73bb      	strb	r3, [r7, #14]
        check_col += dy;
 8001cf6:	7b7a      	ldrb	r2, [r7, #13]
 8001cf8:	7e3b      	ldrb	r3, [r7, #24]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	737b      	strb	r3, [r7, #13]
    while (OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 8001d00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	db17      	blt.n	8001d38 <Othello_FlipPiecesInDirection+0x94>
 8001d08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001d0c:	2b07      	cmp	r3, #7
 8001d0e:	dc13      	bgt.n	8001d38 <Othello_FlipPiecesInDirection+0x94>
 8001d10:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	db0f      	blt.n	8001d38 <Othello_FlipPiecesInDirection+0x94>
 8001d18:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001d1c:	2b07      	cmp	r3, #7
 8001d1e:	dc0b      	bgt.n	8001d38 <Othello_FlipPiecesInDirection+0x94>
           state->board[check_row][check_col] == opponent) {
 8001d20:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001d24:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001d28:	6879      	ldr	r1, [r7, #4]
 8001d2a:	00d2      	lsls	r2, r2, #3
 8001d2c:	440a      	add	r2, r1
 8001d2e:	4413      	add	r3, r2
 8001d30:	781b      	ldrb	r3, [r3, #0]
    while (OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 8001d32:	7afa      	ldrb	r2, [r7, #11]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d0d6      	beq.n	8001ce6 <Othello_FlipPiecesInDirection+0x42>
    }

    // Must end with our piece to be valid
    if (flipped > 0 &&
 8001d38:	7bfb      	ldrb	r3, [r7, #15]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d049      	beq.n	8001dd2 <Othello_FlipPiecesInDirection+0x12e>
 8001d3e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	db45      	blt.n	8001dd2 <Othello_FlipPiecesInDirection+0x12e>
        OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 8001d46:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001d4a:	2b07      	cmp	r3, #7
 8001d4c:	dc41      	bgt.n	8001dd2 <Othello_FlipPiecesInDirection+0x12e>
 8001d4e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	db3d      	blt.n	8001dd2 <Othello_FlipPiecesInDirection+0x12e>
 8001d56:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001d5a:	2b07      	cmp	r3, #7
 8001d5c:	dc39      	bgt.n	8001dd2 <Othello_FlipPiecesInDirection+0x12e>
        state->board[check_row][check_col] == player) {
 8001d5e:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001d62:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001d66:	6879      	ldr	r1, [r7, #4]
 8001d68:	00d2      	lsls	r2, r2, #3
 8001d6a:	440a      	add	r2, r1
 8001d6c:	4413      	add	r3, r2
 8001d6e:	781b      	ldrb	r3, [r3, #0]
        OTHELLO_IS_VALID_COORD(check_row, check_col) &&
 8001d70:	7f3a      	ldrb	r2, [r7, #28]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d12d      	bne.n	8001dd2 <Othello_FlipPiecesInDirection+0x12e>

        if (execute) {
 8001d76:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d027      	beq.n	8001dce <Othello_FlipPiecesInDirection+0x12a>
            // Actually flip the pieces
            check_row = row + dx;
 8001d7e:	787a      	ldrb	r2, [r7, #1]
 8001d80:	78fb      	ldrb	r3, [r7, #3]
 8001d82:	4413      	add	r3, r2
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	73bb      	strb	r3, [r7, #14]
            check_col = col + dy;
 8001d88:	7e3a      	ldrb	r2, [r7, #24]
 8001d8a:	78bb      	ldrb	r3, [r7, #2]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	737b      	strb	r3, [r7, #13]
            for (uint8_t i = 0; i < flipped; i++) {
 8001d92:	2300      	movs	r3, #0
 8001d94:	733b      	strb	r3, [r7, #12]
 8001d96:	e016      	b.n	8001dc6 <Othello_FlipPiecesInDirection+0x122>
                state->board[check_row][check_col] = player;
 8001d98:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001d9c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001da0:	6879      	ldr	r1, [r7, #4]
 8001da2:	00d2      	lsls	r2, r2, #3
 8001da4:	440a      	add	r2, r1
 8001da6:	4413      	add	r3, r2
 8001da8:	7f3a      	ldrb	r2, [r7, #28]
 8001daa:	701a      	strb	r2, [r3, #0]
                check_row += dx;
 8001dac:	7bba      	ldrb	r2, [r7, #14]
 8001dae:	787b      	ldrb	r3, [r7, #1]
 8001db0:	4413      	add	r3, r2
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	73bb      	strb	r3, [r7, #14]
                check_col += dy;
 8001db6:	7b7a      	ldrb	r2, [r7, #13]
 8001db8:	7e3b      	ldrb	r3, [r7, #24]
 8001dba:	4413      	add	r3, r2
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	737b      	strb	r3, [r7, #13]
            for (uint8_t i = 0; i < flipped; i++) {
 8001dc0:	7b3b      	ldrb	r3, [r7, #12]
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	733b      	strb	r3, [r7, #12]
 8001dc6:	7b3a      	ldrb	r2, [r7, #12]
 8001dc8:	7bfb      	ldrb	r3, [r7, #15]
 8001dca:	429a      	cmp	r2, r3
 8001dcc:	d3e4      	bcc.n	8001d98 <Othello_FlipPiecesInDirection+0xf4>
            }
        }

        return flipped;
 8001dce:	7bfb      	ldrb	r3, [r7, #15]
 8001dd0:	e000      	b.n	8001dd4 <Othello_FlipPiecesInDirection+0x130>
    }

    return 0;  // No valid flip in this direction
 8001dd2:	2300      	movs	r3, #0
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3714      	adds	r7, #20
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bc80      	pop	{r7}
 8001ddc:	4770      	bx	lr

08001dde <Othello_UpdatePieceCounts>:

/**
 * @brief Update piece counts from board state
 */
static void Othello_UpdatePieceCounts(GameState_t* state)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b082      	sub	sp, #8
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
    if (!state) {
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d012      	beq.n	8001e12 <Othello_UpdatePieceCounts+0x34>
        return;
    }

    state->black_count = Othello_CountPieces(state, PIECE_BLACK);
 8001dec:	2101      	movs	r1, #1
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f7ff fe84 	bl	8001afc <Othello_CountPieces>
 8001df4:	4603      	mov	r3, r0
 8001df6:	461a      	mov	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    state->white_count = Othello_CountPieces(state, PIECE_WHITE);
 8001dfe:	2102      	movs	r1, #2
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f7ff fe7b 	bl	8001afc <Othello_CountPieces>
 8001e06:	4603      	mov	r3, r0
 8001e08:	461a      	mov	r2, r3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001e10:	e000      	b.n	8001e14 <Othello_UpdatePieceCounts+0x36>
        return;
 8001e12:	bf00      	nop
}
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <Othello_InvalidateValidMovesCache>:

/**
 * @brief Invalidate valid moves cache
 */
static void Othello_InvalidateValidMovesCache(GameState_t* state)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b082      	sub	sp, #8
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
    if (state) {
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d00a      	beq.n	8001e3e <Othello_InvalidateValidMovesCache+0x24>
        state->valid_moves_cached = false;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        memset(state->valid_moves_cache, 0, sizeof(state->valid_moves_cache));
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	3358      	adds	r3, #88	@ 0x58
 8001e34:	2240      	movs	r2, #64	@ 0x40
 8001e36:	2100      	movs	r1, #0
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f004 f83d 	bl	8005eb8 <memset>
    }
}
 8001e3e:	bf00      	nop
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <Othello_UpdateGameStatus>:

/**
 * @brief Update game status based on current state
 */
static void Othello_UpdateGameStatus(GameState_t* state)
{
 8001e46:	b480      	push	{r7}
 8001e48:	b083      	sub	sp, #12
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
    if (!state) {
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d01e      	beq.n	8001e92 <Othello_UpdateGameStatus+0x4c>
        return;
    }

    // Game is over - determine winner
    if (state->black_count > state->white_count) {
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d904      	bls.n	8001e6e <Othello_UpdateGameStatus+0x28>
        state->status = GAME_STATUS_BLACK_WIN;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2201      	movs	r2, #1
 8001e68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001e6c:	e012      	b.n	8001e94 <Othello_UpdateGameStatus+0x4e>
    } else if (state->white_count > state->black_count) {
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d904      	bls.n	8001e88 <Othello_UpdateGameStatus+0x42>
        state->status = GAME_STATUS_WHITE_WIN;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2202      	movs	r2, #2
 8001e82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001e86:	e005      	b.n	8001e94 <Othello_UpdateGameStatus+0x4e>
    } else {
        state->status = GAME_STATUS_DRAW;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2203      	movs	r2, #3
 8001e8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001e90:	e000      	b.n	8001e94 <Othello_UpdateGameStatus+0x4e>
        return;
 8001e92:	bf00      	nop
    }
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bc80      	pop	{r7}
 8001e9a:	4770      	bx	lr

08001e9c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ea2:	4b15      	ldr	r3, [pc, #84]	@ (8001ef8 <HAL_MspInit+0x5c>)
 8001ea4:	699b      	ldr	r3, [r3, #24]
 8001ea6:	4a14      	ldr	r2, [pc, #80]	@ (8001ef8 <HAL_MspInit+0x5c>)
 8001ea8:	f043 0301 	orr.w	r3, r3, #1
 8001eac:	6193      	str	r3, [r2, #24]
 8001eae:	4b12      	ldr	r3, [pc, #72]	@ (8001ef8 <HAL_MspInit+0x5c>)
 8001eb0:	699b      	ldr	r3, [r3, #24]
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	60bb      	str	r3, [r7, #8]
 8001eb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eba:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef8 <HAL_MspInit+0x5c>)
 8001ebc:	69db      	ldr	r3, [r3, #28]
 8001ebe:	4a0e      	ldr	r2, [pc, #56]	@ (8001ef8 <HAL_MspInit+0x5c>)
 8001ec0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ec4:	61d3      	str	r3, [r2, #28]
 8001ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef8 <HAL_MspInit+0x5c>)
 8001ec8:	69db      	ldr	r3, [r3, #28]
 8001eca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ece:	607b      	str	r3, [r7, #4]
 8001ed0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8001efc <HAL_MspInit+0x60>)
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	4a04      	ldr	r2, [pc, #16]	@ (8001efc <HAL_MspInit+0x60>)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eee:	bf00      	nop
 8001ef0:	3714      	adds	r7, #20
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bc80      	pop	{r7}
 8001ef6:	4770      	bx	lr
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	40010000 	.word	0x40010000

08001f00 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f10:	d13b      	bne.n	8001f8a <HAL_TIM_Base_MspInit+0x8a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f12:	4b20      	ldr	r3, [pc, #128]	@ (8001f94 <HAL_TIM_Base_MspInit+0x94>)
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	4a1f      	ldr	r2, [pc, #124]	@ (8001f94 <HAL_TIM_Base_MspInit+0x94>)
 8001f18:	f043 0301 	orr.w	r3, r3, #1
 8001f1c:	61d3      	str	r3, [r2, #28]
 8001f1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001f94 <HAL_TIM_Base_MspInit+0x94>)
 8001f20:	69db      	ldr	r3, [r3, #28]
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8001f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001f98 <HAL_TIM_Base_MspInit+0x98>)
 8001f2c:	4a1b      	ldr	r2, [pc, #108]	@ (8001f9c <HAL_TIM_Base_MspInit+0x9c>)
 8001f2e:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f30:	4b19      	ldr	r3, [pc, #100]	@ (8001f98 <HAL_TIM_Base_MspInit+0x98>)
 8001f32:	2210      	movs	r2, #16
 8001f34:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f36:	4b18      	ldr	r3, [pc, #96]	@ (8001f98 <HAL_TIM_Base_MspInit+0x98>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001f3c:	4b16      	ldr	r3, [pc, #88]	@ (8001f98 <HAL_TIM_Base_MspInit+0x98>)
 8001f3e:	2280      	movs	r2, #128	@ 0x80
 8001f40:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f42:	4b15      	ldr	r3, [pc, #84]	@ (8001f98 <HAL_TIM_Base_MspInit+0x98>)
 8001f44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f48:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f4a:	4b13      	ldr	r3, [pc, #76]	@ (8001f98 <HAL_TIM_Base_MspInit+0x98>)
 8001f4c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f50:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8001f52:	4b11      	ldr	r3, [pc, #68]	@ (8001f98 <HAL_TIM_Base_MspInit+0x98>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001f58:	4b0f      	ldr	r3, [pc, #60]	@ (8001f98 <HAL_TIM_Base_MspInit+0x98>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001f5e:	480e      	ldr	r0, [pc, #56]	@ (8001f98 <HAL_TIM_Base_MspInit+0x98>)
 8001f60:	f000 feee 	bl	8002d40 <HAL_DMA_Init>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8001f6a:	f7ff fba2 	bl	80016b2 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a09      	ldr	r2, [pc, #36]	@ (8001f98 <HAL_TIM_Base_MspInit+0x98>)
 8001f72:	625a      	str	r2, [r3, #36]	@ 0x24
 8001f74:	4a08      	ldr	r2, [pc, #32]	@ (8001f98 <HAL_TIM_Base_MspInit+0x98>)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6253      	str	r3, [r2, #36]	@ 0x24

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	2102      	movs	r1, #2
 8001f7e:	201c      	movs	r0, #28
 8001f80:	f000 fea7 	bl	8002cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f84:	201c      	movs	r0, #28
 8001f86:	f000 fec0 	bl	8002d0a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001f8a:	bf00      	nop
 8001f8c:	3710      	adds	r7, #16
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	40021000 	.word	0x40021000
 8001f98:	2000028c 	.word	0x2000028c
 8001f9c:	40020058 	.word	0x40020058

08001fa0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b088      	sub	sp, #32
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa8:	f107 0310 	add.w	r3, r7, #16
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fbe:	d117      	bne.n	8001ff0 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ff8 <HAL_TIM_MspPostInit+0x58>)
 8001fc2:	699b      	ldr	r3, [r3, #24]
 8001fc4:	4a0c      	ldr	r2, [pc, #48]	@ (8001ff8 <HAL_TIM_MspPostInit+0x58>)
 8001fc6:	f043 0304 	orr.w	r3, r3, #4
 8001fca:	6193      	str	r3, [r2, #24]
 8001fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff8 <HAL_TIM_MspPostInit+0x58>)
 8001fce:	699b      	ldr	r3, [r3, #24]
 8001fd0:	f003 0304 	and.w	r3, r3, #4
 8001fd4:	60fb      	str	r3, [r7, #12]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = LED_DATA_Pin;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LED_DATA_GPIO_Port, &GPIO_InitStruct);
 8001fe4:	f107 0310 	add.w	r3, r7, #16
 8001fe8:	4619      	mov	r1, r3
 8001fea:	4804      	ldr	r0, [pc, #16]	@ (8001ffc <HAL_TIM_MspPostInit+0x5c>)
 8001fec:	f001 f94a 	bl	8003284 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001ff0:	bf00      	nop
 8001ff2:	3720      	adds	r7, #32
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	40010800 	.word	0x40010800

08002000 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b088      	sub	sp, #32
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002008:	f107 0310 	add.w	r3, r7, #16
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]
 8002012:	609a      	str	r2, [r3, #8]
 8002014:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a20      	ldr	r2, [pc, #128]	@ (800209c <HAL_UART_MspInit+0x9c>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d139      	bne.n	8002094 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002020:	4b1f      	ldr	r3, [pc, #124]	@ (80020a0 <HAL_UART_MspInit+0xa0>)
 8002022:	699b      	ldr	r3, [r3, #24]
 8002024:	4a1e      	ldr	r2, [pc, #120]	@ (80020a0 <HAL_UART_MspInit+0xa0>)
 8002026:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800202a:	6193      	str	r3, [r2, #24]
 800202c:	4b1c      	ldr	r3, [pc, #112]	@ (80020a0 <HAL_UART_MspInit+0xa0>)
 800202e:	699b      	ldr	r3, [r3, #24]
 8002030:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002034:	60fb      	str	r3, [r7, #12]
 8002036:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002038:	4b19      	ldr	r3, [pc, #100]	@ (80020a0 <HAL_UART_MspInit+0xa0>)
 800203a:	699b      	ldr	r3, [r3, #24]
 800203c:	4a18      	ldr	r2, [pc, #96]	@ (80020a0 <HAL_UART_MspInit+0xa0>)
 800203e:	f043 0304 	orr.w	r3, r3, #4
 8002042:	6193      	str	r3, [r2, #24]
 8002044:	4b16      	ldr	r3, [pc, #88]	@ (80020a0 <HAL_UART_MspInit+0xa0>)
 8002046:	699b      	ldr	r3, [r3, #24]
 8002048:	f003 0304 	and.w	r3, r3, #4
 800204c:	60bb      	str	r3, [r7, #8]
 800204e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = PC_TX_Pin;
 8002050:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002054:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002056:	2302      	movs	r3, #2
 8002058:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800205a:	2303      	movs	r3, #3
 800205c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PC_TX_GPIO_Port, &GPIO_InitStruct);
 800205e:	f107 0310 	add.w	r3, r7, #16
 8002062:	4619      	mov	r1, r3
 8002064:	480f      	ldr	r0, [pc, #60]	@ (80020a4 <HAL_UART_MspInit+0xa4>)
 8002066:	f001 f90d 	bl	8003284 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PC_RX_Pin;
 800206a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800206e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002070:	2300      	movs	r3, #0
 8002072:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002074:	2300      	movs	r3, #0
 8002076:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PC_RX_GPIO_Port, &GPIO_InitStruct);
 8002078:	f107 0310 	add.w	r3, r7, #16
 800207c:	4619      	mov	r1, r3
 800207e:	4809      	ldr	r0, [pc, #36]	@ (80020a4 <HAL_UART_MspInit+0xa4>)
 8002080:	f001 f900 	bl	8003284 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002084:	2200      	movs	r2, #0
 8002086:	2101      	movs	r1, #1
 8002088:	2025      	movs	r0, #37	@ 0x25
 800208a:	f000 fe22 	bl	8002cd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800208e:	2025      	movs	r0, #37	@ 0x25
 8002090:	f000 fe3b 	bl	8002d0a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002094:	bf00      	nop
 8002096:	3720      	adds	r7, #32
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	40013800 	.word	0x40013800
 80020a0:	40021000 	.word	0x40021000
 80020a4:	40010800 	.word	0x40010800

080020a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020ac:	bf00      	nop
 80020ae:	e7fd      	b.n	80020ac <NMI_Handler+0x4>

080020b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020b4:	bf00      	nop
 80020b6:	e7fd      	b.n	80020b4 <HardFault_Handler+0x4>

080020b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020bc:	bf00      	nop
 80020be:	e7fd      	b.n	80020bc <MemManage_Handler+0x4>

080020c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020c4:	bf00      	nop
 80020c6:	e7fd      	b.n	80020c4 <BusFault_Handler+0x4>

080020c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020cc:	bf00      	nop
 80020ce:	e7fd      	b.n	80020cc <UsageFault_Handler+0x4>

080020d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020d4:	bf00      	nop
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bc80      	pop	{r7}
 80020da:	4770      	bx	lr

080020dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020e0:	bf00      	nop
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bc80      	pop	{r7}
 80020e6:	4770      	bx	lr

080020e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020ec:	bf00      	nop
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bc80      	pop	{r7}
 80020f2:	4770      	bx	lr

080020f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020f8:	f000 fcd4 	bl	8002aa4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020fc:	bf00      	nop
 80020fe:	bd80      	pop	{r7, pc}

08002100 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002104:	4802      	ldr	r0, [pc, #8]	@ (8002110 <DMA1_Channel5_IRQHandler+0x10>)
 8002106:	f000 ff89 	bl	800301c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	2000028c 	.word	0x2000028c

08002114 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002118:	4802      	ldr	r0, [pc, #8]	@ (8002124 <TIM2_IRQHandler+0x10>)
 800211a:	f002 f987 	bl	800442c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800211e:	bf00      	nop
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	20000244 	.word	0x20000244

08002128 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800212c:	4802      	ldr	r0, [pc, #8]	@ (8002138 <USART1_IRQHandler+0x10>)
 800212e:	f003 f91d 	bl	800536c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	200002d0 	.word	0x200002d0

0800213c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b086      	sub	sp, #24
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002144:	4a14      	ldr	r2, [pc, #80]	@ (8002198 <_sbrk+0x5c>)
 8002146:	4b15      	ldr	r3, [pc, #84]	@ (800219c <_sbrk+0x60>)
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002150:	4b13      	ldr	r3, [pc, #76]	@ (80021a0 <_sbrk+0x64>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d102      	bne.n	800215e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002158:	4b11      	ldr	r3, [pc, #68]	@ (80021a0 <_sbrk+0x64>)
 800215a:	4a12      	ldr	r2, [pc, #72]	@ (80021a4 <_sbrk+0x68>)
 800215c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800215e:	4b10      	ldr	r3, [pc, #64]	@ (80021a0 <_sbrk+0x64>)
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4413      	add	r3, r2
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	429a      	cmp	r2, r3
 800216a:	d207      	bcs.n	800217c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800216c:	f003 feac 	bl	8005ec8 <__errno>
 8002170:	4603      	mov	r3, r0
 8002172:	220c      	movs	r2, #12
 8002174:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002176:	f04f 33ff 	mov.w	r3, #4294967295
 800217a:	e009      	b.n	8002190 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800217c:	4b08      	ldr	r3, [pc, #32]	@ (80021a0 <_sbrk+0x64>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002182:	4b07      	ldr	r3, [pc, #28]	@ (80021a0 <_sbrk+0x64>)
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4413      	add	r3, r2
 800218a:	4a05      	ldr	r2, [pc, #20]	@ (80021a0 <_sbrk+0x64>)
 800218c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800218e:	68fb      	ldr	r3, [r7, #12]
}
 8002190:	4618      	mov	r0, r3
 8002192:	3718      	adds	r7, #24
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	20005000 	.word	0x20005000
 800219c:	00000400 	.word	0x00000400
 80021a0:	20000408 	.word	0x20000408
 80021a4:	200015a0 	.word	0x200015a0

080021a8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021ac:	bf00      	nop
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bc80      	pop	{r7}
 80021b2:	4770      	bx	lr

080021b4 <Protocol_SendPacket>:

/**
 * @brief Send packet over UART
 */
Protocol_Status_t Protocol_SendPacket(Protocol_Command_t cmd, uint8_t* data, uint8_t len)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80021c0:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80021c4:	6019      	str	r1, [r3, #0]
 80021c6:	4611      	mov	r1, r2
 80021c8:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80021cc:	f2a3 2311 	subw	r3, r3, #529	@ 0x211
 80021d0:	4602      	mov	r2, r0
 80021d2:	701a      	strb	r2, [r3, #0]
 80021d4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80021d8:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80021dc:	460a      	mov	r2, r1
 80021de:	701a      	strb	r2, [r3, #0]
    if (!protocol_state.initialized || len > PROTOCOL_MAX_DATA_LEN) {
 80021e0:	4b74      	ldr	r3, [pc, #464]	@ (80023b4 <Protocol_SendPacket+0x200>)
 80021e2:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80021e6:	f083 0301 	eor.w	r3, r3, #1
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <Protocol_SendPacket+0x40>
        return PROTOCOL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e0da      	b.n	80023aa <Protocol_SendPacket+0x1f6>
    }

    Protocol_Packet_t packet;
    uint8_t tx_data[PROTOCOL_MAX_DATA_LEN + 6]; // STX + CMD + LEN + DATA + CHK + ETX
    uint16_t tx_len = 0;
 80021f4:	2300      	movs	r3, #0
 80021f6:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216

    // Build packet
    packet.stx = PROTOCOL_STX;
 80021fa:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80021fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002202:	2202      	movs	r2, #2
 8002204:	701a      	strb	r2, [r3, #0]
    packet.cmd = cmd;
 8002206:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800220a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800220e:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8002212:	f2a2 2211 	subw	r2, r2, #529	@ 0x211
 8002216:	7812      	ldrb	r2, [r2, #0]
 8002218:	705a      	strb	r2, [r3, #1]
    packet.len = len;
 800221a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800221e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002222:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8002226:	f2a2 2212 	subw	r2, r2, #530	@ 0x212
 800222a:	7812      	ldrb	r2, [r2, #0]
 800222c:	709a      	strb	r2, [r3, #2]
    if (data && len > 0) {
 800222e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002232:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d016      	beq.n	800226a <Protocol_SendPacket+0xb6>
 800223c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002240:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d00f      	beq.n	800226a <Protocol_SendPacket+0xb6>
        memcpy(packet.data, data, len);
 800224a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800224e:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002252:	7819      	ldrb	r1, [r3, #0]
 8002254:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002258:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 800225c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002260:	1cd0      	adds	r0, r2, #3
 8002262:	460a      	mov	r2, r1
 8002264:	6819      	ldr	r1, [r3, #0]
 8002266:	f003 fe5b 	bl	8005f20 <memcpy>
    }
    packet.checksum = Protocol_CalculateChecksum(&packet);
 800226a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800226e:	4618      	mov	r0, r3
 8002270:	f000 f9c8 	bl	8002604 <Protocol_CalculateChecksum>
 8002274:	4603      	mov	r3, r0
 8002276:	461a      	mov	r2, r3
 8002278:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800227c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002280:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
    packet.etx = PROTOCOL_ETX;
 8002284:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002288:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800228c:	2203      	movs	r2, #3
 800228e:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104

    // Serialize packet
    tx_data[tx_len++] = packet.stx;
 8002292:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8002296:	1c5a      	adds	r2, r3, #1
 8002298:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 800229c:	461a      	mov	r2, r3
 800229e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80022a2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80022a6:	7819      	ldrb	r1, [r3, #0]
 80022a8:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80022ac:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80022b0:	5499      	strb	r1, [r3, r2]
    tx_data[tx_len++] = packet.cmd;
 80022b2:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 80022b6:	1c5a      	adds	r2, r3, #1
 80022b8:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 80022bc:	461a      	mov	r2, r3
 80022be:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80022c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80022c6:	7859      	ldrb	r1, [r3, #1]
 80022c8:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80022cc:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80022d0:	5499      	strb	r1, [r3, r2]
    tx_data[tx_len++] = packet.len;
 80022d2:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 80022d6:	1c5a      	adds	r2, r3, #1
 80022d8:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 80022dc:	461a      	mov	r2, r3
 80022de:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80022e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80022e6:	7899      	ldrb	r1, [r3, #2]
 80022e8:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80022ec:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80022f0:	5499      	strb	r1, [r3, r2]

    if (len > 0) {
 80022f2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80022f6:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d01a      	beq.n	8002336 <Protocol_SendPacket+0x182>
        memcpy(&tx_data[tx_len], packet.data, len);
 8002300:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8002304:	f107 0208 	add.w	r2, r7, #8
 8002308:	18d0      	adds	r0, r2, r3
 800230a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800230e:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002312:	781a      	ldrb	r2, [r3, #0]
 8002314:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002318:	3303      	adds	r3, #3
 800231a:	4619      	mov	r1, r3
 800231c:	f003 fe00 	bl	8005f20 <memcpy>
        tx_len += len;
 8002320:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002324:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	b29a      	uxth	r2, r3
 800232c:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 8002330:	4413      	add	r3, r2
 8002332:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
    }

    tx_data[tx_len++] = packet.checksum;
 8002336:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 800233a:	1c5a      	adds	r2, r3, #1
 800233c:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 8002340:	461a      	mov	r2, r3
 8002342:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002346:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800234a:	f893 1103 	ldrb.w	r1, [r3, #259]	@ 0x103
 800234e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002352:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8002356:	5499      	strb	r1, [r3, r2]
    tx_data[tx_len++] = packet.etx;
 8002358:	f8b7 3216 	ldrh.w	r3, [r7, #534]	@ 0x216
 800235c:	1c5a      	adds	r2, r3, #1
 800235e:	f8a7 2216 	strh.w	r2, [r7, #534]	@ 0x216
 8002362:	461a      	mov	r2, r3
 8002364:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002368:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800236c:	f893 1104 	ldrb.w	r1, [r3, #260]	@ 0x104
 8002370:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002374:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8002378:	5499      	strb	r1, [r3, r2]

    // Transmit
    Protocol_Status_t status = Protocol_TransmitBytes(tx_data, tx_len);
 800237a:	f8b7 2216 	ldrh.w	r2, [r7, #534]	@ 0x216
 800237e:	f107 0308 	add.w	r3, r7, #8
 8002382:	4611      	mov	r1, r2
 8002384:	4618      	mov	r0, r3
 8002386:	f000 f95f 	bl	8002648 <Protocol_TransmitBytes>
 800238a:	4603      	mov	r3, r0
 800238c:	f887 3215 	strb.w	r3, [r7, #533]	@ 0x215
    if (status == PROTOCOL_OK) {
 8002390:	f897 3215 	ldrb.w	r3, [r7, #533]	@ 0x215
 8002394:	2b00      	cmp	r3, #0
 8002396:	d106      	bne.n	80023a6 <Protocol_SendPacket+0x1f2>
        protocol_state.stats.packets_sent++;
 8002398:	4b06      	ldr	r3, [pc, #24]	@ (80023b4 <Protocol_SendPacket+0x200>)
 800239a:	f8d3 331c 	ldr.w	r3, [r3, #796]	@ 0x31c
 800239e:	3301      	adds	r3, #1
 80023a0:	4a04      	ldr	r2, [pc, #16]	@ (80023b4 <Protocol_SendPacket+0x200>)
 80023a2:	f8c2 331c 	str.w	r3, [r2, #796]	@ 0x31c
    }

    return status;
 80023a6:	f897 3215 	ldrb.w	r3, [r7, #533]	@ 0x215
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	f507 7706 	add.w	r7, r7, #536	@ 0x218
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	2000040c 	.word	0x2000040c

080023b8 <Protocol_ProcessByte>:

/**
 * @brief Process received UART byte
 */
Protocol_Status_t Protocol_ProcessByte(uint8_t byte)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b086      	sub	sp, #24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4603      	mov	r3, r0
 80023c0:	71fb      	strb	r3, [r7, #7]
    if (!protocol_state.initialized) {
 80023c2:	4b6b      	ldr	r3, [pc, #428]	@ (8002570 <Protocol_ProcessByte+0x1b8>)
 80023c4:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80023c8:	f083 0301 	eor.w	r3, r3, #1
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <Protocol_ProcessByte+0x1e>
        return PROTOCOL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e0c8      	b.n	8002568 <Protocol_ProcessByte+0x1b0>
    }

    Packet_Buffer_t* buf = &protocol_state.rx_buffer;
 80023d6:	4b66      	ldr	r3, [pc, #408]	@ (8002570 <Protocol_ProcessByte+0x1b8>)
 80023d8:	617b      	str	r3, [r7, #20]
    uint32_t current_time = HAL_GetTick();
 80023da:	f000 fb75 	bl	8002ac8 <HAL_GetTick>
 80023de:	6138      	str	r0, [r7, #16]

    // Check for timeout
    if (buf->state != PACKET_STATE_WAIT_STX &&
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d010      	beq.n	800240c <Protocol_ProcessByte+0x54>
        (current_time - buf->timeout_timer) > PROTOCOL_TIMEOUT_MS) {
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
    if (buf->state != PACKET_STATE_WAIT_STX &&
 80023f4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80023f8:	d908      	bls.n	800240c <Protocol_ProcessByte+0x54>
        Protocol_ResetRxBuffer();
 80023fa:	f000 f8ed 	bl	80025d8 <Protocol_ResetRxBuffer>
        protocol_state.stats.timeout_errors++;
 80023fe:	4b5c      	ldr	r3, [pc, #368]	@ (8002570 <Protocol_ProcessByte+0x1b8>)
 8002400:	f8d3 3328 	ldr.w	r3, [r3, #808]	@ 0x328
 8002404:	3301      	adds	r3, #1
 8002406:	4a5a      	ldr	r2, [pc, #360]	@ (8002570 <Protocol_ProcessByte+0x1b8>)
 8002408:	f8c2 3328 	str.w	r3, [r2, #808]	@ 0x328
    }

    switch (buf->state) {
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8002412:	2b05      	cmp	r3, #5
 8002414:	f200 80a1 	bhi.w	800255a <Protocol_ProcessByte+0x1a2>
 8002418:	a201      	add	r2, pc, #4	@ (adr r2, 8002420 <Protocol_ProcessByte+0x68>)
 800241a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800241e:	bf00      	nop
 8002420:	08002439 	.word	0x08002439
 8002424:	08002459 	.word	0x08002459
 8002428:	08002469 	.word	0x08002469
 800242c:	08002491 	.word	0x08002491
 8002430:	080024e5 	.word	0x080024e5
 8002434:	080024f7 	.word	0x080024f7
        case PACKET_STATE_WAIT_STX:
            if (byte == PROTOCOL_STX) {
 8002438:	79fb      	ldrb	r3, [r7, #7]
 800243a:	2b02      	cmp	r3, #2
 800243c:	f040 8090 	bne.w	8002560 <Protocol_ProcessByte+0x1a8>
                buf->packet.stx = byte;
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	79fa      	ldrb	r2, [r7, #7]
 8002444:	701a      	strb	r2, [r3, #0]
                buf->state = PACKET_STATE_WAIT_CMD;
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	2201      	movs	r2, #1
 800244a:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
                buf->timeout_timer = current_time;
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	693a      	ldr	r2, [r7, #16]
 8002452:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            }
            break;
 8002456:	e083      	b.n	8002560 <Protocol_ProcessByte+0x1a8>

        case PACKET_STATE_WAIT_CMD:
            buf->packet.cmd = byte;
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	79fa      	ldrb	r2, [r7, #7]
 800245c:	705a      	strb	r2, [r3, #1]
            buf->state = PACKET_STATE_WAIT_LEN;
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	2202      	movs	r2, #2
 8002462:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            break;
 8002466:	e07e      	b.n	8002566 <Protocol_ProcessByte+0x1ae>

        case PACKET_STATE_WAIT_LEN:
            buf->packet.len = byte;
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	79fa      	ldrb	r2, [r7, #7]
 800246c:	709a      	strb	r2, [r3, #2]
            buf->data_index = 0;
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	2200      	movs	r2, #0
 8002472:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
            if (byte > 0) {
 8002476:	79fb      	ldrb	r3, [r7, #7]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d004      	beq.n	8002486 <Protocol_ProcessByte+0xce>
                buf->state = PACKET_STATE_WAIT_DATA;
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	2203      	movs	r2, #3
 8002480:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            } else {
                buf->state = PACKET_STATE_WAIT_CHK;
            }
            break;
 8002484:	e06f      	b.n	8002566 <Protocol_ProcessByte+0x1ae>
                buf->state = PACKET_STATE_WAIT_CHK;
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	2204      	movs	r2, #4
 800248a:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            break;
 800248e:	e06a      	b.n	8002566 <Protocol_ProcessByte+0x1ae>

        case PACKET_STATE_WAIT_DATA:
            if (buf->data_index < buf->packet.len) {
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	789b      	ldrb	r3, [r3, #2]
 800249a:	429a      	cmp	r2, r3
 800249c:	d218      	bcs.n	80024d0 <Protocol_ProcessByte+0x118>
                buf->packet.data[buf->data_index++] = byte;
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80024a4:	1c5a      	adds	r2, r3, #1
 80024a6:	b2d1      	uxtb	r1, r2
 80024a8:	697a      	ldr	r2, [r7, #20]
 80024aa:	f882 1106 	strb.w	r1, [r2, #262]	@ 0x106
 80024ae:	461a      	mov	r2, r3
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	4413      	add	r3, r2
 80024b4:	79fa      	ldrb	r2, [r7, #7]
 80024b6:	70da      	strb	r2, [r3, #3]
                if (buf->data_index >= buf->packet.len) {
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	789b      	ldrb	r3, [r3, #2]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d34e      	bcc.n	8002564 <Protocol_ProcessByte+0x1ac>
                    buf->state = PACKET_STATE_WAIT_CHK;
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	2204      	movs	r2, #4
 80024ca:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            } else {
                // Data overflow
                Protocol_ResetRxBuffer();
                protocol_state.stats.buffer_overruns++;
            }
            break;
 80024ce:	e049      	b.n	8002564 <Protocol_ProcessByte+0x1ac>
                Protocol_ResetRxBuffer();
 80024d0:	f000 f882 	bl	80025d8 <Protocol_ResetRxBuffer>
                protocol_state.stats.buffer_overruns++;
 80024d4:	4b26      	ldr	r3, [pc, #152]	@ (8002570 <Protocol_ProcessByte+0x1b8>)
 80024d6:	f8d3 332c 	ldr.w	r3, [r3, #812]	@ 0x32c
 80024da:	3301      	adds	r3, #1
 80024dc:	4a24      	ldr	r2, [pc, #144]	@ (8002570 <Protocol_ProcessByte+0x1b8>)
 80024de:	f8c2 332c 	str.w	r3, [r2, #812]	@ 0x32c
            break;
 80024e2:	e03f      	b.n	8002564 <Protocol_ProcessByte+0x1ac>

        case PACKET_STATE_WAIT_CHK:
            buf->packet.checksum = byte;
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	79fa      	ldrb	r2, [r7, #7]
 80024e8:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
            buf->state = PACKET_STATE_WAIT_ETX;
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	2205      	movs	r2, #5
 80024f0:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            break;
 80024f4:	e037      	b.n	8002566 <Protocol_ProcessByte+0x1ae>

        case PACKET_STATE_WAIT_ETX:
            if (byte == PROTOCOL_ETX) {
 80024f6:	79fb      	ldrb	r3, [r7, #7]
 80024f8:	2b03      	cmp	r3, #3
 80024fa:	d12b      	bne.n	8002554 <Protocol_ProcessByte+0x19c>
                buf->packet.etx = byte;
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	79fa      	ldrb	r2, [r7, #7]
 8002500:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
                buf->state = PACKET_STATE_COMPLETE;
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	2206      	movs	r2, #6
 8002508:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105

                // Verify checksum
                uint8_t calc_checksum = Protocol_CalculateChecksum(&buf->packet);
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	4618      	mov	r0, r3
 8002510:	f000 f878 	bl	8002604 <Protocol_CalculateChecksum>
 8002514:	4603      	mov	r3, r0
 8002516:	73fb      	strb	r3, [r7, #15]
                if (calc_checksum == buf->packet.checksum) {
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 800251e:	7bfa      	ldrb	r2, [r7, #15]
 8002520:	429a      	cmp	r2, r3
 8002522:	d10d      	bne.n	8002540 <Protocol_ProcessByte+0x188>
                    buf->packet_ready = true;
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	2201      	movs	r2, #1
 8002528:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
                    protocol_state.stats.packets_received++;
 800252c:	4b10      	ldr	r3, [pc, #64]	@ (8002570 <Protocol_ProcessByte+0x1b8>)
 800252e:	f8d3 3320 	ldr.w	r3, [r3, #800]	@ 0x320
 8002532:	3301      	adds	r3, #1
 8002534:	4a0e      	ldr	r2, [pc, #56]	@ (8002570 <Protocol_ProcessByte+0x1b8>)
 8002536:	f8c2 3320 	str.w	r3, [r2, #800]	@ 0x320
                    Protocol_HandleCompletePacket();
 800253a:	f000 f8a9 	bl	8002690 <Protocol_HandleCompletePacket>
                }
            } else {
                // Invalid ETX
                Protocol_ResetRxBuffer();
            }
            break;
 800253e:	e012      	b.n	8002566 <Protocol_ProcessByte+0x1ae>
                    protocol_state.stats.checksum_errors++;
 8002540:	4b0b      	ldr	r3, [pc, #44]	@ (8002570 <Protocol_ProcessByte+0x1b8>)
 8002542:	f8d3 3324 	ldr.w	r3, [r3, #804]	@ 0x324
 8002546:	3301      	adds	r3, #1
 8002548:	4a09      	ldr	r2, [pc, #36]	@ (8002570 <Protocol_ProcessByte+0x1b8>)
 800254a:	f8c2 3324 	str.w	r3, [r2, #804]	@ 0x324
                    Protocol_ResetRxBuffer();
 800254e:	f000 f843 	bl	80025d8 <Protocol_ResetRxBuffer>
            break;
 8002552:	e008      	b.n	8002566 <Protocol_ProcessByte+0x1ae>
                Protocol_ResetRxBuffer();
 8002554:	f000 f840 	bl	80025d8 <Protocol_ResetRxBuffer>
            break;
 8002558:	e005      	b.n	8002566 <Protocol_ProcessByte+0x1ae>

        default:
            Protocol_ResetRxBuffer();
 800255a:	f000 f83d 	bl	80025d8 <Protocol_ResetRxBuffer>
            break;
 800255e:	e002      	b.n	8002566 <Protocol_ProcessByte+0x1ae>
            break;
 8002560:	bf00      	nop
 8002562:	e000      	b.n	8002566 <Protocol_ProcessByte+0x1ae>
            break;
 8002564:	bf00      	nop
    }

    return PROTOCOL_OK;
 8002566:	2300      	movs	r3, #0
}
 8002568:	4618      	mov	r0, r3
 800256a:	3718      	adds	r7, #24
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	2000040c 	.word	0x2000040c

08002574 <Protocol_SendGameState>:

/**
 * @brief Send current game state
 */
Protocol_Status_t Protocol_SendGameState(const Game_State_Data_t* game_state)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
    if (!game_state) {
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <Protocol_SendGameState+0x12>
        return PROTOCOL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e005      	b.n	8002592 <Protocol_SendGameState+0x1e>
    }

    return Protocol_SendPacket(CMD_BOARD_STATE, (uint8_t*)game_state, sizeof(Game_State_Data_t));
 8002586:	2248      	movs	r2, #72	@ 0x48
 8002588:	6879      	ldr	r1, [r7, #4]
 800258a:	2001      	movs	r0, #1
 800258c:	f7ff fe12 	bl	80021b4 <Protocol_SendPacket>
 8002590:	4603      	mov	r3, r0
}
 8002592:	4618      	mov	r0, r3
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
	...

0800259c <Protocol_UART_RxCallback>:

/**
 * @brief UART RX interrupt callback
 */
void Protocol_UART_RxCallback(UART_HandleTypeDef *huart)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
    if (huart == &huart1) {
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	4a09      	ldr	r2, [pc, #36]	@ (80025cc <Protocol_UART_RxCallback+0x30>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d10a      	bne.n	80025c2 <Protocol_UART_RxCallback+0x26>
        // Process the received byte
        Protocol_ProcessByte(protocol_state.rx_byte);
 80025ac:	4b08      	ldr	r3, [pc, #32]	@ (80025d0 <Protocol_UART_RxCallback+0x34>)
 80025ae:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7ff ff00 	bl	80023b8 <Protocol_ProcessByte>

        // Restart reception for next byte
        HAL_UART_Receive_IT(&huart1, &protocol_state.rx_byte, 1);
 80025b8:	2201      	movs	r2, #1
 80025ba:	4906      	ldr	r1, [pc, #24]	@ (80025d4 <Protocol_UART_RxCallback+0x38>)
 80025bc:	4803      	ldr	r0, [pc, #12]	@ (80025cc <Protocol_UART_RxCallback+0x30>)
 80025be:	f002 feb0 	bl	8005322 <HAL_UART_Receive_IT>
    }
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	200002d0 	.word	0x200002d0
 80025d0:	2000040c 	.word	0x2000040c
 80025d4:	20000741 	.word	0x20000741

080025d8 <Protocol_ResetRxBuffer>:

/**
 * @brief Reset reception buffer
 */
static void Protocol_ResetRxBuffer(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
    Packet_Buffer_t* buf = &protocol_state.rx_buffer;
 80025de:	4b08      	ldr	r3, [pc, #32]	@ (8002600 <Protocol_ResetRxBuffer+0x28>)
 80025e0:	607b      	str	r3, [r7, #4]
    memset(buf, 0, sizeof(Packet_Buffer_t));
 80025e2:	f44f 7288 	mov.w	r2, #272	@ 0x110
 80025e6:	2100      	movs	r1, #0
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f003 fc65 	bl	8005eb8 <memset>
    buf->state = PACKET_STATE_WAIT_STX;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
}
 80025f6:	bf00      	nop
 80025f8:	3708      	adds	r7, #8
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	2000040c 	.word	0x2000040c

08002604 <Protocol_CalculateChecksum>:

/**
 * @brief Calculate packet checksum
 */
static uint8_t Protocol_CalculateChecksum(const Protocol_Packet_t* packet)
{
 8002604:	b480      	push	{r7}
 8002606:	b085      	sub	sp, #20
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
    uint8_t checksum = packet->cmd ^ packet->len;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	785a      	ldrb	r2, [r3, #1]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	789b      	ldrb	r3, [r3, #2]
 8002614:	4053      	eors	r3, r2
 8002616:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0; i < packet->len; i++) {
 8002618:	2300      	movs	r3, #0
 800261a:	73bb      	strb	r3, [r7, #14]
 800261c:	e009      	b.n	8002632 <Protocol_CalculateChecksum+0x2e>
        checksum ^= packet->data[i];
 800261e:	7bbb      	ldrb	r3, [r7, #14]
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	4413      	add	r3, r2
 8002624:	78da      	ldrb	r2, [r3, #3]
 8002626:	7bfb      	ldrb	r3, [r7, #15]
 8002628:	4053      	eors	r3, r2
 800262a:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < packet->len; i++) {
 800262c:	7bbb      	ldrb	r3, [r7, #14]
 800262e:	3301      	adds	r3, #1
 8002630:	73bb      	strb	r3, [r7, #14]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	789b      	ldrb	r3, [r3, #2]
 8002636:	7bba      	ldrb	r2, [r7, #14]
 8002638:	429a      	cmp	r2, r3
 800263a:	d3f0      	bcc.n	800261e <Protocol_CalculateChecksum+0x1a>
    }

    return checksum;
 800263c:	7bfb      	ldrb	r3, [r7, #15]
}
 800263e:	4618      	mov	r0, r3
 8002640:	3714      	adds	r7, #20
 8002642:	46bd      	mov	sp, r7
 8002644:	bc80      	pop	{r7}
 8002646:	4770      	bx	lr

08002648 <Protocol_TransmitBytes>:

/**
 * @brief Transmit bytes over UART
 */
static Protocol_Status_t Protocol_TransmitBytes(uint8_t* data, uint16_t len)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	460b      	mov	r3, r1
 8002652:	807b      	strh	r3, [r7, #2]
    if (!data || len == 0) {
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d002      	beq.n	8002660 <Protocol_TransmitBytes+0x18>
 800265a:	887b      	ldrh	r3, [r7, #2]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d101      	bne.n	8002664 <Protocol_TransmitBytes+0x1c>
        return PROTOCOL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e00e      	b.n	8002682 <Protocol_TransmitBytes+0x3a>
    }

    // Use blocking transmission for simplicity
    // In production, consider using DMA or interrupt-driven TX
    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, data, len, 1000);
 8002664:	887a      	ldrh	r2, [r7, #2]
 8002666:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800266a:	6879      	ldr	r1, [r7, #4]
 800266c:	4807      	ldr	r0, [pc, #28]	@ (800268c <Protocol_TransmitBytes+0x44>)
 800266e:	f002 fdcd 	bl	800520c <HAL_UART_Transmit>
 8002672:	4603      	mov	r3, r0
 8002674:	73fb      	strb	r3, [r7, #15]

    return (status == HAL_OK) ? PROTOCOL_OK : PROTOCOL_ERROR;
 8002676:	7bfb      	ldrb	r3, [r7, #15]
 8002678:	2b00      	cmp	r3, #0
 800267a:	bf14      	ite	ne
 800267c:	2301      	movne	r3, #1
 800267e:	2300      	moveq	r3, #0
 8002680:	b2db      	uxtb	r3, r3
}
 8002682:	4618      	mov	r0, r3
 8002684:	3710      	adds	r7, #16
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	200002d0 	.word	0x200002d0

08002690 <Protocol_HandleCompletePacket>:

/**
 * @brief Handle complete packet reception
 */
static void Protocol_HandleCompletePacket(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
    if (protocol_state.callback) {
 8002696:	4b0a      	ldr	r3, [pc, #40]	@ (80026c0 <Protocol_HandleCompletePacket+0x30>)
 8002698:	f8d3 3318 	ldr.w	r3, [r3, #792]	@ 0x318
 800269c:	2b00      	cmp	r3, #0
 800269e:	d00b      	beq.n	80026b8 <Protocol_HandleCompletePacket+0x28>
        Packet_Buffer_t* buf = &protocol_state.rx_buffer;
 80026a0:	4b07      	ldr	r3, [pc, #28]	@ (80026c0 <Protocol_HandleCompletePacket+0x30>)
 80026a2:	607b      	str	r3, [r7, #4]
        protocol_state.callback((Protocol_Command_t)buf->packet.cmd,
 80026a4:	4b06      	ldr	r3, [pc, #24]	@ (80026c0 <Protocol_HandleCompletePacket+0x30>)
 80026a6:	f8d3 3318 	ldr.w	r3, [r3, #792]	@ 0x318
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	7850      	ldrb	r0, [r2, #1]
                              buf->packet.data,
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	1cd1      	adds	r1, r2, #3
        protocol_state.callback((Protocol_Command_t)buf->packet.cmd,
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	7892      	ldrb	r2, [r2, #2]
 80026b6:	4798      	blx	r3
                              buf->packet.len);
    }
}
 80026b8:	bf00      	nop
 80026ba:	3708      	adds	r7, #8
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	2000040c 	.word	0x2000040c

080026c4 <WS2812B_Init>:

/**
 * @brief Initialize WS2812B driver
 */
WS2812B_Status_t WS2812B_Init(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
    /* Check if TIM2 and DMA are properly configured */
    if (htim2.Instance != TIM2) {
 80026ca:	4b18      	ldr	r3, [pc, #96]	@ (800272c <WS2812B_Init+0x68>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026d2:	d001      	beq.n	80026d8 <WS2812B_Init+0x14>
        return WS2812B_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e024      	b.n	8002722 <WS2812B_Init+0x5e>
    }

    /* Clear all buffers */
    memset(pwm_buffer, 0, sizeof(pwm_buffer));
 80026d8:	f44f 6245 	mov.w	r2, #3152	@ 0xc50
 80026dc:	2100      	movs	r1, #0
 80026de:	4814      	ldr	r0, [pc, #80]	@ (8002730 <WS2812B_Init+0x6c>)
 80026e0:	f003 fbea 	bl	8005eb8 <memset>
    memset(led_buffer, 0, sizeof(led_buffer));
 80026e4:	22c0      	movs	r2, #192	@ 0xc0
 80026e6:	2100      	movs	r1, #0
 80026e8:	4812      	ldr	r0, [pc, #72]	@ (8002734 <WS2812B_Init+0x70>)
 80026ea:	f003 fbe5 	bl	8005eb8 <memset>

    /* Initialize reset pulse at the end of buffer */
    for (uint16_t i = WS2812B_LED_COUNT * WS2812B_BITS_PER_LED; i < WS2812B_BUFFER_SIZE; i++) {
 80026ee:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80026f2:	80fb      	strh	r3, [r7, #6]
 80026f4:	e007      	b.n	8002706 <WS2812B_Init+0x42>
        pwm_buffer[i] = WS2812B_RESET_VAL;
 80026f6:	88fb      	ldrh	r3, [r7, #6]
 80026f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002730 <WS2812B_Init+0x6c>)
 80026fa:	2100      	movs	r1, #0
 80026fc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint16_t i = WS2812B_LED_COUNT * WS2812B_BITS_PER_LED; i < WS2812B_BUFFER_SIZE; i++) {
 8002700:	88fb      	ldrh	r3, [r7, #6]
 8002702:	3301      	adds	r3, #1
 8002704:	80fb      	strh	r3, [r7, #6]
 8002706:	88fb      	ldrh	r3, [r7, #6]
 8002708:	f5b3 6fc5 	cmp.w	r3, #1576	@ 0x628
 800270c:	d3f3      	bcc.n	80026f6 <WS2812B_Init+0x32>
    }

    /* Set driver state */
    ws2812b_state.brightness = WS2812B_DEFAULT_BRIGHTNESS;
 800270e:	4b0a      	ldr	r3, [pc, #40]	@ (8002738 <WS2812B_Init+0x74>)
 8002710:	22ff      	movs	r2, #255	@ 0xff
 8002712:	701a      	strb	r2, [r3, #0]
    ws2812b_state.is_busy = 0;
 8002714:	4b08      	ldr	r3, [pc, #32]	@ (8002738 <WS2812B_Init+0x74>)
 8002716:	2200      	movs	r2, #0
 8002718:	705a      	strb	r2, [r3, #1]
    ws2812b_state.initialized = 1;
 800271a:	4b07      	ldr	r3, [pc, #28]	@ (8002738 <WS2812B_Init+0x74>)
 800271c:	2201      	movs	r2, #1
 800271e:	709a      	strb	r2, [r3, #2]

    /* PWM will be started together with DMA in WS2812B_Update() */
    /* Don't start PWM here to avoid HAL_TIM_PWM_Start_DMA() failure */
    /* This allows proper coordination between PWM and DMA lifecycle */

    return WS2812B_OK;
 8002720:	2300      	movs	r3, #0
}
 8002722:	4618      	mov	r0, r3
 8002724:	3708      	adds	r7, #8
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	20000244 	.word	0x20000244
 8002730:	20000744 	.word	0x20000744
 8002734:	20001394 	.word	0x20001394
 8002738:	20000028 	.word	0x20000028

0800273c <WS2812B_SetPixel>:

/**
 * @brief Set color of specific LED at row,col position
 */
WS2812B_Status_t WS2812B_SetPixel(uint8_t row, uint8_t col, RGB_Color_t color)
{
 800273c:	b480      	push	{r7}
 800273e:	b085      	sub	sp, #20
 8002740:	af00      	add	r7, sp, #0
 8002742:	4603      	mov	r3, r0
 8002744:	603a      	str	r2, [r7, #0]
 8002746:	71fb      	strb	r3, [r7, #7]
 8002748:	460b      	mov	r3, r1
 800274a:	71bb      	strb	r3, [r7, #6]
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 800274c:	4b12      	ldr	r3, [pc, #72]	@ (8002798 <WS2812B_SetPixel+0x5c>)
 800274e:	789b      	ldrb	r3, [r3, #2]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <WS2812B_SetPixel+0x1c>
        return WS2812B_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e01a      	b.n	800278e <WS2812B_SetPixel+0x52>
    }

    /* Validate coordinates */
    if (!WS2812B_IS_VALID_COORD(row, col)) {
 8002758:	79fb      	ldrb	r3, [r7, #7]
 800275a:	2b07      	cmp	r3, #7
 800275c:	d802      	bhi.n	8002764 <WS2812B_SetPixel+0x28>
 800275e:	79bb      	ldrb	r3, [r7, #6]
 8002760:	2b07      	cmp	r3, #7
 8002762:	d901      	bls.n	8002768 <WS2812B_SetPixel+0x2c>
        return WS2812B_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e012      	b.n	800278e <WS2812B_SetPixel+0x52>
    }

    /* Convert to linear index */
    uint8_t index = WS2812B_GET_LED_INDEX(row, col);
 8002768:	79fb      	ldrb	r3, [r7, #7]
 800276a:	00db      	lsls	r3, r3, #3
 800276c:	b2da      	uxtb	r2, r3
 800276e:	79bb      	ldrb	r3, [r7, #6]
 8002770:	4413      	add	r3, r2
 8002772:	73fb      	strb	r3, [r7, #15]

    /* Set color in buffer */
    led_buffer[index] = color;
 8002774:	7bfa      	ldrb	r2, [r7, #15]
 8002776:	4909      	ldr	r1, [pc, #36]	@ (800279c <WS2812B_SetPixel+0x60>)
 8002778:	4613      	mov	r3, r2
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	4413      	add	r3, r2
 800277e:	440b      	add	r3, r1
 8002780:	461a      	mov	r2, r3
 8002782:	463b      	mov	r3, r7
 8002784:	8819      	ldrh	r1, [r3, #0]
 8002786:	789b      	ldrb	r3, [r3, #2]
 8002788:	8011      	strh	r1, [r2, #0]
 800278a:	7093      	strb	r3, [r2, #2]

    return WS2812B_OK;
 800278c:	2300      	movs	r3, #0
}
 800278e:	4618      	mov	r0, r3
 8002790:	3714      	adds	r7, #20
 8002792:	46bd      	mov	sp, r7
 8002794:	bc80      	pop	{r7}
 8002796:	4770      	bx	lr
 8002798:	20000028 	.word	0x20000028
 800279c:	20001394 	.word	0x20001394

080027a0 <WS2812B_Clear>:

/**
 * @brief Clear all LEDs
 */
WS2812B_Status_t WS2812B_Clear(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	af00      	add	r7, sp, #0
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 80027a4:	4b06      	ldr	r3, [pc, #24]	@ (80027c0 <WS2812B_Clear+0x20>)
 80027a6:	789b      	ldrb	r3, [r3, #2]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d101      	bne.n	80027b0 <WS2812B_Clear+0x10>
        return WS2812B_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e005      	b.n	80027bc <WS2812B_Clear+0x1c>
    }

    /* Clear LED buffer */
    memset(led_buffer, 0, sizeof(led_buffer));
 80027b0:	22c0      	movs	r2, #192	@ 0xc0
 80027b2:	2100      	movs	r1, #0
 80027b4:	4803      	ldr	r0, [pc, #12]	@ (80027c4 <WS2812B_Clear+0x24>)
 80027b6:	f003 fb7f 	bl	8005eb8 <memset>

    return WS2812B_OK;
 80027ba:	2300      	movs	r3, #0
}
 80027bc:	4618      	mov	r0, r3
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	20000028 	.word	0x20000028
 80027c4:	20001394 	.word	0x20001394

080027c8 <WS2812B_Update>:

/**
 * @brief Update LED matrix display
 */
WS2812B_Status_t WS2812B_Update(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 80027cc:	4b16      	ldr	r3, [pc, #88]	@ (8002828 <WS2812B_Update+0x60>)
 80027ce:	789b      	ldrb	r3, [r3, #2]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d101      	bne.n	80027d8 <WS2812B_Update+0x10>
        return WS2812B_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e024      	b.n	8002822 <WS2812B_Update+0x5a>
    }

    /* Check if DMA is busy */
    if (ws2812b_state.is_busy) {
 80027d8:	4b13      	ldr	r3, [pc, #76]	@ (8002828 <WS2812B_Update+0x60>)
 80027da:	785b      	ldrb	r3, [r3, #1]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <WS2812B_Update+0x1c>
        return WS2812B_BUSY;
 80027e0:	2302      	movs	r3, #2
 80027e2:	e01e      	b.n	8002822 <WS2812B_Update+0x5a>
    }

    /* Convert RGB values to PWM data */
    WS2812B_Convert_RGB_to_PWM();
 80027e4:	f000 f874 	bl	80028d0 <WS2812B_Convert_RGB_to_PWM>

    /* Set busy flag */
    ws2812b_state.is_busy = 1;
 80027e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002828 <WS2812B_Update+0x60>)
 80027ea:	2201      	movs	r2, #1
 80027ec:	705a      	strb	r2, [r3, #1]

    DEBUG_INFO("[LED] DMA Start, size=%d\r\n", WS2812B_BUFFER_SIZE);
 80027ee:	f44f 62c5 	mov.w	r2, #1576	@ 0x628
 80027f2:	490e      	ldr	r1, [pc, #56]	@ (800282c <WS2812B_Update+0x64>)
 80027f4:	2000      	movs	r0, #0
 80027f6:	f7fd fcb1 	bl	800015c <Debug_Printf>

    /* Start DMA transfer */
    if (HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t*)pwm_buffer, WS2812B_BUFFER_SIZE) != HAL_OK) {
 80027fa:	f44f 63c5 	mov.w	r3, #1576	@ 0x628
 80027fe:	4a0c      	ldr	r2, [pc, #48]	@ (8002830 <WS2812B_Update+0x68>)
 8002800:	2100      	movs	r1, #0
 8002802:	480c      	ldr	r0, [pc, #48]	@ (8002834 <WS2812B_Update+0x6c>)
 8002804:	f001 fbaa 	bl	8003f5c <HAL_TIM_PWM_Start_DMA>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d008      	beq.n	8002820 <WS2812B_Update+0x58>
        ws2812b_state.is_busy = 0;
 800280e:	4b06      	ldr	r3, [pc, #24]	@ (8002828 <WS2812B_Update+0x60>)
 8002810:	2200      	movs	r2, #0
 8002812:	705a      	strb	r2, [r3, #1]
        DEBUG_ERROR("[LED] DMA Start FAILED\r\n");
 8002814:	4908      	ldr	r1, [pc, #32]	@ (8002838 <WS2812B_Update+0x70>)
 8002816:	2002      	movs	r0, #2
 8002818:	f7fd fca0 	bl	800015c <Debug_Printf>
        return WS2812B_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e000      	b.n	8002822 <WS2812B_Update+0x5a>
    }

    return WS2812B_OK;
 8002820:	2300      	movs	r3, #0
}
 8002822:	4618      	mov	r0, r3
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	20000028 	.word	0x20000028
 800282c:	08006f90 	.word	0x08006f90
 8002830:	20000744 	.word	0x20000744
 8002834:	20000244 	.word	0x20000244
 8002838:	08006fac 	.word	0x08006fac

0800283c <WS2812B_Fill>:

/**
 * @brief Fill entire matrix with single color
 */
WS2812B_Status_t WS2812B_Fill(RGB_Color_t color)
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
    /* Check initialization */
    if (!ws2812b_state.initialized) {
 8002844:	4b10      	ldr	r3, [pc, #64]	@ (8002888 <WS2812B_Fill+0x4c>)
 8002846:	789b      	ldrb	r3, [r3, #2]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d101      	bne.n	8002850 <WS2812B_Fill+0x14>
        return WS2812B_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e015      	b.n	800287c <WS2812B_Fill+0x40>
    }

    /* Fill all LEDs with the same color */
    for (uint8_t i = 0; i < WS2812B_LED_COUNT; i++) {
 8002850:	2300      	movs	r3, #0
 8002852:	73fb      	strb	r3, [r7, #15]
 8002854:	e00e      	b.n	8002874 <WS2812B_Fill+0x38>
        led_buffer[i] = color;
 8002856:	7bfa      	ldrb	r2, [r7, #15]
 8002858:	490c      	ldr	r1, [pc, #48]	@ (800288c <WS2812B_Fill+0x50>)
 800285a:	4613      	mov	r3, r2
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	4413      	add	r3, r2
 8002860:	440b      	add	r3, r1
 8002862:	461a      	mov	r2, r3
 8002864:	1d3b      	adds	r3, r7, #4
 8002866:	8819      	ldrh	r1, [r3, #0]
 8002868:	789b      	ldrb	r3, [r3, #2]
 800286a:	8011      	strh	r1, [r2, #0]
 800286c:	7093      	strb	r3, [r2, #2]
    for (uint8_t i = 0; i < WS2812B_LED_COUNT; i++) {
 800286e:	7bfb      	ldrb	r3, [r7, #15]
 8002870:	3301      	adds	r3, #1
 8002872:	73fb      	strb	r3, [r7, #15]
 8002874:	7bfb      	ldrb	r3, [r7, #15]
 8002876:	2b3f      	cmp	r3, #63	@ 0x3f
 8002878:	d9ed      	bls.n	8002856 <WS2812B_Fill+0x1a>
    }

    return WS2812B_OK;
 800287a:	2300      	movs	r3, #0
}
 800287c:	4618      	mov	r0, r3
 800287e:	3714      	adds	r7, #20
 8002880:	46bd      	mov	sp, r7
 8002882:	bc80      	pop	{r7}
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	20000028 	.word	0x20000028
 800288c:	20001394 	.word	0x20001394

08002890 <WS2812B_DMA_Complete_Callback>:

/**
 * @brief DMA transfer complete callback
 */
void WS2812B_DMA_Complete_Callback(DMA_HandleTypeDef *hdma)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
    /* Check if this is our DMA channel - DMA1_Channel5 for TIM2_CH1 */
    if (hdma->Instance == DMA1_Channel5) {
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a08      	ldr	r2, [pc, #32]	@ (80028c0 <WS2812B_DMA_Complete_Callback+0x30>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d10a      	bne.n	80028b8 <WS2812B_DMA_Complete_Callback+0x28>
        DEBUG_INFO("[LED] DMA Complete\r\n");
 80028a2:	4908      	ldr	r1, [pc, #32]	@ (80028c4 <WS2812B_DMA_Complete_Callback+0x34>)
 80028a4:	2000      	movs	r0, #0
 80028a6:	f7fd fc59 	bl	800015c <Debug_Printf>

        /* Stop PWM DMA */
        HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 80028aa:	2100      	movs	r1, #0
 80028ac:	4806      	ldr	r0, [pc, #24]	@ (80028c8 <WS2812B_DMA_Complete_Callback+0x38>)
 80028ae:	f001 fcf7 	bl	80042a0 <HAL_TIM_PWM_Stop_DMA>

        /* Clear busy flag */
        ws2812b_state.is_busy = 0;
 80028b2:	4b06      	ldr	r3, [pc, #24]	@ (80028cc <WS2812B_DMA_Complete_Callback+0x3c>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	705a      	strb	r2, [r3, #1]
    }
}
 80028b8:	bf00      	nop
 80028ba:	3708      	adds	r7, #8
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	40020058 	.word	0x40020058
 80028c4:	08006fd0 	.word	0x08006fd0
 80028c8:	20000244 	.word	0x20000244
 80028cc:	20000028 	.word	0x20000028

080028d0 <WS2812B_Convert_RGB_to_PWM>:

/**
 * @brief Convert RGB buffer to PWM data buffer
 */
static void WS2812B_Convert_RGB_to_PWM(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
    uint16_t buffer_index = 0;
 80028d6:	2300      	movs	r3, #0
 80028d8:	81fb      	strh	r3, [r7, #14]

    /* Process each LED */
    for (uint8_t led = 0; led < WS2812B_LED_COUNT; led++) {
 80028da:	2300      	movs	r3, #0
 80028dc:	737b      	strb	r3, [r7, #13]
 80028de:	e066      	b.n	80029ae <WS2812B_Convert_RGB_to_PWM+0xde>
        /* Apply brightness scaling */
        uint8_t red = APPLY_BRIGHTNESS(led_buffer[led].red, ws2812b_state.brightness);
 80028e0:	7b7a      	ldrb	r2, [r7, #13]
 80028e2:	4937      	ldr	r1, [pc, #220]	@ (80029c0 <WS2812B_Convert_RGB_to_PWM+0xf0>)
 80028e4:	4613      	mov	r3, r2
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	4413      	add	r3, r2
 80028ea:	440b      	add	r3, r1
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	461a      	mov	r2, r3
 80028f0:	4b34      	ldr	r3, [pc, #208]	@ (80029c4 <WS2812B_Convert_RGB_to_PWM+0xf4>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	fb02 f303 	mul.w	r3, r2, r3
 80028f8:	121b      	asrs	r3, r3, #8
 80028fa:	72bb      	strb	r3, [r7, #10]
        uint8_t green = APPLY_BRIGHTNESS(led_buffer[led].green, ws2812b_state.brightness);
 80028fc:	7b7a      	ldrb	r2, [r7, #13]
 80028fe:	4930      	ldr	r1, [pc, #192]	@ (80029c0 <WS2812B_Convert_RGB_to_PWM+0xf0>)
 8002900:	4613      	mov	r3, r2
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	4413      	add	r3, r2
 8002906:	440b      	add	r3, r1
 8002908:	3301      	adds	r3, #1
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	461a      	mov	r2, r3
 800290e:	4b2d      	ldr	r3, [pc, #180]	@ (80029c4 <WS2812B_Convert_RGB_to_PWM+0xf4>)
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	fb02 f303 	mul.w	r3, r2, r3
 8002916:	121b      	asrs	r3, r3, #8
 8002918:	727b      	strb	r3, [r7, #9]
        uint8_t blue = APPLY_BRIGHTNESS(led_buffer[led].blue, ws2812b_state.brightness);
 800291a:	7b7a      	ldrb	r2, [r7, #13]
 800291c:	4928      	ldr	r1, [pc, #160]	@ (80029c0 <WS2812B_Convert_RGB_to_PWM+0xf0>)
 800291e:	4613      	mov	r3, r2
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	4413      	add	r3, r2
 8002924:	440b      	add	r3, r1
 8002926:	3302      	adds	r3, #2
 8002928:	781b      	ldrb	r3, [r3, #0]
 800292a:	461a      	mov	r2, r3
 800292c:	4b25      	ldr	r3, [pc, #148]	@ (80029c4 <WS2812B_Convert_RGB_to_PWM+0xf4>)
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	fb02 f303 	mul.w	r3, r2, r3
 8002934:	121b      	asrs	r3, r3, #8
 8002936:	723b      	strb	r3, [r7, #8]

        /* WS2812B expects GRB order */
        uint8_t grb_data[3] = {green, red, blue};
 8002938:	7a7b      	ldrb	r3, [r7, #9]
 800293a:	713b      	strb	r3, [r7, #4]
 800293c:	7abb      	ldrb	r3, [r7, #10]
 800293e:	717b      	strb	r3, [r7, #5]
 8002940:	7a3b      	ldrb	r3, [r7, #8]
 8002942:	71bb      	strb	r3, [r7, #6]

        /* Convert each color component to PWM values */
        for (uint8_t color_byte = 0; color_byte < 3; color_byte++) {
 8002944:	2300      	movs	r3, #0
 8002946:	733b      	strb	r3, [r7, #12]
 8002948:	e02b      	b.n	80029a2 <WS2812B_Convert_RGB_to_PWM+0xd2>
            for (int8_t bit = 7; bit >= 0; bit--) {
 800294a:	2307      	movs	r3, #7
 800294c:	72fb      	strb	r3, [r7, #11]
 800294e:	e021      	b.n	8002994 <WS2812B_Convert_RGB_to_PWM+0xc4>
                /* Check if bit is set */
                if (grb_data[color_byte] & (1 << bit)) {
 8002950:	7b3b      	ldrb	r3, [r7, #12]
 8002952:	3310      	adds	r3, #16
 8002954:	443b      	add	r3, r7
 8002956:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800295a:	461a      	mov	r2, r3
 800295c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002960:	fa42 f303 	asr.w	r3, r2, r3
 8002964:	f003 0301 	and.w	r3, r3, #1
 8002968:	2b00      	cmp	r3, #0
 800296a:	d005      	beq.n	8002978 <WS2812B_Convert_RGB_to_PWM+0xa8>
                    pwm_buffer[buffer_index] = WS2812B_LOGIC_1;  /* ~0.8s high */
 800296c:	89fb      	ldrh	r3, [r7, #14]
 800296e:	4a16      	ldr	r2, [pc, #88]	@ (80029c8 <WS2812B_Convert_RGB_to_PWM+0xf8>)
 8002970:	213a      	movs	r1, #58	@ 0x3a
 8002972:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002976:	e004      	b.n	8002982 <WS2812B_Convert_RGB_to_PWM+0xb2>
                } else {
                    pwm_buffer[buffer_index] = WS2812B_LOGIC_0;  /* ~0.4s high */
 8002978:	89fb      	ldrh	r3, [r7, #14]
 800297a:	4a13      	ldr	r2, [pc, #76]	@ (80029c8 <WS2812B_Convert_RGB_to_PWM+0xf8>)
 800297c:	211d      	movs	r1, #29
 800297e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                }
                buffer_index++;
 8002982:	89fb      	ldrh	r3, [r7, #14]
 8002984:	3301      	adds	r3, #1
 8002986:	81fb      	strh	r3, [r7, #14]
            for (int8_t bit = 7; bit >= 0; bit--) {
 8002988:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800298c:	b2db      	uxtb	r3, r3
 800298e:	3b01      	subs	r3, #1
 8002990:	b2db      	uxtb	r3, r3
 8002992:	72fb      	strb	r3, [r7, #11]
 8002994:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002998:	2b00      	cmp	r3, #0
 800299a:	dad9      	bge.n	8002950 <WS2812B_Convert_RGB_to_PWM+0x80>
        for (uint8_t color_byte = 0; color_byte < 3; color_byte++) {
 800299c:	7b3b      	ldrb	r3, [r7, #12]
 800299e:	3301      	adds	r3, #1
 80029a0:	733b      	strb	r3, [r7, #12]
 80029a2:	7b3b      	ldrb	r3, [r7, #12]
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d9d0      	bls.n	800294a <WS2812B_Convert_RGB_to_PWM+0x7a>
    for (uint8_t led = 0; led < WS2812B_LED_COUNT; led++) {
 80029a8:	7b7b      	ldrb	r3, [r7, #13]
 80029aa:	3301      	adds	r3, #1
 80029ac:	737b      	strb	r3, [r7, #13]
 80029ae:	7b7b      	ldrb	r3, [r7, #13]
 80029b0:	2b3f      	cmp	r3, #63	@ 0x3f
 80029b2:	d995      	bls.n	80028e0 <WS2812B_Convert_RGB_to_PWM+0x10>
            }
        }
    }

    /* Reset pulse is already set during initialization */
}
 80029b4:	bf00      	nop
 80029b6:	bf00      	nop
 80029b8:	3714      	adds	r7, #20
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bc80      	pop	{r7}
 80029be:	4770      	bx	lr
 80029c0:	20001394 	.word	0x20001394
 80029c4:	20000028 	.word	0x20000028
 80029c8:	20000744 	.word	0x20000744

080029cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80029cc:	f7ff fbec 	bl	80021a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029d0:	480b      	ldr	r0, [pc, #44]	@ (8002a00 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80029d2:	490c      	ldr	r1, [pc, #48]	@ (8002a04 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80029d4:	4a0c      	ldr	r2, [pc, #48]	@ (8002a08 <LoopFillZerobss+0x16>)
  movs r3, #0
 80029d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029d8:	e002      	b.n	80029e0 <LoopCopyDataInit>

080029da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029de:	3304      	adds	r3, #4

080029e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029e4:	d3f9      	bcc.n	80029da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029e6:	4a09      	ldr	r2, [pc, #36]	@ (8002a0c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80029e8:	4c09      	ldr	r4, [pc, #36]	@ (8002a10 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80029ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029ec:	e001      	b.n	80029f2 <LoopFillZerobss>

080029ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029f0:	3204      	adds	r2, #4

080029f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029f4:	d3fb      	bcc.n	80029ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80029f6:	f003 fa6d 	bl	8005ed4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80029fa:	f7fd ffd7 	bl	80009ac <main>
  bx lr
 80029fe:	4770      	bx	lr
  ldr r0, =_sdata
 8002a00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a04:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8002a08:	080070c0 	.word	0x080070c0
  ldr r2, =_sbss
 8002a0c:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8002a10:	200015a0 	.word	0x200015a0

08002a14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a14:	e7fe      	b.n	8002a14 <ADC1_2_IRQHandler>
	...

08002a18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a1c:	4b08      	ldr	r3, [pc, #32]	@ (8002a40 <HAL_Init+0x28>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a07      	ldr	r2, [pc, #28]	@ (8002a40 <HAL_Init+0x28>)
 8002a22:	f043 0310 	orr.w	r3, r3, #16
 8002a26:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a28:	2003      	movs	r0, #3
 8002a2a:	f000 f947 	bl	8002cbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a2e:	200f      	movs	r0, #15
 8002a30:	f000 f808 	bl	8002a44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a34:	f7ff fa32 	bl	8001e9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	40022000 	.word	0x40022000

08002a44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a4c:	4b12      	ldr	r3, [pc, #72]	@ (8002a98 <HAL_InitTick+0x54>)
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	4b12      	ldr	r3, [pc, #72]	@ (8002a9c <HAL_InitTick+0x58>)
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	4619      	mov	r1, r3
 8002a56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a62:	4618      	mov	r0, r3
 8002a64:	f000 f95f 	bl	8002d26 <HAL_SYSTICK_Config>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d001      	beq.n	8002a72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e00e      	b.n	8002a90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2b0f      	cmp	r3, #15
 8002a76:	d80a      	bhi.n	8002a8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a78:	2200      	movs	r2, #0
 8002a7a:	6879      	ldr	r1, [r7, #4]
 8002a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a80:	f000 f927 	bl	8002cd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a84:	4a06      	ldr	r2, [pc, #24]	@ (8002aa0 <HAL_InitTick+0x5c>)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	e000      	b.n	8002a90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3708      	adds	r7, #8
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	20000024 	.word	0x20000024
 8002a9c:	20000030 	.word	0x20000030
 8002aa0:	2000002c 	.word	0x2000002c

08002aa4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002aa8:	4b05      	ldr	r3, [pc, #20]	@ (8002ac0 <HAL_IncTick+0x1c>)
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	461a      	mov	r2, r3
 8002aae:	4b05      	ldr	r3, [pc, #20]	@ (8002ac4 <HAL_IncTick+0x20>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4413      	add	r3, r2
 8002ab4:	4a03      	ldr	r2, [pc, #12]	@ (8002ac4 <HAL_IncTick+0x20>)
 8002ab6:	6013      	str	r3, [r2, #0]
}
 8002ab8:	bf00      	nop
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bc80      	pop	{r7}
 8002abe:	4770      	bx	lr
 8002ac0:	20000030 	.word	0x20000030
 8002ac4:	20001454 	.word	0x20001454

08002ac8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  return uwTick;
 8002acc:	4b02      	ldr	r3, [pc, #8]	@ (8002ad8 <HAL_GetTick+0x10>)
 8002ace:	681b      	ldr	r3, [r3, #0]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bc80      	pop	{r7}
 8002ad6:	4770      	bx	lr
 8002ad8:	20001454 	.word	0x20001454

08002adc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b084      	sub	sp, #16
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ae4:	f7ff fff0 	bl	8002ac8 <HAL_GetTick>
 8002ae8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002af4:	d005      	beq.n	8002b02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002af6:	4b0a      	ldr	r3, [pc, #40]	@ (8002b20 <HAL_Delay+0x44>)
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	461a      	mov	r2, r3
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	4413      	add	r3, r2
 8002b00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b02:	bf00      	nop
 8002b04:	f7ff ffe0 	bl	8002ac8 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d8f7      	bhi.n	8002b04 <HAL_Delay+0x28>
  {
  }
}
 8002b14:	bf00      	nop
 8002b16:	bf00      	nop
 8002b18:	3710      	adds	r7, #16
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	20000030 	.word	0x20000030

08002b24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b085      	sub	sp, #20
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f003 0307 	and.w	r3, r3, #7
 8002b32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b34:	4b0c      	ldr	r3, [pc, #48]	@ (8002b68 <__NVIC_SetPriorityGrouping+0x44>)
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b3a:	68ba      	ldr	r2, [r7, #8]
 8002b3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b40:	4013      	ands	r3, r2
 8002b42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b56:	4a04      	ldr	r2, [pc, #16]	@ (8002b68 <__NVIC_SetPriorityGrouping+0x44>)
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	60d3      	str	r3, [r2, #12]
}
 8002b5c:	bf00      	nop
 8002b5e:	3714      	adds	r7, #20
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bc80      	pop	{r7}
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	e000ed00 	.word	0xe000ed00

08002b6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b70:	4b04      	ldr	r3, [pc, #16]	@ (8002b84 <__NVIC_GetPriorityGrouping+0x18>)
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	0a1b      	lsrs	r3, r3, #8
 8002b76:	f003 0307 	and.w	r3, r3, #7
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bc80      	pop	{r7}
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	e000ed00 	.word	0xe000ed00

08002b88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	4603      	mov	r3, r0
 8002b90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	db0b      	blt.n	8002bb2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b9a:	79fb      	ldrb	r3, [r7, #7]
 8002b9c:	f003 021f 	and.w	r2, r3, #31
 8002ba0:	4906      	ldr	r1, [pc, #24]	@ (8002bbc <__NVIC_EnableIRQ+0x34>)
 8002ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba6:	095b      	lsrs	r3, r3, #5
 8002ba8:	2001      	movs	r0, #1
 8002baa:	fa00 f202 	lsl.w	r2, r0, r2
 8002bae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bb2:	bf00      	nop
 8002bb4:	370c      	adds	r7, #12
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bc80      	pop	{r7}
 8002bba:	4770      	bx	lr
 8002bbc:	e000e100 	.word	0xe000e100

08002bc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	6039      	str	r1, [r7, #0]
 8002bca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	db0a      	blt.n	8002bea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	b2da      	uxtb	r2, r3
 8002bd8:	490c      	ldr	r1, [pc, #48]	@ (8002c0c <__NVIC_SetPriority+0x4c>)
 8002bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bde:	0112      	lsls	r2, r2, #4
 8002be0:	b2d2      	uxtb	r2, r2
 8002be2:	440b      	add	r3, r1
 8002be4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002be8:	e00a      	b.n	8002c00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	b2da      	uxtb	r2, r3
 8002bee:	4908      	ldr	r1, [pc, #32]	@ (8002c10 <__NVIC_SetPriority+0x50>)
 8002bf0:	79fb      	ldrb	r3, [r7, #7]
 8002bf2:	f003 030f 	and.w	r3, r3, #15
 8002bf6:	3b04      	subs	r3, #4
 8002bf8:	0112      	lsls	r2, r2, #4
 8002bfa:	b2d2      	uxtb	r2, r2
 8002bfc:	440b      	add	r3, r1
 8002bfe:	761a      	strb	r2, [r3, #24]
}
 8002c00:	bf00      	nop
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bc80      	pop	{r7}
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	e000e100 	.word	0xe000e100
 8002c10:	e000ed00 	.word	0xe000ed00

08002c14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b089      	sub	sp, #36	@ 0x24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f003 0307 	and.w	r3, r3, #7
 8002c26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	f1c3 0307 	rsb	r3, r3, #7
 8002c2e:	2b04      	cmp	r3, #4
 8002c30:	bf28      	it	cs
 8002c32:	2304      	movcs	r3, #4
 8002c34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	3304      	adds	r3, #4
 8002c3a:	2b06      	cmp	r3, #6
 8002c3c:	d902      	bls.n	8002c44 <NVIC_EncodePriority+0x30>
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	3b03      	subs	r3, #3
 8002c42:	e000      	b.n	8002c46 <NVIC_EncodePriority+0x32>
 8002c44:	2300      	movs	r3, #0
 8002c46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c48:	f04f 32ff 	mov.w	r2, #4294967295
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	43da      	mvns	r2, r3
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	401a      	ands	r2, r3
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	fa01 f303 	lsl.w	r3, r1, r3
 8002c66:	43d9      	mvns	r1, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c6c:	4313      	orrs	r3, r2
         );
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3724      	adds	r7, #36	@ 0x24
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bc80      	pop	{r7}
 8002c76:	4770      	bx	lr

08002c78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	3b01      	subs	r3, #1
 8002c84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c88:	d301      	bcc.n	8002c8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e00f      	b.n	8002cae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c8e:	4a0a      	ldr	r2, [pc, #40]	@ (8002cb8 <SysTick_Config+0x40>)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	3b01      	subs	r3, #1
 8002c94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c96:	210f      	movs	r1, #15
 8002c98:	f04f 30ff 	mov.w	r0, #4294967295
 8002c9c:	f7ff ff90 	bl	8002bc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ca0:	4b05      	ldr	r3, [pc, #20]	@ (8002cb8 <SysTick_Config+0x40>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ca6:	4b04      	ldr	r3, [pc, #16]	@ (8002cb8 <SysTick_Config+0x40>)
 8002ca8:	2207      	movs	r2, #7
 8002caa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	e000e010 	.word	0xe000e010

08002cbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f7ff ff2d 	bl	8002b24 <__NVIC_SetPriorityGrouping>
}
 8002cca:	bf00      	nop
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b086      	sub	sp, #24
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	4603      	mov	r3, r0
 8002cda:	60b9      	str	r1, [r7, #8]
 8002cdc:	607a      	str	r2, [r7, #4]
 8002cde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ce4:	f7ff ff42 	bl	8002b6c <__NVIC_GetPriorityGrouping>
 8002ce8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	68b9      	ldr	r1, [r7, #8]
 8002cee:	6978      	ldr	r0, [r7, #20]
 8002cf0:	f7ff ff90 	bl	8002c14 <NVIC_EncodePriority>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cfa:	4611      	mov	r1, r2
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff ff5f 	bl	8002bc0 <__NVIC_SetPriority>
}
 8002d02:	bf00      	nop
 8002d04:	3718      	adds	r7, #24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b082      	sub	sp, #8
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	4603      	mov	r3, r0
 8002d12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff ff35 	bl	8002b88 <__NVIC_EnableIRQ>
}
 8002d1e:	bf00      	nop
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b082      	sub	sp, #8
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f7ff ffa2 	bl	8002c78 <SysTick_Config>
 8002d34:	4603      	mov	r3, r0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
	...

08002d40 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b085      	sub	sp, #20
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e043      	b.n	8002dde <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	4b22      	ldr	r3, [pc, #136]	@ (8002de8 <HAL_DMA_Init+0xa8>)
 8002d5e:	4413      	add	r3, r2
 8002d60:	4a22      	ldr	r2, [pc, #136]	@ (8002dec <HAL_DMA_Init+0xac>)
 8002d62:	fba2 2303 	umull	r2, r3, r2, r3
 8002d66:	091b      	lsrs	r3, r3, #4
 8002d68:	009a      	lsls	r2, r3, #2
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a1f      	ldr	r2, [pc, #124]	@ (8002df0 <HAL_DMA_Init+0xb0>)
 8002d72:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2202      	movs	r2, #2
 8002d78:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002d8a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002d8e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002d98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002da4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002db0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	69db      	ldr	r3, [r3, #28]
 8002db6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	68fa      	ldr	r2, [r7, #12]
 8002dc4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002ddc:	2300      	movs	r3, #0
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3714      	adds	r7, #20
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bc80      	pop	{r7}
 8002de6:	4770      	bx	lr
 8002de8:	bffdfff8 	.word	0xbffdfff8
 8002dec:	cccccccd 	.word	0xcccccccd
 8002df0:	40020000 	.word	0x40020000

08002df4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	60b9      	str	r1, [r7, #8]
 8002dfe:	607a      	str	r2, [r7, #4]
 8002e00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e02:	2300      	movs	r3, #0
 8002e04:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d101      	bne.n	8002e14 <HAL_DMA_Start_IT+0x20>
 8002e10:	2302      	movs	r3, #2
 8002e12:	e04b      	b.n	8002eac <HAL_DMA_Start_IT+0xb8>
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2201      	movs	r2, #1
 8002e18:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d13a      	bne.n	8002e9e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2202      	movs	r2, #2
 8002e2c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2200      	movs	r2, #0
 8002e34:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f022 0201 	bic.w	r2, r2, #1
 8002e44:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	68b9      	ldr	r1, [r7, #8]
 8002e4c:	68f8      	ldr	r0, [r7, #12]
 8002e4e:	f000 f9eb 	bl	8003228 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d008      	beq.n	8002e6c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f042 020e 	orr.w	r2, r2, #14
 8002e68:	601a      	str	r2, [r3, #0]
 8002e6a:	e00f      	b.n	8002e8c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f022 0204 	bic.w	r2, r2, #4
 8002e7a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f042 020a 	orr.w	r2, r2, #10
 8002e8a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f042 0201 	orr.w	r2, r2, #1
 8002e9a:	601a      	str	r2, [r3, #0]
 8002e9c:	e005      	b.n	8002eaa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002eaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3718      	adds	r7, #24
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b085      	sub	sp, #20
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	d008      	beq.n	8002ede <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2204      	movs	r2, #4
 8002ed0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e020      	b.n	8002f20 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f022 020e 	bic.w	r2, r2, #14
 8002eec:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f022 0201 	bic.w	r2, r2, #1
 8002efc:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f06:	2101      	movs	r1, #1
 8002f08:	fa01 f202 	lsl.w	r2, r1, r2
 8002f0c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2201      	movs	r2, #1
 8002f12:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3714      	adds	r7, #20
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bc80      	pop	{r7}
 8002f28:	4770      	bx	lr
	...

08002f2c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f34:	2300      	movs	r3, #0
 8002f36:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d005      	beq.n	8002f50 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2204      	movs	r2, #4
 8002f48:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	73fb      	strb	r3, [r7, #15]
 8002f4e:	e051      	b.n	8002ff4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f022 020e 	bic.w	r2, r2, #14
 8002f5e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f022 0201 	bic.w	r2, r2, #1
 8002f6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a22      	ldr	r2, [pc, #136]	@ (8003000 <HAL_DMA_Abort_IT+0xd4>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d029      	beq.n	8002fce <HAL_DMA_Abort_IT+0xa2>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a21      	ldr	r2, [pc, #132]	@ (8003004 <HAL_DMA_Abort_IT+0xd8>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d022      	beq.n	8002fca <HAL_DMA_Abort_IT+0x9e>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a1f      	ldr	r2, [pc, #124]	@ (8003008 <HAL_DMA_Abort_IT+0xdc>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d01a      	beq.n	8002fc4 <HAL_DMA_Abort_IT+0x98>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a1e      	ldr	r2, [pc, #120]	@ (800300c <HAL_DMA_Abort_IT+0xe0>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d012      	beq.n	8002fbe <HAL_DMA_Abort_IT+0x92>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a1c      	ldr	r2, [pc, #112]	@ (8003010 <HAL_DMA_Abort_IT+0xe4>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d00a      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x8c>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a1b      	ldr	r2, [pc, #108]	@ (8003014 <HAL_DMA_Abort_IT+0xe8>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d102      	bne.n	8002fb2 <HAL_DMA_Abort_IT+0x86>
 8002fac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002fb0:	e00e      	b.n	8002fd0 <HAL_DMA_Abort_IT+0xa4>
 8002fb2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002fb6:	e00b      	b.n	8002fd0 <HAL_DMA_Abort_IT+0xa4>
 8002fb8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002fbc:	e008      	b.n	8002fd0 <HAL_DMA_Abort_IT+0xa4>
 8002fbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002fc2:	e005      	b.n	8002fd0 <HAL_DMA_Abort_IT+0xa4>
 8002fc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002fc8:	e002      	b.n	8002fd0 <HAL_DMA_Abort_IT+0xa4>
 8002fca:	2310      	movs	r3, #16
 8002fcc:	e000      	b.n	8002fd0 <HAL_DMA_Abort_IT+0xa4>
 8002fce:	2301      	movs	r3, #1
 8002fd0:	4a11      	ldr	r2, [pc, #68]	@ (8003018 <HAL_DMA_Abort_IT+0xec>)
 8002fd2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d003      	beq.n	8002ff4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	4798      	blx	r3
    } 
  }
  return status;
 8002ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3710      	adds	r7, #16
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	40020008 	.word	0x40020008
 8003004:	4002001c 	.word	0x4002001c
 8003008:	40020030 	.word	0x40020030
 800300c:	40020044 	.word	0x40020044
 8003010:	40020058 	.word	0x40020058
 8003014:	4002006c 	.word	0x4002006c
 8003018:	40020000 	.word	0x40020000

0800301c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003038:	2204      	movs	r2, #4
 800303a:	409a      	lsls	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	4013      	ands	r3, r2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d04f      	beq.n	80030e4 <HAL_DMA_IRQHandler+0xc8>
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	f003 0304 	and.w	r3, r3, #4
 800304a:	2b00      	cmp	r3, #0
 800304c:	d04a      	beq.n	80030e4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0320 	and.w	r3, r3, #32
 8003058:	2b00      	cmp	r3, #0
 800305a:	d107      	bne.n	800306c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f022 0204 	bic.w	r2, r2, #4
 800306a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a66      	ldr	r2, [pc, #408]	@ (800320c <HAL_DMA_IRQHandler+0x1f0>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d029      	beq.n	80030ca <HAL_DMA_IRQHandler+0xae>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a65      	ldr	r2, [pc, #404]	@ (8003210 <HAL_DMA_IRQHandler+0x1f4>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d022      	beq.n	80030c6 <HAL_DMA_IRQHandler+0xaa>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a63      	ldr	r2, [pc, #396]	@ (8003214 <HAL_DMA_IRQHandler+0x1f8>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d01a      	beq.n	80030c0 <HAL_DMA_IRQHandler+0xa4>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a62      	ldr	r2, [pc, #392]	@ (8003218 <HAL_DMA_IRQHandler+0x1fc>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d012      	beq.n	80030ba <HAL_DMA_IRQHandler+0x9e>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a60      	ldr	r2, [pc, #384]	@ (800321c <HAL_DMA_IRQHandler+0x200>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d00a      	beq.n	80030b4 <HAL_DMA_IRQHandler+0x98>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a5f      	ldr	r2, [pc, #380]	@ (8003220 <HAL_DMA_IRQHandler+0x204>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d102      	bne.n	80030ae <HAL_DMA_IRQHandler+0x92>
 80030a8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80030ac:	e00e      	b.n	80030cc <HAL_DMA_IRQHandler+0xb0>
 80030ae:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80030b2:	e00b      	b.n	80030cc <HAL_DMA_IRQHandler+0xb0>
 80030b4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80030b8:	e008      	b.n	80030cc <HAL_DMA_IRQHandler+0xb0>
 80030ba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80030be:	e005      	b.n	80030cc <HAL_DMA_IRQHandler+0xb0>
 80030c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80030c4:	e002      	b.n	80030cc <HAL_DMA_IRQHandler+0xb0>
 80030c6:	2340      	movs	r3, #64	@ 0x40
 80030c8:	e000      	b.n	80030cc <HAL_DMA_IRQHandler+0xb0>
 80030ca:	2304      	movs	r3, #4
 80030cc:	4a55      	ldr	r2, [pc, #340]	@ (8003224 <HAL_DMA_IRQHandler+0x208>)
 80030ce:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	f000 8094 	beq.w	8003202 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80030e2:	e08e      	b.n	8003202 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e8:	2202      	movs	r2, #2
 80030ea:	409a      	lsls	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	4013      	ands	r3, r2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d056      	beq.n	80031a2 <HAL_DMA_IRQHandler+0x186>
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	f003 0302 	and.w	r3, r3, #2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d051      	beq.n	80031a2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0320 	and.w	r3, r3, #32
 8003108:	2b00      	cmp	r3, #0
 800310a:	d10b      	bne.n	8003124 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 020a 	bic.w	r2, r2, #10
 800311a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a38      	ldr	r2, [pc, #224]	@ (800320c <HAL_DMA_IRQHandler+0x1f0>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d029      	beq.n	8003182 <HAL_DMA_IRQHandler+0x166>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a37      	ldr	r2, [pc, #220]	@ (8003210 <HAL_DMA_IRQHandler+0x1f4>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d022      	beq.n	800317e <HAL_DMA_IRQHandler+0x162>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a35      	ldr	r2, [pc, #212]	@ (8003214 <HAL_DMA_IRQHandler+0x1f8>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d01a      	beq.n	8003178 <HAL_DMA_IRQHandler+0x15c>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a34      	ldr	r2, [pc, #208]	@ (8003218 <HAL_DMA_IRQHandler+0x1fc>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d012      	beq.n	8003172 <HAL_DMA_IRQHandler+0x156>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a32      	ldr	r2, [pc, #200]	@ (800321c <HAL_DMA_IRQHandler+0x200>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d00a      	beq.n	800316c <HAL_DMA_IRQHandler+0x150>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a31      	ldr	r2, [pc, #196]	@ (8003220 <HAL_DMA_IRQHandler+0x204>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d102      	bne.n	8003166 <HAL_DMA_IRQHandler+0x14a>
 8003160:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003164:	e00e      	b.n	8003184 <HAL_DMA_IRQHandler+0x168>
 8003166:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800316a:	e00b      	b.n	8003184 <HAL_DMA_IRQHandler+0x168>
 800316c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003170:	e008      	b.n	8003184 <HAL_DMA_IRQHandler+0x168>
 8003172:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003176:	e005      	b.n	8003184 <HAL_DMA_IRQHandler+0x168>
 8003178:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800317c:	e002      	b.n	8003184 <HAL_DMA_IRQHandler+0x168>
 800317e:	2320      	movs	r3, #32
 8003180:	e000      	b.n	8003184 <HAL_DMA_IRQHandler+0x168>
 8003182:	2302      	movs	r3, #2
 8003184:	4a27      	ldr	r2, [pc, #156]	@ (8003224 <HAL_DMA_IRQHandler+0x208>)
 8003186:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003194:	2b00      	cmp	r3, #0
 8003196:	d034      	beq.n	8003202 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80031a0:	e02f      	b.n	8003202 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a6:	2208      	movs	r2, #8
 80031a8:	409a      	lsls	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	4013      	ands	r3, r2
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d028      	beq.n	8003204 <HAL_DMA_IRQHandler+0x1e8>
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	f003 0308 	and.w	r3, r3, #8
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d023      	beq.n	8003204 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f022 020e 	bic.w	r2, r2, #14
 80031ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031d4:	2101      	movs	r1, #1
 80031d6:	fa01 f202 	lsl.w	r2, r1, r2
 80031da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d004      	beq.n	8003204 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	4798      	blx	r3
    }
  }
  return;
 8003202:	bf00      	nop
 8003204:	bf00      	nop
}
 8003206:	3710      	adds	r7, #16
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	40020008 	.word	0x40020008
 8003210:	4002001c 	.word	0x4002001c
 8003214:	40020030 	.word	0x40020030
 8003218:	40020044 	.word	0x40020044
 800321c:	40020058 	.word	0x40020058
 8003220:	4002006c 	.word	0x4002006c
 8003224:	40020000 	.word	0x40020000

08003228 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003228:	b480      	push	{r7}
 800322a:	b085      	sub	sp, #20
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
 8003234:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800323e:	2101      	movs	r1, #1
 8003240:	fa01 f202 	lsl.w	r2, r1, r2
 8003244:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	683a      	ldr	r2, [r7, #0]
 800324c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	2b10      	cmp	r3, #16
 8003254:	d108      	bne.n	8003268 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	68ba      	ldr	r2, [r7, #8]
 8003264:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003266:	e007      	b.n	8003278 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68ba      	ldr	r2, [r7, #8]
 800326e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	60da      	str	r2, [r3, #12]
}
 8003278:	bf00      	nop
 800327a:	3714      	adds	r7, #20
 800327c:	46bd      	mov	sp, r7
 800327e:	bc80      	pop	{r7}
 8003280:	4770      	bx	lr
	...

08003284 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003284:	b480      	push	{r7}
 8003286:	b08b      	sub	sp, #44	@ 0x2c
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800328e:	2300      	movs	r3, #0
 8003290:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003292:	2300      	movs	r3, #0
 8003294:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003296:	e169      	b.n	800356c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003298:	2201      	movs	r2, #1
 800329a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800329c:	fa02 f303 	lsl.w	r3, r2, r3
 80032a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	69fa      	ldr	r2, [r7, #28]
 80032a8:	4013      	ands	r3, r2
 80032aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	f040 8158 	bne.w	8003566 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	4a9a      	ldr	r2, [pc, #616]	@ (8003524 <HAL_GPIO_Init+0x2a0>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d05e      	beq.n	800337e <HAL_GPIO_Init+0xfa>
 80032c0:	4a98      	ldr	r2, [pc, #608]	@ (8003524 <HAL_GPIO_Init+0x2a0>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d875      	bhi.n	80033b2 <HAL_GPIO_Init+0x12e>
 80032c6:	4a98      	ldr	r2, [pc, #608]	@ (8003528 <HAL_GPIO_Init+0x2a4>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d058      	beq.n	800337e <HAL_GPIO_Init+0xfa>
 80032cc:	4a96      	ldr	r2, [pc, #600]	@ (8003528 <HAL_GPIO_Init+0x2a4>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d86f      	bhi.n	80033b2 <HAL_GPIO_Init+0x12e>
 80032d2:	4a96      	ldr	r2, [pc, #600]	@ (800352c <HAL_GPIO_Init+0x2a8>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d052      	beq.n	800337e <HAL_GPIO_Init+0xfa>
 80032d8:	4a94      	ldr	r2, [pc, #592]	@ (800352c <HAL_GPIO_Init+0x2a8>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d869      	bhi.n	80033b2 <HAL_GPIO_Init+0x12e>
 80032de:	4a94      	ldr	r2, [pc, #592]	@ (8003530 <HAL_GPIO_Init+0x2ac>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d04c      	beq.n	800337e <HAL_GPIO_Init+0xfa>
 80032e4:	4a92      	ldr	r2, [pc, #584]	@ (8003530 <HAL_GPIO_Init+0x2ac>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d863      	bhi.n	80033b2 <HAL_GPIO_Init+0x12e>
 80032ea:	4a92      	ldr	r2, [pc, #584]	@ (8003534 <HAL_GPIO_Init+0x2b0>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d046      	beq.n	800337e <HAL_GPIO_Init+0xfa>
 80032f0:	4a90      	ldr	r2, [pc, #576]	@ (8003534 <HAL_GPIO_Init+0x2b0>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d85d      	bhi.n	80033b2 <HAL_GPIO_Init+0x12e>
 80032f6:	2b12      	cmp	r3, #18
 80032f8:	d82a      	bhi.n	8003350 <HAL_GPIO_Init+0xcc>
 80032fa:	2b12      	cmp	r3, #18
 80032fc:	d859      	bhi.n	80033b2 <HAL_GPIO_Init+0x12e>
 80032fe:	a201      	add	r2, pc, #4	@ (adr r2, 8003304 <HAL_GPIO_Init+0x80>)
 8003300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003304:	0800337f 	.word	0x0800337f
 8003308:	08003359 	.word	0x08003359
 800330c:	0800336b 	.word	0x0800336b
 8003310:	080033ad 	.word	0x080033ad
 8003314:	080033b3 	.word	0x080033b3
 8003318:	080033b3 	.word	0x080033b3
 800331c:	080033b3 	.word	0x080033b3
 8003320:	080033b3 	.word	0x080033b3
 8003324:	080033b3 	.word	0x080033b3
 8003328:	080033b3 	.word	0x080033b3
 800332c:	080033b3 	.word	0x080033b3
 8003330:	080033b3 	.word	0x080033b3
 8003334:	080033b3 	.word	0x080033b3
 8003338:	080033b3 	.word	0x080033b3
 800333c:	080033b3 	.word	0x080033b3
 8003340:	080033b3 	.word	0x080033b3
 8003344:	080033b3 	.word	0x080033b3
 8003348:	08003361 	.word	0x08003361
 800334c:	08003375 	.word	0x08003375
 8003350:	4a79      	ldr	r2, [pc, #484]	@ (8003538 <HAL_GPIO_Init+0x2b4>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d013      	beq.n	800337e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003356:	e02c      	b.n	80033b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	623b      	str	r3, [r7, #32]
          break;
 800335e:	e029      	b.n	80033b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	3304      	adds	r3, #4
 8003366:	623b      	str	r3, [r7, #32]
          break;
 8003368:	e024      	b.n	80033b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	3308      	adds	r3, #8
 8003370:	623b      	str	r3, [r7, #32]
          break;
 8003372:	e01f      	b.n	80033b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	330c      	adds	r3, #12
 800337a:	623b      	str	r3, [r7, #32]
          break;
 800337c:	e01a      	b.n	80033b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d102      	bne.n	800338c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003386:	2304      	movs	r3, #4
 8003388:	623b      	str	r3, [r7, #32]
          break;
 800338a:	e013      	b.n	80033b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	2b01      	cmp	r3, #1
 8003392:	d105      	bne.n	80033a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003394:	2308      	movs	r3, #8
 8003396:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	69fa      	ldr	r2, [r7, #28]
 800339c:	611a      	str	r2, [r3, #16]
          break;
 800339e:	e009      	b.n	80033b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80033a0:	2308      	movs	r3, #8
 80033a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	69fa      	ldr	r2, [r7, #28]
 80033a8:	615a      	str	r2, [r3, #20]
          break;
 80033aa:	e003      	b.n	80033b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80033ac:	2300      	movs	r3, #0
 80033ae:	623b      	str	r3, [r7, #32]
          break;
 80033b0:	e000      	b.n	80033b4 <HAL_GPIO_Init+0x130>
          break;
 80033b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	2bff      	cmp	r3, #255	@ 0xff
 80033b8:	d801      	bhi.n	80033be <HAL_GPIO_Init+0x13a>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	e001      	b.n	80033c2 <HAL_GPIO_Init+0x13e>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	3304      	adds	r3, #4
 80033c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	2bff      	cmp	r3, #255	@ 0xff
 80033c8:	d802      	bhi.n	80033d0 <HAL_GPIO_Init+0x14c>
 80033ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	e002      	b.n	80033d6 <HAL_GPIO_Init+0x152>
 80033d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d2:	3b08      	subs	r3, #8
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	210f      	movs	r1, #15
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	fa01 f303 	lsl.w	r3, r1, r3
 80033e4:	43db      	mvns	r3, r3
 80033e6:	401a      	ands	r2, r3
 80033e8:	6a39      	ldr	r1, [r7, #32]
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	fa01 f303 	lsl.w	r3, r1, r3
 80033f0:	431a      	orrs	r2, r3
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	f000 80b1 	beq.w	8003566 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003404:	4b4d      	ldr	r3, [pc, #308]	@ (800353c <HAL_GPIO_Init+0x2b8>)
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	4a4c      	ldr	r2, [pc, #304]	@ (800353c <HAL_GPIO_Init+0x2b8>)
 800340a:	f043 0301 	orr.w	r3, r3, #1
 800340e:	6193      	str	r3, [r2, #24]
 8003410:	4b4a      	ldr	r3, [pc, #296]	@ (800353c <HAL_GPIO_Init+0x2b8>)
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	f003 0301 	and.w	r3, r3, #1
 8003418:	60bb      	str	r3, [r7, #8]
 800341a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800341c:	4a48      	ldr	r2, [pc, #288]	@ (8003540 <HAL_GPIO_Init+0x2bc>)
 800341e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003420:	089b      	lsrs	r3, r3, #2
 8003422:	3302      	adds	r3, #2
 8003424:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003428:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800342a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800342c:	f003 0303 	and.w	r3, r3, #3
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	220f      	movs	r2, #15
 8003434:	fa02 f303 	lsl.w	r3, r2, r3
 8003438:	43db      	mvns	r3, r3
 800343a:	68fa      	ldr	r2, [r7, #12]
 800343c:	4013      	ands	r3, r2
 800343e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4a40      	ldr	r2, [pc, #256]	@ (8003544 <HAL_GPIO_Init+0x2c0>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d013      	beq.n	8003470 <HAL_GPIO_Init+0x1ec>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4a3f      	ldr	r2, [pc, #252]	@ (8003548 <HAL_GPIO_Init+0x2c4>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d00d      	beq.n	800346c <HAL_GPIO_Init+0x1e8>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	4a3e      	ldr	r2, [pc, #248]	@ (800354c <HAL_GPIO_Init+0x2c8>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d007      	beq.n	8003468 <HAL_GPIO_Init+0x1e4>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	4a3d      	ldr	r2, [pc, #244]	@ (8003550 <HAL_GPIO_Init+0x2cc>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d101      	bne.n	8003464 <HAL_GPIO_Init+0x1e0>
 8003460:	2303      	movs	r3, #3
 8003462:	e006      	b.n	8003472 <HAL_GPIO_Init+0x1ee>
 8003464:	2304      	movs	r3, #4
 8003466:	e004      	b.n	8003472 <HAL_GPIO_Init+0x1ee>
 8003468:	2302      	movs	r3, #2
 800346a:	e002      	b.n	8003472 <HAL_GPIO_Init+0x1ee>
 800346c:	2301      	movs	r3, #1
 800346e:	e000      	b.n	8003472 <HAL_GPIO_Init+0x1ee>
 8003470:	2300      	movs	r3, #0
 8003472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003474:	f002 0203 	and.w	r2, r2, #3
 8003478:	0092      	lsls	r2, r2, #2
 800347a:	4093      	lsls	r3, r2
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	4313      	orrs	r3, r2
 8003480:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003482:	492f      	ldr	r1, [pc, #188]	@ (8003540 <HAL_GPIO_Init+0x2bc>)
 8003484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003486:	089b      	lsrs	r3, r3, #2
 8003488:	3302      	adds	r3, #2
 800348a:	68fa      	ldr	r2, [r7, #12]
 800348c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d006      	beq.n	80034aa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800349c:	4b2d      	ldr	r3, [pc, #180]	@ (8003554 <HAL_GPIO_Init+0x2d0>)
 800349e:	689a      	ldr	r2, [r3, #8]
 80034a0:	492c      	ldr	r1, [pc, #176]	@ (8003554 <HAL_GPIO_Init+0x2d0>)
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	608b      	str	r3, [r1, #8]
 80034a8:	e006      	b.n	80034b8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80034aa:	4b2a      	ldr	r3, [pc, #168]	@ (8003554 <HAL_GPIO_Init+0x2d0>)
 80034ac:	689a      	ldr	r2, [r3, #8]
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	43db      	mvns	r3, r3
 80034b2:	4928      	ldr	r1, [pc, #160]	@ (8003554 <HAL_GPIO_Init+0x2d0>)
 80034b4:	4013      	ands	r3, r2
 80034b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d006      	beq.n	80034d2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80034c4:	4b23      	ldr	r3, [pc, #140]	@ (8003554 <HAL_GPIO_Init+0x2d0>)
 80034c6:	68da      	ldr	r2, [r3, #12]
 80034c8:	4922      	ldr	r1, [pc, #136]	@ (8003554 <HAL_GPIO_Init+0x2d0>)
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	60cb      	str	r3, [r1, #12]
 80034d0:	e006      	b.n	80034e0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80034d2:	4b20      	ldr	r3, [pc, #128]	@ (8003554 <HAL_GPIO_Init+0x2d0>)
 80034d4:	68da      	ldr	r2, [r3, #12]
 80034d6:	69bb      	ldr	r3, [r7, #24]
 80034d8:	43db      	mvns	r3, r3
 80034da:	491e      	ldr	r1, [pc, #120]	@ (8003554 <HAL_GPIO_Init+0x2d0>)
 80034dc:	4013      	ands	r3, r2
 80034de:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d006      	beq.n	80034fa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80034ec:	4b19      	ldr	r3, [pc, #100]	@ (8003554 <HAL_GPIO_Init+0x2d0>)
 80034ee:	685a      	ldr	r2, [r3, #4]
 80034f0:	4918      	ldr	r1, [pc, #96]	@ (8003554 <HAL_GPIO_Init+0x2d0>)
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	604b      	str	r3, [r1, #4]
 80034f8:	e006      	b.n	8003508 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80034fa:	4b16      	ldr	r3, [pc, #88]	@ (8003554 <HAL_GPIO_Init+0x2d0>)
 80034fc:	685a      	ldr	r2, [r3, #4]
 80034fe:	69bb      	ldr	r3, [r7, #24]
 8003500:	43db      	mvns	r3, r3
 8003502:	4914      	ldr	r1, [pc, #80]	@ (8003554 <HAL_GPIO_Init+0x2d0>)
 8003504:	4013      	ands	r3, r2
 8003506:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d021      	beq.n	8003558 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003514:	4b0f      	ldr	r3, [pc, #60]	@ (8003554 <HAL_GPIO_Init+0x2d0>)
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	490e      	ldr	r1, [pc, #56]	@ (8003554 <HAL_GPIO_Init+0x2d0>)
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	4313      	orrs	r3, r2
 800351e:	600b      	str	r3, [r1, #0]
 8003520:	e021      	b.n	8003566 <HAL_GPIO_Init+0x2e2>
 8003522:	bf00      	nop
 8003524:	10320000 	.word	0x10320000
 8003528:	10310000 	.word	0x10310000
 800352c:	10220000 	.word	0x10220000
 8003530:	10210000 	.word	0x10210000
 8003534:	10120000 	.word	0x10120000
 8003538:	10110000 	.word	0x10110000
 800353c:	40021000 	.word	0x40021000
 8003540:	40010000 	.word	0x40010000
 8003544:	40010800 	.word	0x40010800
 8003548:	40010c00 	.word	0x40010c00
 800354c:	40011000 	.word	0x40011000
 8003550:	40011400 	.word	0x40011400
 8003554:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003558:	4b0b      	ldr	r3, [pc, #44]	@ (8003588 <HAL_GPIO_Init+0x304>)
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	43db      	mvns	r3, r3
 8003560:	4909      	ldr	r1, [pc, #36]	@ (8003588 <HAL_GPIO_Init+0x304>)
 8003562:	4013      	ands	r3, r2
 8003564:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003568:	3301      	adds	r3, #1
 800356a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003572:	fa22 f303 	lsr.w	r3, r2, r3
 8003576:	2b00      	cmp	r3, #0
 8003578:	f47f ae8e 	bne.w	8003298 <HAL_GPIO_Init+0x14>
  }
}
 800357c:	bf00      	nop
 800357e:	bf00      	nop
 8003580:	372c      	adds	r7, #44	@ 0x2c
 8003582:	46bd      	mov	sp, r7
 8003584:	bc80      	pop	{r7}
 8003586:	4770      	bx	lr
 8003588:	40010400 	.word	0x40010400

0800358c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	460b      	mov	r3, r1
 8003596:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	689a      	ldr	r2, [r3, #8]
 800359c:	887b      	ldrh	r3, [r7, #2]
 800359e:	4013      	ands	r3, r2
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d002      	beq.n	80035aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035a4:	2301      	movs	r3, #1
 80035a6:	73fb      	strb	r3, [r7, #15]
 80035a8:	e001      	b.n	80035ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035aa:	2300      	movs	r3, #0
 80035ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3714      	adds	r7, #20
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bc80      	pop	{r7}
 80035b8:	4770      	bx	lr

080035ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035ba:	b480      	push	{r7}
 80035bc:	b083      	sub	sp, #12
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
 80035c2:	460b      	mov	r3, r1
 80035c4:	807b      	strh	r3, [r7, #2]
 80035c6:	4613      	mov	r3, r2
 80035c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80035ca:	787b      	ldrb	r3, [r7, #1]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d003      	beq.n	80035d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035d0:	887a      	ldrh	r2, [r7, #2]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80035d6:	e003      	b.n	80035e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80035d8:	887b      	ldrh	r3, [r7, #2]
 80035da:	041a      	lsls	r2, r3, #16
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	611a      	str	r2, [r3, #16]
}
 80035e0:	bf00      	nop
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bc80      	pop	{r7}
 80035e8:	4770      	bx	lr
	...

080035ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b086      	sub	sp, #24
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e272      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	2b00      	cmp	r3, #0
 8003608:	f000 8087 	beq.w	800371a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800360c:	4b92      	ldr	r3, [pc, #584]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f003 030c 	and.w	r3, r3, #12
 8003614:	2b04      	cmp	r3, #4
 8003616:	d00c      	beq.n	8003632 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003618:	4b8f      	ldr	r3, [pc, #572]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f003 030c 	and.w	r3, r3, #12
 8003620:	2b08      	cmp	r3, #8
 8003622:	d112      	bne.n	800364a <HAL_RCC_OscConfig+0x5e>
 8003624:	4b8c      	ldr	r3, [pc, #560]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800362c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003630:	d10b      	bne.n	800364a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003632:	4b89      	ldr	r3, [pc, #548]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d06c      	beq.n	8003718 <HAL_RCC_OscConfig+0x12c>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d168      	bne.n	8003718 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e24c      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003652:	d106      	bne.n	8003662 <HAL_RCC_OscConfig+0x76>
 8003654:	4b80      	ldr	r3, [pc, #512]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a7f      	ldr	r2, [pc, #508]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 800365a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800365e:	6013      	str	r3, [r2, #0]
 8003660:	e02e      	b.n	80036c0 <HAL_RCC_OscConfig+0xd4>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10c      	bne.n	8003684 <HAL_RCC_OscConfig+0x98>
 800366a:	4b7b      	ldr	r3, [pc, #492]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a7a      	ldr	r2, [pc, #488]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 8003670:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003674:	6013      	str	r3, [r2, #0]
 8003676:	4b78      	ldr	r3, [pc, #480]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a77      	ldr	r2, [pc, #476]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 800367c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003680:	6013      	str	r3, [r2, #0]
 8003682:	e01d      	b.n	80036c0 <HAL_RCC_OscConfig+0xd4>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800368c:	d10c      	bne.n	80036a8 <HAL_RCC_OscConfig+0xbc>
 800368e:	4b72      	ldr	r3, [pc, #456]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a71      	ldr	r2, [pc, #452]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 8003694:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003698:	6013      	str	r3, [r2, #0]
 800369a:	4b6f      	ldr	r3, [pc, #444]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a6e      	ldr	r2, [pc, #440]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 80036a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036a4:	6013      	str	r3, [r2, #0]
 80036a6:	e00b      	b.n	80036c0 <HAL_RCC_OscConfig+0xd4>
 80036a8:	4b6b      	ldr	r3, [pc, #428]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a6a      	ldr	r2, [pc, #424]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 80036ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036b2:	6013      	str	r3, [r2, #0]
 80036b4:	4b68      	ldr	r3, [pc, #416]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a67      	ldr	r2, [pc, #412]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 80036ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d013      	beq.n	80036f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036c8:	f7ff f9fe 	bl	8002ac8 <HAL_GetTick>
 80036cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ce:	e008      	b.n	80036e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036d0:	f7ff f9fa 	bl	8002ac8 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b64      	cmp	r3, #100	@ 0x64
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e200      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036e2:	4b5d      	ldr	r3, [pc, #372]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d0f0      	beq.n	80036d0 <HAL_RCC_OscConfig+0xe4>
 80036ee:	e014      	b.n	800371a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f0:	f7ff f9ea 	bl	8002ac8 <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036f8:	f7ff f9e6 	bl	8002ac8 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b64      	cmp	r3, #100	@ 0x64
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e1ec      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800370a:	4b53      	ldr	r3, [pc, #332]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1f0      	bne.n	80036f8 <HAL_RCC_OscConfig+0x10c>
 8003716:	e000      	b.n	800371a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003718:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0302 	and.w	r3, r3, #2
 8003722:	2b00      	cmp	r3, #0
 8003724:	d063      	beq.n	80037ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003726:	4b4c      	ldr	r3, [pc, #304]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f003 030c 	and.w	r3, r3, #12
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00b      	beq.n	800374a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003732:	4b49      	ldr	r3, [pc, #292]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f003 030c 	and.w	r3, r3, #12
 800373a:	2b08      	cmp	r3, #8
 800373c:	d11c      	bne.n	8003778 <HAL_RCC_OscConfig+0x18c>
 800373e:	4b46      	ldr	r3, [pc, #280]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d116      	bne.n	8003778 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800374a:	4b43      	ldr	r3, [pc, #268]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0302 	and.w	r3, r3, #2
 8003752:	2b00      	cmp	r3, #0
 8003754:	d005      	beq.n	8003762 <HAL_RCC_OscConfig+0x176>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d001      	beq.n	8003762 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e1c0      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003762:	4b3d      	ldr	r3, [pc, #244]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	00db      	lsls	r3, r3, #3
 8003770:	4939      	ldr	r1, [pc, #228]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 8003772:	4313      	orrs	r3, r2
 8003774:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003776:	e03a      	b.n	80037ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	691b      	ldr	r3, [r3, #16]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d020      	beq.n	80037c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003780:	4b36      	ldr	r3, [pc, #216]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 8003782:	2201      	movs	r2, #1
 8003784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003786:	f7ff f99f 	bl	8002ac8 <HAL_GetTick>
 800378a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800378c:	e008      	b.n	80037a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800378e:	f7ff f99b 	bl	8002ac8 <HAL_GetTick>
 8003792:	4602      	mov	r2, r0
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	2b02      	cmp	r3, #2
 800379a:	d901      	bls.n	80037a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e1a1      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037a0:	4b2d      	ldr	r3, [pc, #180]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0302 	and.w	r3, r3, #2
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d0f0      	beq.n	800378e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037ac:	4b2a      	ldr	r3, [pc, #168]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	695b      	ldr	r3, [r3, #20]
 80037b8:	00db      	lsls	r3, r3, #3
 80037ba:	4927      	ldr	r1, [pc, #156]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 80037bc:	4313      	orrs	r3, r2
 80037be:	600b      	str	r3, [r1, #0]
 80037c0:	e015      	b.n	80037ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037c2:	4b26      	ldr	r3, [pc, #152]	@ (800385c <HAL_RCC_OscConfig+0x270>)
 80037c4:	2200      	movs	r2, #0
 80037c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c8:	f7ff f97e 	bl	8002ac8 <HAL_GetTick>
 80037cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037ce:	e008      	b.n	80037e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037d0:	f7ff f97a 	bl	8002ac8 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d901      	bls.n	80037e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e180      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037e2:	4b1d      	ldr	r3, [pc, #116]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0302 	and.w	r3, r3, #2
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d1f0      	bne.n	80037d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0308 	and.w	r3, r3, #8
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d03a      	beq.n	8003870 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	699b      	ldr	r3, [r3, #24]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d019      	beq.n	8003836 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003802:	4b17      	ldr	r3, [pc, #92]	@ (8003860 <HAL_RCC_OscConfig+0x274>)
 8003804:	2201      	movs	r2, #1
 8003806:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003808:	f7ff f95e 	bl	8002ac8 <HAL_GetTick>
 800380c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800380e:	e008      	b.n	8003822 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003810:	f7ff f95a 	bl	8002ac8 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b02      	cmp	r3, #2
 800381c:	d901      	bls.n	8003822 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e160      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003822:	4b0d      	ldr	r3, [pc, #52]	@ (8003858 <HAL_RCC_OscConfig+0x26c>)
 8003824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003826:	f003 0302 	and.w	r3, r3, #2
 800382a:	2b00      	cmp	r3, #0
 800382c:	d0f0      	beq.n	8003810 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800382e:	2001      	movs	r0, #1
 8003830:	f000 face 	bl	8003dd0 <RCC_Delay>
 8003834:	e01c      	b.n	8003870 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003836:	4b0a      	ldr	r3, [pc, #40]	@ (8003860 <HAL_RCC_OscConfig+0x274>)
 8003838:	2200      	movs	r2, #0
 800383a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800383c:	f7ff f944 	bl	8002ac8 <HAL_GetTick>
 8003840:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003842:	e00f      	b.n	8003864 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003844:	f7ff f940 	bl	8002ac8 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	2b02      	cmp	r3, #2
 8003850:	d908      	bls.n	8003864 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e146      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>
 8003856:	bf00      	nop
 8003858:	40021000 	.word	0x40021000
 800385c:	42420000 	.word	0x42420000
 8003860:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003864:	4b92      	ldr	r3, [pc, #584]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003868:	f003 0302 	and.w	r3, r3, #2
 800386c:	2b00      	cmp	r3, #0
 800386e:	d1e9      	bne.n	8003844 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0304 	and.w	r3, r3, #4
 8003878:	2b00      	cmp	r3, #0
 800387a:	f000 80a6 	beq.w	80039ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800387e:	2300      	movs	r3, #0
 8003880:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003882:	4b8b      	ldr	r3, [pc, #556]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003884:	69db      	ldr	r3, [r3, #28]
 8003886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10d      	bne.n	80038aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800388e:	4b88      	ldr	r3, [pc, #544]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003890:	69db      	ldr	r3, [r3, #28]
 8003892:	4a87      	ldr	r2, [pc, #540]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003894:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003898:	61d3      	str	r3, [r2, #28]
 800389a:	4b85      	ldr	r3, [pc, #532]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 800389c:	69db      	ldr	r3, [r3, #28]
 800389e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038a2:	60bb      	str	r3, [r7, #8]
 80038a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038a6:	2301      	movs	r3, #1
 80038a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038aa:	4b82      	ldr	r3, [pc, #520]	@ (8003ab4 <HAL_RCC_OscConfig+0x4c8>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d118      	bne.n	80038e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038b6:	4b7f      	ldr	r3, [pc, #508]	@ (8003ab4 <HAL_RCC_OscConfig+0x4c8>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a7e      	ldr	r2, [pc, #504]	@ (8003ab4 <HAL_RCC_OscConfig+0x4c8>)
 80038bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038c2:	f7ff f901 	bl	8002ac8 <HAL_GetTick>
 80038c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038c8:	e008      	b.n	80038dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038ca:	f7ff f8fd 	bl	8002ac8 <HAL_GetTick>
 80038ce:	4602      	mov	r2, r0
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	2b64      	cmp	r3, #100	@ 0x64
 80038d6:	d901      	bls.n	80038dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e103      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038dc:	4b75      	ldr	r3, [pc, #468]	@ (8003ab4 <HAL_RCC_OscConfig+0x4c8>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d0f0      	beq.n	80038ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d106      	bne.n	80038fe <HAL_RCC_OscConfig+0x312>
 80038f0:	4b6f      	ldr	r3, [pc, #444]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 80038f2:	6a1b      	ldr	r3, [r3, #32]
 80038f4:	4a6e      	ldr	r2, [pc, #440]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 80038f6:	f043 0301 	orr.w	r3, r3, #1
 80038fa:	6213      	str	r3, [r2, #32]
 80038fc:	e02d      	b.n	800395a <HAL_RCC_OscConfig+0x36e>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d10c      	bne.n	8003920 <HAL_RCC_OscConfig+0x334>
 8003906:	4b6a      	ldr	r3, [pc, #424]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	4a69      	ldr	r2, [pc, #420]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 800390c:	f023 0301 	bic.w	r3, r3, #1
 8003910:	6213      	str	r3, [r2, #32]
 8003912:	4b67      	ldr	r3, [pc, #412]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003914:	6a1b      	ldr	r3, [r3, #32]
 8003916:	4a66      	ldr	r2, [pc, #408]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003918:	f023 0304 	bic.w	r3, r3, #4
 800391c:	6213      	str	r3, [r2, #32]
 800391e:	e01c      	b.n	800395a <HAL_RCC_OscConfig+0x36e>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	2b05      	cmp	r3, #5
 8003926:	d10c      	bne.n	8003942 <HAL_RCC_OscConfig+0x356>
 8003928:	4b61      	ldr	r3, [pc, #388]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 800392a:	6a1b      	ldr	r3, [r3, #32]
 800392c:	4a60      	ldr	r2, [pc, #384]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 800392e:	f043 0304 	orr.w	r3, r3, #4
 8003932:	6213      	str	r3, [r2, #32]
 8003934:	4b5e      	ldr	r3, [pc, #376]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003936:	6a1b      	ldr	r3, [r3, #32]
 8003938:	4a5d      	ldr	r2, [pc, #372]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 800393a:	f043 0301 	orr.w	r3, r3, #1
 800393e:	6213      	str	r3, [r2, #32]
 8003940:	e00b      	b.n	800395a <HAL_RCC_OscConfig+0x36e>
 8003942:	4b5b      	ldr	r3, [pc, #364]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003944:	6a1b      	ldr	r3, [r3, #32]
 8003946:	4a5a      	ldr	r2, [pc, #360]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003948:	f023 0301 	bic.w	r3, r3, #1
 800394c:	6213      	str	r3, [r2, #32]
 800394e:	4b58      	ldr	r3, [pc, #352]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	4a57      	ldr	r2, [pc, #348]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003954:	f023 0304 	bic.w	r3, r3, #4
 8003958:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d015      	beq.n	800398e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003962:	f7ff f8b1 	bl	8002ac8 <HAL_GetTick>
 8003966:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003968:	e00a      	b.n	8003980 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800396a:	f7ff f8ad 	bl	8002ac8 <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003978:	4293      	cmp	r3, r2
 800397a:	d901      	bls.n	8003980 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e0b1      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003980:	4b4b      	ldr	r3, [pc, #300]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003982:	6a1b      	ldr	r3, [r3, #32]
 8003984:	f003 0302 	and.w	r3, r3, #2
 8003988:	2b00      	cmp	r3, #0
 800398a:	d0ee      	beq.n	800396a <HAL_RCC_OscConfig+0x37e>
 800398c:	e014      	b.n	80039b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800398e:	f7ff f89b 	bl	8002ac8 <HAL_GetTick>
 8003992:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003994:	e00a      	b.n	80039ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003996:	f7ff f897 	bl	8002ac8 <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d901      	bls.n	80039ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80039a8:	2303      	movs	r3, #3
 80039aa:	e09b      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039ac:	4b40      	ldr	r3, [pc, #256]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 80039ae:	6a1b      	ldr	r3, [r3, #32]
 80039b0:	f003 0302 	and.w	r3, r3, #2
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d1ee      	bne.n	8003996 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80039b8:	7dfb      	ldrb	r3, [r7, #23]
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d105      	bne.n	80039ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039be:	4b3c      	ldr	r3, [pc, #240]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 80039c0:	69db      	ldr	r3, [r3, #28]
 80039c2:	4a3b      	ldr	r2, [pc, #236]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 80039c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	69db      	ldr	r3, [r3, #28]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	f000 8087 	beq.w	8003ae2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039d4:	4b36      	ldr	r3, [pc, #216]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f003 030c 	and.w	r3, r3, #12
 80039dc:	2b08      	cmp	r3, #8
 80039de:	d061      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	69db      	ldr	r3, [r3, #28]
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d146      	bne.n	8003a76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039e8:	4b33      	ldr	r3, [pc, #204]	@ (8003ab8 <HAL_RCC_OscConfig+0x4cc>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ee:	f7ff f86b 	bl	8002ac8 <HAL_GetTick>
 80039f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039f4:	e008      	b.n	8003a08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039f6:	f7ff f867 	bl	8002ac8 <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	d901      	bls.n	8003a08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e06d      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a08:	4b29      	ldr	r3, [pc, #164]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d1f0      	bne.n	80039f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a1b      	ldr	r3, [r3, #32]
 8003a18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a1c:	d108      	bne.n	8003a30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a1e:	4b24      	ldr	r3, [pc, #144]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	4921      	ldr	r1, [pc, #132]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a30:	4b1f      	ldr	r3, [pc, #124]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a19      	ldr	r1, [r3, #32]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a40:	430b      	orrs	r3, r1
 8003a42:	491b      	ldr	r1, [pc, #108]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003a44:	4313      	orrs	r3, r2
 8003a46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a48:	4b1b      	ldr	r3, [pc, #108]	@ (8003ab8 <HAL_RCC_OscConfig+0x4cc>)
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a4e:	f7ff f83b 	bl	8002ac8 <HAL_GetTick>
 8003a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a54:	e008      	b.n	8003a68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a56:	f7ff f837 	bl	8002ac8 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d901      	bls.n	8003a68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e03d      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a68:	4b11      	ldr	r3, [pc, #68]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d0f0      	beq.n	8003a56 <HAL_RCC_OscConfig+0x46a>
 8003a74:	e035      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a76:	4b10      	ldr	r3, [pc, #64]	@ (8003ab8 <HAL_RCC_OscConfig+0x4cc>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a7c:	f7ff f824 	bl	8002ac8 <HAL_GetTick>
 8003a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a82:	e008      	b.n	8003a96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a84:	f7ff f820 	bl	8002ac8 <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d901      	bls.n	8003a96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e026      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a96:	4b06      	ldr	r3, [pc, #24]	@ (8003ab0 <HAL_RCC_OscConfig+0x4c4>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1f0      	bne.n	8003a84 <HAL_RCC_OscConfig+0x498>
 8003aa2:	e01e      	b.n	8003ae2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	69db      	ldr	r3, [r3, #28]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d107      	bne.n	8003abc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e019      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>
 8003ab0:	40021000 	.word	0x40021000
 8003ab4:	40007000 	.word	0x40007000
 8003ab8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003abc:	4b0b      	ldr	r3, [pc, #44]	@ (8003aec <HAL_RCC_OscConfig+0x500>)
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a1b      	ldr	r3, [r3, #32]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d106      	bne.n	8003ade <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d001      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e000      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003ae2:	2300      	movs	r3, #0
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3718      	adds	r7, #24
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	40021000 	.word	0x40021000

08003af0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d101      	bne.n	8003b04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e0d0      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b04:	4b6a      	ldr	r3, [pc, #424]	@ (8003cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0307 	and.w	r3, r3, #7
 8003b0c:	683a      	ldr	r2, [r7, #0]
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d910      	bls.n	8003b34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b12:	4b67      	ldr	r3, [pc, #412]	@ (8003cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f023 0207 	bic.w	r2, r3, #7
 8003b1a:	4965      	ldr	r1, [pc, #404]	@ (8003cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b22:	4b63      	ldr	r3, [pc, #396]	@ (8003cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0307 	and.w	r3, r3, #7
 8003b2a:	683a      	ldr	r2, [r7, #0]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d001      	beq.n	8003b34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e0b8      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0302 	and.w	r3, r3, #2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d020      	beq.n	8003b82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d005      	beq.n	8003b58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b4c:	4b59      	ldr	r3, [pc, #356]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	4a58      	ldr	r2, [pc, #352]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003b56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0308 	and.w	r3, r3, #8
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d005      	beq.n	8003b70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b64:	4b53      	ldr	r3, [pc, #332]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	4a52      	ldr	r2, [pc, #328]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b6a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003b6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b70:	4b50      	ldr	r3, [pc, #320]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	494d      	ldr	r1, [pc, #308]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d040      	beq.n	8003c10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d107      	bne.n	8003ba6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b96:	4b47      	ldr	r3, [pc, #284]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d115      	bne.n	8003bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e07f      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d107      	bne.n	8003bbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bae:	4b41      	ldr	r3, [pc, #260]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d109      	bne.n	8003bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e073      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bbe:	4b3d      	ldr	r3, [pc, #244]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d101      	bne.n	8003bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e06b      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bce:	4b39      	ldr	r3, [pc, #228]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	f023 0203 	bic.w	r2, r3, #3
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	4936      	ldr	r1, [pc, #216]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003be0:	f7fe ff72 	bl	8002ac8 <HAL_GetTick>
 8003be4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003be6:	e00a      	b.n	8003bfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003be8:	f7fe ff6e 	bl	8002ac8 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e053      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bfe:	4b2d      	ldr	r3, [pc, #180]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f003 020c 	and.w	r2, r3, #12
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d1eb      	bne.n	8003be8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c10:	4b27      	ldr	r3, [pc, #156]	@ (8003cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0307 	and.w	r3, r3, #7
 8003c18:	683a      	ldr	r2, [r7, #0]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d210      	bcs.n	8003c40 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c1e:	4b24      	ldr	r3, [pc, #144]	@ (8003cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f023 0207 	bic.w	r2, r3, #7
 8003c26:	4922      	ldr	r1, [pc, #136]	@ (8003cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c2e:	4b20      	ldr	r3, [pc, #128]	@ (8003cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0307 	and.w	r3, r3, #7
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d001      	beq.n	8003c40 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e032      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0304 	and.w	r3, r3, #4
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d008      	beq.n	8003c5e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c4c:	4b19      	ldr	r3, [pc, #100]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	4916      	ldr	r1, [pc, #88]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0308 	and.w	r3, r3, #8
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d009      	beq.n	8003c7e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003c6a:	4b12      	ldr	r3, [pc, #72]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	00db      	lsls	r3, r3, #3
 8003c78:	490e      	ldr	r1, [pc, #56]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c7e:	f000 f821 	bl	8003cc4 <HAL_RCC_GetSysClockFreq>
 8003c82:	4602      	mov	r2, r0
 8003c84:	4b0b      	ldr	r3, [pc, #44]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	091b      	lsrs	r3, r3, #4
 8003c8a:	f003 030f 	and.w	r3, r3, #15
 8003c8e:	490a      	ldr	r1, [pc, #40]	@ (8003cb8 <HAL_RCC_ClockConfig+0x1c8>)
 8003c90:	5ccb      	ldrb	r3, [r1, r3]
 8003c92:	fa22 f303 	lsr.w	r3, r2, r3
 8003c96:	4a09      	ldr	r2, [pc, #36]	@ (8003cbc <HAL_RCC_ClockConfig+0x1cc>)
 8003c98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003c9a:	4b09      	ldr	r3, [pc, #36]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1d0>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7fe fed0 	bl	8002a44 <HAL_InitTick>

  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3710      	adds	r7, #16
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	40022000 	.word	0x40022000
 8003cb4:	40021000 	.word	0x40021000
 8003cb8:	08007050 	.word	0x08007050
 8003cbc:	20000024 	.word	0x20000024
 8003cc0:	2000002c 	.word	0x2000002c

08003cc4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b087      	sub	sp, #28
 8003cc8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	60fb      	str	r3, [r7, #12]
 8003cce:	2300      	movs	r3, #0
 8003cd0:	60bb      	str	r3, [r7, #8]
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	617b      	str	r3, [r7, #20]
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003cde:	4b1e      	ldr	r3, [pc, #120]	@ (8003d58 <HAL_RCC_GetSysClockFreq+0x94>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f003 030c 	and.w	r3, r3, #12
 8003cea:	2b04      	cmp	r3, #4
 8003cec:	d002      	beq.n	8003cf4 <HAL_RCC_GetSysClockFreq+0x30>
 8003cee:	2b08      	cmp	r3, #8
 8003cf0:	d003      	beq.n	8003cfa <HAL_RCC_GetSysClockFreq+0x36>
 8003cf2:	e027      	b.n	8003d44 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003cf4:	4b19      	ldr	r3, [pc, #100]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x98>)
 8003cf6:	613b      	str	r3, [r7, #16]
      break;
 8003cf8:	e027      	b.n	8003d4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	0c9b      	lsrs	r3, r3, #18
 8003cfe:	f003 030f 	and.w	r3, r3, #15
 8003d02:	4a17      	ldr	r2, [pc, #92]	@ (8003d60 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003d04:	5cd3      	ldrb	r3, [r2, r3]
 8003d06:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d010      	beq.n	8003d34 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003d12:	4b11      	ldr	r3, [pc, #68]	@ (8003d58 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	0c5b      	lsrs	r3, r3, #17
 8003d18:	f003 0301 	and.w	r3, r3, #1
 8003d1c:	4a11      	ldr	r2, [pc, #68]	@ (8003d64 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003d1e:	5cd3      	ldrb	r3, [r2, r3]
 8003d20:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a0d      	ldr	r2, [pc, #52]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x98>)
 8003d26:	fb03 f202 	mul.w	r2, r3, r2
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d30:	617b      	str	r3, [r7, #20]
 8003d32:	e004      	b.n	8003d3e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4a0c      	ldr	r2, [pc, #48]	@ (8003d68 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003d38:	fb02 f303 	mul.w	r3, r2, r3
 8003d3c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	613b      	str	r3, [r7, #16]
      break;
 8003d42:	e002      	b.n	8003d4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003d44:	4b05      	ldr	r3, [pc, #20]	@ (8003d5c <HAL_RCC_GetSysClockFreq+0x98>)
 8003d46:	613b      	str	r3, [r7, #16]
      break;
 8003d48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d4a:	693b      	ldr	r3, [r7, #16]
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	371c      	adds	r7, #28
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bc80      	pop	{r7}
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	40021000 	.word	0x40021000
 8003d5c:	007a1200 	.word	0x007a1200
 8003d60:	08007068 	.word	0x08007068
 8003d64:	08007078 	.word	0x08007078
 8003d68:	003d0900 	.word	0x003d0900

08003d6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d70:	4b02      	ldr	r3, [pc, #8]	@ (8003d7c <HAL_RCC_GetHCLKFreq+0x10>)
 8003d72:	681b      	ldr	r3, [r3, #0]
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bc80      	pop	{r7}
 8003d7a:	4770      	bx	lr
 8003d7c:	20000024 	.word	0x20000024

08003d80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d84:	f7ff fff2 	bl	8003d6c <HAL_RCC_GetHCLKFreq>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	4b05      	ldr	r3, [pc, #20]	@ (8003da0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	0a1b      	lsrs	r3, r3, #8
 8003d90:	f003 0307 	and.w	r3, r3, #7
 8003d94:	4903      	ldr	r1, [pc, #12]	@ (8003da4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d96:	5ccb      	ldrb	r3, [r1, r3]
 8003d98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	40021000 	.word	0x40021000
 8003da4:	08007060 	.word	0x08007060

08003da8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003dac:	f7ff ffde 	bl	8003d6c <HAL_RCC_GetHCLKFreq>
 8003db0:	4602      	mov	r2, r0
 8003db2:	4b05      	ldr	r3, [pc, #20]	@ (8003dc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	0adb      	lsrs	r3, r3, #11
 8003db8:	f003 0307 	and.w	r3, r3, #7
 8003dbc:	4903      	ldr	r1, [pc, #12]	@ (8003dcc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dbe:	5ccb      	ldrb	r3, [r1, r3]
 8003dc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	40021000 	.word	0x40021000
 8003dcc:	08007060 	.word	0x08007060

08003dd0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b085      	sub	sp, #20
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8003e04 <RCC_Delay+0x34>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a0a      	ldr	r2, [pc, #40]	@ (8003e08 <RCC_Delay+0x38>)
 8003dde:	fba2 2303 	umull	r2, r3, r2, r3
 8003de2:	0a5b      	lsrs	r3, r3, #9
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	fb02 f303 	mul.w	r3, r2, r3
 8003dea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003dec:	bf00      	nop
  }
  while (Delay --);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	1e5a      	subs	r2, r3, #1
 8003df2:	60fa      	str	r2, [r7, #12]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d1f9      	bne.n	8003dec <RCC_Delay+0x1c>
}
 8003df8:	bf00      	nop
 8003dfa:	bf00      	nop
 8003dfc:	3714      	adds	r7, #20
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bc80      	pop	{r7}
 8003e02:	4770      	bx	lr
 8003e04:	20000024 	.word	0x20000024
 8003e08:	10624dd3 	.word	0x10624dd3

08003e0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d101      	bne.n	8003e1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e041      	b.n	8003ea2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d106      	bne.n	8003e38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f7fe f864 	bl	8001f00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2202      	movs	r2, #2
 8003e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	3304      	adds	r3, #4
 8003e48:	4619      	mov	r1, r3
 8003e4a:	4610      	mov	r0, r2
 8003e4c:	f000 fe6e 	bl	8004b2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2201      	movs	r2, #1
 8003e84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2201      	movs	r2, #1
 8003e94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ea0:	2300      	movs	r3, #0
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3708      	adds	r7, #8
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}

08003eaa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003eaa:	b580      	push	{r7, lr}
 8003eac:	b082      	sub	sp, #8
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d101      	bne.n	8003ebc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e041      	b.n	8003f40 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d106      	bne.n	8003ed6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f000 f839 	bl	8003f48 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2202      	movs	r2, #2
 8003eda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	3304      	adds	r3, #4
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	4610      	mov	r0, r2
 8003eea:	f000 fe1f 	bl	8004b2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2201      	movs	r2, #1
 8003efa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2201      	movs	r2, #1
 8003f02:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2201      	movs	r2, #1
 8003f1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2201      	movs	r2, #1
 8003f22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2201      	movs	r2, #1
 8003f2a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2201      	movs	r2, #1
 8003f32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3708      	adds	r7, #8
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003f50:	bf00      	nop
 8003f52:	370c      	adds	r7, #12
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bc80      	pop	{r7}
 8003f58:	4770      	bx	lr
	...

08003f5c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b086      	sub	sp, #24
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]
 8003f68:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d109      	bne.n	8003f88 <HAL_TIM_PWM_Start_DMA+0x2c>
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	bf0c      	ite	eq
 8003f80:	2301      	moveq	r3, #1
 8003f82:	2300      	movne	r3, #0
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	e022      	b.n	8003fce <HAL_TIM_PWM_Start_DMA+0x72>
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	2b04      	cmp	r3, #4
 8003f8c:	d109      	bne.n	8003fa2 <HAL_TIM_PWM_Start_DMA+0x46>
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b02      	cmp	r3, #2
 8003f98:	bf0c      	ite	eq
 8003f9a:	2301      	moveq	r3, #1
 8003f9c:	2300      	movne	r3, #0
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	e015      	b.n	8003fce <HAL_TIM_PWM_Start_DMA+0x72>
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	2b08      	cmp	r3, #8
 8003fa6:	d109      	bne.n	8003fbc <HAL_TIM_PWM_Start_DMA+0x60>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	bf0c      	ite	eq
 8003fb4:	2301      	moveq	r3, #1
 8003fb6:	2300      	movne	r3, #0
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	e008      	b.n	8003fce <HAL_TIM_PWM_Start_DMA+0x72>
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	bf0c      	ite	eq
 8003fc8:	2301      	moveq	r3, #1
 8003fca:	2300      	movne	r3, #0
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d001      	beq.n	8003fd6 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8003fd2:	2302      	movs	r3, #2
 8003fd4:	e153      	b.n	800427e <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d109      	bne.n	8003ff0 <HAL_TIM_PWM_Start_DMA+0x94>
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	bf0c      	ite	eq
 8003fe8:	2301      	moveq	r3, #1
 8003fea:	2300      	movne	r3, #0
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	e022      	b.n	8004036 <HAL_TIM_PWM_Start_DMA+0xda>
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	2b04      	cmp	r3, #4
 8003ff4:	d109      	bne.n	800400a <HAL_TIM_PWM_Start_DMA+0xae>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	bf0c      	ite	eq
 8004002:	2301      	moveq	r3, #1
 8004004:	2300      	movne	r3, #0
 8004006:	b2db      	uxtb	r3, r3
 8004008:	e015      	b.n	8004036 <HAL_TIM_PWM_Start_DMA+0xda>
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	2b08      	cmp	r3, #8
 800400e:	d109      	bne.n	8004024 <HAL_TIM_PWM_Start_DMA+0xc8>
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2b01      	cmp	r3, #1
 800401a:	bf0c      	ite	eq
 800401c:	2301      	moveq	r3, #1
 800401e:	2300      	movne	r3, #0
 8004020:	b2db      	uxtb	r3, r3
 8004022:	e008      	b.n	8004036 <HAL_TIM_PWM_Start_DMA+0xda>
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800402a:	b2db      	uxtb	r3, r3
 800402c:	2b01      	cmp	r3, #1
 800402e:	bf0c      	ite	eq
 8004030:	2301      	moveq	r3, #1
 8004032:	2300      	movne	r3, #0
 8004034:	b2db      	uxtb	r3, r3
 8004036:	2b00      	cmp	r3, #0
 8004038:	d024      	beq.n	8004084 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d002      	beq.n	8004046 <HAL_TIM_PWM_Start_DMA+0xea>
 8004040:	887b      	ldrh	r3, [r7, #2]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e119      	b.n	800427e <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d104      	bne.n	800405a <HAL_TIM_PWM_Start_DMA+0xfe>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2202      	movs	r2, #2
 8004054:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004058:	e016      	b.n	8004088 <HAL_TIM_PWM_Start_DMA+0x12c>
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	2b04      	cmp	r3, #4
 800405e:	d104      	bne.n	800406a <HAL_TIM_PWM_Start_DMA+0x10e>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2202      	movs	r2, #2
 8004064:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004068:	e00e      	b.n	8004088 <HAL_TIM_PWM_Start_DMA+0x12c>
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	2b08      	cmp	r3, #8
 800406e:	d104      	bne.n	800407a <HAL_TIM_PWM_Start_DMA+0x11e>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2202      	movs	r2, #2
 8004074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004078:	e006      	b.n	8004088 <HAL_TIM_PWM_Start_DMA+0x12c>
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2202      	movs	r2, #2
 800407e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004082:	e001      	b.n	8004088 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e0fa      	b.n	800427e <HAL_TIM_PWM_Start_DMA+0x322>
  }

  switch (Channel)
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	2b0c      	cmp	r3, #12
 800408c:	f200 80ae 	bhi.w	80041ec <HAL_TIM_PWM_Start_DMA+0x290>
 8004090:	a201      	add	r2, pc, #4	@ (adr r2, 8004098 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8004092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004096:	bf00      	nop
 8004098:	080040cd 	.word	0x080040cd
 800409c:	080041ed 	.word	0x080041ed
 80040a0:	080041ed 	.word	0x080041ed
 80040a4:	080041ed 	.word	0x080041ed
 80040a8:	08004115 	.word	0x08004115
 80040ac:	080041ed 	.word	0x080041ed
 80040b0:	080041ed 	.word	0x080041ed
 80040b4:	080041ed 	.word	0x080041ed
 80040b8:	0800415d 	.word	0x0800415d
 80040bc:	080041ed 	.word	0x080041ed
 80040c0:	080041ed 	.word	0x080041ed
 80040c4:	080041ed 	.word	0x080041ed
 80040c8:	080041a5 	.word	0x080041a5
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d0:	4a6d      	ldr	r2, [pc, #436]	@ (8004288 <HAL_TIM_PWM_Start_DMA+0x32c>)
 80040d2:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d8:	4a6c      	ldr	r2, [pc, #432]	@ (800428c <HAL_TIM_PWM_Start_DMA+0x330>)
 80040da:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e0:	4a6b      	ldr	r2, [pc, #428]	@ (8004290 <HAL_TIM_PWM_Start_DMA+0x334>)
 80040e2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80040e8:	6879      	ldr	r1, [r7, #4]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	3334      	adds	r3, #52	@ 0x34
 80040f0:	461a      	mov	r2, r3
 80040f2:	887b      	ldrh	r3, [r7, #2]
 80040f4:	f7fe fe7e 	bl	8002df4 <HAL_DMA_Start_IT>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d001      	beq.n	8004102 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e0bd      	b.n	800427e <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68da      	ldr	r2, [r3, #12]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004110:	60da      	str	r2, [r3, #12]
      break;
 8004112:	e06e      	b.n	80041f2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004118:	4a5b      	ldr	r2, [pc, #364]	@ (8004288 <HAL_TIM_PWM_Start_DMA+0x32c>)
 800411a:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004120:	4a5a      	ldr	r2, [pc, #360]	@ (800428c <HAL_TIM_PWM_Start_DMA+0x330>)
 8004122:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004128:	4a59      	ldr	r2, [pc, #356]	@ (8004290 <HAL_TIM_PWM_Start_DMA+0x334>)
 800412a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004130:	6879      	ldr	r1, [r7, #4]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	3338      	adds	r3, #56	@ 0x38
 8004138:	461a      	mov	r2, r3
 800413a:	887b      	ldrh	r3, [r7, #2]
 800413c:	f7fe fe5a 	bl	8002df4 <HAL_DMA_Start_IT>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e099      	b.n	800427e <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68da      	ldr	r2, [r3, #12]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004158:	60da      	str	r2, [r3, #12]
      break;
 800415a:	e04a      	b.n	80041f2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004160:	4a49      	ldr	r2, [pc, #292]	@ (8004288 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004162:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004168:	4a48      	ldr	r2, [pc, #288]	@ (800428c <HAL_TIM_PWM_Start_DMA+0x330>)
 800416a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004170:	4a47      	ldr	r2, [pc, #284]	@ (8004290 <HAL_TIM_PWM_Start_DMA+0x334>)
 8004172:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8004178:	6879      	ldr	r1, [r7, #4]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	333c      	adds	r3, #60	@ 0x3c
 8004180:	461a      	mov	r2, r3
 8004182:	887b      	ldrh	r3, [r7, #2]
 8004184:	f7fe fe36 	bl	8002df4 <HAL_DMA_Start_IT>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d001      	beq.n	8004192 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e075      	b.n	800427e <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	68da      	ldr	r2, [r3, #12]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80041a0:	60da      	str	r2, [r3, #12]
      break;
 80041a2:	e026      	b.n	80041f2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a8:	4a37      	ldr	r2, [pc, #220]	@ (8004288 <HAL_TIM_PWM_Start_DMA+0x32c>)
 80041aa:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b0:	4a36      	ldr	r2, [pc, #216]	@ (800428c <HAL_TIM_PWM_Start_DMA+0x330>)
 80041b2:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b8:	4a35      	ldr	r2, [pc, #212]	@ (8004290 <HAL_TIM_PWM_Start_DMA+0x334>)
 80041ba:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80041c0:	6879      	ldr	r1, [r7, #4]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	3340      	adds	r3, #64	@ 0x40
 80041c8:	461a      	mov	r2, r3
 80041ca:	887b      	ldrh	r3, [r7, #2]
 80041cc:	f7fe fe12 	bl	8002df4 <HAL_DMA_Start_IT>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d001      	beq.n	80041da <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e051      	b.n	800427e <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	68da      	ldr	r2, [r3, #12]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80041e8:	60da      	str	r2, [r3, #12]
      break;
 80041ea:	e002      	b.n	80041f2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	75fb      	strb	r3, [r7, #23]
      break;
 80041f0:	bf00      	nop
  }

  if (status == HAL_OK)
 80041f2:	7dfb      	ldrb	r3, [r7, #23]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d141      	bne.n	800427c <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2201      	movs	r2, #1
 80041fe:	68b9      	ldr	r1, [r7, #8]
 8004200:	4618      	mov	r0, r3
 8004202:	f000 ff1f 	bl	8005044 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a22      	ldr	r2, [pc, #136]	@ (8004294 <HAL_TIM_PWM_Start_DMA+0x338>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d107      	bne.n	8004220 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800421e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a1b      	ldr	r2, [pc, #108]	@ (8004294 <HAL_TIM_PWM_Start_DMA+0x338>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d00e      	beq.n	8004248 <HAL_TIM_PWM_Start_DMA+0x2ec>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004232:	d009      	beq.n	8004248 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a17      	ldr	r2, [pc, #92]	@ (8004298 <HAL_TIM_PWM_Start_DMA+0x33c>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d004      	beq.n	8004248 <HAL_TIM_PWM_Start_DMA+0x2ec>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a16      	ldr	r2, [pc, #88]	@ (800429c <HAL_TIM_PWM_Start_DMA+0x340>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d111      	bne.n	800426c <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	f003 0307 	and.w	r3, r3, #7
 8004252:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	2b06      	cmp	r3, #6
 8004258:	d010      	beq.n	800427c <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f042 0201 	orr.w	r2, r2, #1
 8004268:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800426a:	e007      	b.n	800427c <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f042 0201 	orr.w	r2, r2, #1
 800427a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800427c:	7dfb      	ldrb	r3, [r7, #23]
}
 800427e:	4618      	mov	r0, r3
 8004280:	3718      	adds	r7, #24
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	08004a1d 	.word	0x08004a1d
 800428c:	08004ac5 	.word	0x08004ac5
 8004290:	0800498b 	.word	0x0800498b
 8004294:	40012c00 	.word	0x40012c00
 8004298:	40000400 	.word	0x40000400
 800429c:	40000800 	.word	0x40000800

080042a0 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042aa:	2300      	movs	r3, #0
 80042ac:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	2b0c      	cmp	r3, #12
 80042b2:	d855      	bhi.n	8004360 <HAL_TIM_PWM_Stop_DMA+0xc0>
 80042b4:	a201      	add	r2, pc, #4	@ (adr r2, 80042bc <HAL_TIM_PWM_Stop_DMA+0x1c>)
 80042b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042ba:	bf00      	nop
 80042bc:	080042f1 	.word	0x080042f1
 80042c0:	08004361 	.word	0x08004361
 80042c4:	08004361 	.word	0x08004361
 80042c8:	08004361 	.word	0x08004361
 80042cc:	0800430d 	.word	0x0800430d
 80042d0:	08004361 	.word	0x08004361
 80042d4:	08004361 	.word	0x08004361
 80042d8:	08004361 	.word	0x08004361
 80042dc:	08004329 	.word	0x08004329
 80042e0:	08004361 	.word	0x08004361
 80042e4:	08004361 	.word	0x08004361
 80042e8:	08004361 	.word	0x08004361
 80042ec:	08004345 	.word	0x08004345
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	68da      	ldr	r2, [r3, #12]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80042fe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004304:	4618      	mov	r0, r3
 8004306:	f7fe fe11 	bl	8002f2c <HAL_DMA_Abort_IT>
      break;
 800430a:	e02c      	b.n	8004366 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	68da      	ldr	r2, [r3, #12]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800431a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004320:	4618      	mov	r0, r3
 8004322:	f7fe fe03 	bl	8002f2c <HAL_DMA_Abort_IT>
      break;
 8004326:	e01e      	b.n	8004366 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	68da      	ldr	r2, [r3, #12]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004336:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800433c:	4618      	mov	r0, r3
 800433e:	f7fe fdf5 	bl	8002f2c <HAL_DMA_Abort_IT>
      break;
 8004342:	e010      	b.n	8004366 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	68da      	ldr	r2, [r3, #12]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004352:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004358:	4618      	mov	r0, r3
 800435a:	f7fe fde7 	bl	8002f2c <HAL_DMA_Abort_IT>
      break;
 800435e:	e002      	b.n	8004366 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	73fb      	strb	r3, [r7, #15]
      break;
 8004364:	bf00      	nop
  }

  if (status == HAL_OK)
 8004366:	7bfb      	ldrb	r3, [r7, #15]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d157      	bne.n	800441c <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2200      	movs	r2, #0
 8004372:	6839      	ldr	r1, [r7, #0]
 8004374:	4618      	mov	r0, r3
 8004376:	f000 fe65 	bl	8005044 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a2a      	ldr	r2, [pc, #168]	@ (8004428 <HAL_TIM_PWM_Stop_DMA+0x188>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d117      	bne.n	80043b4 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	6a1a      	ldr	r2, [r3, #32]
 800438a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800438e:	4013      	ands	r3, r2
 8004390:	2b00      	cmp	r3, #0
 8004392:	d10f      	bne.n	80043b4 <HAL_TIM_PWM_Stop_DMA+0x114>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	6a1a      	ldr	r2, [r3, #32]
 800439a:	f240 4344 	movw	r3, #1092	@ 0x444
 800439e:	4013      	ands	r3, r2
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d107      	bne.n	80043b4 <HAL_TIM_PWM_Stop_DMA+0x114>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80043b2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	6a1a      	ldr	r2, [r3, #32]
 80043ba:	f241 1311 	movw	r3, #4369	@ 0x1111
 80043be:	4013      	ands	r3, r2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d10f      	bne.n	80043e4 <HAL_TIM_PWM_Stop_DMA+0x144>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	6a1a      	ldr	r2, [r3, #32]
 80043ca:	f240 4344 	movw	r3, #1092	@ 0x444
 80043ce:	4013      	ands	r3, r2
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d107      	bne.n	80043e4 <HAL_TIM_PWM_Stop_DMA+0x144>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f022 0201 	bic.w	r2, r2, #1
 80043e2:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d104      	bne.n	80043f4 <HAL_TIM_PWM_Stop_DMA+0x154>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043f2:	e013      	b.n	800441c <HAL_TIM_PWM_Stop_DMA+0x17c>
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	2b04      	cmp	r3, #4
 80043f8:	d104      	bne.n	8004404 <HAL_TIM_PWM_Stop_DMA+0x164>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2201      	movs	r2, #1
 80043fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004402:	e00b      	b.n	800441c <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	2b08      	cmp	r3, #8
 8004408:	d104      	bne.n	8004414 <HAL_TIM_PWM_Stop_DMA+0x174>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2201      	movs	r2, #1
 800440e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004412:	e003      	b.n	800441c <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 800441c:	7bfb      	ldrb	r3, [r7, #15]
}
 800441e:	4618      	mov	r0, r3
 8004420:	3710      	adds	r7, #16
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	40012c00 	.word	0x40012c00

0800442c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	f003 0302 	and.w	r3, r3, #2
 800444a:	2b00      	cmp	r3, #0
 800444c:	d020      	beq.n	8004490 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d01b      	beq.n	8004490 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f06f 0202 	mvn.w	r2, #2
 8004460:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2201      	movs	r2, #1
 8004466:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	699b      	ldr	r3, [r3, #24]
 800446e:	f003 0303 	and.w	r3, r3, #3
 8004472:	2b00      	cmp	r3, #0
 8004474:	d003      	beq.n	800447e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 fa63 	bl	8004942 <HAL_TIM_IC_CaptureCallback>
 800447c:	e005      	b.n	800448a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 fa56 	bl	8004930 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f7fc fca9 	bl	8000ddc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	f003 0304 	and.w	r3, r3, #4
 8004496:	2b00      	cmp	r3, #0
 8004498:	d020      	beq.n	80044dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f003 0304 	and.w	r3, r3, #4
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d01b      	beq.n	80044dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f06f 0204 	mvn.w	r2, #4
 80044ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2202      	movs	r2, #2
 80044b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	699b      	ldr	r3, [r3, #24]
 80044ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d003      	beq.n	80044ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f000 fa3d 	bl	8004942 <HAL_TIM_IC_CaptureCallback>
 80044c8:	e005      	b.n	80044d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f000 fa30 	bl	8004930 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f7fc fc83 	bl	8000ddc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	f003 0308 	and.w	r3, r3, #8
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d020      	beq.n	8004528 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f003 0308 	and.w	r3, r3, #8
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d01b      	beq.n	8004528 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f06f 0208 	mvn.w	r2, #8
 80044f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2204      	movs	r2, #4
 80044fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	69db      	ldr	r3, [r3, #28]
 8004506:	f003 0303 	and.w	r3, r3, #3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d003      	beq.n	8004516 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 fa17 	bl	8004942 <HAL_TIM_IC_CaptureCallback>
 8004514:	e005      	b.n	8004522 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 fa0a 	bl	8004930 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f7fc fc5d 	bl	8000ddc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2200      	movs	r2, #0
 8004526:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	f003 0310 	and.w	r3, r3, #16
 800452e:	2b00      	cmp	r3, #0
 8004530:	d020      	beq.n	8004574 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f003 0310 	and.w	r3, r3, #16
 8004538:	2b00      	cmp	r3, #0
 800453a:	d01b      	beq.n	8004574 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f06f 0210 	mvn.w	r2, #16
 8004544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2208      	movs	r2, #8
 800454a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	69db      	ldr	r3, [r3, #28]
 8004552:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004556:	2b00      	cmp	r3, #0
 8004558:	d003      	beq.n	8004562 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f000 f9f1 	bl	8004942 <HAL_TIM_IC_CaptureCallback>
 8004560:	e005      	b.n	800456e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 f9e4 	bl	8004930 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f7fc fc37 	bl	8000ddc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	f003 0301 	and.w	r3, r3, #1
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00c      	beq.n	8004598 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f003 0301 	and.w	r3, r3, #1
 8004584:	2b00      	cmp	r3, #0
 8004586:	d007      	beq.n	8004598 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f06f 0201 	mvn.w	r2, #1
 8004590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f9c3 	bl	800491e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00c      	beq.n	80045bc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d007      	beq.n	80045bc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80045b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 fdcf 	bl	800515a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d00c      	beq.n	80045e0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d007      	beq.n	80045e0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80045d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 f9c3 	bl	8004966 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	f003 0320 	and.w	r3, r3, #32
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00c      	beq.n	8004604 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f003 0320 	and.w	r3, r3, #32
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d007      	beq.n	8004604 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f06f 0220 	mvn.w	r2, #32
 80045fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f000 fda2 	bl	8005148 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004604:	bf00      	nop
 8004606:	3710      	adds	r7, #16
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b086      	sub	sp, #24
 8004610:	af00      	add	r7, sp, #0
 8004612:	60f8      	str	r0, [r7, #12]
 8004614:	60b9      	str	r1, [r7, #8]
 8004616:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004618:	2300      	movs	r3, #0
 800461a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004622:	2b01      	cmp	r3, #1
 8004624:	d101      	bne.n	800462a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004626:	2302      	movs	r3, #2
 8004628:	e0ae      	b.n	8004788 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2201      	movs	r2, #1
 800462e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2b0c      	cmp	r3, #12
 8004636:	f200 809f 	bhi.w	8004778 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800463a:	a201      	add	r2, pc, #4	@ (adr r2, 8004640 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800463c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004640:	08004675 	.word	0x08004675
 8004644:	08004779 	.word	0x08004779
 8004648:	08004779 	.word	0x08004779
 800464c:	08004779 	.word	0x08004779
 8004650:	080046b5 	.word	0x080046b5
 8004654:	08004779 	.word	0x08004779
 8004658:	08004779 	.word	0x08004779
 800465c:	08004779 	.word	0x08004779
 8004660:	080046f7 	.word	0x080046f7
 8004664:	08004779 	.word	0x08004779
 8004668:	08004779 	.word	0x08004779
 800466c:	08004779 	.word	0x08004779
 8004670:	08004737 	.word	0x08004737
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68b9      	ldr	r1, [r7, #8]
 800467a:	4618      	mov	r0, r3
 800467c:	f000 fac4 	bl	8004c08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	699a      	ldr	r2, [r3, #24]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f042 0208 	orr.w	r2, r2, #8
 800468e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	699a      	ldr	r2, [r3, #24]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f022 0204 	bic.w	r2, r2, #4
 800469e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	6999      	ldr	r1, [r3, #24]
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	691a      	ldr	r2, [r3, #16]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	430a      	orrs	r2, r1
 80046b0:	619a      	str	r2, [r3, #24]
      break;
 80046b2:	e064      	b.n	800477e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	68b9      	ldr	r1, [r7, #8]
 80046ba:	4618      	mov	r0, r3
 80046bc:	f000 fb0a 	bl	8004cd4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	699a      	ldr	r2, [r3, #24]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	699a      	ldr	r2, [r3, #24]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	6999      	ldr	r1, [r3, #24]
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	021a      	lsls	r2, r3, #8
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	430a      	orrs	r2, r1
 80046f2:	619a      	str	r2, [r3, #24]
      break;
 80046f4:	e043      	b.n	800477e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68b9      	ldr	r1, [r7, #8]
 80046fc:	4618      	mov	r0, r3
 80046fe:	f000 fb53 	bl	8004da8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	69da      	ldr	r2, [r3, #28]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f042 0208 	orr.w	r2, r2, #8
 8004710:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	69da      	ldr	r2, [r3, #28]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f022 0204 	bic.w	r2, r2, #4
 8004720:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	69d9      	ldr	r1, [r3, #28]
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	691a      	ldr	r2, [r3, #16]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	430a      	orrs	r2, r1
 8004732:	61da      	str	r2, [r3, #28]
      break;
 8004734:	e023      	b.n	800477e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68b9      	ldr	r1, [r7, #8]
 800473c:	4618      	mov	r0, r3
 800473e:	f000 fb9d 	bl	8004e7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	69da      	ldr	r2, [r3, #28]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004750:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	69da      	ldr	r2, [r3, #28]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004760:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	69d9      	ldr	r1, [r3, #28]
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	691b      	ldr	r3, [r3, #16]
 800476c:	021a      	lsls	r2, r3, #8
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	430a      	orrs	r2, r1
 8004774:	61da      	str	r2, [r3, #28]
      break;
 8004776:	e002      	b.n	800477e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	75fb      	strb	r3, [r7, #23]
      break;
 800477c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004786:	7dfb      	ldrb	r3, [r7, #23]
}
 8004788:	4618      	mov	r0, r3
 800478a:	3718      	adds	r7, #24
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800479a:	2300      	movs	r3, #0
 800479c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d101      	bne.n	80047ac <HAL_TIM_ConfigClockSource+0x1c>
 80047a8:	2302      	movs	r3, #2
 80047aa:	e0b4      	b.n	8004916 <HAL_TIM_ConfigClockSource+0x186>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2202      	movs	r2, #2
 80047b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80047ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68ba      	ldr	r2, [r7, #8]
 80047da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047e4:	d03e      	beq.n	8004864 <HAL_TIM_ConfigClockSource+0xd4>
 80047e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047ea:	f200 8087 	bhi.w	80048fc <HAL_TIM_ConfigClockSource+0x16c>
 80047ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047f2:	f000 8086 	beq.w	8004902 <HAL_TIM_ConfigClockSource+0x172>
 80047f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047fa:	d87f      	bhi.n	80048fc <HAL_TIM_ConfigClockSource+0x16c>
 80047fc:	2b70      	cmp	r3, #112	@ 0x70
 80047fe:	d01a      	beq.n	8004836 <HAL_TIM_ConfigClockSource+0xa6>
 8004800:	2b70      	cmp	r3, #112	@ 0x70
 8004802:	d87b      	bhi.n	80048fc <HAL_TIM_ConfigClockSource+0x16c>
 8004804:	2b60      	cmp	r3, #96	@ 0x60
 8004806:	d050      	beq.n	80048aa <HAL_TIM_ConfigClockSource+0x11a>
 8004808:	2b60      	cmp	r3, #96	@ 0x60
 800480a:	d877      	bhi.n	80048fc <HAL_TIM_ConfigClockSource+0x16c>
 800480c:	2b50      	cmp	r3, #80	@ 0x50
 800480e:	d03c      	beq.n	800488a <HAL_TIM_ConfigClockSource+0xfa>
 8004810:	2b50      	cmp	r3, #80	@ 0x50
 8004812:	d873      	bhi.n	80048fc <HAL_TIM_ConfigClockSource+0x16c>
 8004814:	2b40      	cmp	r3, #64	@ 0x40
 8004816:	d058      	beq.n	80048ca <HAL_TIM_ConfigClockSource+0x13a>
 8004818:	2b40      	cmp	r3, #64	@ 0x40
 800481a:	d86f      	bhi.n	80048fc <HAL_TIM_ConfigClockSource+0x16c>
 800481c:	2b30      	cmp	r3, #48	@ 0x30
 800481e:	d064      	beq.n	80048ea <HAL_TIM_ConfigClockSource+0x15a>
 8004820:	2b30      	cmp	r3, #48	@ 0x30
 8004822:	d86b      	bhi.n	80048fc <HAL_TIM_ConfigClockSource+0x16c>
 8004824:	2b20      	cmp	r3, #32
 8004826:	d060      	beq.n	80048ea <HAL_TIM_ConfigClockSource+0x15a>
 8004828:	2b20      	cmp	r3, #32
 800482a:	d867      	bhi.n	80048fc <HAL_TIM_ConfigClockSource+0x16c>
 800482c:	2b00      	cmp	r3, #0
 800482e:	d05c      	beq.n	80048ea <HAL_TIM_ConfigClockSource+0x15a>
 8004830:	2b10      	cmp	r3, #16
 8004832:	d05a      	beq.n	80048ea <HAL_TIM_ConfigClockSource+0x15a>
 8004834:	e062      	b.n	80048fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004846:	f000 fbde 	bl	8005006 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004858:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	68ba      	ldr	r2, [r7, #8]
 8004860:	609a      	str	r2, [r3, #8]
      break;
 8004862:	e04f      	b.n	8004904 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004874:	f000 fbc7 	bl	8005006 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	689a      	ldr	r2, [r3, #8]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004886:	609a      	str	r2, [r3, #8]
      break;
 8004888:	e03c      	b.n	8004904 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004896:	461a      	mov	r2, r3
 8004898:	f000 fb3e 	bl	8004f18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2150      	movs	r1, #80	@ 0x50
 80048a2:	4618      	mov	r0, r3
 80048a4:	f000 fb95 	bl	8004fd2 <TIM_ITRx_SetConfig>
      break;
 80048a8:	e02c      	b.n	8004904 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048b6:	461a      	mov	r2, r3
 80048b8:	f000 fb5c 	bl	8004f74 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	2160      	movs	r1, #96	@ 0x60
 80048c2:	4618      	mov	r0, r3
 80048c4:	f000 fb85 	bl	8004fd2 <TIM_ITRx_SetConfig>
      break;
 80048c8:	e01c      	b.n	8004904 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048d6:	461a      	mov	r2, r3
 80048d8:	f000 fb1e 	bl	8004f18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2140      	movs	r1, #64	@ 0x40
 80048e2:	4618      	mov	r0, r3
 80048e4:	f000 fb75 	bl	8004fd2 <TIM_ITRx_SetConfig>
      break;
 80048e8:	e00c      	b.n	8004904 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4619      	mov	r1, r3
 80048f4:	4610      	mov	r0, r2
 80048f6:	f000 fb6c 	bl	8004fd2 <TIM_ITRx_SetConfig>
      break;
 80048fa:	e003      	b.n	8004904 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004900:	e000      	b.n	8004904 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004902:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004914:	7bfb      	ldrb	r3, [r7, #15]
}
 8004916:	4618      	mov	r0, r3
 8004918:	3710      	adds	r7, #16
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}

0800491e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800491e:	b480      	push	{r7}
 8004920:	b083      	sub	sp, #12
 8004922:	af00      	add	r7, sp, #0
 8004924:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004926:	bf00      	nop
 8004928:	370c      	adds	r7, #12
 800492a:	46bd      	mov	sp, r7
 800492c:	bc80      	pop	{r7}
 800492e:	4770      	bx	lr

08004930 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004930:	b480      	push	{r7}
 8004932:	b083      	sub	sp, #12
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004938:	bf00      	nop
 800493a:	370c      	adds	r7, #12
 800493c:	46bd      	mov	sp, r7
 800493e:	bc80      	pop	{r7}
 8004940:	4770      	bx	lr

08004942 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004942:	b480      	push	{r7}
 8004944:	b083      	sub	sp, #12
 8004946:	af00      	add	r7, sp, #0
 8004948:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800494a:	bf00      	nop
 800494c:	370c      	adds	r7, #12
 800494e:	46bd      	mov	sp, r7
 8004950:	bc80      	pop	{r7}
 8004952:	4770      	bx	lr

08004954 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800495c:	bf00      	nop
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	bc80      	pop	{r7}
 8004964:	4770      	bx	lr

08004966 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004966:	b480      	push	{r7}
 8004968:	b083      	sub	sp, #12
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800496e:	bf00      	nop
 8004970:	370c      	adds	r7, #12
 8004972:	46bd      	mov	sp, r7
 8004974:	bc80      	pop	{r7}
 8004976:	4770      	bx	lr

08004978 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004980:	bf00      	nop
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	bc80      	pop	{r7}
 8004988:	4770      	bx	lr

0800498a <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800498a:	b580      	push	{r7, lr}
 800498c:	b084      	sub	sp, #16
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004996:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d107      	bne.n	80049b2 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2201      	movs	r2, #1
 80049a6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049b0:	e02a      	b.n	8004a08 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d107      	bne.n	80049cc <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2202      	movs	r2, #2
 80049c0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2201      	movs	r2, #1
 80049c6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049ca:	e01d      	b.n	8004a08 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d107      	bne.n	80049e6 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2204      	movs	r2, #4
 80049da:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049e4:	e010      	b.n	8004a08 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d107      	bne.n	8004a00 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2208      	movs	r2, #8
 80049f4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2201      	movs	r2, #1
 80049fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80049fe:	e003      	b.n	8004a08 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004a08:	68f8      	ldr	r0, [r7, #12]
 8004a0a:	f7ff ffb5 	bl	8004978 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	771a      	strb	r2, [r3, #28]
}
 8004a14:	bf00      	nop
 8004a16:	3710      	adds	r7, #16
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a28:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d10b      	bne.n	8004a4c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2201      	movs	r2, #1
 8004a38:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	699b      	ldr	r3, [r3, #24]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d136      	bne.n	8004ab0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2201      	movs	r2, #1
 8004a46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a4a:	e031      	b.n	8004ab0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d10b      	bne.n	8004a6e <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2202      	movs	r2, #2
 8004a5a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	699b      	ldr	r3, [r3, #24]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d125      	bne.n	8004ab0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a6c:	e020      	b.n	8004ab0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a72:	687a      	ldr	r2, [r7, #4]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d10b      	bne.n	8004a90 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2204      	movs	r2, #4
 8004a7c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d114      	bne.n	8004ab0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a8e:	e00f      	b.n	8004ab0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d10a      	bne.n	8004ab0 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2208      	movs	r2, #8
 8004a9e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	699b      	ldr	r3, [r3, #24]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d103      	bne.n	8004ab0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ab0:	68f8      	ldr	r0, [r7, #12]
 8004ab2:	f7fc f993 	bl	8000ddc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	771a      	strb	r2, [r3, #28]
}
 8004abc:	bf00      	nop
 8004abe:	3710      	adds	r7, #16
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b084      	sub	sp, #16
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d103      	bne.n	8004ae4 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	771a      	strb	r2, [r3, #28]
 8004ae2:	e019      	b.n	8004b18 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ae8:	687a      	ldr	r2, [r7, #4]
 8004aea:	429a      	cmp	r2, r3
 8004aec:	d103      	bne.n	8004af6 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2202      	movs	r2, #2
 8004af2:	771a      	strb	r2, [r3, #28]
 8004af4:	e010      	b.n	8004b18 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d103      	bne.n	8004b08 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2204      	movs	r2, #4
 8004b04:	771a      	strb	r2, [r3, #28]
 8004b06:	e007      	b.n	8004b18 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d102      	bne.n	8004b18 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2208      	movs	r2, #8
 8004b16:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004b18:	68f8      	ldr	r0, [r7, #12]
 8004b1a:	f7ff ff1b 	bl	8004954 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2200      	movs	r2, #0
 8004b22:	771a      	strb	r2, [r3, #28]
}
 8004b24:	bf00      	nop
 8004b26:	3710      	adds	r7, #16
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b085      	sub	sp, #20
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	4a2f      	ldr	r2, [pc, #188]	@ (8004bfc <TIM_Base_SetConfig+0xd0>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d00b      	beq.n	8004b5c <TIM_Base_SetConfig+0x30>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b4a:	d007      	beq.n	8004b5c <TIM_Base_SetConfig+0x30>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a2c      	ldr	r2, [pc, #176]	@ (8004c00 <TIM_Base_SetConfig+0xd4>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d003      	beq.n	8004b5c <TIM_Base_SetConfig+0x30>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	4a2b      	ldr	r2, [pc, #172]	@ (8004c04 <TIM_Base_SetConfig+0xd8>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d108      	bne.n	8004b6e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	68fa      	ldr	r2, [r7, #12]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4a22      	ldr	r2, [pc, #136]	@ (8004bfc <TIM_Base_SetConfig+0xd0>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d00b      	beq.n	8004b8e <TIM_Base_SetConfig+0x62>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b7c:	d007      	beq.n	8004b8e <TIM_Base_SetConfig+0x62>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4a1f      	ldr	r2, [pc, #124]	@ (8004c00 <TIM_Base_SetConfig+0xd4>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d003      	beq.n	8004b8e <TIM_Base_SetConfig+0x62>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	4a1e      	ldr	r2, [pc, #120]	@ (8004c04 <TIM_Base_SetConfig+0xd8>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d108      	bne.n	8004ba0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	68db      	ldr	r3, [r3, #12]
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	695b      	ldr	r3, [r3, #20]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	68fa      	ldr	r2, [r7, #12]
 8004bb2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	689a      	ldr	r2, [r3, #8]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	4a0d      	ldr	r2, [pc, #52]	@ (8004bfc <TIM_Base_SetConfig+0xd0>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d103      	bne.n	8004bd4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	691a      	ldr	r2, [r3, #16]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	f003 0301 	and.w	r3, r3, #1
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d005      	beq.n	8004bf2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	f023 0201 	bic.w	r2, r3, #1
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	611a      	str	r2, [r3, #16]
  }
}
 8004bf2:	bf00      	nop
 8004bf4:	3714      	adds	r7, #20
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bc80      	pop	{r7}
 8004bfa:	4770      	bx	lr
 8004bfc:	40012c00 	.word	0x40012c00
 8004c00:	40000400 	.word	0x40000400
 8004c04:	40000800 	.word	0x40000800

08004c08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b087      	sub	sp, #28
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a1b      	ldr	r3, [r3, #32]
 8004c1c:	f023 0201 	bic.w	r2, r3, #1
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	699b      	ldr	r3, [r3, #24]
 8004c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f023 0303 	bic.w	r3, r3, #3
 8004c3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	f023 0302 	bic.w	r3, r3, #2
 8004c50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	697a      	ldr	r2, [r7, #20]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a1c      	ldr	r2, [pc, #112]	@ (8004cd0 <TIM_OC1_SetConfig+0xc8>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d10c      	bne.n	8004c7e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	f023 0308 	bic.w	r3, r3, #8
 8004c6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	697a      	ldr	r2, [r7, #20]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	f023 0304 	bic.w	r3, r3, #4
 8004c7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a13      	ldr	r2, [pc, #76]	@ (8004cd0 <TIM_OC1_SetConfig+0xc8>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d111      	bne.n	8004caa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	695b      	ldr	r3, [r3, #20]
 8004c9a:	693a      	ldr	r2, [r7, #16]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	699b      	ldr	r3, [r3, #24]
 8004ca4:	693a      	ldr	r2, [r7, #16]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	685a      	ldr	r2, [r3, #4]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	697a      	ldr	r2, [r7, #20]
 8004cc2:	621a      	str	r2, [r3, #32]
}
 8004cc4:	bf00      	nop
 8004cc6:	371c      	adds	r7, #28
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bc80      	pop	{r7}
 8004ccc:	4770      	bx	lr
 8004cce:	bf00      	nop
 8004cd0:	40012c00 	.word	0x40012c00

08004cd4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b087      	sub	sp, #28
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a1b      	ldr	r3, [r3, #32]
 8004ce8:	f023 0210 	bic.w	r2, r3, #16
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	699b      	ldr	r3, [r3, #24]
 8004cfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	021b      	lsls	r3, r3, #8
 8004d12:	68fa      	ldr	r2, [r7, #12]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	f023 0320 	bic.w	r3, r3, #32
 8004d1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	011b      	lsls	r3, r3, #4
 8004d26:	697a      	ldr	r2, [r7, #20]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	4a1d      	ldr	r2, [pc, #116]	@ (8004da4 <TIM_OC2_SetConfig+0xd0>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d10d      	bne.n	8004d50 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	011b      	lsls	r3, r3, #4
 8004d42:	697a      	ldr	r2, [r7, #20]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d4e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	4a14      	ldr	r2, [pc, #80]	@ (8004da4 <TIM_OC2_SetConfig+0xd0>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d113      	bne.n	8004d80 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	695b      	ldr	r3, [r3, #20]
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	693a      	ldr	r2, [r7, #16]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	699b      	ldr	r3, [r3, #24]
 8004d78:	009b      	lsls	r3, r3, #2
 8004d7a:	693a      	ldr	r2, [r7, #16]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	693a      	ldr	r2, [r7, #16]
 8004d84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	68fa      	ldr	r2, [r7, #12]
 8004d8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	685a      	ldr	r2, [r3, #4]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	697a      	ldr	r2, [r7, #20]
 8004d98:	621a      	str	r2, [r3, #32]
}
 8004d9a:	bf00      	nop
 8004d9c:	371c      	adds	r7, #28
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bc80      	pop	{r7}
 8004da2:	4770      	bx	lr
 8004da4:	40012c00 	.word	0x40012c00

08004da8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b087      	sub	sp, #28
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
 8004db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a1b      	ldr	r3, [r3, #32]
 8004db6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a1b      	ldr	r3, [r3, #32]
 8004dbc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	69db      	ldr	r3, [r3, #28]
 8004dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f023 0303 	bic.w	r3, r3, #3
 8004dde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	68fa      	ldr	r2, [r7, #12]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004df0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	021b      	lsls	r3, r3, #8
 8004df8:	697a      	ldr	r2, [r7, #20]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a1d      	ldr	r2, [pc, #116]	@ (8004e78 <TIM_OC3_SetConfig+0xd0>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d10d      	bne.n	8004e22 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004e0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	021b      	lsls	r3, r3, #8
 8004e14:	697a      	ldr	r2, [r7, #20]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004e20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a14      	ldr	r2, [pc, #80]	@ (8004e78 <TIM_OC3_SetConfig+0xd0>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d113      	bne.n	8004e52 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	695b      	ldr	r3, [r3, #20]
 8004e3e:	011b      	lsls	r3, r3, #4
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	011b      	lsls	r3, r3, #4
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	68fa      	ldr	r2, [r7, #12]
 8004e5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	685a      	ldr	r2, [r3, #4]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	697a      	ldr	r2, [r7, #20]
 8004e6a:	621a      	str	r2, [r3, #32]
}
 8004e6c:	bf00      	nop
 8004e6e:	371c      	adds	r7, #28
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bc80      	pop	{r7}
 8004e74:	4770      	bx	lr
 8004e76:	bf00      	nop
 8004e78:	40012c00 	.word	0x40012c00

08004e7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b087      	sub	sp, #28
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a1b      	ldr	r3, [r3, #32]
 8004e8a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a1b      	ldr	r3, [r3, #32]
 8004e90:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	69db      	ldr	r3, [r3, #28]
 8004ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004eb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	021b      	lsls	r3, r3, #8
 8004eba:	68fa      	ldr	r2, [r7, #12]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ec6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	031b      	lsls	r3, r3, #12
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4a0f      	ldr	r2, [pc, #60]	@ (8004f14 <TIM_OC4_SetConfig+0x98>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d109      	bne.n	8004ef0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004ee2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	695b      	ldr	r3, [r3, #20]
 8004ee8:	019b      	lsls	r3, r3, #6
 8004eea:	697a      	ldr	r2, [r7, #20]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	697a      	ldr	r2, [r7, #20]
 8004ef4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	68fa      	ldr	r2, [r7, #12]
 8004efa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	685a      	ldr	r2, [r3, #4]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	693a      	ldr	r2, [r7, #16]
 8004f08:	621a      	str	r2, [r3, #32]
}
 8004f0a:	bf00      	nop
 8004f0c:	371c      	adds	r7, #28
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bc80      	pop	{r7}
 8004f12:	4770      	bx	lr
 8004f14:	40012c00 	.word	0x40012c00

08004f18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6a1b      	ldr	r3, [r3, #32]
 8004f28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6a1b      	ldr	r3, [r3, #32]
 8004f2e:	f023 0201 	bic.w	r2, r3, #1
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	699b      	ldr	r3, [r3, #24]
 8004f3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	011b      	lsls	r3, r3, #4
 8004f48:	693a      	ldr	r2, [r7, #16]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	f023 030a 	bic.w	r3, r3, #10
 8004f54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	693a      	ldr	r2, [r7, #16]
 8004f62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	621a      	str	r2, [r3, #32]
}
 8004f6a:	bf00      	nop
 8004f6c:	371c      	adds	r7, #28
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bc80      	pop	{r7}
 8004f72:	4770      	bx	lr

08004f74 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b087      	sub	sp, #28
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	60b9      	str	r1, [r7, #8]
 8004f7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6a1b      	ldr	r3, [r3, #32]
 8004f84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	6a1b      	ldr	r3, [r3, #32]
 8004f8a:	f023 0210 	bic.w	r2, r3, #16
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	699b      	ldr	r3, [r3, #24]
 8004f96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	031b      	lsls	r3, r3, #12
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004fb0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	011b      	lsls	r3, r3, #4
 8004fb6:	697a      	ldr	r2, [r7, #20]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	693a      	ldr	r2, [r7, #16]
 8004fc0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	697a      	ldr	r2, [r7, #20]
 8004fc6:	621a      	str	r2, [r3, #32]
}
 8004fc8:	bf00      	nop
 8004fca:	371c      	adds	r7, #28
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bc80      	pop	{r7}
 8004fd0:	4770      	bx	lr

08004fd2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	b085      	sub	sp, #20
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	6078      	str	r0, [r7, #4]
 8004fda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fe8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fea:	683a      	ldr	r2, [r7, #0]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	f043 0307 	orr.w	r3, r3, #7
 8004ff4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	68fa      	ldr	r2, [r7, #12]
 8004ffa:	609a      	str	r2, [r3, #8]
}
 8004ffc:	bf00      	nop
 8004ffe:	3714      	adds	r7, #20
 8005000:	46bd      	mov	sp, r7
 8005002:	bc80      	pop	{r7}
 8005004:	4770      	bx	lr

08005006 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005006:	b480      	push	{r7}
 8005008:	b087      	sub	sp, #28
 800500a:	af00      	add	r7, sp, #0
 800500c:	60f8      	str	r0, [r7, #12]
 800500e:	60b9      	str	r1, [r7, #8]
 8005010:	607a      	str	r2, [r7, #4]
 8005012:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005020:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	021a      	lsls	r2, r3, #8
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	431a      	orrs	r2, r3
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	4313      	orrs	r3, r2
 800502e:	697a      	ldr	r2, [r7, #20]
 8005030:	4313      	orrs	r3, r2
 8005032:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	697a      	ldr	r2, [r7, #20]
 8005038:	609a      	str	r2, [r3, #8]
}
 800503a:	bf00      	nop
 800503c:	371c      	adds	r7, #28
 800503e:	46bd      	mov	sp, r7
 8005040:	bc80      	pop	{r7}
 8005042:	4770      	bx	lr

08005044 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005044:	b480      	push	{r7}
 8005046:	b087      	sub	sp, #28
 8005048:	af00      	add	r7, sp, #0
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	f003 031f 	and.w	r3, r3, #31
 8005056:	2201      	movs	r2, #1
 8005058:	fa02 f303 	lsl.w	r3, r2, r3
 800505c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6a1a      	ldr	r2, [r3, #32]
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	43db      	mvns	r3, r3
 8005066:	401a      	ands	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6a1a      	ldr	r2, [r3, #32]
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	f003 031f 	and.w	r3, r3, #31
 8005076:	6879      	ldr	r1, [r7, #4]
 8005078:	fa01 f303 	lsl.w	r3, r1, r3
 800507c:	431a      	orrs	r2, r3
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	621a      	str	r2, [r3, #32]
}
 8005082:	bf00      	nop
 8005084:	371c      	adds	r7, #28
 8005086:	46bd      	mov	sp, r7
 8005088:	bc80      	pop	{r7}
 800508a:	4770      	bx	lr

0800508c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800508c:	b480      	push	{r7}
 800508e:	b085      	sub	sp, #20
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800509c:	2b01      	cmp	r3, #1
 800509e:	d101      	bne.n	80050a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050a0:	2302      	movs	r3, #2
 80050a2:	e046      	b.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2202      	movs	r2, #2
 80050b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	68fa      	ldr	r2, [r7, #12]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	68fa      	ldr	r2, [r7, #12]
 80050dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a16      	ldr	r2, [pc, #88]	@ (800513c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d00e      	beq.n	8005106 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050f0:	d009      	beq.n	8005106 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a12      	ldr	r2, [pc, #72]	@ (8005140 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d004      	beq.n	8005106 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a10      	ldr	r2, [pc, #64]	@ (8005144 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d10c      	bne.n	8005120 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800510c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	68ba      	ldr	r2, [r7, #8]
 8005114:	4313      	orrs	r3, r2
 8005116:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	68ba      	ldr	r2, [r7, #8]
 800511e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005130:	2300      	movs	r3, #0
}
 8005132:	4618      	mov	r0, r3
 8005134:	3714      	adds	r7, #20
 8005136:	46bd      	mov	sp, r7
 8005138:	bc80      	pop	{r7}
 800513a:	4770      	bx	lr
 800513c:	40012c00 	.word	0x40012c00
 8005140:	40000400 	.word	0x40000400
 8005144:	40000800 	.word	0x40000800

08005148 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005148:	b480      	push	{r7}
 800514a:	b083      	sub	sp, #12
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005150:	bf00      	nop
 8005152:	370c      	adds	r7, #12
 8005154:	46bd      	mov	sp, r7
 8005156:	bc80      	pop	{r7}
 8005158:	4770      	bx	lr

0800515a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800515a:	b480      	push	{r7}
 800515c:	b083      	sub	sp, #12
 800515e:	af00      	add	r7, sp, #0
 8005160:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005162:	bf00      	nop
 8005164:	370c      	adds	r7, #12
 8005166:	46bd      	mov	sp, r7
 8005168:	bc80      	pop	{r7}
 800516a:	4770      	bx	lr

0800516c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b082      	sub	sp, #8
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d101      	bne.n	800517e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e042      	b.n	8005204 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005184:	b2db      	uxtb	r3, r3
 8005186:	2b00      	cmp	r3, #0
 8005188:	d106      	bne.n	8005198 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f7fc ff34 	bl	8002000 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2224      	movs	r2, #36	@ 0x24
 800519c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68da      	ldr	r2, [r3, #12]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f000 fdb7 	bl	8005d24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	691a      	ldr	r2, [r3, #16]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80051c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	695a      	ldr	r2, [r3, #20]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80051d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	68da      	ldr	r2, [r3, #12]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80051e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2220      	movs	r2, #32
 80051f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2220      	movs	r2, #32
 80051f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005202:	2300      	movs	r3, #0
}
 8005204:	4618      	mov	r0, r3
 8005206:	3708      	adds	r7, #8
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}

0800520c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b08a      	sub	sp, #40	@ 0x28
 8005210:	af02      	add	r7, sp, #8
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	603b      	str	r3, [r7, #0]
 8005218:	4613      	mov	r3, r2
 800521a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800521c:	2300      	movs	r3, #0
 800521e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005226:	b2db      	uxtb	r3, r3
 8005228:	2b20      	cmp	r3, #32
 800522a:	d175      	bne.n	8005318 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d002      	beq.n	8005238 <HAL_UART_Transmit+0x2c>
 8005232:	88fb      	ldrh	r3, [r7, #6]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d101      	bne.n	800523c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e06e      	b.n	800531a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2200      	movs	r2, #0
 8005240:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2221      	movs	r2, #33	@ 0x21
 8005246:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800524a:	f7fd fc3d 	bl	8002ac8 <HAL_GetTick>
 800524e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	88fa      	ldrh	r2, [r7, #6]
 8005254:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	88fa      	ldrh	r2, [r7, #6]
 800525a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005264:	d108      	bne.n	8005278 <HAL_UART_Transmit+0x6c>
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d104      	bne.n	8005278 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800526e:	2300      	movs	r3, #0
 8005270:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	61bb      	str	r3, [r7, #24]
 8005276:	e003      	b.n	8005280 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800527c:	2300      	movs	r3, #0
 800527e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005280:	e02e      	b.n	80052e0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	9300      	str	r3, [sp, #0]
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	2200      	movs	r2, #0
 800528a:	2180      	movs	r1, #128	@ 0x80
 800528c:	68f8      	ldr	r0, [r7, #12]
 800528e:	f000 fb1c 	bl	80058ca <UART_WaitOnFlagUntilTimeout>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d005      	beq.n	80052a4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2220      	movs	r2, #32
 800529c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80052a0:	2303      	movs	r3, #3
 80052a2:	e03a      	b.n	800531a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10b      	bne.n	80052c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052aa:	69bb      	ldr	r3, [r7, #24]
 80052ac:	881b      	ldrh	r3, [r3, #0]
 80052ae:	461a      	mov	r2, r3
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	3302      	adds	r3, #2
 80052be:	61bb      	str	r3, [r7, #24]
 80052c0:	e007      	b.n	80052d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80052c2:	69fb      	ldr	r3, [r7, #28]
 80052c4:	781a      	ldrb	r2, [r3, #0]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80052cc:	69fb      	ldr	r3, [r7, #28]
 80052ce:	3301      	adds	r3, #1
 80052d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	3b01      	subs	r3, #1
 80052da:	b29a      	uxth	r2, r3
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d1cb      	bne.n	8005282 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	9300      	str	r3, [sp, #0]
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	2200      	movs	r2, #0
 80052f2:	2140      	movs	r1, #64	@ 0x40
 80052f4:	68f8      	ldr	r0, [r7, #12]
 80052f6:	f000 fae8 	bl	80058ca <UART_WaitOnFlagUntilTimeout>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d005      	beq.n	800530c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2220      	movs	r2, #32
 8005304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005308:	2303      	movs	r3, #3
 800530a:	e006      	b.n	800531a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2220      	movs	r2, #32
 8005310:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005314:	2300      	movs	r3, #0
 8005316:	e000      	b.n	800531a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005318:	2302      	movs	r3, #2
  }
}
 800531a:	4618      	mov	r0, r3
 800531c:	3720      	adds	r7, #32
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b084      	sub	sp, #16
 8005326:	af00      	add	r7, sp, #0
 8005328:	60f8      	str	r0, [r7, #12]
 800532a:	60b9      	str	r1, [r7, #8]
 800532c:	4613      	mov	r3, r2
 800532e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005336:	b2db      	uxtb	r3, r3
 8005338:	2b20      	cmp	r3, #32
 800533a:	d112      	bne.n	8005362 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d002      	beq.n	8005348 <HAL_UART_Receive_IT+0x26>
 8005342:	88fb      	ldrh	r3, [r7, #6]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d101      	bne.n	800534c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e00b      	b.n	8005364 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2200      	movs	r2, #0
 8005350:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005352:	88fb      	ldrh	r3, [r7, #6]
 8005354:	461a      	mov	r2, r3
 8005356:	68b9      	ldr	r1, [r7, #8]
 8005358:	68f8      	ldr	r0, [r7, #12]
 800535a:	f000 fb0f 	bl	800597c <UART_Start_Receive_IT>
 800535e:	4603      	mov	r3, r0
 8005360:	e000      	b.n	8005364 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005362:	2302      	movs	r3, #2
  }
}
 8005364:	4618      	mov	r0, r3
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b0ba      	sub	sp, #232	@ 0xe8
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68db      	ldr	r3, [r3, #12]
 8005384:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	695b      	ldr	r3, [r3, #20]
 800538e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005392:	2300      	movs	r3, #0
 8005394:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005398:	2300      	movs	r3, #0
 800539a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800539e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053a2:	f003 030f 	and.w	r3, r3, #15
 80053a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80053aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d10f      	bne.n	80053d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053b6:	f003 0320 	and.w	r3, r3, #32
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d009      	beq.n	80053d2 <HAL_UART_IRQHandler+0x66>
 80053be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053c2:	f003 0320 	and.w	r3, r3, #32
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d003      	beq.n	80053d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 fbec 	bl	8005ba8 <UART_Receive_IT>
      return;
 80053d0:	e25b      	b.n	800588a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80053d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	f000 80de 	beq.w	8005598 <HAL_UART_IRQHandler+0x22c>
 80053dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053e0:	f003 0301 	and.w	r3, r3, #1
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d106      	bne.n	80053f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80053e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053ec:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	f000 80d1 	beq.w	8005598 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80053f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053fa:	f003 0301 	and.w	r3, r3, #1
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d00b      	beq.n	800541a <HAL_UART_IRQHandler+0xae>
 8005402:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005406:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800540a:	2b00      	cmp	r3, #0
 800540c:	d005      	beq.n	800541a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005412:	f043 0201 	orr.w	r2, r3, #1
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800541a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800541e:	f003 0304 	and.w	r3, r3, #4
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00b      	beq.n	800543e <HAL_UART_IRQHandler+0xd2>
 8005426:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800542a:	f003 0301 	and.w	r3, r3, #1
 800542e:	2b00      	cmp	r3, #0
 8005430:	d005      	beq.n	800543e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005436:	f043 0202 	orr.w	r2, r3, #2
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800543e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005442:	f003 0302 	and.w	r3, r3, #2
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00b      	beq.n	8005462 <HAL_UART_IRQHandler+0xf6>
 800544a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800544e:	f003 0301 	and.w	r3, r3, #1
 8005452:	2b00      	cmp	r3, #0
 8005454:	d005      	beq.n	8005462 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800545a:	f043 0204 	orr.w	r2, r3, #4
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005466:	f003 0308 	and.w	r3, r3, #8
 800546a:	2b00      	cmp	r3, #0
 800546c:	d011      	beq.n	8005492 <HAL_UART_IRQHandler+0x126>
 800546e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005472:	f003 0320 	and.w	r3, r3, #32
 8005476:	2b00      	cmp	r3, #0
 8005478:	d105      	bne.n	8005486 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800547a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800547e:	f003 0301 	and.w	r3, r3, #1
 8005482:	2b00      	cmp	r3, #0
 8005484:	d005      	beq.n	8005492 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800548a:	f043 0208 	orr.w	r2, r3, #8
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005496:	2b00      	cmp	r3, #0
 8005498:	f000 81f2 	beq.w	8005880 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800549c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054a0:	f003 0320 	and.w	r3, r3, #32
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d008      	beq.n	80054ba <HAL_UART_IRQHandler+0x14e>
 80054a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054ac:	f003 0320 	and.w	r3, r3, #32
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d002      	beq.n	80054ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f000 fb77 	bl	8005ba8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	695b      	ldr	r3, [r3, #20]
 80054c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	bf14      	ite	ne
 80054c8:	2301      	movne	r3, #1
 80054ca:	2300      	moveq	r3, #0
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054d6:	f003 0308 	and.w	r3, r3, #8
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d103      	bne.n	80054e6 <HAL_UART_IRQHandler+0x17a>
 80054de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d04f      	beq.n	8005586 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 fa81 	bl	80059ee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	695b      	ldr	r3, [r3, #20]
 80054f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d041      	beq.n	800557e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	3314      	adds	r3, #20
 8005500:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005504:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005508:	e853 3f00 	ldrex	r3, [r3]
 800550c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005510:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005514:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005518:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	3314      	adds	r3, #20
 8005522:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005526:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800552a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800552e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005532:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005536:	e841 2300 	strex	r3, r2, [r1]
 800553a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800553e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d1d9      	bne.n	80054fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800554a:	2b00      	cmp	r3, #0
 800554c:	d013      	beq.n	8005576 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005552:	4a7e      	ldr	r2, [pc, #504]	@ (800574c <HAL_UART_IRQHandler+0x3e0>)
 8005554:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800555a:	4618      	mov	r0, r3
 800555c:	f7fd fce6 	bl	8002f2c <HAL_DMA_Abort_IT>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d016      	beq.n	8005594 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800556a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005570:	4610      	mov	r0, r2
 8005572:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005574:	e00e      	b.n	8005594 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f000 f993 	bl	80058a2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800557c:	e00a      	b.n	8005594 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f000 f98f 	bl	80058a2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005584:	e006      	b.n	8005594 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f000 f98b 	bl	80058a2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005592:	e175      	b.n	8005880 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005594:	bf00      	nop
    return;
 8005596:	e173      	b.n	8005880 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800559c:	2b01      	cmp	r3, #1
 800559e:	f040 814f 	bne.w	8005840 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80055a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055a6:	f003 0310 	and.w	r3, r3, #16
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	f000 8148 	beq.w	8005840 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80055b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055b4:	f003 0310 	and.w	r3, r3, #16
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	f000 8141 	beq.w	8005840 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055be:	2300      	movs	r3, #0
 80055c0:	60bb      	str	r3, [r7, #8]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	60bb      	str	r3, [r7, #8]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	60bb      	str	r3, [r7, #8]
 80055d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	695b      	ldr	r3, [r3, #20]
 80055da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055de:	2b00      	cmp	r3, #0
 80055e0:	f000 80b6 	beq.w	8005750 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80055f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	f000 8145 	beq.w	8005884 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005602:	429a      	cmp	r2, r3
 8005604:	f080 813e 	bcs.w	8005884 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800560e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	2b20      	cmp	r3, #32
 8005618:	f000 8088 	beq.w	800572c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	330c      	adds	r3, #12
 8005622:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005626:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800562a:	e853 3f00 	ldrex	r3, [r3]
 800562e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005632:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005636:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800563a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	330c      	adds	r3, #12
 8005644:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005648:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800564c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005650:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005654:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005658:	e841 2300 	strex	r3, r2, [r1]
 800565c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005660:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005664:	2b00      	cmp	r3, #0
 8005666:	d1d9      	bne.n	800561c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	3314      	adds	r3, #20
 800566e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005670:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005672:	e853 3f00 	ldrex	r3, [r3]
 8005676:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005678:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800567a:	f023 0301 	bic.w	r3, r3, #1
 800567e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	3314      	adds	r3, #20
 8005688:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800568c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005690:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005692:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005694:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005698:	e841 2300 	strex	r3, r2, [r1]
 800569c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800569e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d1e1      	bne.n	8005668 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	3314      	adds	r3, #20
 80056aa:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056ae:	e853 3f00 	ldrex	r3, [r3]
 80056b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80056b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	3314      	adds	r3, #20
 80056c4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80056c8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80056ca:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056cc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80056ce:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80056d0:	e841 2300 	strex	r3, r2, [r1]
 80056d4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80056d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d1e3      	bne.n	80056a4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2220      	movs	r2, #32
 80056e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	330c      	adds	r3, #12
 80056f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056f4:	e853 3f00 	ldrex	r3, [r3]
 80056f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80056fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056fc:	f023 0310 	bic.w	r3, r3, #16
 8005700:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	330c      	adds	r3, #12
 800570a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800570e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005710:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005712:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005714:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005716:	e841 2300 	strex	r3, r2, [r1]
 800571a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800571c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1e3      	bne.n	80056ea <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005726:	4618      	mov	r0, r3
 8005728:	f7fd fbc4 	bl	8002eb4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2202      	movs	r2, #2
 8005730:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800573a:	b29b      	uxth	r3, r3
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	b29b      	uxth	r3, r3
 8005740:	4619      	mov	r1, r3
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f000 f8b6 	bl	80058b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005748:	e09c      	b.n	8005884 <HAL_UART_IRQHandler+0x518>
 800574a:	bf00      	nop
 800574c:	08005ab3 	.word	0x08005ab3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005758:	b29b      	uxth	r3, r3
 800575a:	1ad3      	subs	r3, r2, r3
 800575c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005764:	b29b      	uxth	r3, r3
 8005766:	2b00      	cmp	r3, #0
 8005768:	f000 808e 	beq.w	8005888 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800576c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005770:	2b00      	cmp	r3, #0
 8005772:	f000 8089 	beq.w	8005888 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	330c      	adds	r3, #12
 800577c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800577e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005780:	e853 3f00 	ldrex	r3, [r3]
 8005784:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005786:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005788:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800578c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	330c      	adds	r3, #12
 8005796:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800579a:	647a      	str	r2, [r7, #68]	@ 0x44
 800579c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057a2:	e841 2300 	strex	r3, r2, [r1]
 80057a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80057a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d1e3      	bne.n	8005776 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	3314      	adds	r3, #20
 80057b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b8:	e853 3f00 	ldrex	r3, [r3]
 80057bc:	623b      	str	r3, [r7, #32]
   return(result);
 80057be:	6a3b      	ldr	r3, [r7, #32]
 80057c0:	f023 0301 	bic.w	r3, r3, #1
 80057c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	3314      	adds	r3, #20
 80057ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80057d2:	633a      	str	r2, [r7, #48]	@ 0x30
 80057d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057da:	e841 2300 	strex	r3, r2, [r1]
 80057de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d1e3      	bne.n	80057ae <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2220      	movs	r2, #32
 80057ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	330c      	adds	r3, #12
 80057fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	e853 3f00 	ldrex	r3, [r3]
 8005802:	60fb      	str	r3, [r7, #12]
   return(result);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f023 0310 	bic.w	r3, r3, #16
 800580a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	330c      	adds	r3, #12
 8005814:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005818:	61fa      	str	r2, [r7, #28]
 800581a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800581c:	69b9      	ldr	r1, [r7, #24]
 800581e:	69fa      	ldr	r2, [r7, #28]
 8005820:	e841 2300 	strex	r3, r2, [r1]
 8005824:	617b      	str	r3, [r7, #20]
   return(result);
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d1e3      	bne.n	80057f4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2202      	movs	r2, #2
 8005830:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005832:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005836:	4619      	mov	r1, r3
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f000 f83b 	bl	80058b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800583e:	e023      	b.n	8005888 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005844:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005848:	2b00      	cmp	r3, #0
 800584a:	d009      	beq.n	8005860 <HAL_UART_IRQHandler+0x4f4>
 800584c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005850:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005854:	2b00      	cmp	r3, #0
 8005856:	d003      	beq.n	8005860 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f000 f93e 	bl	8005ada <UART_Transmit_IT>
    return;
 800585e:	e014      	b.n	800588a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005868:	2b00      	cmp	r3, #0
 800586a:	d00e      	beq.n	800588a <HAL_UART_IRQHandler+0x51e>
 800586c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005870:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005874:	2b00      	cmp	r3, #0
 8005876:	d008      	beq.n	800588a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	f000 f97d 	bl	8005b78 <UART_EndTransmit_IT>
    return;
 800587e:	e004      	b.n	800588a <HAL_UART_IRQHandler+0x51e>
    return;
 8005880:	bf00      	nop
 8005882:	e002      	b.n	800588a <HAL_UART_IRQHandler+0x51e>
      return;
 8005884:	bf00      	nop
 8005886:	e000      	b.n	800588a <HAL_UART_IRQHandler+0x51e>
      return;
 8005888:	bf00      	nop
  }
}
 800588a:	37e8      	adds	r7, #232	@ 0xe8
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005898:	bf00      	nop
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	bc80      	pop	{r7}
 80058a0:	4770      	bx	lr

080058a2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058a2:	b480      	push	{r7}
 80058a4:	b083      	sub	sp, #12
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80058aa:	bf00      	nop
 80058ac:	370c      	adds	r7, #12
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bc80      	pop	{r7}
 80058b2:	4770      	bx	lr

080058b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b083      	sub	sp, #12
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	460b      	mov	r3, r1
 80058be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80058c0:	bf00      	nop
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bc80      	pop	{r7}
 80058c8:	4770      	bx	lr

080058ca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80058ca:	b580      	push	{r7, lr}
 80058cc:	b086      	sub	sp, #24
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	60f8      	str	r0, [r7, #12]
 80058d2:	60b9      	str	r1, [r7, #8]
 80058d4:	603b      	str	r3, [r7, #0]
 80058d6:	4613      	mov	r3, r2
 80058d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058da:	e03b      	b.n	8005954 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058dc:	6a3b      	ldr	r3, [r7, #32]
 80058de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e2:	d037      	beq.n	8005954 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058e4:	f7fd f8f0 	bl	8002ac8 <HAL_GetTick>
 80058e8:	4602      	mov	r2, r0
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	6a3a      	ldr	r2, [r7, #32]
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d302      	bcc.n	80058fa <UART_WaitOnFlagUntilTimeout+0x30>
 80058f4:	6a3b      	ldr	r3, [r7, #32]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d101      	bne.n	80058fe <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80058fa:	2303      	movs	r3, #3
 80058fc:	e03a      	b.n	8005974 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	f003 0304 	and.w	r3, r3, #4
 8005908:	2b00      	cmp	r3, #0
 800590a:	d023      	beq.n	8005954 <UART_WaitOnFlagUntilTimeout+0x8a>
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	2b80      	cmp	r3, #128	@ 0x80
 8005910:	d020      	beq.n	8005954 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	2b40      	cmp	r3, #64	@ 0x40
 8005916:	d01d      	beq.n	8005954 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 0308 	and.w	r3, r3, #8
 8005922:	2b08      	cmp	r3, #8
 8005924:	d116      	bne.n	8005954 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005926:	2300      	movs	r3, #0
 8005928:	617b      	str	r3, [r7, #20]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	617b      	str	r3, [r7, #20]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	617b      	str	r3, [r7, #20]
 800593a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800593c:	68f8      	ldr	r0, [r7, #12]
 800593e:	f000 f856 	bl	80059ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2208      	movs	r2, #8
 8005946:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	e00f      	b.n	8005974 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	4013      	ands	r3, r2
 800595e:	68ba      	ldr	r2, [r7, #8]
 8005960:	429a      	cmp	r2, r3
 8005962:	bf0c      	ite	eq
 8005964:	2301      	moveq	r3, #1
 8005966:	2300      	movne	r3, #0
 8005968:	b2db      	uxtb	r3, r3
 800596a:	461a      	mov	r2, r3
 800596c:	79fb      	ldrb	r3, [r7, #7]
 800596e:	429a      	cmp	r2, r3
 8005970:	d0b4      	beq.n	80058dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005972:	2300      	movs	r3, #0
}
 8005974:	4618      	mov	r0, r3
 8005976:	3718      	adds	r7, #24
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}

0800597c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800597c:	b480      	push	{r7}
 800597e:	b085      	sub	sp, #20
 8005980:	af00      	add	r7, sp, #0
 8005982:	60f8      	str	r0, [r7, #12]
 8005984:	60b9      	str	r1, [r7, #8]
 8005986:	4613      	mov	r3, r2
 8005988:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	88fa      	ldrh	r2, [r7, #6]
 8005994:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	88fa      	ldrh	r2, [r7, #6]
 800599a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2200      	movs	r2, #0
 80059a0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2222      	movs	r2, #34	@ 0x22
 80059a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d007      	beq.n	80059c2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68da      	ldr	r2, [r3, #12]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059c0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	695a      	ldr	r2, [r3, #20]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f042 0201 	orr.w	r2, r2, #1
 80059d0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68da      	ldr	r2, [r3, #12]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f042 0220 	orr.w	r2, r2, #32
 80059e0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80059e2:	2300      	movs	r3, #0
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3714      	adds	r7, #20
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bc80      	pop	{r7}
 80059ec:	4770      	bx	lr

080059ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059ee:	b480      	push	{r7}
 80059f0:	b095      	sub	sp, #84	@ 0x54
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	330c      	adds	r3, #12
 80059fc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a00:	e853 3f00 	ldrex	r3, [r3]
 8005a04:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	330c      	adds	r3, #12
 8005a14:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a16:	643a      	str	r2, [r7, #64]	@ 0x40
 8005a18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a1e:	e841 2300 	strex	r3, r2, [r1]
 8005a22:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d1e5      	bne.n	80059f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	3314      	adds	r3, #20
 8005a30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a32:	6a3b      	ldr	r3, [r7, #32]
 8005a34:	e853 3f00 	ldrex	r3, [r3]
 8005a38:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	f023 0301 	bic.w	r3, r3, #1
 8005a40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	3314      	adds	r3, #20
 8005a48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a52:	e841 2300 	strex	r3, r2, [r1]
 8005a56:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d1e5      	bne.n	8005a2a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a62:	2b01      	cmp	r3, #1
 8005a64:	d119      	bne.n	8005a9a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	330c      	adds	r3, #12
 8005a6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	e853 3f00 	ldrex	r3, [r3]
 8005a74:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	f023 0310 	bic.w	r3, r3, #16
 8005a7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	330c      	adds	r3, #12
 8005a84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a86:	61ba      	str	r2, [r7, #24]
 8005a88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a8a:	6979      	ldr	r1, [r7, #20]
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	e841 2300 	strex	r3, r2, [r1]
 8005a92:	613b      	str	r3, [r7, #16]
   return(result);
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d1e5      	bne.n	8005a66 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2220      	movs	r2, #32
 8005a9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005aa8:	bf00      	nop
 8005aaa:	3754      	adds	r7, #84	@ 0x54
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bc80      	pop	{r7}
 8005ab0:	4770      	bx	lr

08005ab2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ab2:	b580      	push	{r7, lr}
 8005ab4:	b084      	sub	sp, #16
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005abe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005acc:	68f8      	ldr	r0, [r7, #12]
 8005ace:	f7ff fee8 	bl	80058a2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ad2:	bf00      	nop
 8005ad4:	3710      	adds	r7, #16
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}

08005ada <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ada:	b480      	push	{r7}
 8005adc:	b085      	sub	sp, #20
 8005ade:	af00      	add	r7, sp, #0
 8005ae0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	2b21      	cmp	r3, #33	@ 0x21
 8005aec:	d13e      	bne.n	8005b6c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005af6:	d114      	bne.n	8005b22 <UART_Transmit_IT+0x48>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	691b      	ldr	r3, [r3, #16]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d110      	bne.n	8005b22 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a1b      	ldr	r3, [r3, #32]
 8005b04:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	881b      	ldrh	r3, [r3, #0]
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b14:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6a1b      	ldr	r3, [r3, #32]
 8005b1a:	1c9a      	adds	r2, r3, #2
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	621a      	str	r2, [r3, #32]
 8005b20:	e008      	b.n	8005b34 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6a1b      	ldr	r3, [r3, #32]
 8005b26:	1c59      	adds	r1, r3, #1
 8005b28:	687a      	ldr	r2, [r7, #4]
 8005b2a:	6211      	str	r1, [r2, #32]
 8005b2c:	781a      	ldrb	r2, [r3, #0]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b38:	b29b      	uxth	r3, r3
 8005b3a:	3b01      	subs	r3, #1
 8005b3c:	b29b      	uxth	r3, r3
 8005b3e:	687a      	ldr	r2, [r7, #4]
 8005b40:	4619      	mov	r1, r3
 8005b42:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d10f      	bne.n	8005b68 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68da      	ldr	r2, [r3, #12]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b56:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	68da      	ldr	r2, [r3, #12]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b66:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	e000      	b.n	8005b6e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005b6c:	2302      	movs	r3, #2
  }
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3714      	adds	r7, #20
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bc80      	pop	{r7}
 8005b76:	4770      	bx	lr

08005b78 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b082      	sub	sp, #8
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68da      	ldr	r2, [r3, #12]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b8e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2220      	movs	r2, #32
 8005b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f7ff fe79 	bl	8005890 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005b9e:	2300      	movs	r3, #0
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3708      	adds	r7, #8
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b08c      	sub	sp, #48	@ 0x30
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	2b22      	cmp	r3, #34	@ 0x22
 8005bba:	f040 80ae 	bne.w	8005d1a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bc6:	d117      	bne.n	8005bf8 <UART_Receive_IT+0x50>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	691b      	ldr	r3, [r3, #16]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d113      	bne.n	8005bf8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005be6:	b29a      	uxth	r2, r3
 8005be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bf0:	1c9a      	adds	r2, r3, #2
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	629a      	str	r2, [r3, #40]	@ 0x28
 8005bf6:	e026      	b.n	8005c46 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c0a:	d007      	beq.n	8005c1c <UART_Receive_IT+0x74>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d10a      	bne.n	8005c2a <UART_Receive_IT+0x82>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	691b      	ldr	r3, [r3, #16]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d106      	bne.n	8005c2a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	b2da      	uxtb	r2, r3
 8005c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c26:	701a      	strb	r2, [r3, #0]
 8005c28:	e008      	b.n	8005c3c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c36:	b2da      	uxtb	r2, r3
 8005c38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c3a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c40:	1c5a      	adds	r2, r3, #1
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c4a:	b29b      	uxth	r3, r3
 8005c4c:	3b01      	subs	r3, #1
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	4619      	mov	r1, r3
 8005c54:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d15d      	bne.n	8005d16 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	68da      	ldr	r2, [r3, #12]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f022 0220 	bic.w	r2, r2, #32
 8005c68:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68da      	ldr	r2, [r3, #12]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005c78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	695a      	ldr	r2, [r3, #20]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f022 0201 	bic.w	r2, r2, #1
 8005c88:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2220      	movs	r2, #32
 8005c8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d135      	bne.n	8005d0c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	330c      	adds	r3, #12
 8005cac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	e853 3f00 	ldrex	r3, [r3]
 8005cb4:	613b      	str	r3, [r7, #16]
   return(result);
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	f023 0310 	bic.w	r3, r3, #16
 8005cbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	330c      	adds	r3, #12
 8005cc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cc6:	623a      	str	r2, [r7, #32]
 8005cc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cca:	69f9      	ldr	r1, [r7, #28]
 8005ccc:	6a3a      	ldr	r2, [r7, #32]
 8005cce:	e841 2300 	strex	r3, r2, [r1]
 8005cd2:	61bb      	str	r3, [r7, #24]
   return(result);
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d1e5      	bne.n	8005ca6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0310 	and.w	r3, r3, #16
 8005ce4:	2b10      	cmp	r3, #16
 8005ce6:	d10a      	bne.n	8005cfe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ce8:	2300      	movs	r3, #0
 8005cea:	60fb      	str	r3, [r7, #12]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	60fb      	str	r3, [r7, #12]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	60fb      	str	r3, [r7, #12]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d02:	4619      	mov	r1, r3
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f7ff fdd5 	bl	80058b4 <HAL_UARTEx_RxEventCallback>
 8005d0a:	e002      	b.n	8005d12 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f7fb fcc5 	bl	800169c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d12:	2300      	movs	r3, #0
 8005d14:	e002      	b.n	8005d1c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005d16:	2300      	movs	r3, #0
 8005d18:	e000      	b.n	8005d1c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005d1a:	2302      	movs	r3, #2
  }
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3730      	adds	r7, #48	@ 0x30
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b084      	sub	sp, #16
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	691b      	ldr	r3, [r3, #16]
 8005d32:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	68da      	ldr	r2, [r3, #12]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	430a      	orrs	r2, r1
 8005d40:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	689a      	ldr	r2, [r3, #8]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	431a      	orrs	r2, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	695b      	ldr	r3, [r3, #20]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005d5e:	f023 030c 	bic.w	r3, r3, #12
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	6812      	ldr	r2, [r2, #0]
 8005d66:	68b9      	ldr	r1, [r7, #8]
 8005d68:	430b      	orrs	r3, r1
 8005d6a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	699a      	ldr	r2, [r3, #24]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	430a      	orrs	r2, r1
 8005d80:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a2c      	ldr	r2, [pc, #176]	@ (8005e38 <UART_SetConfig+0x114>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d103      	bne.n	8005d94 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005d8c:	f7fe f80c 	bl	8003da8 <HAL_RCC_GetPCLK2Freq>
 8005d90:	60f8      	str	r0, [r7, #12]
 8005d92:	e002      	b.n	8005d9a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005d94:	f7fd fff4 	bl	8003d80 <HAL_RCC_GetPCLK1Freq>
 8005d98:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	4613      	mov	r3, r2
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	4413      	add	r3, r2
 8005da2:	009a      	lsls	r2, r3, #2
 8005da4:	441a      	add	r2, r3
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	009b      	lsls	r3, r3, #2
 8005dac:	fbb2 f3f3 	udiv	r3, r2, r3
 8005db0:	4a22      	ldr	r2, [pc, #136]	@ (8005e3c <UART_SetConfig+0x118>)
 8005db2:	fba2 2303 	umull	r2, r3, r2, r3
 8005db6:	095b      	lsrs	r3, r3, #5
 8005db8:	0119      	lsls	r1, r3, #4
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	009b      	lsls	r3, r3, #2
 8005dc0:	4413      	add	r3, r2
 8005dc2:	009a      	lsls	r2, r3, #2
 8005dc4:	441a      	add	r2, r3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8005e3c <UART_SetConfig+0x118>)
 8005dd2:	fba3 0302 	umull	r0, r3, r3, r2
 8005dd6:	095b      	lsrs	r3, r3, #5
 8005dd8:	2064      	movs	r0, #100	@ 0x64
 8005dda:	fb00 f303 	mul.w	r3, r0, r3
 8005dde:	1ad3      	subs	r3, r2, r3
 8005de0:	011b      	lsls	r3, r3, #4
 8005de2:	3332      	adds	r3, #50	@ 0x32
 8005de4:	4a15      	ldr	r2, [pc, #84]	@ (8005e3c <UART_SetConfig+0x118>)
 8005de6:	fba2 2303 	umull	r2, r3, r2, r3
 8005dea:	095b      	lsrs	r3, r3, #5
 8005dec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005df0:	4419      	add	r1, r3
 8005df2:	68fa      	ldr	r2, [r7, #12]
 8005df4:	4613      	mov	r3, r2
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	4413      	add	r3, r2
 8005dfa:	009a      	lsls	r2, r3, #2
 8005dfc:	441a      	add	r2, r3
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	009b      	lsls	r3, r3, #2
 8005e04:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e08:	4b0c      	ldr	r3, [pc, #48]	@ (8005e3c <UART_SetConfig+0x118>)
 8005e0a:	fba3 0302 	umull	r0, r3, r3, r2
 8005e0e:	095b      	lsrs	r3, r3, #5
 8005e10:	2064      	movs	r0, #100	@ 0x64
 8005e12:	fb00 f303 	mul.w	r3, r0, r3
 8005e16:	1ad3      	subs	r3, r2, r3
 8005e18:	011b      	lsls	r3, r3, #4
 8005e1a:	3332      	adds	r3, #50	@ 0x32
 8005e1c:	4a07      	ldr	r2, [pc, #28]	@ (8005e3c <UART_SetConfig+0x118>)
 8005e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e22:	095b      	lsrs	r3, r3, #5
 8005e24:	f003 020f 	and.w	r2, r3, #15
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	440a      	add	r2, r1
 8005e2e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005e30:	bf00      	nop
 8005e32:	3710      	adds	r7, #16
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	40013800 	.word	0x40013800
 8005e3c:	51eb851f 	.word	0x51eb851f

08005e40 <_vsniprintf_r>:
 8005e40:	b530      	push	{r4, r5, lr}
 8005e42:	4614      	mov	r4, r2
 8005e44:	2c00      	cmp	r4, #0
 8005e46:	4605      	mov	r5, r0
 8005e48:	461a      	mov	r2, r3
 8005e4a:	b09b      	sub	sp, #108	@ 0x6c
 8005e4c:	da05      	bge.n	8005e5a <_vsniprintf_r+0x1a>
 8005e4e:	238b      	movs	r3, #139	@ 0x8b
 8005e50:	6003      	str	r3, [r0, #0]
 8005e52:	f04f 30ff 	mov.w	r0, #4294967295
 8005e56:	b01b      	add	sp, #108	@ 0x6c
 8005e58:	bd30      	pop	{r4, r5, pc}
 8005e5a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005e5e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005e62:	f04f 0300 	mov.w	r3, #0
 8005e66:	9319      	str	r3, [sp, #100]	@ 0x64
 8005e68:	bf0c      	ite	eq
 8005e6a:	4623      	moveq	r3, r4
 8005e6c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005e70:	9302      	str	r3, [sp, #8]
 8005e72:	9305      	str	r3, [sp, #20]
 8005e74:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005e78:	9100      	str	r1, [sp, #0]
 8005e7a:	9104      	str	r1, [sp, #16]
 8005e7c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005e80:	4669      	mov	r1, sp
 8005e82:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005e84:	f000 f9ac 	bl	80061e0 <_svfiprintf_r>
 8005e88:	1c43      	adds	r3, r0, #1
 8005e8a:	bfbc      	itt	lt
 8005e8c:	238b      	movlt	r3, #139	@ 0x8b
 8005e8e:	602b      	strlt	r3, [r5, #0]
 8005e90:	2c00      	cmp	r4, #0
 8005e92:	d0e0      	beq.n	8005e56 <_vsniprintf_r+0x16>
 8005e94:	2200      	movs	r2, #0
 8005e96:	9b00      	ldr	r3, [sp, #0]
 8005e98:	701a      	strb	r2, [r3, #0]
 8005e9a:	e7dc      	b.n	8005e56 <_vsniprintf_r+0x16>

08005e9c <vsniprintf>:
 8005e9c:	b507      	push	{r0, r1, r2, lr}
 8005e9e:	9300      	str	r3, [sp, #0]
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	460a      	mov	r2, r1
 8005ea4:	4601      	mov	r1, r0
 8005ea6:	4803      	ldr	r0, [pc, #12]	@ (8005eb4 <vsniprintf+0x18>)
 8005ea8:	6800      	ldr	r0, [r0, #0]
 8005eaa:	f7ff ffc9 	bl	8005e40 <_vsniprintf_r>
 8005eae:	b003      	add	sp, #12
 8005eb0:	f85d fb04 	ldr.w	pc, [sp], #4
 8005eb4:	20000034 	.word	0x20000034

08005eb8 <memset>:
 8005eb8:	4603      	mov	r3, r0
 8005eba:	4402      	add	r2, r0
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d100      	bne.n	8005ec2 <memset+0xa>
 8005ec0:	4770      	bx	lr
 8005ec2:	f803 1b01 	strb.w	r1, [r3], #1
 8005ec6:	e7f9      	b.n	8005ebc <memset+0x4>

08005ec8 <__errno>:
 8005ec8:	4b01      	ldr	r3, [pc, #4]	@ (8005ed0 <__errno+0x8>)
 8005eca:	6818      	ldr	r0, [r3, #0]
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	20000034 	.word	0x20000034

08005ed4 <__libc_init_array>:
 8005ed4:	b570      	push	{r4, r5, r6, lr}
 8005ed6:	2600      	movs	r6, #0
 8005ed8:	4d0c      	ldr	r5, [pc, #48]	@ (8005f0c <__libc_init_array+0x38>)
 8005eda:	4c0d      	ldr	r4, [pc, #52]	@ (8005f10 <__libc_init_array+0x3c>)
 8005edc:	1b64      	subs	r4, r4, r5
 8005ede:	10a4      	asrs	r4, r4, #2
 8005ee0:	42a6      	cmp	r6, r4
 8005ee2:	d109      	bne.n	8005ef8 <__libc_init_array+0x24>
 8005ee4:	f000 fc76 	bl	80067d4 <_init>
 8005ee8:	2600      	movs	r6, #0
 8005eea:	4d0a      	ldr	r5, [pc, #40]	@ (8005f14 <__libc_init_array+0x40>)
 8005eec:	4c0a      	ldr	r4, [pc, #40]	@ (8005f18 <__libc_init_array+0x44>)
 8005eee:	1b64      	subs	r4, r4, r5
 8005ef0:	10a4      	asrs	r4, r4, #2
 8005ef2:	42a6      	cmp	r6, r4
 8005ef4:	d105      	bne.n	8005f02 <__libc_init_array+0x2e>
 8005ef6:	bd70      	pop	{r4, r5, r6, pc}
 8005ef8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005efc:	4798      	blx	r3
 8005efe:	3601      	adds	r6, #1
 8005f00:	e7ee      	b.n	8005ee0 <__libc_init_array+0xc>
 8005f02:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f06:	4798      	blx	r3
 8005f08:	3601      	adds	r6, #1
 8005f0a:	e7f2      	b.n	8005ef2 <__libc_init_array+0x1e>
 8005f0c:	080070b8 	.word	0x080070b8
 8005f10:	080070b8 	.word	0x080070b8
 8005f14:	080070b8 	.word	0x080070b8
 8005f18:	080070bc 	.word	0x080070bc

08005f1c <__retarget_lock_acquire_recursive>:
 8005f1c:	4770      	bx	lr

08005f1e <__retarget_lock_release_recursive>:
 8005f1e:	4770      	bx	lr

08005f20 <memcpy>:
 8005f20:	440a      	add	r2, r1
 8005f22:	4291      	cmp	r1, r2
 8005f24:	f100 33ff 	add.w	r3, r0, #4294967295
 8005f28:	d100      	bne.n	8005f2c <memcpy+0xc>
 8005f2a:	4770      	bx	lr
 8005f2c:	b510      	push	{r4, lr}
 8005f2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f32:	4291      	cmp	r1, r2
 8005f34:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f38:	d1f9      	bne.n	8005f2e <memcpy+0xe>
 8005f3a:	bd10      	pop	{r4, pc}

08005f3c <_free_r>:
 8005f3c:	b538      	push	{r3, r4, r5, lr}
 8005f3e:	4605      	mov	r5, r0
 8005f40:	2900      	cmp	r1, #0
 8005f42:	d040      	beq.n	8005fc6 <_free_r+0x8a>
 8005f44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f48:	1f0c      	subs	r4, r1, #4
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	bfb8      	it	lt
 8005f4e:	18e4      	addlt	r4, r4, r3
 8005f50:	f000 f8de 	bl	8006110 <__malloc_lock>
 8005f54:	4a1c      	ldr	r2, [pc, #112]	@ (8005fc8 <_free_r+0x8c>)
 8005f56:	6813      	ldr	r3, [r2, #0]
 8005f58:	b933      	cbnz	r3, 8005f68 <_free_r+0x2c>
 8005f5a:	6063      	str	r3, [r4, #4]
 8005f5c:	6014      	str	r4, [r2, #0]
 8005f5e:	4628      	mov	r0, r5
 8005f60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f64:	f000 b8da 	b.w	800611c <__malloc_unlock>
 8005f68:	42a3      	cmp	r3, r4
 8005f6a:	d908      	bls.n	8005f7e <_free_r+0x42>
 8005f6c:	6820      	ldr	r0, [r4, #0]
 8005f6e:	1821      	adds	r1, r4, r0
 8005f70:	428b      	cmp	r3, r1
 8005f72:	bf01      	itttt	eq
 8005f74:	6819      	ldreq	r1, [r3, #0]
 8005f76:	685b      	ldreq	r3, [r3, #4]
 8005f78:	1809      	addeq	r1, r1, r0
 8005f7a:	6021      	streq	r1, [r4, #0]
 8005f7c:	e7ed      	b.n	8005f5a <_free_r+0x1e>
 8005f7e:	461a      	mov	r2, r3
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	b10b      	cbz	r3, 8005f88 <_free_r+0x4c>
 8005f84:	42a3      	cmp	r3, r4
 8005f86:	d9fa      	bls.n	8005f7e <_free_r+0x42>
 8005f88:	6811      	ldr	r1, [r2, #0]
 8005f8a:	1850      	adds	r0, r2, r1
 8005f8c:	42a0      	cmp	r0, r4
 8005f8e:	d10b      	bne.n	8005fa8 <_free_r+0x6c>
 8005f90:	6820      	ldr	r0, [r4, #0]
 8005f92:	4401      	add	r1, r0
 8005f94:	1850      	adds	r0, r2, r1
 8005f96:	4283      	cmp	r3, r0
 8005f98:	6011      	str	r1, [r2, #0]
 8005f9a:	d1e0      	bne.n	8005f5e <_free_r+0x22>
 8005f9c:	6818      	ldr	r0, [r3, #0]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	4408      	add	r0, r1
 8005fa2:	6010      	str	r0, [r2, #0]
 8005fa4:	6053      	str	r3, [r2, #4]
 8005fa6:	e7da      	b.n	8005f5e <_free_r+0x22>
 8005fa8:	d902      	bls.n	8005fb0 <_free_r+0x74>
 8005faa:	230c      	movs	r3, #12
 8005fac:	602b      	str	r3, [r5, #0]
 8005fae:	e7d6      	b.n	8005f5e <_free_r+0x22>
 8005fb0:	6820      	ldr	r0, [r4, #0]
 8005fb2:	1821      	adds	r1, r4, r0
 8005fb4:	428b      	cmp	r3, r1
 8005fb6:	bf01      	itttt	eq
 8005fb8:	6819      	ldreq	r1, [r3, #0]
 8005fba:	685b      	ldreq	r3, [r3, #4]
 8005fbc:	1809      	addeq	r1, r1, r0
 8005fbe:	6021      	streq	r1, [r4, #0]
 8005fc0:	6063      	str	r3, [r4, #4]
 8005fc2:	6054      	str	r4, [r2, #4]
 8005fc4:	e7cb      	b.n	8005f5e <_free_r+0x22>
 8005fc6:	bd38      	pop	{r3, r4, r5, pc}
 8005fc8:	2000159c 	.word	0x2000159c

08005fcc <sbrk_aligned>:
 8005fcc:	b570      	push	{r4, r5, r6, lr}
 8005fce:	4e0f      	ldr	r6, [pc, #60]	@ (800600c <sbrk_aligned+0x40>)
 8005fd0:	460c      	mov	r4, r1
 8005fd2:	6831      	ldr	r1, [r6, #0]
 8005fd4:	4605      	mov	r5, r0
 8005fd6:	b911      	cbnz	r1, 8005fde <sbrk_aligned+0x12>
 8005fd8:	f000 fba8 	bl	800672c <_sbrk_r>
 8005fdc:	6030      	str	r0, [r6, #0]
 8005fde:	4621      	mov	r1, r4
 8005fe0:	4628      	mov	r0, r5
 8005fe2:	f000 fba3 	bl	800672c <_sbrk_r>
 8005fe6:	1c43      	adds	r3, r0, #1
 8005fe8:	d103      	bne.n	8005ff2 <sbrk_aligned+0x26>
 8005fea:	f04f 34ff 	mov.w	r4, #4294967295
 8005fee:	4620      	mov	r0, r4
 8005ff0:	bd70      	pop	{r4, r5, r6, pc}
 8005ff2:	1cc4      	adds	r4, r0, #3
 8005ff4:	f024 0403 	bic.w	r4, r4, #3
 8005ff8:	42a0      	cmp	r0, r4
 8005ffa:	d0f8      	beq.n	8005fee <sbrk_aligned+0x22>
 8005ffc:	1a21      	subs	r1, r4, r0
 8005ffe:	4628      	mov	r0, r5
 8006000:	f000 fb94 	bl	800672c <_sbrk_r>
 8006004:	3001      	adds	r0, #1
 8006006:	d1f2      	bne.n	8005fee <sbrk_aligned+0x22>
 8006008:	e7ef      	b.n	8005fea <sbrk_aligned+0x1e>
 800600a:	bf00      	nop
 800600c:	20001598 	.word	0x20001598

08006010 <_malloc_r>:
 8006010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006014:	1ccd      	adds	r5, r1, #3
 8006016:	f025 0503 	bic.w	r5, r5, #3
 800601a:	3508      	adds	r5, #8
 800601c:	2d0c      	cmp	r5, #12
 800601e:	bf38      	it	cc
 8006020:	250c      	movcc	r5, #12
 8006022:	2d00      	cmp	r5, #0
 8006024:	4606      	mov	r6, r0
 8006026:	db01      	blt.n	800602c <_malloc_r+0x1c>
 8006028:	42a9      	cmp	r1, r5
 800602a:	d904      	bls.n	8006036 <_malloc_r+0x26>
 800602c:	230c      	movs	r3, #12
 800602e:	6033      	str	r3, [r6, #0]
 8006030:	2000      	movs	r0, #0
 8006032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006036:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800610c <_malloc_r+0xfc>
 800603a:	f000 f869 	bl	8006110 <__malloc_lock>
 800603e:	f8d8 3000 	ldr.w	r3, [r8]
 8006042:	461c      	mov	r4, r3
 8006044:	bb44      	cbnz	r4, 8006098 <_malloc_r+0x88>
 8006046:	4629      	mov	r1, r5
 8006048:	4630      	mov	r0, r6
 800604a:	f7ff ffbf 	bl	8005fcc <sbrk_aligned>
 800604e:	1c43      	adds	r3, r0, #1
 8006050:	4604      	mov	r4, r0
 8006052:	d158      	bne.n	8006106 <_malloc_r+0xf6>
 8006054:	f8d8 4000 	ldr.w	r4, [r8]
 8006058:	4627      	mov	r7, r4
 800605a:	2f00      	cmp	r7, #0
 800605c:	d143      	bne.n	80060e6 <_malloc_r+0xd6>
 800605e:	2c00      	cmp	r4, #0
 8006060:	d04b      	beq.n	80060fa <_malloc_r+0xea>
 8006062:	6823      	ldr	r3, [r4, #0]
 8006064:	4639      	mov	r1, r7
 8006066:	4630      	mov	r0, r6
 8006068:	eb04 0903 	add.w	r9, r4, r3
 800606c:	f000 fb5e 	bl	800672c <_sbrk_r>
 8006070:	4581      	cmp	r9, r0
 8006072:	d142      	bne.n	80060fa <_malloc_r+0xea>
 8006074:	6821      	ldr	r1, [r4, #0]
 8006076:	4630      	mov	r0, r6
 8006078:	1a6d      	subs	r5, r5, r1
 800607a:	4629      	mov	r1, r5
 800607c:	f7ff ffa6 	bl	8005fcc <sbrk_aligned>
 8006080:	3001      	adds	r0, #1
 8006082:	d03a      	beq.n	80060fa <_malloc_r+0xea>
 8006084:	6823      	ldr	r3, [r4, #0]
 8006086:	442b      	add	r3, r5
 8006088:	6023      	str	r3, [r4, #0]
 800608a:	f8d8 3000 	ldr.w	r3, [r8]
 800608e:	685a      	ldr	r2, [r3, #4]
 8006090:	bb62      	cbnz	r2, 80060ec <_malloc_r+0xdc>
 8006092:	f8c8 7000 	str.w	r7, [r8]
 8006096:	e00f      	b.n	80060b8 <_malloc_r+0xa8>
 8006098:	6822      	ldr	r2, [r4, #0]
 800609a:	1b52      	subs	r2, r2, r5
 800609c:	d420      	bmi.n	80060e0 <_malloc_r+0xd0>
 800609e:	2a0b      	cmp	r2, #11
 80060a0:	d917      	bls.n	80060d2 <_malloc_r+0xc2>
 80060a2:	1961      	adds	r1, r4, r5
 80060a4:	42a3      	cmp	r3, r4
 80060a6:	6025      	str	r5, [r4, #0]
 80060a8:	bf18      	it	ne
 80060aa:	6059      	strne	r1, [r3, #4]
 80060ac:	6863      	ldr	r3, [r4, #4]
 80060ae:	bf08      	it	eq
 80060b0:	f8c8 1000 	streq.w	r1, [r8]
 80060b4:	5162      	str	r2, [r4, r5]
 80060b6:	604b      	str	r3, [r1, #4]
 80060b8:	4630      	mov	r0, r6
 80060ba:	f000 f82f 	bl	800611c <__malloc_unlock>
 80060be:	f104 000b 	add.w	r0, r4, #11
 80060c2:	1d23      	adds	r3, r4, #4
 80060c4:	f020 0007 	bic.w	r0, r0, #7
 80060c8:	1ac2      	subs	r2, r0, r3
 80060ca:	bf1c      	itt	ne
 80060cc:	1a1b      	subne	r3, r3, r0
 80060ce:	50a3      	strne	r3, [r4, r2]
 80060d0:	e7af      	b.n	8006032 <_malloc_r+0x22>
 80060d2:	6862      	ldr	r2, [r4, #4]
 80060d4:	42a3      	cmp	r3, r4
 80060d6:	bf0c      	ite	eq
 80060d8:	f8c8 2000 	streq.w	r2, [r8]
 80060dc:	605a      	strne	r2, [r3, #4]
 80060de:	e7eb      	b.n	80060b8 <_malloc_r+0xa8>
 80060e0:	4623      	mov	r3, r4
 80060e2:	6864      	ldr	r4, [r4, #4]
 80060e4:	e7ae      	b.n	8006044 <_malloc_r+0x34>
 80060e6:	463c      	mov	r4, r7
 80060e8:	687f      	ldr	r7, [r7, #4]
 80060ea:	e7b6      	b.n	800605a <_malloc_r+0x4a>
 80060ec:	461a      	mov	r2, r3
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	42a3      	cmp	r3, r4
 80060f2:	d1fb      	bne.n	80060ec <_malloc_r+0xdc>
 80060f4:	2300      	movs	r3, #0
 80060f6:	6053      	str	r3, [r2, #4]
 80060f8:	e7de      	b.n	80060b8 <_malloc_r+0xa8>
 80060fa:	230c      	movs	r3, #12
 80060fc:	4630      	mov	r0, r6
 80060fe:	6033      	str	r3, [r6, #0]
 8006100:	f000 f80c 	bl	800611c <__malloc_unlock>
 8006104:	e794      	b.n	8006030 <_malloc_r+0x20>
 8006106:	6005      	str	r5, [r0, #0]
 8006108:	e7d6      	b.n	80060b8 <_malloc_r+0xa8>
 800610a:	bf00      	nop
 800610c:	2000159c 	.word	0x2000159c

08006110 <__malloc_lock>:
 8006110:	4801      	ldr	r0, [pc, #4]	@ (8006118 <__malloc_lock+0x8>)
 8006112:	f7ff bf03 	b.w	8005f1c <__retarget_lock_acquire_recursive>
 8006116:	bf00      	nop
 8006118:	20001594 	.word	0x20001594

0800611c <__malloc_unlock>:
 800611c:	4801      	ldr	r0, [pc, #4]	@ (8006124 <__malloc_unlock+0x8>)
 800611e:	f7ff befe 	b.w	8005f1e <__retarget_lock_release_recursive>
 8006122:	bf00      	nop
 8006124:	20001594 	.word	0x20001594

08006128 <__ssputs_r>:
 8006128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800612c:	461f      	mov	r7, r3
 800612e:	688e      	ldr	r6, [r1, #8]
 8006130:	4682      	mov	sl, r0
 8006132:	42be      	cmp	r6, r7
 8006134:	460c      	mov	r4, r1
 8006136:	4690      	mov	r8, r2
 8006138:	680b      	ldr	r3, [r1, #0]
 800613a:	d82d      	bhi.n	8006198 <__ssputs_r+0x70>
 800613c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006140:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006144:	d026      	beq.n	8006194 <__ssputs_r+0x6c>
 8006146:	6965      	ldr	r5, [r4, #20]
 8006148:	6909      	ldr	r1, [r1, #16]
 800614a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800614e:	eba3 0901 	sub.w	r9, r3, r1
 8006152:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006156:	1c7b      	adds	r3, r7, #1
 8006158:	444b      	add	r3, r9
 800615a:	106d      	asrs	r5, r5, #1
 800615c:	429d      	cmp	r5, r3
 800615e:	bf38      	it	cc
 8006160:	461d      	movcc	r5, r3
 8006162:	0553      	lsls	r3, r2, #21
 8006164:	d527      	bpl.n	80061b6 <__ssputs_r+0x8e>
 8006166:	4629      	mov	r1, r5
 8006168:	f7ff ff52 	bl	8006010 <_malloc_r>
 800616c:	4606      	mov	r6, r0
 800616e:	b360      	cbz	r0, 80061ca <__ssputs_r+0xa2>
 8006170:	464a      	mov	r2, r9
 8006172:	6921      	ldr	r1, [r4, #16]
 8006174:	f7ff fed4 	bl	8005f20 <memcpy>
 8006178:	89a3      	ldrh	r3, [r4, #12]
 800617a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800617e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006182:	81a3      	strh	r3, [r4, #12]
 8006184:	6126      	str	r6, [r4, #16]
 8006186:	444e      	add	r6, r9
 8006188:	6026      	str	r6, [r4, #0]
 800618a:	463e      	mov	r6, r7
 800618c:	6165      	str	r5, [r4, #20]
 800618e:	eba5 0509 	sub.w	r5, r5, r9
 8006192:	60a5      	str	r5, [r4, #8]
 8006194:	42be      	cmp	r6, r7
 8006196:	d900      	bls.n	800619a <__ssputs_r+0x72>
 8006198:	463e      	mov	r6, r7
 800619a:	4632      	mov	r2, r6
 800619c:	4641      	mov	r1, r8
 800619e:	6820      	ldr	r0, [r4, #0]
 80061a0:	f000 faaa 	bl	80066f8 <memmove>
 80061a4:	2000      	movs	r0, #0
 80061a6:	68a3      	ldr	r3, [r4, #8]
 80061a8:	1b9b      	subs	r3, r3, r6
 80061aa:	60a3      	str	r3, [r4, #8]
 80061ac:	6823      	ldr	r3, [r4, #0]
 80061ae:	4433      	add	r3, r6
 80061b0:	6023      	str	r3, [r4, #0]
 80061b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061b6:	462a      	mov	r2, r5
 80061b8:	f000 fad6 	bl	8006768 <_realloc_r>
 80061bc:	4606      	mov	r6, r0
 80061be:	2800      	cmp	r0, #0
 80061c0:	d1e0      	bne.n	8006184 <__ssputs_r+0x5c>
 80061c2:	4650      	mov	r0, sl
 80061c4:	6921      	ldr	r1, [r4, #16]
 80061c6:	f7ff feb9 	bl	8005f3c <_free_r>
 80061ca:	230c      	movs	r3, #12
 80061cc:	f8ca 3000 	str.w	r3, [sl]
 80061d0:	89a3      	ldrh	r3, [r4, #12]
 80061d2:	f04f 30ff 	mov.w	r0, #4294967295
 80061d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061da:	81a3      	strh	r3, [r4, #12]
 80061dc:	e7e9      	b.n	80061b2 <__ssputs_r+0x8a>
	...

080061e0 <_svfiprintf_r>:
 80061e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061e4:	4698      	mov	r8, r3
 80061e6:	898b      	ldrh	r3, [r1, #12]
 80061e8:	4607      	mov	r7, r0
 80061ea:	061b      	lsls	r3, r3, #24
 80061ec:	460d      	mov	r5, r1
 80061ee:	4614      	mov	r4, r2
 80061f0:	b09d      	sub	sp, #116	@ 0x74
 80061f2:	d510      	bpl.n	8006216 <_svfiprintf_r+0x36>
 80061f4:	690b      	ldr	r3, [r1, #16]
 80061f6:	b973      	cbnz	r3, 8006216 <_svfiprintf_r+0x36>
 80061f8:	2140      	movs	r1, #64	@ 0x40
 80061fa:	f7ff ff09 	bl	8006010 <_malloc_r>
 80061fe:	6028      	str	r0, [r5, #0]
 8006200:	6128      	str	r0, [r5, #16]
 8006202:	b930      	cbnz	r0, 8006212 <_svfiprintf_r+0x32>
 8006204:	230c      	movs	r3, #12
 8006206:	603b      	str	r3, [r7, #0]
 8006208:	f04f 30ff 	mov.w	r0, #4294967295
 800620c:	b01d      	add	sp, #116	@ 0x74
 800620e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006212:	2340      	movs	r3, #64	@ 0x40
 8006214:	616b      	str	r3, [r5, #20]
 8006216:	2300      	movs	r3, #0
 8006218:	9309      	str	r3, [sp, #36]	@ 0x24
 800621a:	2320      	movs	r3, #32
 800621c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006220:	2330      	movs	r3, #48	@ 0x30
 8006222:	f04f 0901 	mov.w	r9, #1
 8006226:	f8cd 800c 	str.w	r8, [sp, #12]
 800622a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80063c4 <_svfiprintf_r+0x1e4>
 800622e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006232:	4623      	mov	r3, r4
 8006234:	469a      	mov	sl, r3
 8006236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800623a:	b10a      	cbz	r2, 8006240 <_svfiprintf_r+0x60>
 800623c:	2a25      	cmp	r2, #37	@ 0x25
 800623e:	d1f9      	bne.n	8006234 <_svfiprintf_r+0x54>
 8006240:	ebba 0b04 	subs.w	fp, sl, r4
 8006244:	d00b      	beq.n	800625e <_svfiprintf_r+0x7e>
 8006246:	465b      	mov	r3, fp
 8006248:	4622      	mov	r2, r4
 800624a:	4629      	mov	r1, r5
 800624c:	4638      	mov	r0, r7
 800624e:	f7ff ff6b 	bl	8006128 <__ssputs_r>
 8006252:	3001      	adds	r0, #1
 8006254:	f000 80a7 	beq.w	80063a6 <_svfiprintf_r+0x1c6>
 8006258:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800625a:	445a      	add	r2, fp
 800625c:	9209      	str	r2, [sp, #36]	@ 0x24
 800625e:	f89a 3000 	ldrb.w	r3, [sl]
 8006262:	2b00      	cmp	r3, #0
 8006264:	f000 809f 	beq.w	80063a6 <_svfiprintf_r+0x1c6>
 8006268:	2300      	movs	r3, #0
 800626a:	f04f 32ff 	mov.w	r2, #4294967295
 800626e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006272:	f10a 0a01 	add.w	sl, sl, #1
 8006276:	9304      	str	r3, [sp, #16]
 8006278:	9307      	str	r3, [sp, #28]
 800627a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800627e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006280:	4654      	mov	r4, sl
 8006282:	2205      	movs	r2, #5
 8006284:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006288:	484e      	ldr	r0, [pc, #312]	@ (80063c4 <_svfiprintf_r+0x1e4>)
 800628a:	f000 fa5f 	bl	800674c <memchr>
 800628e:	9a04      	ldr	r2, [sp, #16]
 8006290:	b9d8      	cbnz	r0, 80062ca <_svfiprintf_r+0xea>
 8006292:	06d0      	lsls	r0, r2, #27
 8006294:	bf44      	itt	mi
 8006296:	2320      	movmi	r3, #32
 8006298:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800629c:	0711      	lsls	r1, r2, #28
 800629e:	bf44      	itt	mi
 80062a0:	232b      	movmi	r3, #43	@ 0x2b
 80062a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80062a6:	f89a 3000 	ldrb.w	r3, [sl]
 80062aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80062ac:	d015      	beq.n	80062da <_svfiprintf_r+0xfa>
 80062ae:	4654      	mov	r4, sl
 80062b0:	2000      	movs	r0, #0
 80062b2:	f04f 0c0a 	mov.w	ip, #10
 80062b6:	9a07      	ldr	r2, [sp, #28]
 80062b8:	4621      	mov	r1, r4
 80062ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80062be:	3b30      	subs	r3, #48	@ 0x30
 80062c0:	2b09      	cmp	r3, #9
 80062c2:	d94b      	bls.n	800635c <_svfiprintf_r+0x17c>
 80062c4:	b1b0      	cbz	r0, 80062f4 <_svfiprintf_r+0x114>
 80062c6:	9207      	str	r2, [sp, #28]
 80062c8:	e014      	b.n	80062f4 <_svfiprintf_r+0x114>
 80062ca:	eba0 0308 	sub.w	r3, r0, r8
 80062ce:	fa09 f303 	lsl.w	r3, r9, r3
 80062d2:	4313      	orrs	r3, r2
 80062d4:	46a2      	mov	sl, r4
 80062d6:	9304      	str	r3, [sp, #16]
 80062d8:	e7d2      	b.n	8006280 <_svfiprintf_r+0xa0>
 80062da:	9b03      	ldr	r3, [sp, #12]
 80062dc:	1d19      	adds	r1, r3, #4
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	9103      	str	r1, [sp, #12]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	bfbb      	ittet	lt
 80062e6:	425b      	neglt	r3, r3
 80062e8:	f042 0202 	orrlt.w	r2, r2, #2
 80062ec:	9307      	strge	r3, [sp, #28]
 80062ee:	9307      	strlt	r3, [sp, #28]
 80062f0:	bfb8      	it	lt
 80062f2:	9204      	strlt	r2, [sp, #16]
 80062f4:	7823      	ldrb	r3, [r4, #0]
 80062f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80062f8:	d10a      	bne.n	8006310 <_svfiprintf_r+0x130>
 80062fa:	7863      	ldrb	r3, [r4, #1]
 80062fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80062fe:	d132      	bne.n	8006366 <_svfiprintf_r+0x186>
 8006300:	9b03      	ldr	r3, [sp, #12]
 8006302:	3402      	adds	r4, #2
 8006304:	1d1a      	adds	r2, r3, #4
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	9203      	str	r2, [sp, #12]
 800630a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800630e:	9305      	str	r3, [sp, #20]
 8006310:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80063c8 <_svfiprintf_r+0x1e8>
 8006314:	2203      	movs	r2, #3
 8006316:	4650      	mov	r0, sl
 8006318:	7821      	ldrb	r1, [r4, #0]
 800631a:	f000 fa17 	bl	800674c <memchr>
 800631e:	b138      	cbz	r0, 8006330 <_svfiprintf_r+0x150>
 8006320:	2240      	movs	r2, #64	@ 0x40
 8006322:	9b04      	ldr	r3, [sp, #16]
 8006324:	eba0 000a 	sub.w	r0, r0, sl
 8006328:	4082      	lsls	r2, r0
 800632a:	4313      	orrs	r3, r2
 800632c:	3401      	adds	r4, #1
 800632e:	9304      	str	r3, [sp, #16]
 8006330:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006334:	2206      	movs	r2, #6
 8006336:	4825      	ldr	r0, [pc, #148]	@ (80063cc <_svfiprintf_r+0x1ec>)
 8006338:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800633c:	f000 fa06 	bl	800674c <memchr>
 8006340:	2800      	cmp	r0, #0
 8006342:	d036      	beq.n	80063b2 <_svfiprintf_r+0x1d2>
 8006344:	4b22      	ldr	r3, [pc, #136]	@ (80063d0 <_svfiprintf_r+0x1f0>)
 8006346:	bb1b      	cbnz	r3, 8006390 <_svfiprintf_r+0x1b0>
 8006348:	9b03      	ldr	r3, [sp, #12]
 800634a:	3307      	adds	r3, #7
 800634c:	f023 0307 	bic.w	r3, r3, #7
 8006350:	3308      	adds	r3, #8
 8006352:	9303      	str	r3, [sp, #12]
 8006354:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006356:	4433      	add	r3, r6
 8006358:	9309      	str	r3, [sp, #36]	@ 0x24
 800635a:	e76a      	b.n	8006232 <_svfiprintf_r+0x52>
 800635c:	460c      	mov	r4, r1
 800635e:	2001      	movs	r0, #1
 8006360:	fb0c 3202 	mla	r2, ip, r2, r3
 8006364:	e7a8      	b.n	80062b8 <_svfiprintf_r+0xd8>
 8006366:	2300      	movs	r3, #0
 8006368:	f04f 0c0a 	mov.w	ip, #10
 800636c:	4619      	mov	r1, r3
 800636e:	3401      	adds	r4, #1
 8006370:	9305      	str	r3, [sp, #20]
 8006372:	4620      	mov	r0, r4
 8006374:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006378:	3a30      	subs	r2, #48	@ 0x30
 800637a:	2a09      	cmp	r2, #9
 800637c:	d903      	bls.n	8006386 <_svfiprintf_r+0x1a6>
 800637e:	2b00      	cmp	r3, #0
 8006380:	d0c6      	beq.n	8006310 <_svfiprintf_r+0x130>
 8006382:	9105      	str	r1, [sp, #20]
 8006384:	e7c4      	b.n	8006310 <_svfiprintf_r+0x130>
 8006386:	4604      	mov	r4, r0
 8006388:	2301      	movs	r3, #1
 800638a:	fb0c 2101 	mla	r1, ip, r1, r2
 800638e:	e7f0      	b.n	8006372 <_svfiprintf_r+0x192>
 8006390:	ab03      	add	r3, sp, #12
 8006392:	9300      	str	r3, [sp, #0]
 8006394:	462a      	mov	r2, r5
 8006396:	4638      	mov	r0, r7
 8006398:	4b0e      	ldr	r3, [pc, #56]	@ (80063d4 <_svfiprintf_r+0x1f4>)
 800639a:	a904      	add	r1, sp, #16
 800639c:	f3af 8000 	nop.w
 80063a0:	1c42      	adds	r2, r0, #1
 80063a2:	4606      	mov	r6, r0
 80063a4:	d1d6      	bne.n	8006354 <_svfiprintf_r+0x174>
 80063a6:	89ab      	ldrh	r3, [r5, #12]
 80063a8:	065b      	lsls	r3, r3, #25
 80063aa:	f53f af2d 	bmi.w	8006208 <_svfiprintf_r+0x28>
 80063ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80063b0:	e72c      	b.n	800620c <_svfiprintf_r+0x2c>
 80063b2:	ab03      	add	r3, sp, #12
 80063b4:	9300      	str	r3, [sp, #0]
 80063b6:	462a      	mov	r2, r5
 80063b8:	4638      	mov	r0, r7
 80063ba:	4b06      	ldr	r3, [pc, #24]	@ (80063d4 <_svfiprintf_r+0x1f4>)
 80063bc:	a904      	add	r1, sp, #16
 80063be:	f000 f87d 	bl	80064bc <_printf_i>
 80063c2:	e7ed      	b.n	80063a0 <_svfiprintf_r+0x1c0>
 80063c4:	0800707a 	.word	0x0800707a
 80063c8:	08007080 	.word	0x08007080
 80063cc:	08007084 	.word	0x08007084
 80063d0:	00000000 	.word	0x00000000
 80063d4:	08006129 	.word	0x08006129

080063d8 <_printf_common>:
 80063d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063dc:	4616      	mov	r6, r2
 80063de:	4698      	mov	r8, r3
 80063e0:	688a      	ldr	r2, [r1, #8]
 80063e2:	690b      	ldr	r3, [r1, #16]
 80063e4:	4607      	mov	r7, r0
 80063e6:	4293      	cmp	r3, r2
 80063e8:	bfb8      	it	lt
 80063ea:	4613      	movlt	r3, r2
 80063ec:	6033      	str	r3, [r6, #0]
 80063ee:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80063f2:	460c      	mov	r4, r1
 80063f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80063f8:	b10a      	cbz	r2, 80063fe <_printf_common+0x26>
 80063fa:	3301      	adds	r3, #1
 80063fc:	6033      	str	r3, [r6, #0]
 80063fe:	6823      	ldr	r3, [r4, #0]
 8006400:	0699      	lsls	r1, r3, #26
 8006402:	bf42      	ittt	mi
 8006404:	6833      	ldrmi	r3, [r6, #0]
 8006406:	3302      	addmi	r3, #2
 8006408:	6033      	strmi	r3, [r6, #0]
 800640a:	6825      	ldr	r5, [r4, #0]
 800640c:	f015 0506 	ands.w	r5, r5, #6
 8006410:	d106      	bne.n	8006420 <_printf_common+0x48>
 8006412:	f104 0a19 	add.w	sl, r4, #25
 8006416:	68e3      	ldr	r3, [r4, #12]
 8006418:	6832      	ldr	r2, [r6, #0]
 800641a:	1a9b      	subs	r3, r3, r2
 800641c:	42ab      	cmp	r3, r5
 800641e:	dc2b      	bgt.n	8006478 <_printf_common+0xa0>
 8006420:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006424:	6822      	ldr	r2, [r4, #0]
 8006426:	3b00      	subs	r3, #0
 8006428:	bf18      	it	ne
 800642a:	2301      	movne	r3, #1
 800642c:	0692      	lsls	r2, r2, #26
 800642e:	d430      	bmi.n	8006492 <_printf_common+0xba>
 8006430:	4641      	mov	r1, r8
 8006432:	4638      	mov	r0, r7
 8006434:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006438:	47c8      	blx	r9
 800643a:	3001      	adds	r0, #1
 800643c:	d023      	beq.n	8006486 <_printf_common+0xae>
 800643e:	6823      	ldr	r3, [r4, #0]
 8006440:	6922      	ldr	r2, [r4, #16]
 8006442:	f003 0306 	and.w	r3, r3, #6
 8006446:	2b04      	cmp	r3, #4
 8006448:	bf14      	ite	ne
 800644a:	2500      	movne	r5, #0
 800644c:	6833      	ldreq	r3, [r6, #0]
 800644e:	f04f 0600 	mov.w	r6, #0
 8006452:	bf08      	it	eq
 8006454:	68e5      	ldreq	r5, [r4, #12]
 8006456:	f104 041a 	add.w	r4, r4, #26
 800645a:	bf08      	it	eq
 800645c:	1aed      	subeq	r5, r5, r3
 800645e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006462:	bf08      	it	eq
 8006464:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006468:	4293      	cmp	r3, r2
 800646a:	bfc4      	itt	gt
 800646c:	1a9b      	subgt	r3, r3, r2
 800646e:	18ed      	addgt	r5, r5, r3
 8006470:	42b5      	cmp	r5, r6
 8006472:	d11a      	bne.n	80064aa <_printf_common+0xd2>
 8006474:	2000      	movs	r0, #0
 8006476:	e008      	b.n	800648a <_printf_common+0xb2>
 8006478:	2301      	movs	r3, #1
 800647a:	4652      	mov	r2, sl
 800647c:	4641      	mov	r1, r8
 800647e:	4638      	mov	r0, r7
 8006480:	47c8      	blx	r9
 8006482:	3001      	adds	r0, #1
 8006484:	d103      	bne.n	800648e <_printf_common+0xb6>
 8006486:	f04f 30ff 	mov.w	r0, #4294967295
 800648a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800648e:	3501      	adds	r5, #1
 8006490:	e7c1      	b.n	8006416 <_printf_common+0x3e>
 8006492:	2030      	movs	r0, #48	@ 0x30
 8006494:	18e1      	adds	r1, r4, r3
 8006496:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800649a:	1c5a      	adds	r2, r3, #1
 800649c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80064a0:	4422      	add	r2, r4
 80064a2:	3302      	adds	r3, #2
 80064a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80064a8:	e7c2      	b.n	8006430 <_printf_common+0x58>
 80064aa:	2301      	movs	r3, #1
 80064ac:	4622      	mov	r2, r4
 80064ae:	4641      	mov	r1, r8
 80064b0:	4638      	mov	r0, r7
 80064b2:	47c8      	blx	r9
 80064b4:	3001      	adds	r0, #1
 80064b6:	d0e6      	beq.n	8006486 <_printf_common+0xae>
 80064b8:	3601      	adds	r6, #1
 80064ba:	e7d9      	b.n	8006470 <_printf_common+0x98>

080064bc <_printf_i>:
 80064bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064c0:	7e0f      	ldrb	r7, [r1, #24]
 80064c2:	4691      	mov	r9, r2
 80064c4:	2f78      	cmp	r7, #120	@ 0x78
 80064c6:	4680      	mov	r8, r0
 80064c8:	460c      	mov	r4, r1
 80064ca:	469a      	mov	sl, r3
 80064cc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80064ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80064d2:	d807      	bhi.n	80064e4 <_printf_i+0x28>
 80064d4:	2f62      	cmp	r7, #98	@ 0x62
 80064d6:	d80a      	bhi.n	80064ee <_printf_i+0x32>
 80064d8:	2f00      	cmp	r7, #0
 80064da:	f000 80d1 	beq.w	8006680 <_printf_i+0x1c4>
 80064de:	2f58      	cmp	r7, #88	@ 0x58
 80064e0:	f000 80b8 	beq.w	8006654 <_printf_i+0x198>
 80064e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80064ec:	e03a      	b.n	8006564 <_printf_i+0xa8>
 80064ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80064f2:	2b15      	cmp	r3, #21
 80064f4:	d8f6      	bhi.n	80064e4 <_printf_i+0x28>
 80064f6:	a101      	add	r1, pc, #4	@ (adr r1, 80064fc <_printf_i+0x40>)
 80064f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80064fc:	08006555 	.word	0x08006555
 8006500:	08006569 	.word	0x08006569
 8006504:	080064e5 	.word	0x080064e5
 8006508:	080064e5 	.word	0x080064e5
 800650c:	080064e5 	.word	0x080064e5
 8006510:	080064e5 	.word	0x080064e5
 8006514:	08006569 	.word	0x08006569
 8006518:	080064e5 	.word	0x080064e5
 800651c:	080064e5 	.word	0x080064e5
 8006520:	080064e5 	.word	0x080064e5
 8006524:	080064e5 	.word	0x080064e5
 8006528:	08006667 	.word	0x08006667
 800652c:	08006593 	.word	0x08006593
 8006530:	08006621 	.word	0x08006621
 8006534:	080064e5 	.word	0x080064e5
 8006538:	080064e5 	.word	0x080064e5
 800653c:	08006689 	.word	0x08006689
 8006540:	080064e5 	.word	0x080064e5
 8006544:	08006593 	.word	0x08006593
 8006548:	080064e5 	.word	0x080064e5
 800654c:	080064e5 	.word	0x080064e5
 8006550:	08006629 	.word	0x08006629
 8006554:	6833      	ldr	r3, [r6, #0]
 8006556:	1d1a      	adds	r2, r3, #4
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	6032      	str	r2, [r6, #0]
 800655c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006560:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006564:	2301      	movs	r3, #1
 8006566:	e09c      	b.n	80066a2 <_printf_i+0x1e6>
 8006568:	6833      	ldr	r3, [r6, #0]
 800656a:	6820      	ldr	r0, [r4, #0]
 800656c:	1d19      	adds	r1, r3, #4
 800656e:	6031      	str	r1, [r6, #0]
 8006570:	0606      	lsls	r6, r0, #24
 8006572:	d501      	bpl.n	8006578 <_printf_i+0xbc>
 8006574:	681d      	ldr	r5, [r3, #0]
 8006576:	e003      	b.n	8006580 <_printf_i+0xc4>
 8006578:	0645      	lsls	r5, r0, #25
 800657a:	d5fb      	bpl.n	8006574 <_printf_i+0xb8>
 800657c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006580:	2d00      	cmp	r5, #0
 8006582:	da03      	bge.n	800658c <_printf_i+0xd0>
 8006584:	232d      	movs	r3, #45	@ 0x2d
 8006586:	426d      	negs	r5, r5
 8006588:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800658c:	230a      	movs	r3, #10
 800658e:	4858      	ldr	r0, [pc, #352]	@ (80066f0 <_printf_i+0x234>)
 8006590:	e011      	b.n	80065b6 <_printf_i+0xfa>
 8006592:	6821      	ldr	r1, [r4, #0]
 8006594:	6833      	ldr	r3, [r6, #0]
 8006596:	0608      	lsls	r0, r1, #24
 8006598:	f853 5b04 	ldr.w	r5, [r3], #4
 800659c:	d402      	bmi.n	80065a4 <_printf_i+0xe8>
 800659e:	0649      	lsls	r1, r1, #25
 80065a0:	bf48      	it	mi
 80065a2:	b2ad      	uxthmi	r5, r5
 80065a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80065a6:	6033      	str	r3, [r6, #0]
 80065a8:	bf14      	ite	ne
 80065aa:	230a      	movne	r3, #10
 80065ac:	2308      	moveq	r3, #8
 80065ae:	4850      	ldr	r0, [pc, #320]	@ (80066f0 <_printf_i+0x234>)
 80065b0:	2100      	movs	r1, #0
 80065b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80065b6:	6866      	ldr	r6, [r4, #4]
 80065b8:	2e00      	cmp	r6, #0
 80065ba:	60a6      	str	r6, [r4, #8]
 80065bc:	db05      	blt.n	80065ca <_printf_i+0x10e>
 80065be:	6821      	ldr	r1, [r4, #0]
 80065c0:	432e      	orrs	r6, r5
 80065c2:	f021 0104 	bic.w	r1, r1, #4
 80065c6:	6021      	str	r1, [r4, #0]
 80065c8:	d04b      	beq.n	8006662 <_printf_i+0x1a6>
 80065ca:	4616      	mov	r6, r2
 80065cc:	fbb5 f1f3 	udiv	r1, r5, r3
 80065d0:	fb03 5711 	mls	r7, r3, r1, r5
 80065d4:	5dc7      	ldrb	r7, [r0, r7]
 80065d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80065da:	462f      	mov	r7, r5
 80065dc:	42bb      	cmp	r3, r7
 80065de:	460d      	mov	r5, r1
 80065e0:	d9f4      	bls.n	80065cc <_printf_i+0x110>
 80065e2:	2b08      	cmp	r3, #8
 80065e4:	d10b      	bne.n	80065fe <_printf_i+0x142>
 80065e6:	6823      	ldr	r3, [r4, #0]
 80065e8:	07df      	lsls	r7, r3, #31
 80065ea:	d508      	bpl.n	80065fe <_printf_i+0x142>
 80065ec:	6923      	ldr	r3, [r4, #16]
 80065ee:	6861      	ldr	r1, [r4, #4]
 80065f0:	4299      	cmp	r1, r3
 80065f2:	bfde      	ittt	le
 80065f4:	2330      	movle	r3, #48	@ 0x30
 80065f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80065fa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80065fe:	1b92      	subs	r2, r2, r6
 8006600:	6122      	str	r2, [r4, #16]
 8006602:	464b      	mov	r3, r9
 8006604:	4621      	mov	r1, r4
 8006606:	4640      	mov	r0, r8
 8006608:	f8cd a000 	str.w	sl, [sp]
 800660c:	aa03      	add	r2, sp, #12
 800660e:	f7ff fee3 	bl	80063d8 <_printf_common>
 8006612:	3001      	adds	r0, #1
 8006614:	d14a      	bne.n	80066ac <_printf_i+0x1f0>
 8006616:	f04f 30ff 	mov.w	r0, #4294967295
 800661a:	b004      	add	sp, #16
 800661c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006620:	6823      	ldr	r3, [r4, #0]
 8006622:	f043 0320 	orr.w	r3, r3, #32
 8006626:	6023      	str	r3, [r4, #0]
 8006628:	2778      	movs	r7, #120	@ 0x78
 800662a:	4832      	ldr	r0, [pc, #200]	@ (80066f4 <_printf_i+0x238>)
 800662c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006630:	6823      	ldr	r3, [r4, #0]
 8006632:	6831      	ldr	r1, [r6, #0]
 8006634:	061f      	lsls	r7, r3, #24
 8006636:	f851 5b04 	ldr.w	r5, [r1], #4
 800663a:	d402      	bmi.n	8006642 <_printf_i+0x186>
 800663c:	065f      	lsls	r7, r3, #25
 800663e:	bf48      	it	mi
 8006640:	b2ad      	uxthmi	r5, r5
 8006642:	6031      	str	r1, [r6, #0]
 8006644:	07d9      	lsls	r1, r3, #31
 8006646:	bf44      	itt	mi
 8006648:	f043 0320 	orrmi.w	r3, r3, #32
 800664c:	6023      	strmi	r3, [r4, #0]
 800664e:	b11d      	cbz	r5, 8006658 <_printf_i+0x19c>
 8006650:	2310      	movs	r3, #16
 8006652:	e7ad      	b.n	80065b0 <_printf_i+0xf4>
 8006654:	4826      	ldr	r0, [pc, #152]	@ (80066f0 <_printf_i+0x234>)
 8006656:	e7e9      	b.n	800662c <_printf_i+0x170>
 8006658:	6823      	ldr	r3, [r4, #0]
 800665a:	f023 0320 	bic.w	r3, r3, #32
 800665e:	6023      	str	r3, [r4, #0]
 8006660:	e7f6      	b.n	8006650 <_printf_i+0x194>
 8006662:	4616      	mov	r6, r2
 8006664:	e7bd      	b.n	80065e2 <_printf_i+0x126>
 8006666:	6833      	ldr	r3, [r6, #0]
 8006668:	6825      	ldr	r5, [r4, #0]
 800666a:	1d18      	adds	r0, r3, #4
 800666c:	6961      	ldr	r1, [r4, #20]
 800666e:	6030      	str	r0, [r6, #0]
 8006670:	062e      	lsls	r6, r5, #24
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	d501      	bpl.n	800667a <_printf_i+0x1be>
 8006676:	6019      	str	r1, [r3, #0]
 8006678:	e002      	b.n	8006680 <_printf_i+0x1c4>
 800667a:	0668      	lsls	r0, r5, #25
 800667c:	d5fb      	bpl.n	8006676 <_printf_i+0x1ba>
 800667e:	8019      	strh	r1, [r3, #0]
 8006680:	2300      	movs	r3, #0
 8006682:	4616      	mov	r6, r2
 8006684:	6123      	str	r3, [r4, #16]
 8006686:	e7bc      	b.n	8006602 <_printf_i+0x146>
 8006688:	6833      	ldr	r3, [r6, #0]
 800668a:	2100      	movs	r1, #0
 800668c:	1d1a      	adds	r2, r3, #4
 800668e:	6032      	str	r2, [r6, #0]
 8006690:	681e      	ldr	r6, [r3, #0]
 8006692:	6862      	ldr	r2, [r4, #4]
 8006694:	4630      	mov	r0, r6
 8006696:	f000 f859 	bl	800674c <memchr>
 800669a:	b108      	cbz	r0, 80066a0 <_printf_i+0x1e4>
 800669c:	1b80      	subs	r0, r0, r6
 800669e:	6060      	str	r0, [r4, #4]
 80066a0:	6863      	ldr	r3, [r4, #4]
 80066a2:	6123      	str	r3, [r4, #16]
 80066a4:	2300      	movs	r3, #0
 80066a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066aa:	e7aa      	b.n	8006602 <_printf_i+0x146>
 80066ac:	4632      	mov	r2, r6
 80066ae:	4649      	mov	r1, r9
 80066b0:	4640      	mov	r0, r8
 80066b2:	6923      	ldr	r3, [r4, #16]
 80066b4:	47d0      	blx	sl
 80066b6:	3001      	adds	r0, #1
 80066b8:	d0ad      	beq.n	8006616 <_printf_i+0x15a>
 80066ba:	6823      	ldr	r3, [r4, #0]
 80066bc:	079b      	lsls	r3, r3, #30
 80066be:	d413      	bmi.n	80066e8 <_printf_i+0x22c>
 80066c0:	68e0      	ldr	r0, [r4, #12]
 80066c2:	9b03      	ldr	r3, [sp, #12]
 80066c4:	4298      	cmp	r0, r3
 80066c6:	bfb8      	it	lt
 80066c8:	4618      	movlt	r0, r3
 80066ca:	e7a6      	b.n	800661a <_printf_i+0x15e>
 80066cc:	2301      	movs	r3, #1
 80066ce:	4632      	mov	r2, r6
 80066d0:	4649      	mov	r1, r9
 80066d2:	4640      	mov	r0, r8
 80066d4:	47d0      	blx	sl
 80066d6:	3001      	adds	r0, #1
 80066d8:	d09d      	beq.n	8006616 <_printf_i+0x15a>
 80066da:	3501      	adds	r5, #1
 80066dc:	68e3      	ldr	r3, [r4, #12]
 80066de:	9903      	ldr	r1, [sp, #12]
 80066e0:	1a5b      	subs	r3, r3, r1
 80066e2:	42ab      	cmp	r3, r5
 80066e4:	dcf2      	bgt.n	80066cc <_printf_i+0x210>
 80066e6:	e7eb      	b.n	80066c0 <_printf_i+0x204>
 80066e8:	2500      	movs	r5, #0
 80066ea:	f104 0619 	add.w	r6, r4, #25
 80066ee:	e7f5      	b.n	80066dc <_printf_i+0x220>
 80066f0:	0800708b 	.word	0x0800708b
 80066f4:	0800709c 	.word	0x0800709c

080066f8 <memmove>:
 80066f8:	4288      	cmp	r0, r1
 80066fa:	b510      	push	{r4, lr}
 80066fc:	eb01 0402 	add.w	r4, r1, r2
 8006700:	d902      	bls.n	8006708 <memmove+0x10>
 8006702:	4284      	cmp	r4, r0
 8006704:	4623      	mov	r3, r4
 8006706:	d807      	bhi.n	8006718 <memmove+0x20>
 8006708:	1e43      	subs	r3, r0, #1
 800670a:	42a1      	cmp	r1, r4
 800670c:	d008      	beq.n	8006720 <memmove+0x28>
 800670e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006712:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006716:	e7f8      	b.n	800670a <memmove+0x12>
 8006718:	4601      	mov	r1, r0
 800671a:	4402      	add	r2, r0
 800671c:	428a      	cmp	r2, r1
 800671e:	d100      	bne.n	8006722 <memmove+0x2a>
 8006720:	bd10      	pop	{r4, pc}
 8006722:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006726:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800672a:	e7f7      	b.n	800671c <memmove+0x24>

0800672c <_sbrk_r>:
 800672c:	b538      	push	{r3, r4, r5, lr}
 800672e:	2300      	movs	r3, #0
 8006730:	4d05      	ldr	r5, [pc, #20]	@ (8006748 <_sbrk_r+0x1c>)
 8006732:	4604      	mov	r4, r0
 8006734:	4608      	mov	r0, r1
 8006736:	602b      	str	r3, [r5, #0]
 8006738:	f7fb fd00 	bl	800213c <_sbrk>
 800673c:	1c43      	adds	r3, r0, #1
 800673e:	d102      	bne.n	8006746 <_sbrk_r+0x1a>
 8006740:	682b      	ldr	r3, [r5, #0]
 8006742:	b103      	cbz	r3, 8006746 <_sbrk_r+0x1a>
 8006744:	6023      	str	r3, [r4, #0]
 8006746:	bd38      	pop	{r3, r4, r5, pc}
 8006748:	20001590 	.word	0x20001590

0800674c <memchr>:
 800674c:	4603      	mov	r3, r0
 800674e:	b510      	push	{r4, lr}
 8006750:	b2c9      	uxtb	r1, r1
 8006752:	4402      	add	r2, r0
 8006754:	4293      	cmp	r3, r2
 8006756:	4618      	mov	r0, r3
 8006758:	d101      	bne.n	800675e <memchr+0x12>
 800675a:	2000      	movs	r0, #0
 800675c:	e003      	b.n	8006766 <memchr+0x1a>
 800675e:	7804      	ldrb	r4, [r0, #0]
 8006760:	3301      	adds	r3, #1
 8006762:	428c      	cmp	r4, r1
 8006764:	d1f6      	bne.n	8006754 <memchr+0x8>
 8006766:	bd10      	pop	{r4, pc}

08006768 <_realloc_r>:
 8006768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800676c:	4607      	mov	r7, r0
 800676e:	4614      	mov	r4, r2
 8006770:	460d      	mov	r5, r1
 8006772:	b921      	cbnz	r1, 800677e <_realloc_r+0x16>
 8006774:	4611      	mov	r1, r2
 8006776:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800677a:	f7ff bc49 	b.w	8006010 <_malloc_r>
 800677e:	b92a      	cbnz	r2, 800678c <_realloc_r+0x24>
 8006780:	f7ff fbdc 	bl	8005f3c <_free_r>
 8006784:	4625      	mov	r5, r4
 8006786:	4628      	mov	r0, r5
 8006788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800678c:	f000 f81a 	bl	80067c4 <_malloc_usable_size_r>
 8006790:	4284      	cmp	r4, r0
 8006792:	4606      	mov	r6, r0
 8006794:	d802      	bhi.n	800679c <_realloc_r+0x34>
 8006796:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800679a:	d8f4      	bhi.n	8006786 <_realloc_r+0x1e>
 800679c:	4621      	mov	r1, r4
 800679e:	4638      	mov	r0, r7
 80067a0:	f7ff fc36 	bl	8006010 <_malloc_r>
 80067a4:	4680      	mov	r8, r0
 80067a6:	b908      	cbnz	r0, 80067ac <_realloc_r+0x44>
 80067a8:	4645      	mov	r5, r8
 80067aa:	e7ec      	b.n	8006786 <_realloc_r+0x1e>
 80067ac:	42b4      	cmp	r4, r6
 80067ae:	4622      	mov	r2, r4
 80067b0:	4629      	mov	r1, r5
 80067b2:	bf28      	it	cs
 80067b4:	4632      	movcs	r2, r6
 80067b6:	f7ff fbb3 	bl	8005f20 <memcpy>
 80067ba:	4629      	mov	r1, r5
 80067bc:	4638      	mov	r0, r7
 80067be:	f7ff fbbd 	bl	8005f3c <_free_r>
 80067c2:	e7f1      	b.n	80067a8 <_realloc_r+0x40>

080067c4 <_malloc_usable_size_r>:
 80067c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067c8:	1f18      	subs	r0, r3, #4
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	bfbc      	itt	lt
 80067ce:	580b      	ldrlt	r3, [r1, r0]
 80067d0:	18c0      	addlt	r0, r0, r3
 80067d2:	4770      	bx	lr

080067d4 <_init>:
 80067d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067d6:	bf00      	nop
 80067d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067da:	bc08      	pop	{r3}
 80067dc:	469e      	mov	lr, r3
 80067de:	4770      	bx	lr

080067e0 <_fini>:
 80067e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067e2:	bf00      	nop
 80067e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067e6:	bc08      	pop	{r3}
 80067e8:	469e      	mov	lr, r3
 80067ea:	4770      	bx	lr
