// Seed: 2046837078
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = id_7;
endmodule
module module_1 (
    input tri1 id_0,
    inout tri id_1,
    output wor id_2,
    input tri id_3,
    output logic id_4,
    output supply1 id_5,
    input supply0 id_6
);
  always
    if ((1))
      assume #1  (1'b0) id_5 = 1;
      else id_4 <= 1'h0;
  assign id_2 = id_6;
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
