"16nm.xor_xnor.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("A" "B" "XNOR" "XOR") ("A" "B" "XNOR" "XOR"))
"16nm.WCHB~.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.nand2_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.or16_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("Y" "X<15>" "X<14>" "X<13>" "X<12>" "X<11>" "X<10>" "X<9>" "X<8>" "X<7>" "X<6>" "X<5>" "X<4>" "X<3>" "X<2>" "X<1>" "X<0>") ("X<15>" "X<14>" "X<13>" "X<12>" "X<11>" "X<10>" "X<9>" "X<8>" "X<7>" "X<6>" "X<5>" "X<4>" "X<3>" "X<2>" "X<1>" "X<0>" "Y"))
"16nm.6T_4x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1") ("A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1"))
"16nm.inv_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.TH22~.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("A" "B" "Y") ("A" "B" "Y"))
"16nm.nor3_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.6T_32x_CTRL.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("B0" "B1" "S" "W0" "W1") ("B0" "B1" "S" "W0" "W1"))
"16nm.WCHB_Write.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("Lack" "In<3>" "In<2>" "In<1>" "In<0>" "Rack<1>" "Rack<0>" "Out1<1>" "Out1<0>" "Out0<1>" "Out0<0>") ("In<3>" "In<2>" "In<1>" "In<0>" "Lack" "Out0<1>" "Out0<0>" "Out1<1>" "Out1<0>" "Rack<1>" "Rack<0>"))
"16nm.TH22.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("A" "B" "Y") ("A" "B" "Y"))
"16nm.nand_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.6T_CONTROL.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("OutAck" "ValAddr" "1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "1of4_4<3>" "1of4_4<2>" "1of4_4<1>" "1of4_4<0>" "1of4_5<3>" "1of4_5<2>" "1of4_5<1>" "1of4_5<0>" "RW<1>" "RW<0>" "Reset" "AddrAck<3>" "AddrAck<2>" "AddrAck<1>" "AddrAck<0>" "InAck<3>" "InAck<2>" "InAck<1>" "InAck<0>") ("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "1of4_4<3>" "1of4_4<2>" "1of4_4<1>" "1of4_4<0>" "1of4_5<3>" "1of4_5<2>" "1of4_5<1>" "1of4_5<0>" "AddrAck<3>" "AddrAck<2>" "AddrAck<1>" "AddrAck<0>" "InAck<1>" "InAck<0>" "InAck<3>" "InAck<2>" "OutAck" "RW<1>" "RW<0>" "Reset" "ValAddr"))
"16nm.6T_32x4.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1" "S<3>" "S<2>" "S<1>" "S<0>" "W0" "W1" "SM1" "SM0") ("A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1" "S<3>" "S<2>" "S<1>" "S<0>" "SM0" "SM1" "W0" "W1"))
"16nm.or2_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.PCHBd.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("R0i+1" "R1i+1" "Ai" "R0i" "R1i" "Ai+1") ("Ai" "Ai+1" "R0i" "R0i+1" "R1i" "R1i+1"))
"16nm.6T_32x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("B0" "B1" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>") ("A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1"))
"16nm.6T_BANK.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("outAck" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "RW<1>" "RW<0>" "RD_8of32<31>" "RD_8of32<30>" "RD_8of32<29>" "RD_8of32<28>" "RD_8of32<27>" "RD_8of32<26>" "RD_8of32<25>" "RD_8of32<24>" "RD_8of32<23>" "RD_8of32<22>" "RD_8of32<21>" "RD_8of32<20>" "RD_8of32<19>" "RD_8of32<18>" "RD_8of32<17>" "RD_8of32<16>" "RD_8of32<15>" "RD_8of32<14>" "RD_8of32<13>" "RD_8of32<12>" "RD_8of32<11>" "RD_8of32<10>" "RD_8of32<9>" "RD_8of32<8>" "RD_8of32<7>" "RD_8of32<6>" "RD_8of32<5>" "RD_8of32<4>" "RD_8of32<3>" "RD_8of32<2>" "RD_8of32<1>" "RD_8of32<0>" "WD_8of32<31>" "WD_8of32<30>" "WD_8of32<29>" "WD_8of32<28>" "WD_8of32<27>" "WD_8of32<26>" "WD_8of32<25>" "WD_8of32<24>" "WD_8of32<23>" "WD_8of32<22>" "WD_8of32<21>" "WD_8of32<20>" "WD_8of32<19>" "WD_8of32<18>" "WD_8of32<17>" "WD_8of32<16>" "WD_8of32<15>" "WD_8of32<14>" "WD_8of32<13>" "WD_8of32<12>" "WD_8of32<11>" "WD_8of32<10>" "WD_8of32<9>" "WD_8of32<8>" "WD_8of32<7>" "WD_8of32<6>" "WD_8of32<5>" "WD_8of32<4>" "WD_8of32<3>" "WD_8of32<2>" "WD_8of32<1>" "WD_8of32<0>" "WD_Ack<7>" "WD_Ack<6>" "WD_Ack<5>" "WD_Ack<4>" "WD_Ack<3>" "WD_Ack<2>" "WD_Ack<1>" "WD_Ack<0>" "RD_Ack<7>" "RD_Ack<6>" "RD_Ack<5>" "RD_Ack<4>" "RD_Ack<3>" "RD_Ack<2>" "RD_Ack<1>" "RD_Ack<0>" "Ctrl_Ack<4>" "Ctrl_Ack<3>" "Ctrl_Ack<2>" "Ctrl_Ack<1>" "Ctrl_Ack<0>") ("A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "outAck" "Ctrl_Ack<4>" "Ctrl_Ack<3>" "Ctrl_Ack<2>" "Ctrl_Ack<1>" "Ctrl_Ack<0>" "RD_8of32<31>" "RD_8of32<30>" "RD_8of32<29>" "RD_8of32<28>" "RD_8of32<27>" "RD_8of32<26>" "RD_8of32<25>" "RD_8of32<24>" "RD_8of32<23>" "RD_8of32<22>" "RD_8of32<21>" "RD_8of32<20>" "RD_8of32<19>" "RD_8of32<18>" "RD_8of32<17>" "RD_8of32<16>" "RD_8of32<15>" "RD_8of32<14>" "RD_8of32<13>" "RD_8of32<12>" "RD_8of32<11>" "RD_8of32<10>" "RD_8of32<9>" "RD_8of32<8>" "RD_8of32<7>" "RD_8of32<6>" "RD_8of32<5>" "RD_8of32<4>" "RD_8of32<3>" "RD_8of32<2>" "RD_8of32<1>" "RD_8of32<0>" "RD_Ack<7>" "RD_Ack<6>" "RD_Ack<5>" "RD_Ack<4>" "RD_Ack<3>" "RD_Ack<2>" "RD_Ack<1>" "RD_Ack<0>" "RW<1>" "RW<0>" "WD_8of32<31>" "WD_8of32<30>" "WD_8of32<29>" "WD_8of32<28>" "WD_8of32<27>" "WD_8of32<26>" "WD_8of32<25>" "WD_8of32<24>" "WD_8of32<23>" "WD_8of32<22>" "WD_8of32<21>" "WD_8of32<20>" "WD_8of32<19>" "WD_8of32<18>" "WD_8of32<17>" "WD_8of32<16>" "WD_8of32<15>" "WD_8of32<14>" "WD_8of32<13>" "WD_8of32<12>" "WD_8of32<11>" "WD_8of32<10>" "WD_8of32<9>" "WD_8of32<8>" "WD_8of32<7>" "WD_8of32<6>" "WD_8of32<5>" "WD_8of32<4>" "WD_8of32<3>" "WD_8of32<2>" "WD_8of32<1>" "WD_8of32<0>" "WD_Ack<7>" "WD_Ack<6>" "WD_Ack<5>" "WD_Ack<4>" "WD_Ack<3>" "WD_Ack<2>" "WD_Ack<1>" "WD_Ack<0>"))
"16nm.WCHB_Read.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("Lack<1>" "Lack<0>" "L0<1>" "L0<0>" "L1<1>" "L1<0>" "Rack" "Out<3>" "Out<2>" "Out<1>" "Out<0>") ("L0<1>" "L0<0>" "L1<1>" "L1<0>" "Lack<1>" "Lack<0>" "Out<3>" "Out<2>" "Out<1>" "Out<0>" "Rack"))
"16nm.and3_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.6T_DATA.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("Ack" "B0<3>" "B0<2>" "B0<1>" "B0<0>" "B1<3>" "B1<2>" "B1<1>" "B1<0>" "Go" "R1_1of4<3>" "R1_1of4<2>" "R1_1of4<1>" "R1_1of4<0>" "R2_1of4<3>" "R2_1of4<2>" "R2_1of4<1>" "R2_1of4<0>" "RW<1>" "RW<0>" "Reset" "ValAddr" "W0<3>" "W0<2>" "W0<1>" "W0<0>" "W1<3>" "W1<2>" "W1<1>" "W1<0>" "W1_1of4<3>" "W1_1of4<2>" "W1_1of4<1>" "W1_1of4<0>" "W2_1of4<3>" "W2_1of4<2>" "W2_1of4<1>" "W2_1of4<0>" "AckThruBot" "AckThruTop" "RAck<1>" "RAck<0>" "WAck<1>" "WAck<0>" "~R0<3>" "~R0<2>" "~R0<1>" "~R0<0>" "~R1<3>" "~R1<2>" "~R1<1>" "~R1<0>") ("Ack" "AckThruBot" "AckThruTop" "B0<3>" "B0<2>" "B0<1>" "B0<0>" "B1<3>" "B1<2>" "B1<1>" "B1<0>" "Go" "R1_1of4<3>" "R1_1of4<2>" "R1_1of4<1>" "R1_1of4<0>" "R2_1of4<3>" "R2_1of4<2>" "R2_1of4<1>" "R2_1of4<0>" "RAck<1>" "RAck<0>" "RW<1>" "RW<0>" "Reset" "ValAddr" "W0<3>" "W0<2>" "W0<1>" "W0<0>" "W1<3>" "W1<2>" "W1<1>" "W1<0>" "W1_1of4<3>" "W1_1of4<2>" "W1_1of4<1>" "W1_1of4<0>" "W2_1of4<3>" "W2_1of4<2>" "W2_1of4<1>" "W2_1of4<0>" "WAck<1>" "WAck<0>" "~R0<3>" "~R0<2>" "~R0<1>" "~R0<0>" "~R1<3>" "~R1<2>" "~R1<1>" "~R1<0>"))
"16nm.inv_1xT.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.6T_CHUNK.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("~R0<3>" "~R0<2>" "~R0<1>" "~R0<0>" "~R1<3>" "~R1<2>" "~R1<1>" "~R1<0>" "A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "B0<3>" "B0<2>" "B0<1>" "B0<0>" "B1<3>" "B1<2>" "B1<1>" "B1<0>" "S<7>" "S<6>" "S<5>" "S<4>" "S<3>" "S<2>" "S<1>" "S<0>" "W0<3>" "W0<2>" "W0<1>" "W0<0>" "W1<3>" "W1<2>" "W1<1>" "W1<0>" "Go") ("A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "B0<3>" "B0<2>" "B0<1>" "B0<0>" "B1<3>" "B1<2>" "B1<1>" "B1<0>" "Go" "S<7>" "S<6>" "S<5>" "S<4>" "S<3>" "S<2>" "S<1>" "S<0>" "W0<3>" "W0<2>" "W0<1>" "W0<0>" "W1<3>" "W1<2>" "W1<1>" "W1<0>" "~R0<3>" "~R0<2>" "~R0<1>" "~R0<0>" "~R1<3>" "~R1<2>" "~R1<1>" "~R1<0>"))
"16nm.and_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.nor4_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.inv_1xt.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.or_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.or4_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.6T_DATAb.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("Ack" "B0<3>" "B0<2>" "B0<1>" "B0<0>" "B1<3>" "B1<2>" "B1<1>" "B1<0>" "Go" "W0<3>" "W0<2>" "W0<1>" "W0<0>" "W1<3>" "W1<2>" "W1<1>" "W1<0>" "RW<1>" "RW<0>" "Reset" "ValAddr" "Read_1of4<3>" "Read_1of4<2>" "Read_1of4<1>" "Read_1of4<0>" "Read_1of4<7>" "Read_1of4<6>" "Read_1of4<5>" "Read_1of4<4>" "W1_1of4<3>" "W1_1of4<2>" "W1_1of4<1>" "W1_1of4<0>" "W2_1of4<3>" "W2_1of4<2>" "W2_1of4<1>" "W2_1of4<0>" "~R1<3>" "~R1<2>" "~R1<1>" "~R1<0>" "~R0<3>" "~R0<2>" "~R0<1>" "~R0<0>" "AckThruTop" "AckThruBot" "WdataAck<1>" "WdataAck<0>" "RdataAck<1>" "RdataAck<0>") ("Ack" "AckThruBot" "AckThruTop" "B0<3>" "B0<2>" "B0<1>" "B0<0>" "B1<3>" "B1<2>" "B1<1>" "B1<0>" "Go" "Read_1of4<3>" "Read_1of4<2>" "Read_1of4<1>" "Read_1of4<0>" "Read_1of4<7>" "Read_1of4<6>" "Read_1of4<5>" "Read_1of4<4>" "RW<1>" "RW<0>" "RdataAck<1>" "RdataAck<0>" "Reset" "ValAddr" "W0<3>" "W0<2>" "W0<1>" "W0<0>" "W1<3>" "W1<2>" "W1<1>" "W1<0>" "W1_1of4<3>" "W1_1of4<2>" "W1_1of4<1>" "W1_1of4<0>" "W2_1of4<3>" "W2_1of4<2>" "W2_1of4<1>" "W2_1of4<0>" "WdataAck<1>" "WdataAck<0>" "~R0<3>" "~R0<2>" "~R0<1>" "~R0<0>" "~R1<3>" "~R1<2>" "~R1<1>" "~R1<0>"))
"16nm.and4_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.THaC.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("A" "Y" "C-" "B+") ("A" "B+" "C-" "Y"))
"16nm.TH33.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("A" "B" "C" "Y") ("A" "B" "C" "Y"))
"16nm.PCHB_FIFO.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.TH44.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.PCHB_Write.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("B0" "B1" "outAck" "R0i" "R1i" "W0" "W1") ("outAck" "B0" "B1" "R0i" "R1i" "W0" "W1"))
"16nm.Demux_3e1of4.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "En" "AddrValid") ("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "AddrValid" "En"))
"16nm.WCHB.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("L0" "L1" "Lack" "R0" "R1" "Rack") ("L0" "L1" "Lack" "R0" "R1" "Rack"))
"16nm.nand3_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.TH44~.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.inv_weak_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.nand4_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.or32_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.nor_1x.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.6T_DEMUX_.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "S<7>" "S<6>" "S<5>" "S<4>" "S<3>" "S<2>" "S<1>" "S<0>" "1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "1of4_4<3>" "1of4_4<2>" "1of4_4<1>" "1of4_4<0>" "En" "Ack") ("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "1of4_4<3>" "1of4_4<2>" "1of4_4<1>" "1of4_4<0>" "A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "Ack" "En" "S<7>" "S<6>" "S<5>" "S<4>" "S<3>" "S<2>" "S<1>" "S<0>"))
"16nm.and3.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" nil
"16nm.6T_DEMUX.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "1of4_4<3>" "1of4_4<2>" "1of4_4<1>" "1of4_4<0>" "A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "En" "S<7>" "S<6>" "S<5>" "S<4>" "S<3>" "S<2>" "S<1>" "S<0>" "Ack") ("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "1of4_4<3>" "1of4_4<2>" "1of4_4<1>" "1of4_4<0>" "A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "Ack" "En" "S<7>" "S<6>" "S<5>" "S<4>" "S<3>" "S<2>" "S<1>" "S<0>"))
"16nm.6T_SetRead.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("~R0" "~R1" "Go" "SM0<0>" "SM0<1>" "SM1<0>" "SM1<1>") ("Go" "SM0<0>" "SM0<1>" "SM1<0>" "SM1<1>" "~R0" "~R1"))
"16nm.6T.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("A" "B0" "B1") ("A" "B0" "B1"))
"16nm.Demux_2e1of4.schematic.16nm_Tests.6T_BANK_Test.config.path.termorder" (("A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "En" "EnOut") ("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "En" "EnOut"))
