INFO: [HLS 200-10] Running '/home/vdc/vivado/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'vdc' on host 'vdc' (Linux_x86_64 version 6.2.0-39-generic) on Wed Feb 14 21:15:49 EST 2024
INFO: [HLS 200-10] On os Ubuntu 23.04
INFO: [HLS 200-10] In directory '/home/vdc/dev/FPGA/FPGA_picoZed'
Sourcing Tcl script '/home/vdc/dev/FPGA/FPGA_picoZed/picoZed/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source /home/vdc/dev/FPGA/FPGA_picoZed/picoZed/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project picoZed 
INFO: [HLS 200-10] Opening project '/home/vdc/dev/FPGA/FPGA_picoZed/picoZed'.
INFO: [HLS 200-1510] Running: set_top basic_output 
INFO: [HLS 200-1510] Running: add_files basic_output.cpp 
INFO: [HLS 200-10] Adding design file 'basic_output.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/vdc/dev/FPGA/FPGA_picoZed/picoZed/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z030-sbg485-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/vdc/dev/FPGA/FPGA_picoZed/rtl_exp
INFO: [HLS 200-1510] Running: set_part xc7z030sbg485-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -output /home/vdc/dev/FPGA/FPGA_picoZed/rtl_exp 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/vdc/dev/FPGA/FPGA_picoZed/rtl_exp 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.680 ; gain = 13.023 ; free physical = 751 ; free virtual = 6778
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vdc/vivado/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Feb 14 21:16:10 2024...
INFO: [HLS 200-802] Generated output file rtl_exp/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 17.71 seconds. CPU system time: 1.22 seconds. Elapsed time: 22.42 seconds; current allocated memory: 5.781 MB.
INFO: [HLS 200-112] Total CPU user time: 19.59 seconds. Total CPU system time: 1.49 seconds. Total elapsed time: 24.37 seconds; peak allocated memory: 207.156 MB.
