// Seed: 2716099968
module module_0 (
    input  tri1 id_0,
    output wire id_1
);
  assign id_1 = 1'h0;
endmodule
module module_1 #(
    parameter id_3 = 32'd88
) (
    output wand id_0,
    output wand id_1,
    input tri id_2,
    input supply1 _id_3,
    input tri1 id_4
);
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
  logic id_6;
  wire [1 : id_3] id_7, id_8;
endmodule
module module_2 #(
    parameter id_2 = 32'd10
) (
    output tri1 id_0,
    output supply1 id_1,
    input tri _id_2,
    input tri id_3,
    input wand id_4,
    input tri0 id_5,
    input tri id_6,
    output supply1 id_7,
    output supply0 id_8
);
  logic [7:0][-1 : -1] id_10;
  wire [id_2 : 1] id_11;
  if (1) begin : LABEL_0
    logic [1 : 1] id_12 = -1;
    assign id_10[-1] = id_10;
    assign id_8 = -1;
  end
  wire id_13;
  module_0 modCall_1 (
      id_3,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
