library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity AccN is
	generic(N    : positive :=8);
	port(reset   : in std_logic;
		  enable  : in std_logic;
		  clk     : in std_logic;
		  dataIn  : in std_logic_vector((N-1) downto 0);
		  dataOut : out std_logic_vector((N-1) downto 0));

end AccN;

architecture Structural of AccN is
begin 
	acc_1: entity work.AdderN(Behavioral);
	
			 generic map(N => 8)
			 
		  