Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jun  6 13:04:03 2023
| Host         : T7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 47 register/latch pins with no clock driven by root clock pin: clkgen/clk_reg_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: i2cmaster/temp_data_reg_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: i2cmaster/temp_data_reg_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: i2cmaster/temp_data_reg_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: i2cmaster/temp_data_reg_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: i2cmaster/temp_data_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: i2cmaster/temp_data_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: i2cmaster/temp_data_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: i2cmaster/temp_data_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: segcontrol/anode_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: segcontrol/anode_select_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: segcontrol/anode_select_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.538        0.000                      0                   53        0.186        0.000                      0                   53        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.538        0.000                      0                   53        0.186        0.000                      0                   53        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 segcontrol/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.828ns (27.842%)  route 2.146ns (72.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.707     5.310    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  segcontrol/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.833     6.599    segcontrol/anode_timer_reg_n_0_[12]
    SLICE_X2Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.723 f  segcontrol/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.444     7.167    segcontrol/anode_timer[16]_i_4_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  segcontrol/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.162     7.453    segcontrol/anode_timer[16]_i_3_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  segcontrol/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.706     8.284    segcontrol/anode_timer[16]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  segcontrol/anode_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.588    15.011    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  segcontrol/anode_timer_reg[5]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y75          FDRE (Setup_fdre_C_R)       -0.429    14.821    segcontrol/anode_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 segcontrol/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.828ns (27.842%)  route 2.146ns (72.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.707     5.310    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  segcontrol/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.833     6.599    segcontrol/anode_timer_reg_n_0_[12]
    SLICE_X2Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.723 f  segcontrol/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.444     7.167    segcontrol/anode_timer[16]_i_4_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  segcontrol/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.162     7.453    segcontrol/anode_timer[16]_i_3_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  segcontrol/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.706     8.284    segcontrol/anode_timer[16]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  segcontrol/anode_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.588    15.011    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  segcontrol/anode_timer_reg[6]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y75          FDRE (Setup_fdre_C_R)       -0.429    14.821    segcontrol/anode_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 segcontrol/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.828ns (27.842%)  route 2.146ns (72.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.707     5.310    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  segcontrol/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.833     6.599    segcontrol/anode_timer_reg_n_0_[12]
    SLICE_X2Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.723 f  segcontrol/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.444     7.167    segcontrol/anode_timer[16]_i_4_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  segcontrol/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.162     7.453    segcontrol/anode_timer[16]_i_3_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  segcontrol/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.706     8.284    segcontrol/anode_timer[16]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  segcontrol/anode_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.588    15.011    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  segcontrol/anode_timer_reg[7]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y75          FDRE (Setup_fdre_C_R)       -0.429    14.821    segcontrol/anode_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 segcontrol/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.828ns (27.842%)  route 2.146ns (72.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.707     5.310    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  segcontrol/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.833     6.599    segcontrol/anode_timer_reg_n_0_[12]
    SLICE_X2Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.723 f  segcontrol/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.444     7.167    segcontrol/anode_timer[16]_i_4_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  segcontrol/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.162     7.453    segcontrol/anode_timer[16]_i_3_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  segcontrol/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.706     8.284    segcontrol/anode_timer[16]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  segcontrol/anode_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.588    15.011    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  segcontrol/anode_timer_reg[8]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y75          FDRE (Setup_fdre_C_R)       -0.429    14.821    segcontrol/anode_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 segcontrol/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.828ns (27.951%)  route 2.134ns (72.049%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.707     5.310    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  segcontrol/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.833     6.599    segcontrol/anode_timer_reg_n_0_[12]
    SLICE_X2Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.723 f  segcontrol/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.444     7.167    segcontrol/anode_timer[16]_i_4_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  segcontrol/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.162     7.453    segcontrol/anode_timer[16]_i_3_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  segcontrol/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.695     8.272    segcontrol/anode_timer[16]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  segcontrol/anode_timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.591    15.014    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  segcontrol/anode_timer_reg[13]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y77          FDRE (Setup_fdre_C_R)       -0.429    14.824    segcontrol/anode_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  6.552    

Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 segcontrol/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.828ns (27.951%)  route 2.134ns (72.049%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.707     5.310    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  segcontrol/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.833     6.599    segcontrol/anode_timer_reg_n_0_[12]
    SLICE_X2Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.723 f  segcontrol/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.444     7.167    segcontrol/anode_timer[16]_i_4_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  segcontrol/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.162     7.453    segcontrol/anode_timer[16]_i_3_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  segcontrol/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.695     8.272    segcontrol/anode_timer[16]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  segcontrol/anode_timer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.591    15.014    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  segcontrol/anode_timer_reg[14]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y77          FDRE (Setup_fdre_C_R)       -0.429    14.824    segcontrol/anode_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  6.552    

Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 segcontrol/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.828ns (27.951%)  route 2.134ns (72.049%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.707     5.310    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  segcontrol/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.833     6.599    segcontrol/anode_timer_reg_n_0_[12]
    SLICE_X2Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.723 f  segcontrol/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.444     7.167    segcontrol/anode_timer[16]_i_4_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  segcontrol/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.162     7.453    segcontrol/anode_timer[16]_i_3_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  segcontrol/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.695     8.272    segcontrol/anode_timer[16]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  segcontrol/anode_timer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.591    15.014    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  segcontrol/anode_timer_reg[15]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y77          FDRE (Setup_fdre_C_R)       -0.429    14.824    segcontrol/anode_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  6.552    

Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 segcontrol/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.828ns (27.951%)  route 2.134ns (72.049%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.707     5.310    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  segcontrol/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.833     6.599    segcontrol/anode_timer_reg_n_0_[12]
    SLICE_X2Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.723 f  segcontrol/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.444     7.167    segcontrol/anode_timer[16]_i_4_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  segcontrol/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.162     7.453    segcontrol/anode_timer[16]_i_3_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  segcontrol/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.695     8.272    segcontrol/anode_timer[16]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  segcontrol/anode_timer_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.591    15.014    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  segcontrol/anode_timer_reg[16]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y77          FDRE (Setup_fdre_C_R)       -0.429    14.824    segcontrol/anode_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  6.552    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 segcontrol/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.828ns (29.357%)  route 1.992ns (70.643%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.707     5.310    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  segcontrol/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.833     6.599    segcontrol/anode_timer_reg_n_0_[12]
    SLICE_X2Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.723 f  segcontrol/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.444     7.167    segcontrol/anode_timer[16]_i_4_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  segcontrol/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.162     7.453    segcontrol/anode_timer[16]_i_3_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  segcontrol/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.553     8.130    segcontrol/anode_timer[16]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.590    15.013    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[10]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X3Y76          FDRE (Setup_fdre_C_R)       -0.429    14.845    segcontrol/anode_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 segcontrol/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.828ns (29.357%)  route 1.992ns (70.643%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.707     5.310    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 f  segcontrol/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.833     6.599    segcontrol/anode_timer_reg_n_0_[12]
    SLICE_X2Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.723 f  segcontrol/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.444     7.167    segcontrol/anode_timer[16]_i_4_n_0
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.291 f  segcontrol/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.162     7.453    segcontrol/anode_timer[16]_i_3_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.577 r  segcontrol/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.553     8.130    segcontrol/anode_timer[16]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.590    15.013    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[11]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X3Y76          FDRE (Setup_fdre_C_R)       -0.429    14.845    segcontrol/anode_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                  6.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 clkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.199%)  route 0.104ns (35.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    clkgen/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkgen/counter_reg[4]/Q
                         net (fo=5, routed)           0.104     1.728    clkgen/counter[4]
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.773 r  clkgen/clk_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.773    clkgen/clk_reg_i_1__0_n_0
    SLICE_X52Y96         FDRE                                         r  clkgen/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.834     1.999    clkgen/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkgen/clk_reg_reg/C
                         clock pessimism             -0.502     1.496    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.587    clkgen/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 clkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.565     1.484    clkgen/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  clkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkgen/counter_reg[2]/Q
                         net (fo=7, routed)           0.133     1.758    clkgen/counter[2]
    SLICE_X53Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  clkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.803    clkgen/data0[5]
    SLICE_X53Y97         FDRE                                         r  clkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.835     2.000    clkgen/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  clkgen/counter_reg[5]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.092     1.576    clkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 segcontrol/anode_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.510    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  segcontrol/anode_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  segcontrol/anode_timer_reg[0]/Q
                         net (fo=3, routed)           0.175     1.850    segcontrol/anode_timer_reg_n_0_[0]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.043     1.893 r  segcontrol/anode_timer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.893    segcontrol/anode_timer[0]
    SLICE_X2Y75          FDRE                                         r  segcontrol/anode_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     2.026    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  segcontrol/anode_timer_reg[0]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.133     1.643    segcontrol/anode_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clkgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    clkgen/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clkgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkgen/counter_reg[6]/Q
                         net (fo=4, routed)           0.179     1.803    clkgen/counter[6]
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.042     1.845 r  clkgen/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.845    clkgen/data0[7]
    SLICE_X53Y96         FDRE                                         r  clkgen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.834     1.999    clkgen/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clkgen/counter_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    clkgen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 segcontrol/anode_timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.510    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  segcontrol/anode_timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  segcontrol/anode_timer_reg[8]/Q
                         net (fo=2, routed)           0.117     1.768    segcontrol/anode_timer_reg_n_0_[8]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  segcontrol/anode_timer0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.876    segcontrol/data0[8]
    SLICE_X3Y75          FDRE                                         r  segcontrol/anode_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     2.026    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  segcontrol/anode_timer_reg[8]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    segcontrol/anode_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 segcontrol/anode_timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.513    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  segcontrol/anode_timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segcontrol/anode_timer_reg[16]/Q
                         net (fo=2, routed)           0.118     1.772    segcontrol/anode_timer_reg_n_0_[16]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  segcontrol/anode_timer0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.880    segcontrol/data0[16]
    SLICE_X3Y77          FDRE                                         r  segcontrol/anode_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     2.029    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  segcontrol/anode_timer_reg[16]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    segcontrol/anode_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segcontrol/anode_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.510    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  segcontrol/anode_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  segcontrol/anode_timer_reg[4]/Q
                         net (fo=2, routed)           0.120     1.772    segcontrol/anode_timer_reg_n_0_[4]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  segcontrol/anode_timer0_carry/O[3]
                         net (fo=1, routed)           0.000     1.880    segcontrol/data0[4]
    SLICE_X3Y74          FDRE                                         r  segcontrol/anode_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     2.026    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  segcontrol/anode_timer_reg[4]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    segcontrol/anode_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segcontrol/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.592     1.511    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  segcontrol/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.120     1.773    segcontrol/anode_timer_reg_n_0_[12]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  segcontrol/anode_timer0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.881    segcontrol/data0[12]
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.862     2.027    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  segcontrol/anode_timer_reg[12]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    segcontrol/anode_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 segcontrol/anode_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.591     1.510    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  segcontrol/anode_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  segcontrol/anode_timer_reg[5]/Q
                         net (fo=2, routed)           0.114     1.765    segcontrol/anode_timer_reg_n_0_[5]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  segcontrol/anode_timer0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.880    segcontrol/data0[5]
    SLICE_X3Y75          FDRE                                         r  segcontrol/anode_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.861     2.026    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  segcontrol/anode_timer_reg[5]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    segcontrol/anode_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 segcontrol/anode_timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segcontrol/anode_timer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.594     1.513    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  segcontrol/anode_timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segcontrol/anode_timer_reg[13]/Q
                         net (fo=2, routed)           0.116     1.771    segcontrol/anode_timer_reg_n_0_[13]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  segcontrol/anode_timer0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.886    segcontrol/data0[13]
    SLICE_X3Y77          FDRE                                         r  segcontrol/anode_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.864     2.029    segcontrol/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  segcontrol/anode_timer_reg[13]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    segcontrol/anode_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkgen/clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    clkgen/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clkgen/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clkgen/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     segcontrol/anode_timer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y76     segcontrol/anode_timer_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y76     segcontrol/anode_timer_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y76     segcontrol/anode_timer_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y77     segcontrol/anode_timer_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkgen/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkgen/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkgen/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     segcontrol/anode_timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     segcontrol/anode_timer_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     segcontrol/anode_timer_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     segcontrol/anode_timer_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     segcontrol/anode_timer_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     segcontrol/anode_timer_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     segcontrol/anode_timer_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkgen/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkgen/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clkgen/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkgen/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkgen/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkgen/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkgen/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     segcontrol/anode_timer_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     segcontrol/anode_timer_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     segcontrol/anode_timer_reg[10]/C



