// Seed: 3691248111
module module_0;
  wor [1 : -1  &&  -1] id_1;
  assign module_3.id_11 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1
);
  localparam id_3 = 1 && -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 #(
    parameter id_10 = 32'd60,
    parameter id_2  = 32'd26,
    parameter id_21 = 32'd14,
    parameter id_3  = 32'd73,
    parameter id_6  = 32'd37
) (
    input supply0 id_0,
    input supply0 id_1,
    output tri0 _id_2[1 : 1 'b0],
    input wire _id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wor _id_6,
    output logic id_7,
    output tri1 id_8,
    input supply0 id_9,
    input uwire _id_10,
    output tri id_11[id_21 : id_10],
    input supply0 id_12,
    input wor id_13,
    output supply0 id_14
    , id_24,
    output supply0 id_15,
    output wire id_16
    , id_25,
    output uwire id_17[id_2 : -1],
    input tri id_18,
    output wand id_19,
    input tri1 id_20,
    output supply0 _id_21,
    input supply1 id_22#(
        .id_26(1),
        .id_27(1),
        .id_28(1 == -1)
    )
);
  initial id_7 = id_3;
  module_0 modCall_1 ();
  always $signed(7);
  ;
  wire id_29;
  assign id_24 = id_29;
  logic [7:0][id_6 : id_3  -  -1] id_30;
  parameter id_31 = 1'b0;
  wire id_32;
endmodule
