# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/alu.vhd" \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/alu_16.vhd" \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/arithmetic_unit.vhd" \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/data_path.vhd" \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/decoder.vhd" \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/full_adder_16.vhd" \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/function_unit.vhd" \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/logic_unit.vhd" \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/mux_2_1.vhd" \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/mux_2_16.vhd" \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/mux_8_16.vhd" \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/reg.vhd" \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/register_file.vhd" \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/shifter.vhd" \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/shifter_16.vhd" \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/z_detect.vhd" \
"../../../../project_3.srcs/sources_1/imports/project_3.srcs/data_path_tb.vhd" \

# Do not sort compile order
nosort
