# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: d:/moshushiyan/labh6/labh6.srcs/sources_1/ip/clk50/clk50.xci
# IP: The module: 'clk50' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/moshushiyan/labh6/labh6.srcs/sources_1/ip/clk50/clk50_board.xdc
# XDC: The top module name and the constraint reference have the same name: 'clk50'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: d:/moshushiyan/labh6/labh6.srcs/sources_1/ip/clk50/clk50.xdc
# XDC: The top module name and the constraint reference have the same name: 'clk50'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: d:/moshushiyan/labh6/labh6.srcs/sources_1/ip/clk50/clk50_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'clk50'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: d:/moshushiyan/labh6/labh6.srcs/sources_1/ip/clk50/clk50.xci
# IP: The module: 'clk50' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/moshushiyan/labh6/labh6.srcs/sources_1/ip/clk50/clk50_board.xdc
# XDC: The top module name and the constraint reference have the same name: 'clk50'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: d:/moshushiyan/labh6/labh6.srcs/sources_1/ip/clk50/clk50.xdc
# XDC: The top module name and the constraint reference have the same name: 'clk50'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: d:/moshushiyan/labh6/labh6.srcs/sources_1/ip/clk50/clk50_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'clk50'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
