  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_config.cfg
WARNING: [HLS 200-2001] file not found 'C:/Users/li/Downloads/input_data.dat' see [hls] from D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_config.cfg(12)
WARNING: [HLS 200-2001] file not found 'C:/Users/li/Downloads/output_hls.dat' see [hls] from D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_config.cfg(13)
WARNING: [HLS 200-2001] file not found 'C:/Users/li/Downloads/output_keras.dat' see [hls] from D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying config ini 'syn.file=autoencoder.cpp' from D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/autoencoder.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=autoencoder.h' from D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/autoencoder.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=C:/Users/li/Downloads/input_data.dat' from D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_config.cfg(12)
WARNING: [HLS 200-40] Cannot find design file 'C:/Users/li/Downloads/input_data.dat'
INFO: [HLS 200-1465] Applying config ini 'syn.file=C:/Users/li/Downloads/output_hls.dat' from D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_config.cfg(13)
WARNING: [HLS 200-40] Cannot find design file 'C:/Users/li/Downloads/output_hls.dat'
INFO: [HLS 200-1465] Applying config ini 'syn.file=C:/Users/li/Downloads/output_keras.dat' from D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_config.cfg(14)
WARNING: [HLS 200-40] Cannot find design file 'C:/Users/li/Downloads/output_keras.dat'
INFO: [HLS 200-1465] Applying config ini 'tb.file=testbench.cpp' from D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/testbench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=data.h' from D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/data.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=tiny_autoencoder' from D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-1' from D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_config.cfg(15)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/vitis-comp.json
WARNING: [HLS 200-40] Cannot find source file C:/Users/li/Downloads/output_keras.dat; skipping it.
WARNING: [HLS 200-40] Cannot find source file C:/Users/li/Downloads/output_hls.dat; skipping it.
WARNING: [HLS 200-40] Cannot find source file C:/Users/li/Downloads/input_data.dat; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 5.627 seconds; current allocated memory: 150.164 MB.
INFO: [HLS 200-10] Analyzing design file 'autoencoder.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (D:/xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (autoencoder.cpp:134:30)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (autoencoder.cpp:134:34)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (autoencoder.cpp:135:39)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (autoencoder.cpp:135:43)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file autoencoder.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 32.446 seconds; current allocated memory: 156.922 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,843 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,036 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,730 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,606 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,526 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 20,144 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,418 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,418 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,418 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,434 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,434 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,418 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,626 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,666 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,694 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,707 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (D:/xilinx/Project/fp_vitis/fp_vitis/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'relu(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'compute_encoder(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (autoencoder.cpp:65:20)
INFO: [HLS 214-131] Inlining function 'sigmoid(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'compute_decoder(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (autoencoder.cpp:105:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_1' is marked as complete unroll implied by the pipeline pragma (autoencoder.cpp:87:19)
INFO: [HLS 214-291] Loop 'Calc_Loop' is marked as complete unroll implied by the pipeline pragma (autoencoder.cpp:94:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_2' is marked as complete unroll implied by the pipeline pragma (autoencoder.cpp:96:19)
INFO: [HLS 214-291] Loop 'Write_Output' is marked as complete unroll implied by the pipeline pragma (autoencoder.cpp:103:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_1' is marked as complete unroll implied by the pipeline pragma (autoencoder.cpp:45:19)
INFO: [HLS 214-291] Loop 'Update_Neurons' is marked as complete unroll implied by the pipeline pragma (autoencoder.cpp:51:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_2' is marked as complete unroll implied by the pipeline pragma (autoencoder.cpp:55:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_1' (autoencoder.cpp:87:19) in function 'compute_decoder' completely with a factor of 4 (autoencoder.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'Calc_Loop' (autoencoder.cpp:94:20) in function 'compute_decoder' completely with a factor of 16 (autoencoder.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_2' (autoencoder.cpp:96:19) in function 'compute_decoder' completely with a factor of 4 (autoencoder.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'Write_Output' (autoencoder.cpp:103:23) in function 'compute_decoder' completely with a factor of 4 (autoencoder.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'Activation' (autoencoder.cpp:63:17) in function 'compute_encoder' completely with a factor of 16 (autoencoder.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_1' (autoencoder.cpp:45:19) in function 'compute_encoder' completely with a factor of 8 (autoencoder.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'Update_Neurons' (autoencoder.cpp:51:25) in function 'compute_encoder' completely with a factor of 16 (autoencoder.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_2' (autoencoder.cpp:55:30) in function 'compute_encoder' completely with a factor of 8 (autoencoder.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'Init_H' (autoencoder.cpp:33:10) in function 'compute_encoder' completely with a factor of 16 (autoencoder.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL2B2': Cyclic partitioning with factor 4 on dimension 1. (./autoencoder.h:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL2W2': Cyclic partitioning with factor 4 on dimension 2. (./autoencoder.h:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL2B1': Complete partitioning on dimension 1. (./autoencoder.h:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL2W1': Cyclic partitioning with factor 8 on dimension 1. Complete partitioning on dimension 2. (./autoencoder.h:14:0)
INFO: [HLS 214-248] Applying array_partition to 'hidden_layer_buf': Complete partitioning on dimension 1. (autoencoder.cpp:128:10)
INFO: [HLS 214-248] Applying array_partition to 'input_data': Cyclic partitioning with factor 8 on dimension 1. (autoencoder.cpp:110:0)
INFO: [HLS 214-248] Applying array_partition to 'output_data': Cyclic partitioning with factor 4 on dimension 1. (autoencoder.cpp:110:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL2W2_0' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array '_ZL2W2_1' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array '_ZL2W2_2' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array '_ZL2W2_3' dimension 1 completely based on constant index.
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array '_ZL2W2_0' due to pipeline pragma (autoencoder.cpp:81:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array '_ZL2W2_1' due to pipeline pragma (autoencoder.cpp:81:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array '_ZL2W2_2' due to pipeline pragma (autoencoder.cpp:81:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array '_ZL2W2_3' due to pipeline pragma (autoencoder.cpp:81:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL2W2_3': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL2W2_2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL2W2_1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to '_ZL2W2_0': Complete partitioning on dimension 1.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.435 seconds; current allocated memory: 158.395 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 158.395 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 166.457 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 169.508 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'tiny_autoencoder' (autoencoder.cpp:110:1), detected/extracted 2 process function(s): 
	 'compute_encoder'
	 'compute_decoder'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (autoencoder.cpp:80:34) to (autoencoder.cpp:80:16) in function 'compute_decoder'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 195.945 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 208.723 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tiny_autoencoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Encoder_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'Encoder_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.793 seconds; current allocated memory: 221.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 222.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln98) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Decoder_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'Decoder_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.54 seconds; current allocated memory: 228.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 228.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiny_autoencoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 229.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 229.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_25s_26_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_26ns_26_4_1': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_25s_26_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_26s_26_4_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_encoder'.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_0_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_1_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_2_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_3_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_4_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_5_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_6_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_encoder_p_ZL2W1_7_15_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.299 seconds; current allocated memory: 245.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_decoder' pipeline 'Decoder_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_decoder' is 5480 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10s_17s_25_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10s_25s_26_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10s_26s_26_4_1': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_9s_26s_26_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_decoder'.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2B2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2B2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2B2_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2B2_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_2_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_0_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_2_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_3_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_0_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_2_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_3_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_0_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_1_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_2_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_3_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_0_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_1_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_2_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_3_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_0_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_1_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_2_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_3_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_0_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_1_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_2_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_3_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_0_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_1_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_2_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_3_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_0_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_1_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_2_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_3_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_0_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_1_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_2_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_3_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_0_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_1_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_2_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_3_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_0_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_1_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_2_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_3_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_0_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_1_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_2_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_3_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_0_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_1_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_2_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_3_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_0_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_1_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_2_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_3_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_0_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_1_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_2_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'tiny_autoencoder_compute_decoder_p_ZL2W2_3_15_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-2168] Implementing memory 'tiny_autoencoder_compute_decoder_SIGMOID_TABLE_ROM_AUTO_1R' using auto ROMs with 4 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.022 seconds; current allocated memory: 270.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiny_autoencoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tiny_autoencoder/input_data_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiny_autoencoder/input_data_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiny_autoencoder/input_data_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiny_autoencoder/input_data_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiny_autoencoder/input_data_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiny_autoencoder/input_data_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiny_autoencoder/input_data_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiny_autoencoder/input_data_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiny_autoencoder/output_data_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiny_autoencoder/output_data_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiny_autoencoder/output_data_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiny_autoencoder/output_data_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tiny_autoencoder' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiny_autoencoder'.
INFO: [RTMG 210-285] Implementing FIFO 'hidden_layer_buf_U(tiny_autoencoder_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hidden_layer_buf_1_U(tiny_autoencoder_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hidden_layer_buf_2_U(tiny_autoencoder_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hidden_layer_buf_3_U(tiny_autoencoder_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hidden_layer_buf_4_U(tiny_autoencoder_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hidden_layer_buf_5_U(tiny_autoencoder_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hidden_layer_buf_6_U(tiny_autoencoder_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hidden_layer_buf_7_U(tiny_autoencoder_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hidden_layer_buf_8_U(tiny_autoencoder_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hidden_layer_buf_9_U(tiny_autoencoder_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hidden_layer_buf_10_U(tiny_autoencoder_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hidden_layer_buf_11_U(tiny_autoencoder_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hidden_layer_buf_12_U(tiny_autoencoder_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hidden_layer_buf_13_U(tiny_autoencoder_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hidden_layer_buf_14_U(tiny_autoencoder_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hidden_layer_buf_15_U(tiny_autoencoder_fifo_w15_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.008 seconds; current allocated memory: 284.738 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 10.943 seconds; current allocated memory: 288.539 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.03 seconds; current allocated memory: 305.863 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tiny_autoencoder.
INFO: [VLOG 209-307] Generating Verilog RTL for tiny_autoencoder.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.72 MHz
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 7 seconds. Total elapsed time: 87.639 seconds; peak allocated memory: 305.934 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 34s
