{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@DESKTOP-BPTA122 " "Can't contact license server \"27000@DESKTOP-BPTA122\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1654673570199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654673570207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654673570207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 12:02:48 2022 " "Processing started: Wed Jun 08 12:02:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654673570207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654673570207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654673570207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1654673570742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "../Codes/WB_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/val2_ganerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/val2_ganerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2_Generator " "Found entity 1: Val2_Generator" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/status_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/status_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Status_Reg " "Found entity 1: Status_Reg" {  } { { "../Codes/Status_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570772 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SRAM_Controller.v(26) " "Verilog HDL information at SRAM_Controller.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1654673570773 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SRAM_Controller.v(35) " "Verilog HDL information at SRAM_Controller.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1654673570774 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(72) " "Verilog HDL warning at SRAM_Controller.v(72): extended using \"x\" or \"z\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1654673570774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "../Codes/SRAM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Codes/Register.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "../Codes/Mux4to1.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "../Codes/Mux2to1.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/mem_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/mem_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage_Reg " "Found entity 1: MEM_Stage_Reg" {  } { { "../Codes/MEM_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "../Codes/InstMemory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/if_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/if_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage_Reg " "Found entity 1: IF_Stage_Reg" {  } { { "../Codes/IF_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage " "Found entity 1: IF_Stage" {  } { { "../Codes/IF_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/id_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/id_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage_Reg " "Found entity 1: ID_Stage_Reg" {  } { { "../Codes/ID_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage " "Found entity 1: ID_Stage" {  } { { "../Codes/ID_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit2.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit2 " "Found entity 1: Hazard_Detection_Unit2" {  } { { "../Codes/Hazard_Detection_Unit2.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit " "Found entity 1: Hazard_Detection_Unit" {  } { { "../Codes/Hazard_Detection_Unit.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/fowarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/fowarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "../Codes/Fowarding_Unit.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/exe_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/exe_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage_Reg " "Found entity 1: EXE_Stage_Reg" {  } { { "../Codes/EXE_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/exe_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/exe_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage " "Found entity 1: EXE_Stage" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../Codes/ControlUnit.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/conditioncheck.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/conditioncheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "../Codes/ConditionCheck.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cache_Controller " "Found entity 1: Cache_Controller" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Cache.v(90) " "Verilog HDL warning at Cache.v(90): extended using \"x\" or \"z\"" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1654673570800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/arm_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/arm_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_Testbench " "Found entity 1: ARM_Testbench" {  } { { "../Codes/ARM_Testbench.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_Testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/arm_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/arm_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_cpu " "Found entity 1: ARM_cpu" {  } { { "../Codes/ARM_cpu.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/arm.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM " "Found entity 1: ARM" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term8/computer architecture lab/arm-architecture/codes/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /term8/computer architecture lab/arm-architecture/codes/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673570806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673570806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_cacheR Cache_Controller.v(27) " "Verilog HDL Implicit Net warning at Cache_Controller.v(27): created implicit net for \"write_cacheR\"" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673570806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_cacheW Cache_Controller.v(28) " "Verilog HDL Implicit Net warning at Cache_Controller.v(28): created implicit net for \"write_cacheW\"" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673570806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM " "Elaborating entity \"ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654673570950 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ARM.v(187) " "Output port \"HEX0\" at ARM.v(187) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ARM.v(188) " "Output port \"HEX1\" at ARM.v(188) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ARM.v(189) " "Output port \"HEX2\" at ARM.v(189) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ARM.v(190) " "Output port \"HEX3\" at ARM.v(190) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 ARM.v(191) " "Output port \"HEX4\" at ARM.v(191) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 ARM.v(192) " "Output port \"HEX5\" at ARM.v(192) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 ARM.v(193) " "Output port \"HEX6\" at ARM.v(193) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 ARM.v(194) " "Output port \"HEX7\" at ARM.v(194) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..2\] ARM.v(196) " "Output port \"LEDG\[8..2\]\" at ARM.v(196) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR ARM.v(197) " "Output port \"LEDR\" at ARM.v(197) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR ARM.v(206) " "Output port \"DRAM_ADDR\" at ARM.v(206) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR ARM.v(219) " "Output port \"FL_ADDR\" at ARM.v(219) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR ARM.v(234) " "Output port \"OTG_ADDR\" at ARM.v(234) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R ARM.v(276) " "Output port \"VGA_R\" at ARM.v(276) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G ARM.v(277) " "Output port \"VGA_G\" at ARM.v(277) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B ARM.v(278) " "Output port \"VGA_B\" at ARM.v(278) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM ARM.v(207) " "Output port \"DRAM_LDQM\" at ARM.v(207) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM ARM.v(208) " "Output port \"DRAM_UDQM\" at ARM.v(208) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N ARM.v(209) " "Output port \"DRAM_WE_N\" at ARM.v(209) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570951 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N ARM.v(210) " "Output port \"DRAM_CAS_N\" at ARM.v(210) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N ARM.v(211) " "Output port \"DRAM_RAS_N\" at ARM.v(211) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N ARM.v(212) " "Output port \"DRAM_CS_N\" at ARM.v(212) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 ARM.v(213) " "Output port \"DRAM_BA_0\" at ARM.v(213) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 ARM.v(214) " "Output port \"DRAM_BA_1\" at ARM.v(214) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK ARM.v(215) " "Output port \"DRAM_CLK\" at ARM.v(215) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE ARM.v(216) " "Output port \"DRAM_CKE\" at ARM.v(216) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N ARM.v(220) " "Output port \"FL_WE_N\" at ARM.v(220) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N ARM.v(221) " "Output port \"FL_RST_N\" at ARM.v(221) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N ARM.v(222) " "Output port \"FL_OE_N\" at ARM.v(222) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N ARM.v(223) " "Output port \"FL_CE_N\" at ARM.v(223) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N ARM.v(235) " "Output port \"OTG_CS_N\" at ARM.v(235) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N ARM.v(236) " "Output port \"OTG_RD_N\" at ARM.v(236) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N ARM.v(237) " "Output port \"OTG_WR_N\" at ARM.v(237) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N ARM.v(238) " "Output port \"OTG_RST_N\" at ARM.v(238) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED ARM.v(239) " "Output port \"OTG_FSPEED\" at ARM.v(239) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED ARM.v(240) " "Output port \"OTG_LSPEED\" at ARM.v(240) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N ARM.v(245) " "Output port \"OTG_DACK0_N\" at ARM.v(245) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N ARM.v(246) " "Output port \"OTG_DACK1_N\" at ARM.v(246) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON ARM.v(249) " "Output port \"LCD_ON\" at ARM.v(249) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON ARM.v(250) " "Output port \"LCD_BLON\" at ARM.v(250) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW ARM.v(251) " "Output port \"LCD_RW\" at ARM.v(251) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN ARM.v(252) " "Output port \"LCD_EN\" at ARM.v(252) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS ARM.v(253) " "Output port \"LCD_RS\" at ARM.v(253) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO ARM.v(269) " "Output port \"TDO\" at ARM.v(269) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK ARM.v(261) " "Output port \"I2C_SCLK\" at ARM.v(261) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK ARM.v(271) " "Output port \"VGA_CLK\" at ARM.v(271) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS ARM.v(272) " "Output port \"VGA_HS\" at ARM.v(272) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS ARM.v(273) " "Output port \"VGA_VS\" at ARM.v(273) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570952 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK ARM.v(274) " "Output port \"VGA_BLANK\" at ARM.v(274) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570953 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC ARM.v(275) " "Output port \"VGA_SYNC\" at ARM.v(275) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570953 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD ARM.v(281) " "Output port \"ENET_CMD\" at ARM.v(281) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570953 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N ARM.v(282) " "Output port \"ENET_CS_N\" at ARM.v(282) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570953 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N ARM.v(283) " "Output port \"ENET_WR_N\" at ARM.v(283) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570953 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N ARM.v(284) " "Output port \"ENET_RD_N\" at ARM.v(284) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570953 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N ARM.v(285) " "Output port \"ENET_RST_N\" at ARM.v(285) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570953 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK ARM.v(287) " "Output port \"ENET_CLK\" at ARM.v(287) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570953 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT ARM.v(292) " "Output port \"AUD_DACDAT\" at ARM.v(292) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570953 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK ARM.v(294) " "Output port \"AUD_XCK\" at ARM.v(294) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570953 "|ARM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET ARM.v(299) " "Output port \"TD_RESET\" at ARM.v(299) has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1654673570953 "|ARM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARM_cpu ARM_cpu:CPU " "Elaborating entity \"ARM_cpu\" for hierarchy \"ARM_cpu:CPU\"" {  } { { "../Codes/ARM.v" "CPU" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage ARM_cpu:CPU\|IF_Stage:if_stage " "Elaborating entity \"IF_Stage\" for hierarchy \"ARM_cpu:CPU\|IF_Stage:if_stage\"" {  } { { "../Codes/ARM_cpu.v" "if_stage" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register ARM_cpu:CPU\|IF_Stage:if_stage\|Register:PC_reg " "Elaborating entity \"Register\" for hierarchy \"ARM_cpu:CPU\|IF_Stage:if_stage\|Register:PC_reg\"" {  } { { "../Codes/IF_Stage.v" "PC_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ARM_cpu:CPU\|IF_Stage:if_stage\|Mux2to1:mux32b " "Elaborating entity \"Mux2to1\" for hierarchy \"ARM_cpu:CPU\|IF_Stage:if_stage\|Mux2to1:mux32b\"" {  } { { "../Codes/IF_Stage.v" "mux32b" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory ARM_cpu:CPU\|IF_Stage:if_stage\|InstMemory:InstMem " "Elaborating entity \"InstMemory\" for hierarchy \"ARM_cpu:CPU\|IF_Stage:if_stage\|InstMemory:InstMem\"" {  } { { "../Codes/IF_Stage.v" "InstMem" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570963 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 InstMemory.v(8) " "Net \"mem.data_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654673570964 "|ARM|ARM_cpu:CPU|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 InstMemory.v(8) " "Net \"mem.waddr_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654673570964 "|ARM|ARM_cpu:CPU|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 InstMemory.v(8) " "Net \"mem.we_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654673570964 "|ARM|ARM_cpu:CPU|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage_Reg ARM_cpu:CPU\|IF_Stage_Reg:if_stage_reg " "Elaborating entity \"IF_Stage_Reg\" for hierarchy \"ARM_cpu:CPU\|IF_Stage_Reg:if_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "if_stage_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage ARM_cpu:CPU\|ID_Stage:id_stage " "Elaborating entity \"ID_Stage\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\"" {  } { { "../Codes/ARM_cpu.v" "id_stage" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ARM_cpu:CPU\|ID_Stage:id_stage\|Mux2to1:mux4b " "Elaborating entity \"Mux2to1\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\|Mux2to1:mux4b\"" {  } { { "../Codes/ID_Stage.v" "mux4b" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ARM_cpu:CPU\|ID_Stage:id_stage\|Mux2to1:mux9b " "Elaborating entity \"Mux2to1\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\|Mux2to1:mux9b\"" {  } { { "../Codes/ID_Stage.v" "mux9b" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ARM_cpu:CPU\|ID_Stage:id_stage\|ControlUnit:control_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\|ControlUnit:control_unit\"" {  } { { "../Codes/ID_Stage.v" "control_unit" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ARM_cpu:CPU\|ID_Stage:id_stage\|ConditionCheck:condition_check " "Elaborating entity \"ConditionCheck\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\|ConditionCheck:condition_check\"" {  } { { "../Codes/ID_Stage.v" "condition_check" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ARM_cpu:CPU\|ID_Stage:id_stage\|RegisterFile:reg_file " "Elaborating entity \"RegisterFile\" for hierarchy \"ARM_cpu:CPU\|ID_Stage:id_stage\|RegisterFile:reg_file\"" {  } { { "../Codes/ID_Stage.v" "reg_file" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570975 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(20) " "Verilog HDL Always Construct warning at RegisterFile.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654673570978 "|ARM|ARM_cpu:CPU|ID_Stage:id_stage|RegisterFile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit ARM_cpu:CPU\|Hazard_Detection_Unit:hazard_unit1 " "Elaborating entity \"Hazard_Detection_Unit\" for hierarchy \"ARM_cpu:CPU\|Hazard_Detection_Unit:hazard_unit1\"" {  } { { "../Codes/ARM_cpu.v" "hazard_unit1" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit2 ARM_cpu:CPU\|Hazard_Detection_Unit2:hazard_unit2 " "Elaborating entity \"Hazard_Detection_Unit2\" for hierarchy \"ARM_cpu:CPU\|Hazard_Detection_Unit2:hazard_unit2\"" {  } { { "../Codes/ARM_cpu.v" "hazard_unit2" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage_Reg ARM_cpu:CPU\|ID_Stage_Reg:id_stage_reg " "Elaborating entity \"ID_Stage_Reg\" for hierarchy \"ARM_cpu:CPU\|ID_Stage_Reg:id_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "id_stage_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage ARM_cpu:CPU\|EXE_Stage:exe_stage " "Elaborating entity \"EXE_Stage\" for hierarchy \"ARM_cpu:CPU\|EXE_Stage:exe_stage\"" {  } { { "../Codes/ARM_cpu.v" "exe_stage" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit\"" {  } { { "../Codes/EXE_Stage.v" "alu_unit" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570988 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x1 ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"x1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673570989 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x2 ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"x2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673570989 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x3 ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): variable \"x3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673570989 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x4 ALU.v(23) " "Verilog HDL Always Construct warning at ALU.v(23): variable \"x4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673570989 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x5 ALU.v(24) " "Verilog HDL Always Construct warning at ALU.v(24): variable \"x5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673570989 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x6 ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): variable \"x6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673570989 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x7 ALU.v(26) " "Verilog HDL Always Construct warning at ALU.v(26): variable \"x7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673570989 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x8 ALU.v(27) " "Verilog HDL Always Construct warning at ALU.v(27): variable \"x8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673570989 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x9 ALU.v(28) " "Verilog HDL Always Construct warning at ALU.v(28): variable \"x9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673570989 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val2_Generator ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen " "Elaborating entity \"Val2_Generator\" for hierarchy \"ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\"" {  } { { "../Codes/EXE_Stage.v" "val2_gen" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570991 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rotate_wire Val2_Ganerator.v(30) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(30): variable \"rotate_wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Val2_Ganerator.v(30) " "Verilog HDL assignment warning at Val2_Ganerator.v(30): truncated value with size 64 to match size of target (32)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immd Val2_Ganerator.v(34) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(34): variable \"immd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rotate_im Val2_Ganerator.v(34) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(34): variable \"rotate_im\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Val2_Ganerator.v(34) " "Verilog HDL assignment warning at Val2_Ganerator.v(34): truncated value with size 64 to match size of target (32)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val2 Val2_Ganerator.v(21) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(21): inferring latch(es) for variable \"val2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[0\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[0\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[1\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[1\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[2\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[2\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[3\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[3\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[4\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[4\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[5\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[5\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[6\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[6\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[7\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[7\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[8\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[8\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[9\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[9\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[10\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[10\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[11\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[11\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[12\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[12\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[13\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[13\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[14\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[14\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[15\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[15\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[16\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[16\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570992 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[17\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[17\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570993 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[18\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[18\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570993 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[19\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[19\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570993 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[20\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[20\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570993 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[21\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[21\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570993 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[22\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[22\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570993 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[23\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[23\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570993 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[24\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[24\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570993 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[25\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[25\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570993 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[26\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[26\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570993 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[27\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[27\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570993 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[28\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[28\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570993 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[29\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[29\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570993 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[30\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[30\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570993 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[31\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[31\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673570993 "|ARM|ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 ARM_cpu:CPU\|EXE_Stage:exe_stage\|Mux4to1:mux_rn " "Elaborating entity \"Mux4to1\" for hierarchy \"ARM_cpu:CPU\|EXE_Stage:exe_stage\|Mux4to1:mux_rn\"" {  } { { "../Codes/EXE_Stage.v" "mux_rn" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage_Reg ARM_cpu:CPU\|EXE_Stage_Reg:exe_stage_reg " "Elaborating entity \"EXE_Stage_Reg\" for hierarchy \"ARM_cpu:CPU\|EXE_Stage_Reg:exe_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "exe_stage_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_Reg ARM_cpu:CPU\|Status_Reg:st_reg " "Elaborating entity \"Status_Reg\" for hierarchy \"ARM_cpu:CPU\|Status_Reg:st_reg\"" {  } { { "../Codes/ARM_cpu.v" "st_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673570999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_Unit ARM_cpu:CPU\|Forwarding_Unit:forwarding_unit " "Elaborating entity \"Forwarding_Unit\" for hierarchy \"ARM_cpu:CPU\|Forwarding_Unit:forwarding_unit\"" {  } { { "../Codes/ARM_cpu.v" "forwarding_unit" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673571001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ARM_cpu:CPU\|Mux2to1:mux_wb_en " "Elaborating entity \"Mux2to1\" for hierarchy \"ARM_cpu:CPU\|Mux2to1:mux_wb_en\"" {  } { { "../Codes/ARM_cpu.v" "mux_wb_en" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673571002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller ARM_cpu:CPU\|SRAM_Controller:sram_controller " "Elaborating entity \"SRAM_Controller\" for hierarchy \"ARM_cpu:CPU\|SRAM_Controller:sram_controller\"" {  } { { "../Codes/ARM_cpu.v" "sram_controller" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673571004 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(48) " "Verilog HDL Always Construct warning at SRAM_Controller.v(48): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673571005 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(50) " "Verilog HDL Always Construct warning at SRAM_Controller.v(50): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673571005 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(52) " "Verilog HDL Always Construct warning at SRAM_Controller.v(52): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673571005 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(54) " "Verilog HDL Always Construct warning at SRAM_Controller.v(54): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673571005 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(58) " "Verilog HDL Always Construct warning at SRAM_Controller.v(58): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673571005 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(60) " "Verilog HDL Always Construct warning at SRAM_Controller.v(60): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654673571005 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "low_data0 SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"low_data0\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654673571005 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "high_data0 SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"high_data0\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654673571005 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "low_data1 SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"low_data1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654673571005 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "high_data1 SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"high_data1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654673571005 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[0\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571005 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[1\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571005 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[2\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571005 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[3\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571005 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[4\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571005 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[5\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[6\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[7\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[8\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[9\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[10\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[11\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[12\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[13\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[14\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data1\[15\] SRAM_Controller.v(35) " "Inferred latch for \"high_data1\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[0\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[1\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[2\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[3\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[4\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[5\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[6\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[7\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[8\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[9\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[10\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[11\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[12\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[13\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[14\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data1\[15\] SRAM_Controller.v(35) " "Inferred latch for \"low_data1\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[0\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571006 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[1\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[2\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[3\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[4\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[5\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[6\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[7\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[8\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[9\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[10\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[11\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[12\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[13\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[14\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data0\[15\] SRAM_Controller.v(35) " "Inferred latch for \"high_data0\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[0\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[1\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[2\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[3\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[4\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[5\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[6\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[7\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[8\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[9\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[10\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[11\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571007 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[12\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571008 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[13\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571008 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[14\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571008 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data0\[15\] SRAM_Controller.v(35) " "Inferred latch for \"low_data0\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654673571008 "|ARM|ARM_cpu:CPU|SRAM_Controller:sram_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache_Controller ARM_cpu:CPU\|Cache_Controller:cache_ctrl " "Elaborating entity \"Cache_Controller\" for hierarchy \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\"" {  } { { "../Codes/ARM_cpu.v" "cache_ctrl" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673571009 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Cache_Controller.v(42) " "Verilog HDL assignment warning at Cache_Controller.v(42): truncated value with size 64 to match size of target (32)" {  } { { "../Codes/Cache_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654673571010 "|ARM|ARM_cpu:CPU|Cache_Controller:cache_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem " "Elaborating entity \"Cache\" for hierarchy \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\"" {  } { { "../Codes/Cache_Controller.v" "cache_mem" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache_Controller.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673571011 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Cache.v(35) " "Verilog HDL Always Construct warning at Cache.v(35): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654673571026 "|ARM|ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Stage_Reg ARM_cpu:CPU\|MEM_Stage_Reg:memory_stage_reg " "Elaborating entity \"MEM_Stage_Reg\" for hierarchy \"ARM_cpu:CPU\|MEM_Stage_Reg:memory_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "memory_stage_reg" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673571027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Stage ARM_cpu:CPU\|WB_Stage:wb_stage " "Elaborating entity \"WB_Stage\" for hierarchy \"ARM_cpu:CPU\|WB_Stage:wb_stage\"" {  } { { "../Codes/ARM_cpu.v" "wb_stage" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673571029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0024.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0024.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0024 " "Found entity 1: altsyncram_0024" {  } { { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673572826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673572826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8kq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8kq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8kq1 " "Found entity 1: altsyncram_8kq1" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673572898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673572898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_boc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_boc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_boc " "Found entity 1: mux_boc" {  } { { "db/mux_boc.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/mux_boc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673573139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673573139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673573196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673573196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ndi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ndi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ndi " "Found entity 1: cntr_ndi" {  } { { "db/cntr_ndi.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cntr_ndi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673573299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673573299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Found entity 1: cmpr_ccc" {  } { { "db/cmpr_ccc.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673573350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673573350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_45j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_45j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_45j " "Found entity 1: cntr_45j" {  } { { "db/cntr_45j.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cntr_45j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673573416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673573416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cntr_ubi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673573498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673573498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673573543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673573543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673573613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673573613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673573660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673573660 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673573798 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[63\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[63\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[62\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[62\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[61\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[61\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[60\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[60\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[59\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[59\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[58\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[58\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[57\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[57\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[56\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[56\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[55\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[55\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[54\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[54\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[53\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[53\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[52\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[52\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[51\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[51\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[50\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[50\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[49\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[49\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[48\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[48\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[47\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[47\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[46\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[46\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[45\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[45\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[44\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[44\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[43\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[43\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[42\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[42\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[41\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[41\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[40\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[40\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[39\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[39\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[38\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[38\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[37\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[37\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[36\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[36\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[35\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[35\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[34\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[34\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[33\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[33\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[32\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[32\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[31\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[30\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[29\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[28\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[27\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[26\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[25\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[24\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[23\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[22\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[21\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[20\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[19\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[18\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[17\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[16\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[15\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[14\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[13\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[12\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[11\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[10\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[9\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[8\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[7\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[6\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[5\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[4\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[3\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[2\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[1\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[0\] " "Converted tri-state buffer \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1654673574475 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1654673574475 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_0 " "Inferred RAM node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1654673576329 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_1 " "Inferred RAM node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1654673576330 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way1_data_rtl_0 " "Inferred RAM node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way1_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1654673576330 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_data_rtl_0 " "Inferred RAM node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1654673576333 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/ARM.ram0_InstMemory_9a284327.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/ARM.ram0_InstMemory_9a284327.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1654673578036 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|LRU_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way1_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way1_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 64 " "Parameter WIDTH_BYTEENA_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 64 " "Parameter WIDTH_BYTEENA_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1654673628107 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1654673628107 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1654673628107 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit\|Add2\"" {  } { { "../Codes/ALU.v" "Add2" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 34 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673628112 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1654673628112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_0 " "Elaborated megafunction instantiation \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673628131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_0 " "Instantiated megafunction \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628132 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654673628132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_74i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_74i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_74i1 " "Found entity 1: altsyncram_74i1" {  } { { "db/altsyncram_74i1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_74i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673628186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673628186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0 " "Elaborated megafunction instantiation \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0 " "Instantiated megafunction \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 64 " "Parameter \"WIDTH_BYTEENA_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628203 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654673628203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftk1 " "Found entity 1: altsyncram_ftk1" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673628266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673628266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit\|lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit\|lpm_add_sub:Add2\"" {  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673628297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit\|lpm_add_sub:Add2 " "Instantiated megafunction \"ARM_cpu:CPU\|EXE_Stage:exe_stage\|ALU:alu_unit\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673628297 ""}  } { { "../Codes/ALU.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654673628297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673628348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673628348 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ALTSYNCRAM 512 " "Converted the following logical RAM block \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ALTSYNCRAM\" slices to smaller maximum block depth of 512" { { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a0 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 43 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a1 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 73 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a2 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 103 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a3 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 133 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a4 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 163 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a5 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 193 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a6 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 223 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a7 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 253 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a8 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 283 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a9 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 313 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a10 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 343 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a11 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 373 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a12 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 403 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a13 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 433 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a14 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 463 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a15 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 493 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a16 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a16\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 523 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a17 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a17\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 553 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a18 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a18\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 583 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a19 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a19\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 613 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a20 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a20\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 643 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a21 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a21\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 673 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a22 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a22\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 703 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a23 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a23\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 733 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a24 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a24\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 763 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a25 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a25\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 793 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a26 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a26\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 823 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a27 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a27\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 853 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a28 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a28\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 883 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a29 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a29\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 913 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a30 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a30\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 943 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a31 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a31\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 973 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a32 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a32\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1003 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a33 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a33\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1033 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a34 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a34\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1063 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a35 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a35\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1093 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a36 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a36\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1123 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a37 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a37\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1153 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a38 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a38\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1183 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a39 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a39\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1213 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a40 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a40\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1243 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a41 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a41\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1273 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a42 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a42\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1303 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a43 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a43\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1333 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a44 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a44\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1363 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a45 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a45\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1393 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a46 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a46\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1423 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a47 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a47\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1453 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a48 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a48\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1483 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a49 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a49\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1513 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a50 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a50\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1543 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a51 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a51\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1573 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a52 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a52\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1603 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a53 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a53\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1633 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a54 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a54\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1663 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a55 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a55\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1693 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a56 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a56\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1723 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a57 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a57\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1753 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a58 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a58\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1783 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a59 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a59\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1813 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a60 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a60\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1843 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a61 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a61\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1873 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a62 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a62\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1903 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a63 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a63\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1933 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a64 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a64\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1963 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a65 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a65\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 1993 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a66 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a66\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2023 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a67 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a67\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2053 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a68 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a68\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2083 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a69 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a69\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2113 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a70 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a70\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2143 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a71 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a71\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2173 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a72 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a72\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2203 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a73 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a73\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2233 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a74 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a74\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2263 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a75 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a75\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2293 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a76 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a76\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2323 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a77 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a77\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2353 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a78 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a78\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2383 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a79 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a79\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2413 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a80 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a80\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2443 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a81 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a81\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2473 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a82 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a82\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2503 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a83 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a83\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2533 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a84 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a84\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2563 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a85 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a85\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2593 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a86 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a86\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2623 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a87 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a87\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2653 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a88 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a88\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2683 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a89 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a89\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2713 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a90 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a90\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2743 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a91 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a91\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2773 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a92 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a92\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2803 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a93 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a93\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2833 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a94 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a94\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2863 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a95 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a95\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2893 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a96 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a96\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2923 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a97 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a97\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2953 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a98 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a98\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 2983 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a99 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a99\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3013 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a100 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a100\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3043 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a101 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a101\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3073 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a102 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a102\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3103 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a103 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a103\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3133 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a104 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a104\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3163 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a105 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a105\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3193 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a106 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a106\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3223 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a107 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a107\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3253 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a108 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a108\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3283 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a109 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a109\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3313 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a110 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a110\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3343 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a111 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a111\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3373 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a112 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a112\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3403 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a113 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a113\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3433 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a114 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a114\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3463 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a115 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a115\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3493 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a116 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a116\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3523 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a117 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a117\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3553 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a118 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a118\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3583 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a119 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a119\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3613 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a120 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a120\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3643 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a121 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a121\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3673 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a122 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a122\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3703 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a123 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a123\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3733 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a124 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a124\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3763 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a125 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a125\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3793 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a126 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a126\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3823 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a127 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a127\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3853 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a128 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a128\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3883 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a129 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a129\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3913 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a130 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a130\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3943 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a131 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a131\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 3973 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a132 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a132\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 4003 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a133 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a133\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 4033 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a134 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a134\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 4063 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a135 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a135\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 4093 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a136 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a136\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 4123 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a137 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a137\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 4153 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a138 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a138\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 4183 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a139 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a139\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 4213 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a140 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a140\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 4243 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a141 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a141\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 4273 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a142 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a142\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 4303 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a143 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a143\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 4333 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a144 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a144\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 4363 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a145 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a145\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 4393 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a146 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a146\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 4423 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a147 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|ram_block2a147\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 4453 2 0 } } { "db/altsyncram_0024.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_0024.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673630172 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1654673630172 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Quartus II" 0 -1 1654673630172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0 " "Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\"" {  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 43 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0 " "Instantiated megafunction \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 148 " "Parameter \"WIDTH_A\" = \"148\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 148 " "Parameter \"WIDTH_B\" = \"148\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 512 " "Parameter \"MAXIMUM_DEPTH\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B NORMAL " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654673631530 ""}  } { { "db/altsyncram_8kq1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_8kq1.tdf" 43 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654673631530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u424 " "Found entity 1: altsyncram_u424" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673631749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673631749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/decode_9oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673633031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673633031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ulb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ulb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ulb " "Found entity 1: mux_ulb" {  } { { "db/mux_ulb.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/mux_ulb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654673633109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654673633109 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 260 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[0\] " "Bidir \"ENET_DATA\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[1\] " "Bidir \"ENET_DATA\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[2\] " "Bidir \"ENET_DATA\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[3\] " "Bidir \"ENET_DATA\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[4\] " "Bidir \"ENET_DATA\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[5\] " "Bidir \"ENET_DATA\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[6\] " "Bidir \"ENET_DATA\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[7\] " "Bidir \"ENET_DATA\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[8\] " "Bidir \"ENET_DATA\[8\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[9\] " "Bidir \"ENET_DATA\[9\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[10\] " "Bidir \"ENET_DATA\[10\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[11\] " "Bidir \"ENET_DATA\[11\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[12\] " "Bidir \"ENET_DATA\[12\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[13\] " "Bidir \"ENET_DATA\[13\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[14\] " "Bidir \"ENET_DATA\[14\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[15\] " "Bidir \"ENET_DATA\[15\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 289 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 293 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1654673634096 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1654673634096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[4\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|ID_Stage_Reg:id_stage_reg\|shift_operand\[4\] " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|ID_Stage_Reg:id_stage_reg\|shift_operand\[4\]" {  } { { "../Codes/ID_Stage_Reg.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634163 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[3\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634163 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[2\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634163 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[1\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634163 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[0\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634164 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[5\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634164 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[6\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634164 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[8\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634164 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[7\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634164 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[9\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634164 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[10\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634164 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[11\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634164 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[12\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634164 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[13\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634164 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[14\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634165 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[15\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634165 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[16\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634165 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[17\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634165 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[18\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634165 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[20\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634166 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[19\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634166 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[21\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634167 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[22\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634167 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[23\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634167 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[24\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634167 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[25\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634167 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[26\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634167 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[27\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634167 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[28\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634167 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[29\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634167 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[30\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634168 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[31\] " "Latch ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal ARM_cpu:CPU\|EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654673634168 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654673634168 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1654673634289 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1654673634289 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED GND " "Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_LSPEED GND " "Pin \"OTG_LSPEED\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|OTG_LSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Pin \"VGA_BLANK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 294 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET GND " "Pin \"TD_RESET\" is stuck at GND" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673637354 "|ARM|TD_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1654673637354 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1654673648896 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 142 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1654673649231 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1654673649231 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1654673651009 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1654673658923 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1654673658923 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654673658966 "|ARM|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1654673658966 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/output_files/ARM.map.smsg " "Generated suppressed messages file D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/output_files/ARM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1654673659266 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 442 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 442 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1654673660575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654673660924 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673660924 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "44 " "Design contains 44 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 181 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 243 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 244 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 266 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 267 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 268 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 263 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 264 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 290 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 298 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673661951 "|ARM|TD_CLK27"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1654673661951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12102 " "Implemented 12102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654673661953 ""} { "Info" "ICUT_CUT_TM_OPINS" "216 " "Implemented 216 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654673661953 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "156 " "Implemented 156 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1654673661953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10365 " "Implemented 10365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654673661953 ""} { "Info" "ICUT_CUT_TM_RAMS" "1314 " "Implemented 1314 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1654673661953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654673661953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 611 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 611 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654673662047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 12:04:22 2022 " "Processing ended: Wed Jun 08 12:04:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654673662047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654673662047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654673662047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654673662047 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@DESKTOP-BPTA122 " "Can't contact license server \"27000@DESKTOP-BPTA122\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1654673664936 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654673665089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654673665090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 12:04:22 2022 " "Processing started: Wed Jun 08 12:04:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654673665090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654673665090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ARM -c ARM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654673665090 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654673665131 ""}
{ "Info" "0" "" "Project  = ARM" {  } {  } 0 0 "Project  = ARM" 0 0 "Fitter" 0 0 1654673665132 ""}
{ "Info" "0" "" "Revision = ARM" {  } {  } 0 0 "Revision = ARM" 0 0 "Fitter" 0 0 1654673665132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1654673665576 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ARM EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ARM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654673665698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654673665715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654673665715 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654673665938 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654673665945 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654673666427 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654673666427 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654673666427 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 49195 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654673666446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 49196 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654673666446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 49197 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654673666446 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654673666446 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1654673666498 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 418 " "No exact pin location assignment(s) for 1 pins of 418 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TD_CLK27 " "Pin TD_CLK27 not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 300 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 613 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1654673666864 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1654673666864 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "96 " "TimeQuest Timing Analyzer is analyzing 96 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1654673667704 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1654673667722 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1654673667722 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1654673667722 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1654673667722 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARM.sdc " "Synopsys Design Constraints File file not found: 'ARM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654673667852 ""}
{ "Warning" "WSTA_SCC_LOOP" "39 " "Found combinational loop of 39 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|bubble\|combout " "Node \"CPU\|id_stage\|bubble\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux9b\|y\[7\]~0\|datad " "Node \"CPU\|id_stage\|mux9b\|y\[7\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux9b\|y\[7\]~0\|combout " "Node \"CPU\|id_stage\|mux9b\|y\[7\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|two_src\|dataa " "Node \"CPU\|id_stage\|two_src\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|two_src\|combout " "Node \"CPU\|id_stage\|two_src\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~5\|datab " "Node \"CPU\|hazard~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~5\|combout " "Node \"CPU\|hazard~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~6\|datad " "Node \"CPU\|hazard~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~6\|combout " "Node \"CPU\|hazard~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~7\|datab " "Node \"CPU\|hazard~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~7\|combout " "Node \"CPU\|hazard~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|bubble\|dataa " "Node \"CPU\|id_stage\|bubble\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~2\|datab " "Node \"CPU\|hazard_unit1\|hazard~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~2\|combout " "Node \"CPU\|hazard_unit1\|hazard~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~7\|datad " "Node \"CPU\|hazard~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux4b\|y\[1\]~0\|datad " "Node \"CPU\|id_stage\|mux4b\|y\[1\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux4b\|y\[1\]~0\|combout " "Node \"CPU\|id_stage\|mux4b\|y\[1\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~3\|datac " "Node \"CPU\|hazard~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~3\|combout " "Node \"CPU\|hazard~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~5\|datac " "Node \"CPU\|hazard~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~0\|datac " "Node \"CPU\|hazard_unit1\|hazard~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~0\|combout " "Node \"CPU\|hazard_unit1\|hazard~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~2\|datac " "Node \"CPU\|hazard_unit1\|hazard~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux4b\|y\[0\]~1\|datad " "Node \"CPU\|id_stage\|mux4b\|y\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux4b\|y\[0\]~1\|combout " "Node \"CPU\|id_stage\|mux4b\|y\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~3\|datad " "Node \"CPU\|hazard~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~0\|datad " "Node \"CPU\|hazard_unit1\|hazard~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux4b\|y\[3\]~2\|datad " "Node \"CPU\|id_stage\|mux4b\|y\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux4b\|y\[3\]~2\|combout " "Node \"CPU\|id_stage\|mux4b\|y\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~4\|datac " "Node \"CPU\|hazard~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~4\|combout " "Node \"CPU\|hazard~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~5\|datad " "Node \"CPU\|hazard~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~1\|datac " "Node \"CPU\|hazard_unit1\|hazard~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~1\|combout " "Node \"CPU\|hazard_unit1\|hazard~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~2\|datad " "Node \"CPU\|hazard_unit1\|hazard~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux4b\|y\[2\]~3\|datad " "Node \"CPU\|id_stage\|mux4b\|y\[2\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|id_stage\|mux4b\|y\[2\]~3\|combout " "Node \"CPU\|id_stage\|mux4b\|y\[2\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard~4\|datad " "Node \"CPU\|hazard~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|hazard_unit1\|hazard~1\|datad " "Node \"CPU\|hazard_unit1\|hazard~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673667873 ""}  } { { "../Codes/ID_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 33 -1 0 } } { "../Codes/Mux2to1.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v" 8 -1 0 } } { "../Codes/ID_Stage.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 22 -1 0 } } { "../Codes/ARM_cpu.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 37 -1 0 } } { "../Codes/Hazard_Detection_Unit.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1654673667873 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARM_cpu:CPU\|clk " "Node: ARM_cpu:CPU\|clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654673667910 "|ARM|ARM_cpu:CPU|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARM_cpu:CPU\|ID_Stage_Reg:id_stage_reg\|imm " "Node: ARM_cpu:CPU\|ID_Stage_Reg:id_stage_reg\|imm was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654673667910 "|ARM|ARM_cpu:CPU|ID_Stage_Reg:id_stage_reg|imm"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654673667910 "|ARM|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[0\]\[0\] " "Node: ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[0\]\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654673667910 "|ARM|ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[0][0]"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1654673668125 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1654673668125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1654673668125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1654673668125 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1654673668125 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654673668740 ""}  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 180 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 546 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654673668740 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARM_cpu:CPU\|clk  " "Automatically promoted node ARM_cpu:CPU\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARM_cpu:CPU\|clk~0 " "Destination node ARM_cpu:CPU\|clk~0" {  } { { "../Codes/ARM_cpu.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 48 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 9687 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654673668741 ""}  } { { "../Codes/ARM_cpu.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 48 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 3765 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654673668741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""}  } { { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 11930 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654673668741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[31\]~53  " "Automatically promoted node ARM_cpu:CPU\|EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[31\]~53 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31]~53 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 7640 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654673668741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARM_cpu:CPU\|SRAM_Controller:sram_controller\|always1~0  " "Automatically promoted node ARM_cpu:CPU\|SRAM_Controller:sram_controller\|always1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""}  } { { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|SRAM_Controller:sram_controller|always1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 8313 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654673668741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARM_cpu:CPU\|SRAM_Controller:sram_controller\|high_data0\[15\]~0  " "Automatically promoted node ARM_cpu:CPU\|SRAM_Controller:sram_controller\|high_data0\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data0[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 8314 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654673668741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARM_cpu:CPU\|SRAM_Controller:sram_controller\|high_data1\[15\]~1  " "Automatically promoted node ARM_cpu:CPU\|SRAM_Controller:sram_controller\|high_data1\[15\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|SRAM_Controller:sram_controller|high_data1[15]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 8316 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654673668741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ARM_cpu:CPU\|SRAM_Controller:sram_controller\|low_data1\[15\]~0  " "Automatically promoted node ARM_cpu:CPU\|SRAM_Controller:sram_controller\|low_data1\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|SRAM_Controller:sram_controller|low_data1[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 8315 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654673668741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node SW\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[38\]\[0\]~2 " "Destination node ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[38\]\[0\]~2" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 42 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[38][0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 5782 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[10\]\[0\]~35 " "Destination node ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[10\]\[0\]~35" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 42 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[10][0]~35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 5865 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[9\]\[0\]~37 " "Destination node ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[9\]\[0\]~37" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 42 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[9][0]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 5867 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[8\]\[0\]~39 " "Destination node ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[8\]\[0\]~39" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 42 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[8][0]~39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 5869 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[11\]\[0\]~41 " "Destination node ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[11\]\[0\]~41" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 42 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[11][0]~41 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 5871 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[5\]\[0\]~43 " "Destination node ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[5\]\[0\]~43" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 42 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[5][0]~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 5873 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[6\]\[0\]~45 " "Destination node ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[6\]\[0\]~45" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 42 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[6][0]~45 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 5875 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[4\]\[0\]~47 " "Destination node ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[4\]\[0\]~47" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 42 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[4][0]~47 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 5877 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[7\]\[0\]~49 " "Destination node ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[7\]\[0\]~49" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 42 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[7][0]~49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 5879 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[2\]\[0\]~51 " "Destination node ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|way0_tag\[2\]\[0\]~51" {  } { { "../Codes/Cache.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/Cache.v" 42 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|way0_tag[2][0]~51 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 5881 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1654673668741 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654673668741 ""}  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 185 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654673668741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654673668742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 18926 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 12597 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668742 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654673668742 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 13913 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654673668742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654673668743 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 12246 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668743 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 18776 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668743 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654673668743 ""}  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 12045 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654673668743 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654673668743 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 12148 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668743 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 12149 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668743 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 12247 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654673668743 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654673668743 ""}  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 11954 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654673668743 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654673670201 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654673670218 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654673670219 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654673670238 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654673670260 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654673670276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654673670276 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654673670292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654673670299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1654673670317 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654673670317 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1654673670395 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1654673670395 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1654673670395 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 62 2 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654673670396 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 62 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654673670396 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 56 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654673670396 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 28 30 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654673670396 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 54 11 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 54 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654673670396 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 51 8 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 51 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654673670396 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 58 0 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 58 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654673670396 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 53 3 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 53 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1654673670396 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1654673670396 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1654673670396 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1654673670795 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1654673670795 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1654673670795 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1654673670795 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1654673670795 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1654673670795 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1654673670795 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1654673670795 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1654673670795 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654673670796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654673672610 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "105 M4K " "Selected device has 105 RAM location(s) of type M4K.  However, the current design needs more than 105 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M4K " "List of RAM cells constrained to M4K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_1\|altsyncram_74i1:auto_generated\|ram_block1a0 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_1\|altsyncram_74i1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_74i1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_74i1.tdf" 38 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_1\|altsyncram_74i1:auto_generated\|ram_block1a0" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_1|altsyncram_74i1:auto_generated|ram_block1a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_0\|altsyncram_74i1:auto_generated\|ram_block1a0 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_0\|altsyncram_74i1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_74i1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_74i1.tdf" 38 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:LRU_rtl_0\|altsyncram_74i1:auto_generated\|ram_block1a0" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:LRU_rtl_0|altsyncram_74i1:auto_generated|ram_block1a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a9 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 327 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a9" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a41 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1351 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a41" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a41 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a8 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 295 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a8" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a40 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1319 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a40" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a40 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a7 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 263 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a7" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a39 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1287 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a39" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a39 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a6 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 231 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a6" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a38 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1255 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a38" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a38 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a5 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 199 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a5" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a37 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1223 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a37" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a37 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a4 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 167 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a4" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a36 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1191 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a36" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a36 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a3 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 135 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a3" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a35 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1159 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a35" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a35 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a2 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 103 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a2" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a34 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1127 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a34" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a34 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a1 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 71 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a1" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a33 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1095 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a33" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a33 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a0 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 39 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a0" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a32 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1063 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a32" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a32 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a10 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 359 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a10" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a42 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1383 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a42" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a42 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a12 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 423 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a12" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a44 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1447 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a44" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a44 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a11 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 391 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a11" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a43 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1415 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a43" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a43 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a14 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 487 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a14" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a46 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1511 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a46" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a46 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a13 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 455 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a13" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a45 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1479 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a45" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a45 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a16 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 551 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a16" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a16 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a48 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1575 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a48" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a48 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a15 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 519 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a15" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a47 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1543 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a47" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a47 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a17 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 583 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a17" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a17 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a49 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1607 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a49" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a49 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a18 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 615 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a18" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a50 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1639 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a50" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a50 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a19 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 647 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a19" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a19 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a51 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1671 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a51" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a51 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a20 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 679 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a20" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a20 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a52 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1703 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a52" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a52 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a21 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 711 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a21" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a21 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a53 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1735 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a53" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a53 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a22 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 743 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a22" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a22 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a54 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1767 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a54" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a54 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a23 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 775 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a23" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a23 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a55 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1799 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a55" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a55 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a24 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 807 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a24" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a24 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a56 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1831 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a56" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a56 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a25 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 839 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a25" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a25 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a57 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1863 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a57" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a57 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a26 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 871 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a26" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a26 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a58 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1895 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a58" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a58 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a27 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 903 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a27" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a27 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a59 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1927 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a59" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a59 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a28 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 935 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a28" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a28 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a60 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1959 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a60" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a60 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a29 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 967 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a29" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a29 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a61 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1991 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a61" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a61 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a30 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 999 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a30" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a30 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a62 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 2023 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a62" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a62 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a31 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1031 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a31" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a31 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a63 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 2055 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way0_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a63" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way0_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a63 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a41 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1351 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a41" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a41 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a9 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 327 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a9" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a40 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1319 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a40" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a40 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a8 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 295 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a8" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a39 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1287 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a39" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a39 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a7 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 263 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a7" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a38 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1255 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a38" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a38 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a6 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 231 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a6" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a37 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1223 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a37" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a37 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a5 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 199 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a5" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a36 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1191 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a36" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a36 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a4 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 167 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a4" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a35 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1159 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a35" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a35 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a3 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 135 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a3" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a34 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1127 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a34" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a34 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a2 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 103 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a2" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a33 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1095 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a33" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a33 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a1 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 71 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a1" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a32 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1063 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a32" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a32 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a0 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 39 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a0" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a42 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1383 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a42" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a42 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a10 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 359 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a10" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a44 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1447 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a44" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a44 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a12 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 423 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a12" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a43 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1415 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a43" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a43 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a11 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 391 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a11" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a46 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1511 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a46" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a46 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a14 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 487 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a14" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a45 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1479 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a45" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a45 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a13 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 455 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a13" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a48 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1575 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a48" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a48 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a16 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 551 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a16" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a16 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a47 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1543 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a47" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a47 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a15 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 519 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a15" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a49 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1607 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a49" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a49 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a17 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 583 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a17" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a17 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a50 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1639 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a50" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a50 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a18 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 615 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a18" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a18 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a51 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1671 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a51" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a51 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a19 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 647 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a19" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a19 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a52 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1703 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a52" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a52 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a20 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 679 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a20" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a20 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a53 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1735 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a53" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a53 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a21 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 711 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a21" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a21 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a54 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1767 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a54" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a54 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a22 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 743 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a22" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a22 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a55 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1799 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a55" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a55 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a23 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 775 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a23" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a23 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a56 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1831 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a56" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a56 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a24 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 807 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a24" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a24 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a57 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1863 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a57" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a57 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a25 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 839 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a25" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a25 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a58 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1895 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a58" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a58 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a26 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 871 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a26" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a26 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a59 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1927 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a59" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a59 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a27 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 903 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a27" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a27 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a60 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1959 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a60" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a60 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a28 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 935 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a28" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a28 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a61 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1991 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a61" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a61 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a29 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 967 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a29" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a29 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a62 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 2023 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a62" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a62 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a30 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 999 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a30" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a30 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a63 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 2055 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a63" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a63 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a31 " "Node \"ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ftk1.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_ftk1.tdf" 1031 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARM_cpu:CPU\|Cache_Controller:cache_ctrl\|Cache:cache_mem\|altsyncram:way1_data_rtl_0\|altsyncram_ftk1:auto_generated\|ram_block1a31" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ARM_cpu:CPU|Cache_Controller:cache_ctrl|Cache:cache_mem|altsyncram:way1_data_rtl_0|altsyncram_ftk1:auto_generated|ram_block1a31 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a444 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13373 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a444" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a444 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a445 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13403 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a445" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a445 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a446 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13433 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a446" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a446 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a447 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13463 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a447" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a447 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a448 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13493 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a448" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a448 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a449 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13523 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a449" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a449 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a450 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13553 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a450" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a450 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a451 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13583 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a451" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a451 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a452 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13613 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a452" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a452 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a453 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13643 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a453" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a453 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a454 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13673 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a454" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a454 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a455 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13703 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a455" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a455 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a456 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13733 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a456" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a456 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a457 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13763 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a457" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a457 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a458 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13793 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a458" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a458 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a459 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13823 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a459" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a459 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a460 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13853 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a460" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a460 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a461 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13883 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a461" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a461 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a462 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13913 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a462" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a462 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a463 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13943 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a463" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a463 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a464 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13973 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a464" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a464 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a465 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14003 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a465" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a465 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a466 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14033 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a466" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a466 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a467 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14063 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a467" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a467 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a468 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14093 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a468" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a468 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a469 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14123 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a469" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a469 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a470 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14153 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a470" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a470 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a471 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14183 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a471" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a471 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a472 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14213 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a472" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a472 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a473 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14243 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a473" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a473 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a474 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14273 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a474" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a474 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a475 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14303 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a475" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a475 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a476 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14333 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a476" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a476 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a477 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14363 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a477" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a477 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a478 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14393 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a478" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a478 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a479 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14423 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a479" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a479 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a480 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14453 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a480" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a480 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a481 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14483 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a481" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a481 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a482 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14513 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a482" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a482 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a483 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14543 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a483" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a483 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a484 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14573 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a484" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a484 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a485 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14603 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a485" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a485 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a486 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14633 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a486" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a486 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a487 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14663 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a487" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a487 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a488 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14693 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a488" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a488 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a489 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14723 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a489" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a489 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a490 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14753 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a490" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a490 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a491 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14783 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a491" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a491 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a492 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14813 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a492" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a492 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a493 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14843 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a493" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a493 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a494 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14873 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a494" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a494 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a495 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14903 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a495" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a495 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a496 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14933 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a496" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a496 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a497 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14963 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a497" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a497 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a498 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 14993 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a498" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a498 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a499 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15023 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a499" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a499 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a500 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15053 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a500" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a500 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a501 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15083 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a501" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a501 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a502 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15113 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a502" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a502 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a503 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15143 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a503" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a503 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a504 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15173 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a504" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a504 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a505 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15203 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a505" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a505 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a506 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15233 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a506" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a506 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a507 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15263 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a507" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a507 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a508 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15293 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a508" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a508 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a509 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15323 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a509" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a509 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a510 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15353 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a510" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a510 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a511 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15383 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a511" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a511 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a512 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15413 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a512" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a512 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a513 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15443 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a513" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a513 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a514 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15473 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a514" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a514 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a515 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15503 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a515" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a515 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a516 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15533 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a516" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a516 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a517 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15563 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a517" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a517 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a518 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15593 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a518" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a518 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a519 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15623 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a519" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a519 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a520 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15653 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a520" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a520 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a521 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15683 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a521" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a521 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a522 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15713 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a522" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a522 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a523 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15743 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a523" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a523 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a524 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15773 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a524" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a524 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a525 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15803 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a525" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a525 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a526 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15833 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a526" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a526 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a527 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15863 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a527" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a527 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a528 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15893 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a528" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a528 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a529 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15923 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a529" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a529 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a530 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15953 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a530" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a530 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a531 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 15983 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a531" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a531 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a532 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16013 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a532" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a532 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a533 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16043 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a533" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a533 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a534 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16073 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a534" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a534 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a535 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16103 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a535" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a535 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a536 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16133 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a536" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a536 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a537 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16163 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a537" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a537 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a538 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16193 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a538" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a538 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a539 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16223 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a539" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a539 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a540 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16253 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a540" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a540 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a541 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16283 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a541" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a541 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a542 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16313 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a542" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a542 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a543 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16343 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a543" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a543 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a544 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16373 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a544" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a544 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a545 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16403 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a545" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a545 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a546 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16433 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a546" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a546 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a547 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16463 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a547" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a547 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a548 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16493 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a548" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a548 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a549 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16523 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a549" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a549 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a550 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16553 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a550" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a550 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a551 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16583 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a551" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a551 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a552 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16613 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a552" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a552 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a553 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16643 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a553" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a553 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a554 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16673 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a554" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a554 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a555 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16703 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a555" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a555 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a556 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16733 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a556" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a556 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a557 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16763 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a557" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a557 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a558 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16793 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a558" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a558 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a559 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16823 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a559" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a559 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a560 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16853 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a560" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a560 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a561 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16883 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a561" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a561 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a562 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16913 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a562" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a562 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a563 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16943 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a563" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a563 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a564 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 16973 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a564" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a564 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a565 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17003 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a565" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a565 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a566 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17033 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a566" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a566 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a567 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17063 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a567" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a567 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a568 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17093 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a568" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a568 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a569 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17123 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a569" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a569 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a570 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17153 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a570" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a570 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a571 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17183 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a571" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a571 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a572 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17213 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a572" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a572 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a573 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17243 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a573" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a573 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a574 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17273 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a574" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a574 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a575 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17303 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a575" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a575 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a576 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17333 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a576" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a576 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a577 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17363 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a577" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a577 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a578 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17393 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a578" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a578 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a579 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17423 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a579" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a579 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a580 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17453 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a580" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a580 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a581 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17483 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a581" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a581 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a582 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17513 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a582" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a582 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a583 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17543 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a583" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a583 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a584 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a584\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17573 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a584" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a584 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a585 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a585\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17603 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a585" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a585 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a586 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a586\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17633 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a586" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a586 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a587 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a587\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17663 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a587" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a587 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a588 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a588\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17693 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a588" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a588 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a589 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a589\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17723 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a589" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a589 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a590 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a590\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17753 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a590" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a590 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a591 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a591\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17783 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a591" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a591 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a296 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8933 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a296" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a296 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a297 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8963 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a297" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a297 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a298 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8993 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a298" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a298 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a299 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9023 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a299" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a299 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a300 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9053 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a300" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a300 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a301 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9083 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a301" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a301 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a302 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9113 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a302" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a302 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a303 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9143 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a303" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a303 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a304 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9173 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a304" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a304 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a305 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9203 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a305" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a305 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a306 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9233 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a306" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a306 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a307 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9263 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a307" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a307 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a308 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9293 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a308" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a308 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a309 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9323 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a309" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a309 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a310 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9353 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a310" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a310 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a311 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9383 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a311" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a311 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a312 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9413 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a312" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a312 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a313 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9443 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a313" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a313 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a314 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9473 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a314" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a314 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a315 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9503 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a315" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a315 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a316 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9533 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a316" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a316 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a317 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9563 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a317" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a317 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a318 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9593 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a318" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a318 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a319 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9623 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a319" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a319 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a320 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9653 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a320" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a320 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a321 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9683 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a321" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a321 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a322 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9713 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a322" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a322 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a323 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9743 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a323" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a323 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a324 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9773 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a324" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a324 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a325 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9803 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a325" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a325 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a326 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9833 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a326" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a326 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a327 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9863 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a327" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a327 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a328 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9893 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a328" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a328 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a329 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9923 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a329" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a329 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a330 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9953 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a330" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a330 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a331 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 9983 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a331" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a331 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a332 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10013 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a332" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a332 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a333 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10043 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a333" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a333 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a334 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10073 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a334" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a334 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a335 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10103 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a335" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a335 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a336 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10133 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a336" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a336 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a337 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10163 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a337" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a337 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a338 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10193 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a338" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a338 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a339 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10223 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a339" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a339 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a340 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10253 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a340" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a340 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a341 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10283 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a341" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a341 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a342 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10313 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a342" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a342 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a343 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10343 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a343" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a343 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a344 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10373 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a344" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a344 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a345 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10403 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a345" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a345 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a346 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10433 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a346" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a346 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a347 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10463 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a347" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a347 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a348 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10493 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a348" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a348 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a349 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10523 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a349" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a349 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a350 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10553 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a350" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a350 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a351 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10583 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a351" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a351 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a352 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10613 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a352" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a352 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a353 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10643 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a353" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a353 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a354 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10673 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a354" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a354 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a355 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10703 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a355" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a355 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a356 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10733 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a356" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a356 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a357 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10763 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a357" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a357 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a358 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10793 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a358" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a358 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a359 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10823 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a359" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a359 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a360 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10853 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a360" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a360 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a361 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10883 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a361" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a361 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a362 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10913 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a362" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a362 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a363 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10943 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a363" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a363 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a364 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 10973 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a364" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a364 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a365 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11003 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a365" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a365 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a366 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11033 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a366" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a366 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a367 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11063 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a367" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a367 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a368 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11093 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a368" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a368 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a369 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11123 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a369" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a369 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a370 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11153 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a370" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a370 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a371 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11183 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a371" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a371 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a372 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11213 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a372" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a372 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a373 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11243 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a373" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a373 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a374 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11273 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a374" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a374 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a375 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11303 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a375" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a375 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a376 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11333 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a376" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a376 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a377 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11363 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a377" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a377 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a378 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11393 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a378" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a378 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a379 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11423 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a379" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a379 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a380 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11453 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a380" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a380 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a381 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11483 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a381" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a381 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a382 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11513 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a382" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a382 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a383 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11543 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a383" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a383 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a384 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11573 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a384" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a384 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a385 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11603 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a385" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a385 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a386 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11633 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a386" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a386 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a387 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11663 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a387" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a387 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a388 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11693 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a388" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a388 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a389 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11723 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a389" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a389 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a390 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11753 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a390" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a390 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a391 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11783 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a391" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a391 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a392 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11813 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a392" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a392 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a393 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11843 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a393" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a393 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a394 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11873 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a394" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a394 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a395 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11903 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a395" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a395 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a396 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11933 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a396" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a396 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a397 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11963 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a397" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a397 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a398 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 11993 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a398" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a398 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a399 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12023 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a399" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a399 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a400 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12053 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a400" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a400 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a401 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12083 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a401" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a401 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a402 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12113 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a402" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a402 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a403 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12143 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a403" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a403 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a404 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12173 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a404" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a404 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a405 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12203 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a405" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a405 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a406 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12233 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a406" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a406 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a407 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12263 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a407" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a407 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a408 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12293 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a408" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a408 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a409 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12323 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a409" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a409 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a410 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12353 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a410" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a410 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a411 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12383 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a411" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a411 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a412 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12413 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a412" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a412 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a413 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12443 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a413" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a413 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a414 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12473 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a414" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a414 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a415 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12503 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a415" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a415 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a416 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12533 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a416" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a416 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a417 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12563 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a417" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a417 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a418 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12593 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a418" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a418 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a419 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12623 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a419" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a419 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a420 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12653 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a420" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a420 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a421 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12683 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a421" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a421 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a422 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12713 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a422" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a422 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a423 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12743 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a423" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a423 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a424 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12773 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a424" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a424 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a425 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12803 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a425" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a425 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a426 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12833 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a426" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a426 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a427 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12863 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a427" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a427 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a428 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12893 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a428" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a428 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a429 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12923 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a429" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a429 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a430 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12953 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a430" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a430 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a431 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 12983 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a431" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a431 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a432 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13013 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a432" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a432 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a433 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13043 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a433" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a433 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a434 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13073 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a434" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a434 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a435 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13103 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a435" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a435 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a436 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13133 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a436" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a436 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a437 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13163 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a437" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a437 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a438 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13193 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a438" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a438 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a439 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13223 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a439" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a439 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a440 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13253 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a440" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a440 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a441 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13283 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a441" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a441 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a442 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13313 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a442" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a442 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a443 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 13343 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a443" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a443 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a148 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4493 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a148" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a148 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a149 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4523 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a149" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a149 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a150 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4553 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a150" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a150 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a151 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4583 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a151" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a151 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a152 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4613 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a152" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a152 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a153 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4643 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a153" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a153 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a154 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4673 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a154" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a154 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a155 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4703 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a155" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a155 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a156 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4733 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a156" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a156 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a157 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4763 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a157" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a157 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a158 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4793 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a158" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a158 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a159 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4823 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a159" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a159 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a160 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4853 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a160" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a160 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a161 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4883 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a161" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a161 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a162 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4913 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a162" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a162 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a163 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4943 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a163" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a163 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a164 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4973 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a164" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a164 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a165 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5003 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a165" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a165 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a166 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5033 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a166" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a166 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a167 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5063 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a167" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a167 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a168 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5093 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a168" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a168 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a169 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5123 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a169" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a169 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a170 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5153 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a170" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a170 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a171 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5183 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a171" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a171 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a172 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5213 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a172" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a172 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a173 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5243 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a173" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a173 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a174 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5273 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a174" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a174 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a175 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5303 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a175" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a175 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a176 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5333 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a176" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a176 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a177 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5363 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a177" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a177 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a178 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5393 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a178" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a178 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a179 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5423 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a179" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a179 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a180 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5453 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a180" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a180 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a181 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5483 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a181" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a181 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a182 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5513 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a182" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a182 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a183 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5543 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a183" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a183 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a184 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5573 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a184" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a184 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a185 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5603 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a185" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a185 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a186 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5633 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a186" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a186 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a187 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5663 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a187" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a187 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a188 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5693 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a188" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a188 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a189 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5723 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a189" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a189 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a190 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5753 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a190" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a190 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a191 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5783 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a191" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a191 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a192 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5813 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a192" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a192 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a193 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5843 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a193" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a193 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a194 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5873 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a194" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a194 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a195 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5903 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a195" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a195 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a196 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5933 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a196" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a196 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a197 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5963 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a197" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a197 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a198 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 5993 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a198" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a198 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a199 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6023 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a199" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a199 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a200 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6053 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a200" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a200 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a201 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6083 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a201" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a201 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a202 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6113 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a202" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a202 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a203 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6143 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a203" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a203 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a204 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6173 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a204" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a204 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a205 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6203 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a205" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a205 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a206 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6233 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a206" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a206 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a207 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6263 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a207" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a207 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a208 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6293 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a208" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a208 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a209 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6323 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a209" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a209 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a210 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6353 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a210" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a210 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a211 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6383 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a211" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a211 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a212 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6413 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a212" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a212 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a213 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6443 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a213" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a213 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a214 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6473 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a214" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a214 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a215 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6503 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a215" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a215 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a216 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6533 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a216" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a216 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a217 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6563 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a217" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a217 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a218 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6593 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a218" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a218 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a219 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6623 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a219" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a219 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a220 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6653 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a220" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a220 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a221 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6683 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a221" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a221 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a222 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6713 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a222" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a222 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a223 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6743 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a223" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a223 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a224 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6773 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a224" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a224 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a225 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6803 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a225" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a225 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a226 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6833 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a226" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a226 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a227 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6863 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a227" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a227 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a228 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6893 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a228" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a228 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a229 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6923 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a229" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a229 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a230 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6953 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a230" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a230 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a231 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 6983 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a231" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a231 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a232 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7013 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a232" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a232 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a233 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7043 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a233" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a233 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a234 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7073 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a234" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a234 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a235 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7103 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a235" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a235 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a236 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7133 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a236" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a236 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a237 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7163 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a237" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a237 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a238 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7193 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a238" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a238 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a239 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7223 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a239" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a239 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a240 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7253 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a240" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a240 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a241 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7283 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a241" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a241 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a242 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7313 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a242" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a242 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a243 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7343 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a243" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a243 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a244 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7373 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a244" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a244 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a245 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7403 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a245" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a245 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a246 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7433 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a246" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a246 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a247 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7463 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a247" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a247 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a248 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7493 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a248" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a248 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a249 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7523 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a249" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a249 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a250 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7553 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a250" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a250 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a251 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7583 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a251" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a251 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a252 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7613 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a252" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a252 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a253 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7643 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a253" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a253 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a254 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7673 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a254" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a254 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a255 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7703 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a255" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a255 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a256 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7733 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a256" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a256 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a257 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7763 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a257" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a257 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a258 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7793 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a258" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a258 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a259 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7823 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a259" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a259 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a260 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7853 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a260" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a260 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a261 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7883 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a261" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a261 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a262 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7913 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a262" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a262 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a263 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7943 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a263" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a263 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a264 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 7973 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a264" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a264 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a265 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8003 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a265" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a265 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a266 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8033 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a266" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a266 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a267 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8063 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a267" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a267 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a268 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8093 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a268" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a268 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a269 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8123 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a269" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a269 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a270 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8153 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a270" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a270 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a271 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8183 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a271" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a271 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a272 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8213 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a272" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a272 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a273 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8243 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a273" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a273 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a274 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8273 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a274" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a274 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a275 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8303 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a275" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a275 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a276 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8333 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a276" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a276 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a277 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8363 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a277" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a277 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a278 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8393 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a278" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a278 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a279 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8423 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a279" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a279 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a280 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8453 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a280" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a280 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a281 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8483 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a281" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a281 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a282 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8513 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a282" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a282 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a283 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8543 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a283" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a283 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a284 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8573 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a284" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a284 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a285 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8603 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a285" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a285 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a286 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8633 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a286" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a286 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a287 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8663 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a287" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a287 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a288 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8693 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a288" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a288 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a289 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8723 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a289" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a289 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a290 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8753 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a290" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a290 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a291 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8783 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a291" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a291 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a292 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8813 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a292" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a292 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a293 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8843 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a293" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a293 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a294 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8873 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a294" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a294 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a295 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 8903 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a295" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a295 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a0 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 53 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a0" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 83 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a2 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 113 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a2" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a3 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 143 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a3" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a4 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 173 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a4" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a5 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 203 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a5" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a6 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 233 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a6" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a7 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 263 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a7" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a8 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 293 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a8" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a9 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 323 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a9" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a10 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 353 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a10" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a11 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 383 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a11" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a12 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 413 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a12" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a13 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 443 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a13" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a14 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 473 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a14" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a15 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 503 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a15" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a16 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 533 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a16" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a16 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a17 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 563 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a17" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a17 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a18 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 593 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a18" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a18 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a19 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 623 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a19" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a19 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a20 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 653 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a20" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a20 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a21 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 683 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a21" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a21 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a22 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 713 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a22" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a22 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a23 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 743 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a23" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a23 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a24 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 773 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a24" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a24 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a25 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 803 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a25" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a25 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a26 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 833 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a26" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a26 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a27 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 863 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a27" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a27 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a28 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 893 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a28" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a28 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a29 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 923 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a29" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a29 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a30 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 953 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a30" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a30 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a31 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 983 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a31" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a31 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a32 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1013 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a32" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a32 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a33 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1043 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a33" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a33 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a34 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1073 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a34" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a34 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a35 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1103 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a35" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a35 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a36 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1133 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a36" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a36 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a37 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1163 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a37" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a37 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a38 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1193 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a38" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a38 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a39 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1223 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a39" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a39 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a40 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1253 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a40" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a40 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a41 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1283 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a41" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a41 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a42 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1313 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a42" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a42 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a43 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1343 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a43" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a43 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a44 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1373 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a44" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a44 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a45 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1403 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a45" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a45 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a46 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1433 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a46" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a46 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a47 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1463 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a47" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a47 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a48 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1493 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a48" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a48 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a49 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1523 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a49" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a49 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a50 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1553 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a50" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a50 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a51 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1583 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a51" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a51 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a52 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1613 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a52" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a52 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a53 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1643 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a53" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a53 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a54 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1673 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a54" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a54 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a55 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1703 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a55" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a55 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a56 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1733 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a56" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a56 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a57 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1763 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a57" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a57 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a58 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1793 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a58" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a58 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a59 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1823 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a59" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a59 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a60 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1853 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a60" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a60 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a61 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1883 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a61" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a61 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a62 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1913 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a62" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a62 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a63 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1943 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a63" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a63 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a64 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 1973 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a64" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a64 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a65 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2003 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a65" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a65 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a66 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2033 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a66" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a66 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a67 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2063 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a67" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a67 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a68 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2093 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a68" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a68 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a69 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2123 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a69" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a69 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a70 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2153 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a70" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a70 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a71 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2183 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a71" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a71 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a72 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2213 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a72" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a72 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a73 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2243 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a73" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a73 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a74 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2273 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a74" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a74 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a75 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2303 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a75" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a75 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a76 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2333 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a76" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a76 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a77 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2363 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a77" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a77 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a78 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2393 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a78" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a78 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a79 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2423 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a79" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a79 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a80 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2453 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a80" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a80 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a81 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2483 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a81" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a81 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a82 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2513 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a82" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a82 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a83 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2543 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a83" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a83 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a84 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2573 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a84" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a84 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a85 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2603 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a85" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a85 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a86 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2633 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a86" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a86 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a87 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2663 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a87" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a87 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a88 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2693 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a88" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a88 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a89 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2723 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a89" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a89 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a90 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2753 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a90" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a90 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a91 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2783 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a91" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a91 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a92 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2813 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a92" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a92 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a93 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2843 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a93" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a93 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a94 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2873 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a94" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a94 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a95 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2903 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a95" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a95 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a96 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2933 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a96" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a96 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a97 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2963 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a97" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a97 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a98 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 2993 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a98" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a98 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a99 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3023 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a99" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a99 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a100 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3053 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a100" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a100 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a101 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3083 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a101" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a101 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a102 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3113 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a102" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a102 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a103 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3143 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a103" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a103 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a104 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3173 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a104" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a104 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a105 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3203 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a105" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a105 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a106 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3233 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a106" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a106 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a107 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3263 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a107" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a107 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a108 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3293 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a108" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a108 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a109 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3323 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a109" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a109 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a110 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3353 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a110" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a110 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a111 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3383 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a111" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a111 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a112 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3413 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a112" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a112 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a113 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3443 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a113" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a113 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a114 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3473 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a114" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a114 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a115 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3503 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a115" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a115 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a116 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3533 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a116" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a116 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a117 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3563 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a117" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a117 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a118 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3593 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a118" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a118 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a119 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3623 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a119" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a119 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a120 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3653 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a120" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a120 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a121 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3683 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a121" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a121 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a122 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3713 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a122" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a122 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a123 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3743 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a123" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a123 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a124 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3773 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a124" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a124 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a125 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3803 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a125" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a125 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a126 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3833 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a126" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a126 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a127 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3863 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a127" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a127 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a128 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3893 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a128" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a128 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a129 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3923 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a129" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a129 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a130 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3953 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a130" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a130 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a131 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 3983 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a131" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a131 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a132 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4013 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a132" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a132 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a133 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4043 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a133" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a133 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a134 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4073 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a134" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a134 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a135 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4103 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a135" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a135 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a136 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4133 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a136" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a136 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a137 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4163 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a137" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a137 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a138 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4193 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a138" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a138 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a139 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4223 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a139" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a139 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a140 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4253 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a140" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a140 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a141 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4283 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a141" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a141 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a142 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4313 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a142" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a142 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a143 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4343 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a143" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a143 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a144 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4373 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a144" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a144 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a145 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4403 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a145" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a145 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a146 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4433 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a146" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a146 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a147 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 4463 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a147" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a147 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1036 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1036\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31133 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1036" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1036 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1037 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1037\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31163 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1037" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1037 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1038 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1038\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31193 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1038" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1038 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1039 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1039\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31223 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1039" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1039 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1040 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1040\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31253 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1040" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1040 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1041 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1041\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31283 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1041" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1041 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1042 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1042\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31313 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1042" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1042 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1043 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1043\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31343 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1043" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1043 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1044 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1044\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31373 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1044" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1044 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1045 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1045\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31403 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1045" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1045 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1046 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1046\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31433 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1046" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1046 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1047 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1047\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31463 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1047" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1047 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1048 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1048\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31493 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1048" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1048 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1049 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1049\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31523 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1049" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1049 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1050 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1050\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31553 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1050" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1050 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1051 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1051\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31583 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1051" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1051 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1052 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1052\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31613 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1052" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1052 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1053 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1053\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31643 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1053" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1053 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1054 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1054\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31673 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1054" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1054 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1055 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1055\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31703 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1055" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1055 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1056 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1056\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31733 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1056" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1056 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1057 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1057\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31763 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1057" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1057 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1058 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1058\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31793 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1058" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1058 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1059 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1059\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31823 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1059" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1059 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1060 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1060\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31853 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1060" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1060 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1061 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1061\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31883 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1061" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1061 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1062 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1062\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31913 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1062" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1062 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1063 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1063\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31943 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1063" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1063 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1064 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1064\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31973 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1064" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1064 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1065 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1065\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32003 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1065" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1065 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1066 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1066\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32033 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1066" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1066 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1067 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1067\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32063 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1067" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1067 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1068 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1068\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32093 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1068" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1068 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1069 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1069\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32123 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1069" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1069 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1070 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1070\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32153 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1070" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1070 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1071 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1071\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32183 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1071" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1071 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1072 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1072\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32213 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1072" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1072 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1073 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1073\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32243 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1073" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1073 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1074 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1074\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32273 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1074" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1074 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1075 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1075\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32303 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1075" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1075 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1076 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1076\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32333 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1076" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1076 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1077 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1077\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32363 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1077" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1077 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1078 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1078\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32393 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1078" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1078 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1079 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1079\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32423 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1079" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1079 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1080 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1080\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32453 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1080" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1080 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1081 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1081\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32483 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1081" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1081 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1082 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1082\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32513 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1082" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1082 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1083 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1083\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32543 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1083" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1083 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1084 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1084\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32573 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1084" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1084 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1085 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1085\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32603 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1085" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1085 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1086 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1086\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32633 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1086" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1086 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1087 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1087\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32663 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1087" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1087 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1088 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1088\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32693 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1088" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1088 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1089 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1089\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32723 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1089" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1089 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1090 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1090\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32753 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1090" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1090 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1091 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1091\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32783 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1091" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1091 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1092 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1092\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32813 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1092" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1092 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1093 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1093\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32843 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1093" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1093 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1094 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1094\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32873 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1094" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1094 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1095 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1095\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32903 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1095" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1095 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1096 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1096\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32933 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1096" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1096 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1097 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1097\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32963 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1097" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1097 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1098 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1098\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 32993 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1098" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1098 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1099 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1099\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33023 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1099" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1099 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1100 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1100\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33053 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1100" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1100 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1101 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1101\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33083 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1101" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1101 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1102 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1102\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33113 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1102" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1102 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1103 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1103\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33143 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1103" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1103 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1104 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1104\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33173 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1104" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1104 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1105 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1105\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33203 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1105" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1105 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1106 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1106\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33233 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1106" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1106 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1107 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1107\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33263 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1107" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1107 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1108 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1108\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33293 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1108" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1108 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1109 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1109\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33323 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1109" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1109 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1110 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1110\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33353 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1110" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1110 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1111 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1111\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33383 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1111" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1111 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1112 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1112\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33413 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1112" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1112 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1113 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1113\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33443 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1113" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1113 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1114 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1114\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33473 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1114" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1114 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1115 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1115\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33503 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1115" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1115 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1116 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1116\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33533 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1116" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1116 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1117 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1117\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33563 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1117" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1117 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1118 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1118\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33593 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1118" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1118 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1119 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1119\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33623 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1119" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1119 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1120 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1120\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33653 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1120" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1120 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1121 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1121\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33683 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1121" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1121 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1122 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1122\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33713 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1122" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1122 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1123 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1123\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33743 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1123" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1123 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1124 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1124\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33773 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1124" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1124 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1125 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1125\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33803 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1125" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1125 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1126 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1126\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33833 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1126" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1126 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1127 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1127\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33863 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1127" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1127 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1128 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1128\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33893 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1128" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1128 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1129 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1129\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33923 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1129" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1129 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1130 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1130\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33953 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1130" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1130 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1131 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1131\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 33983 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1131" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1131 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1132 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1132\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34013 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1132" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1132 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1133 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1133\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34043 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1133" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1133 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1134 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1134\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34073 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1134" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1134 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1135 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1135\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34103 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1135" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1135 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1136 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1136\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34133 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1136" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1136 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1137 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1137\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34163 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1137" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1137 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1138 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1138\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34193 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1138" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1138 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1139 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1139\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34223 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1139" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1139 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1140 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1140\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34253 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1140" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1140 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1141 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1141\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34283 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1141" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1141 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1142 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1142\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34313 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1142" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1142 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1143 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1143\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34343 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1143" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1143 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1144 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1144\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34373 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1144" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1144 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1145 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1145\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34403 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1145" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1145 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1146 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1146\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34433 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1146" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1146 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1147 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1147\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34463 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1147" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1147 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1148 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1148\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34493 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1148" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1148 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1149 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1149\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34523 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1149" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1149 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1150 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1150\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34553 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1150" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1150 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1151 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1151\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34583 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1151" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1151 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1152 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1152\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34613 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1152" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1152 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1153 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1153\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34643 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1153" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1153 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1154 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1154\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34673 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1154" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1154 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1155 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1155\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34703 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1155" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1155 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1156 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1156\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34733 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1156" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1156 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1157 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1157\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34763 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1157" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1157 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1158 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1158\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34793 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1158" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1158 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1159 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1159\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34823 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1159" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1159 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1160 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1160\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34853 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1160" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1160 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1161 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1161\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34883 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1161" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1161 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1162 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1162\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34913 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1162" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1162 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1163 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1163\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34943 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1163" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1163 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1164 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1164\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 34973 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1164" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1164 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1165 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1165\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35003 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1165" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1165 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1166 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1166\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35033 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1166" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1166 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1167 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1167\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35063 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1167" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1167 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1168 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1168\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35093 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1168" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1168 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1169 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1169\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35123 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1169" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1169 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1170 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1170\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35153 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1170" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1170 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1171 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1171\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35183 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1171" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1171 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1172 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1172\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35213 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1172" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1172 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1173 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1173\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35243 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1173" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1173 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1174 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1174\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35273 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1174" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1174 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1175 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1175\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35303 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1175" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1175 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1176 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1176\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35333 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1176" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1176 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1177 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1177\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35363 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1177" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1177 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1178 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1178\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35393 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1178" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1178 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1179 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1179\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35423 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1179" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1179 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1180 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1180\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35453 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1180" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1180 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1181 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1181\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35483 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1181" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1181 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1182 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1182\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35513 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1182" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1182 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1183 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1183\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 35543 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1183" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1183 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a888 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a888\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26693 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a888" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a888 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a889 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a889\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26723 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a889" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a889 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a890 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a890\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26753 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a890" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a890 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a891 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a891\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26783 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a891" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a891 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a892 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a892\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26813 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a892" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a892 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a893 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a893\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26843 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a893" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a893 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a894 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a894\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26873 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a894" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a894 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a895 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a895\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26903 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a895" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a895 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a896 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a896\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26933 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a896" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a896 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a897 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a897\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26963 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a897" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a897 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a898 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a898\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26993 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a898" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a898 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a899 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a899\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27023 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a899" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a899 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a900 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a900\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27053 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a900" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a900 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a901 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a901\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27083 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a901" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a901 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a902 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a902\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27113 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a902" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a902 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a903 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a903\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27143 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a903" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a903 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a904 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a904\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27173 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a904" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a904 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a905 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a905\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27203 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a905" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a905 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a906 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a906\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27233 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a906" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a906 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a907 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a907\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27263 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a907" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a907 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a908 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a908\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27293 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a908" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a908 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a909 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a909\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27323 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a909" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a909 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a910 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a910\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27353 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a910" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a910 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a911 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a911\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27383 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a911" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a911 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a912 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a912\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27413 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a912" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a912 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a913 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a913\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27443 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a913" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a913 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a914 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a914\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27473 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a914" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a914 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a915 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a915\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27503 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a915" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a915 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a916 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a916\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27533 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a916" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a916 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a917 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a917\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27563 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a917" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a917 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a918 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a918\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27593 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a918" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a918 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a919 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a919\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27623 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a919" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a919 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a920 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a920\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27653 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a920" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a920 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a921 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a921\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27683 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a921" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a921 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a922 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a922\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27713 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a922" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a922 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a923 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a923\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27743 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a923" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a923 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a924 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a924\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27773 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a924" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a924 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a925 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a925\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27803 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a925" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a925 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a926 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a926\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27833 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a926" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a926 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a927 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a927\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27863 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a927" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a927 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a928 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a928\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27893 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a928" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a928 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a929 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a929\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27923 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a929" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a929 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a930 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a930\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27953 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a930" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a930 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a931 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a931\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 27983 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a931" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a931 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a932 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a932\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28013 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a932" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a932 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a933 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a933\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28043 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a933" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a933 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a934 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a934\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28073 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a934" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a934 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a935 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a935\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28103 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a935" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a935 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a936 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a936\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28133 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a936" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a936 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a937 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a937\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28163 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a937" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a937 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a938 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a938\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28193 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a938" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a938 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a939 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a939\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28223 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a939" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a939 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a940 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a940\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28253 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a940" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a940 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a941 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a941\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28283 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a941" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a941 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a942 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a942\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28313 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a942" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a942 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a943 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a943\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28343 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a943" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a943 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a944 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a944\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28373 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a944" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a944 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a945 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a945\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28403 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a945" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a945 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a946 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a946\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28433 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a946" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a946 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a947 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a947\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28463 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a947" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a947 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a948 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a948\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28493 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a948" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a948 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a949 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a949\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28523 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a949" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a949 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a950 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a950\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28553 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a950" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a950 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a951 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a951\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28583 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a951" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a951 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a952 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a952\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28613 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a952" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a952 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a953 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a953\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28643 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a953" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a953 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a954 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a954\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28673 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a954" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a954 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a955 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a955\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28703 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a955" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a955 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a956 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a956\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28733 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a956" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a956 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a957 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a957\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28763 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a957" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a957 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a958 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a958\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28793 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a958" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a958 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a959 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a959\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28823 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a959" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a959 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a960 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a960\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28853 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a960" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a960 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a961 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a961\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28883 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a961" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a961 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a962 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a962\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28913 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a962" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a962 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a963 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a963\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28943 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a963" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a963 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a964 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a964\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 28973 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a964" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a964 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a965 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a965\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29003 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a965" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a965 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a966 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a966\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29033 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a966" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a966 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a967 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a967\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29063 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a967" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a967 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a968 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a968\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29093 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a968" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a968 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a969 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a969\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29123 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a969" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a969 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a970 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a970\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29153 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a970" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a970 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a971 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a971\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29183 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a971" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a971 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a972 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a972\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29213 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a972" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a972 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a973 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a973\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29243 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a973" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a973 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a974 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a974\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29273 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a974" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a974 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a975 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a975\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29303 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a975" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a975 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a976 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a976\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29333 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a976" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a976 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a977 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a977\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29363 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a977" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a977 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a978 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a978\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29393 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a978" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a978 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a979 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a979\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29423 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a979" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a979 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a980 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a980\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29453 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a980" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a980 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a981 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a981\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29483 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a981" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a981 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a982 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a982\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29513 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a982" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a982 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a983 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a983\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29543 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a983" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a983 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a984 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a984\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29573 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a984" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a984 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a985 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a985\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29603 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a985" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a985 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a986 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a986\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29633 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a986" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a986 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a987 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a987\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29663 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a987" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a987 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a988 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a988\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29693 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a988" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a988 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a989 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a989\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29723 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a989" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a989 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a990 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a990\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29753 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a990" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a990 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a991 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a991\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29783 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a991" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a991 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a992 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a992\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29813 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a992" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a992 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a993 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a993\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29843 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a993" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a993 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a994 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a994\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29873 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a994" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a994 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a995 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a995\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29903 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a995" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a995 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a996 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a996\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29933 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a996" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a996 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a997 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a997\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29963 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a997" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a997 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a998 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a998\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 29993 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a998" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a998 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a999 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a999\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30023 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a999" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a999 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1000 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1000\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30053 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1000" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1000 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1001 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1001\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30083 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1001" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1001 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1002 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1002\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30113 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1002" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1002 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1003 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1003\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30143 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1003" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1003 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1004 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1004\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30173 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1004" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1004 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1005 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1005\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30203 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1005" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1005 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1006 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1006\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30233 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1006" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1006 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1007 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1007\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30263 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1007" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1007 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1008 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1008\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30293 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1008" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1008 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1009 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1009\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30323 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1009" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1009 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1010 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1010\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30353 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1010" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1010 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1011 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1011\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30383 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1011" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1011 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1012 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1012\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30413 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1012" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1012 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1013 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1013\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30443 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1013" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1013 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1014 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1014\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30473 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1014" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1014 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1015 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1015\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30503 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1015" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1015 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1016 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1016\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30533 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1016" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1016 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1017 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1017\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30563 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1017" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1017 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1018 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1018\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30593 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1018" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1018 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1019 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1019\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30623 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1019" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1019 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1020 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1020\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30653 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1020" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1020 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1021 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1021\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30683 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1021" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1021 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1022 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1022\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30713 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1022" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1022 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1023 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1023\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30743 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1023" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1023 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1024 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1024\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30773 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1024" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1024 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1025 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1025\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30803 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1025" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1025 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1026 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1026\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30833 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1026" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1026 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1027 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1027\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30863 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1027" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1027 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1028 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1028\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30893 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1028" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1028 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1029 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1029\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30923 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1029" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1029 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1030 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1030\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30953 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1030" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1030 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1031 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1031\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 30983 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1031" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1031 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1032 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1032\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31013 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1032" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1032 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1033 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1033\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31043 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1033" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1033 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1034 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1034\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31073 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1034" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1034 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1035 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1035\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 31103 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a1035" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a1035 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a740 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a740\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22253 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a740" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a740 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a741 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a741\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22283 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a741" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a741 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a742 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a742\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22313 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a742" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a742 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a743 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a743\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22343 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a743" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a743 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a744 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a744\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22373 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a744" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a744 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a745 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a745\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22403 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a745" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a745 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a746 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a746\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22433 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a746" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a746 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a747 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a747\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22463 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a747" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a747 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a748 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a748\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22493 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a748" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a748 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a749 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a749\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22523 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a749" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a749 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a750 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a750\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22553 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a750" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a750 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a751 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a751\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22583 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a751" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a751 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a752 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a752\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22613 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a752" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a752 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a753 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a753\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22643 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a753" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a753 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a754 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a754\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22673 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a754" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a754 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a755 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a755\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22703 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a755" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a755 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a756 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a756\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22733 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a756" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a756 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a757 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a757\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22763 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a757" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a757 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a758 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a758\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22793 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a758" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a758 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a759 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a759\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22823 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a759" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a759 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a760 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a760\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22853 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a760" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a760 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a761 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a761\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22883 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a761" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a761 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a762 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a762\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22913 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a762" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a762 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a763 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a763\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22943 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a763" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a763 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a764 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a764\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22973 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a764" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a764 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a765 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a765\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23003 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a765" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a765 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a766 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a766\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23033 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a766" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a766 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a767 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a767\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23063 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a767" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a767 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a768 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a768\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23093 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a768" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a768 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a769 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a769\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23123 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a769" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a769 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a770 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a770\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23153 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a770" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a770 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a771 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a771\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23183 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a771" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a771 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a772 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a772\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23213 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a772" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a772 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a773 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a773\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23243 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a773" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a773 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a774 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a774\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23273 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a774" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a774 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a775 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a775\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23303 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a775" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a775 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a776 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a776\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23333 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a776" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a776 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a777 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a777\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23363 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a777" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a777 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a778 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a778\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23393 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a778" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a778 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a779 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a779\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23423 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a779" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a779 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a780 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a780\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23453 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a780" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a780 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a781 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a781\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23483 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a781" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a781 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a782 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a782\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23513 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a782" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a782 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a783 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a783\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23543 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a783" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a783 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a784 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a784\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23573 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a784" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a784 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a785 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a785\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23603 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a785" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a785 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a786 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a786\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23633 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a786" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a786 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a787 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a787\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23663 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a787" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a787 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a788 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a788\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23693 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a788" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a788 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a789 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a789\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23723 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a789" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a789 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a790 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a790\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23753 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a790" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a790 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a791 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a791\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23783 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a791" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a791 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a792 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a792\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23813 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a792" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a792 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a793 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a793\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23843 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a793" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a793 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a794 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a794\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23873 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a794" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a794 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a795 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a795\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23903 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a795" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a795 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a796 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a796\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23933 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a796" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a796 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a797 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a797\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23963 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a797" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a797 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a798 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a798\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 23993 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a798" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a798 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a799 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a799\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24023 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a799" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a799 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a800 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a800\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24053 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a800" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a800 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a801 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a801\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24083 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a801" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a801 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a802 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a802\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24113 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a802" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a802 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a803 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a803\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24143 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a803" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a803 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a804 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a804\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24173 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a804" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a804 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a805 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a805\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24203 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a805" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a805 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a806 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a806\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24233 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a806" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a806 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a807 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a807\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24263 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a807" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a807 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a808 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a808\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24293 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a808" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a808 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a809 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a809\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24323 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a809" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a809 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a810 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a810\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24353 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a810" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a810 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a811 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a811\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24383 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a811" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a811 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a812 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a812\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24413 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a812" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a812 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a813 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a813\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24443 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a813" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a813 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a814 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a814\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24473 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a814" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a814 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a815 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a815\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24503 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a815" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a815 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a816 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a816\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24533 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a816" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a816 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a817 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a817\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24563 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a817" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a817 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a818 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a818\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24593 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a818" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a818 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a819 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a819\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24623 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a819" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a819 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a820 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a820\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24653 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a820" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a820 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a821 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a821\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24683 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a821" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a821 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a822 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a822\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24713 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a822" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a822 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a823 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a823\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24743 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a823" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a823 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a824 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a824\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24773 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a824" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a824 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a825 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a825\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24803 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a825" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a825 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a826 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a826\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24833 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a826" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a826 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a827 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a827\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24863 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a827" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a827 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a828 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a828\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24893 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a828" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a828 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a829 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a829\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24923 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a829" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a829 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a830 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a830\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24953 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a830" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a830 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a831 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a831\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 24983 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a831" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a831 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a832 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a832\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25013 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a832" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a832 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a833 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a833\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25043 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a833" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a833 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a834 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a834\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25073 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a834" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a834 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a835 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a835\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25103 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a835" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a835 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a836 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a836\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25133 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a836" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a836 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a837 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a837\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25163 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a837" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a837 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a838 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a838\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25193 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a838" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a838 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a839 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a839\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25223 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a839" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a839 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a840 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a840\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25253 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a840" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a840 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a841 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a841\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25283 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a841" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a841 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a842 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a842\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25313 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a842" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a842 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a843 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a843\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25343 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a843" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a843 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a844 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a844\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25373 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a844" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a844 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a845 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a845\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25403 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a845" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a845 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a846 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a846\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25433 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a846" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a846 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a847 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a847\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25463 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a847" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a847 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a848 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a848\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25493 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a848" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a848 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a849 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a849\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25523 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a849" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a849 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a850 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a850\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25553 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a850" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a850 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a851 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a851\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25583 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a851" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a851 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a852 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a852\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25613 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a852" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a852 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a853 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a853\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25643 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a853" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a853 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a854 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a854\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25673 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a854" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a854 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a855 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a855\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25703 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a855" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a855 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a856 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a856\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25733 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a856" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a856 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a857 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a857\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25763 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a857" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a857 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a858 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a858\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25793 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a858" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a858 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a859 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a859\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25823 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a859" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a859 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a860 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a860\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25853 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a860" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a860 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a861 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a861\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25883 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a861" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a861 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a862 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a862\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25913 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a862" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a862 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a863 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a863\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25943 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a863" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a863 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a864 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a864\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 25973 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a864" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a864 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a865 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a865\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26003 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a865" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a865 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a866 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a866\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26033 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a866" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a866 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a867 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a867\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26063 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a867" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a867 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a868 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a868\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26093 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a868" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a868 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a869 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a869\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26123 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a869" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a869 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a870 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a870\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26153 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a870" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a870 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a871 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a871\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26183 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a871" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a871 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a872 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a872\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26213 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a872" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a872 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a873 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a873\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26243 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a873" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a873 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a874 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a874\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26273 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a874" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a874 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a875 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a875\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26303 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a875" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a875 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a876 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a876\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26333 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a876" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a876 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a877 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a877\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26363 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a877" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a877 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a878 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a878\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26393 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a878" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a878 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a879 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a879\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26423 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a879" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a879 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a880 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a880\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26453 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a880" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a880 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a881 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a881\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26483 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a881" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a881 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a882 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a882\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26513 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a882" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a882 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a883 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a883\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26543 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a883" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a883 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a884 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a884\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26573 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a884" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a884 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a885 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a885\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26603 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a885" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a885 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a886 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a886\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26633 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a886" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a886 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a887 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a887\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 26663 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a887" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a887 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a592 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a592\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17813 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a592" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a592 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a593 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a593\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17843 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a593" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a593 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a594 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a594\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17873 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a594" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a594 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a595 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a595\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17903 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a595" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a595 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a596 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a596\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17933 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a596" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a596 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a597 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a597\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17963 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a597" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a597 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a598 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a598\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 17993 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a598" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a598 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a599 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a599\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18023 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a599" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a599 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a600 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a600\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18053 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a600" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a600 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a601 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a601\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18083 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a601" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a601 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a602 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a602\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18113 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a602" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a602 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a603 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a603\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18143 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a603" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a603 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a604 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a604\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18173 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a604" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a604 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a605 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a605\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18203 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a605" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a605 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a606 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a606\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18233 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a606" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a606 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a607 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a607\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18263 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a607" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a607 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a608 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a608\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18293 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a608" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a608 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a609 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a609\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18323 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a609" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a609 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a610 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a610\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18353 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a610" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a610 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a611 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a611\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18383 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a611" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a611 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a612 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a612\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18413 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a612" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a612 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a613 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a613\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18443 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a613" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a613 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a614 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a614\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18473 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a614" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a614 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a615 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a615\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18503 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a615" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a615 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a616 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a616\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18533 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a616" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a616 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a617 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a617\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18563 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a617" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a617 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a618 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a618\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18593 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a618" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a618 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a619 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a619\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18623 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a619" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a619 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a620 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a620\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18653 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a620" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a620 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a621 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a621\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18683 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a621" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a621 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a622 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a622\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18713 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a622" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a622 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a623 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a623\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18743 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a623" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a623 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a624 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a624\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18773 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a624" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a624 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a625 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a625\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18803 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a625" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a625 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a626 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a626\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18833 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a626" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a626 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a627 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a627\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18863 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a627" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a627 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a628 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a628\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18893 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a628" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a628 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a629 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a629\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18923 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a629" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a629 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a630 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a630\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18953 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a630" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a630 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a631 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a631\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 18983 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a631" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a631 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a632 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a632\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19013 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a632" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a632 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a633 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a633\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19043 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a633" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a633 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a634 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a634\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19073 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a634" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a634 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a635 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a635\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19103 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a635" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a635 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a636 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a636\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19133 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a636" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a636 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a637 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a637\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19163 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a637" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a637 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a638 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a638\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19193 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a638" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a638 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a639 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a639\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19223 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a639" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a639 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a640 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a640\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19253 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a640" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a640 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a641 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a641\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19283 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a641" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a641 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a642 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a642\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19313 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a642" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a642 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a643 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a643\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19343 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a643" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a643 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a644 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a644\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19373 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a644" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a644 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a645 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a645\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19403 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a645" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a645 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a646 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a646\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19433 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a646" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a646 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a647 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a647\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19463 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a647" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a647 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a648 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a648\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19493 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a648" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a648 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a649 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a649\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19523 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a649" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a649 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a650 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a650\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19553 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a650" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a650 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a651 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a651\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19583 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a651" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a651 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a652 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a652\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19613 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a652" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a652 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a653 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a653\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19643 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a653" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a653 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a654 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a654\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19673 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a654" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a654 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a655 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a655\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19703 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a655" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a655 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a656 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a656\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19733 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a656" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a656 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a657 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a657\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19763 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a657" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a657 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a658 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a658\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19793 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a658" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a658 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a659 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a659\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19823 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a659" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a659 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a660 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a660\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19853 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a660" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a660 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a661 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a661\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19883 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a661" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a661 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a662 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a662\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19913 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a662" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a662 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a663 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a663\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19943 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a663" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a663 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a664 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a664\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 19973 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a664" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a664 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a665 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a665\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20003 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a665" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a665 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a666 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a666\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20033 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a666" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a666 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a667 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a667\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20063 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a667" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a667 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a668 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a668\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20093 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a668" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a668 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a669 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a669\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20123 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a669" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a669 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a670 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a670\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20153 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a670" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a670 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a671 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a671\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20183 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a671" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a671 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a672 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a672\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20213 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a672" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a672 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a673 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a673\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20243 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a673" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a673 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a674 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a674\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20273 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a674" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a674 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a675 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a675\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20303 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a675" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a675 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a676 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a676\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20333 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a676" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a676 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a677 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a677\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20363 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a677" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a677 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a678 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a678\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20393 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a678" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a678 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a679 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a679\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20423 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a679" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a679 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a680 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a680\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20453 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a680" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a680 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a681 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a681\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20483 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a681" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a681 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a682 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a682\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20513 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a682" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a682 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a683 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a683\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20543 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a683" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a683 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a684 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a684\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20573 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a684" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a684 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a685 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a685\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20603 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a685" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a685 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a686 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a686\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20633 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a686" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a686 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a687 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a687\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20663 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a687" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a687 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a688 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a688\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20693 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a688" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a688 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a689 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a689\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20723 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a689" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a689 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a690 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a690\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20753 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a690" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a690 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a691 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a691\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20783 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a691" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a691 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a692 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a692\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20813 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a692" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a692 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a693 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a693\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20843 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a693" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a693 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a694 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a694\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20873 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a694" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a694 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a695 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a695\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20903 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a695" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a695 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a696 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a696\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20933 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a696" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a696 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a697 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a697\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20963 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a697" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a697 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a698 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a698\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 20993 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a698" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a698 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a699 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a699\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21023 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a699" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a699 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a700 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a700\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21053 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a700" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a700 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a701 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a701\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21083 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a701" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a701 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a702 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a702\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21113 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a702" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a702 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a703 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a703\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21143 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a703" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a703 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a704 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a704\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21173 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a704" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a704 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a705 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a705\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21203 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a705" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a705 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a706 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a706\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21233 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a706" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a706 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a707 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a707\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21263 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a707" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a707 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a708 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a708\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21293 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a708" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a708 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a709 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a709\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21323 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a709" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a709 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a710 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a710\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21353 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a710" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a710 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a711 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a711\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21383 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a711" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a711 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a712 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a712\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21413 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a712" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a712 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a713 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a713\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21443 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a713" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a713 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a714 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a714\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21473 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a714" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a714 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a715 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a715\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21503 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a715" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a715 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a716 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a716\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21533 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a716" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a716 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a717 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a717\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21563 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a717" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a717 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a718 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a718\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21593 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a718" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a718 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a719 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a719\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21623 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a719" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a719 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a720 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a720\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21653 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a720" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a720 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a721 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a721\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21683 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a721" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a721 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a722 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a722\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21713 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a722" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a722 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a723 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a723\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21743 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a723" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a723 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a724 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a724\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21773 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a724" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a724 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a725 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a725\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21803 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a725" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a725 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a726 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a726\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21833 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a726" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a726 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a727 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a727\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21863 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a727" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a727 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a728 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a728\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21893 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a728" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a728 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a729 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a729\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21923 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a729" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a729 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a730 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a730\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21953 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a730" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a730 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a731 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a731\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 21983 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a731" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a731 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a732 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a732\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22013 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a732" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a732 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a733 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a733\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22043 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a733" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a733 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a734 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a734\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22073 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a734" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a734 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a735 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a735\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22103 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a735" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a735 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a736 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a736\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22133 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a736" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a736 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a737 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a737\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22163 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a737" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a737 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a738 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a738\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22193 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a738" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a738 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a739 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a739\"" {  } { { "db/altsyncram_u424.tdf" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/altsyncram_u424.tdf" 22223 2 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0024:auto_generated\|altsyncram_8kq1:altsyncram1\|altsyncram:ram_block2a0\|altsyncram_u424:auto_generated\|ram_block1a739" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0024:auto_generated|altsyncram_8kq1:altsyncram1|altsyncram:ram_block2a0|altsyncram_u424:auto_generated|ram_block1a739 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654673672956 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Quartus II" 0 -1 1654673672956 ""}  } { { "e:/altera/13.0sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1654673672956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654673673102 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1654673673102 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1654673680572 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1654673680583 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "140 " "Following 140 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 205 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 218 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 233 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 248 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 260 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 588 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 280 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 289 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 604 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 291 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 606 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 293 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 608 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 302 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 532 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 533 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 535 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 541 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 542 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 543 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "../Codes/ARM.v" "" { Text "D:/term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM.v" 303 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/" { { 0 { 0 ""} 0 544 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1654673680589 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1654673680589 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1654673680600 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/output_files/ARM.fit.smsg " "Generated suppressed messages file D:/term8/Computer Architecture Lab/Arm-Architecture/Quartus/output_files/ARM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654673681502 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 61 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5320 " "Peak virtual memory: 5320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654673681727 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 08 12:04:41 2022 " "Processing ended: Wed Jun 08 12:04:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654673681727 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654673681727 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654673681727 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654673681727 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 672 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 672 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654673682570 ""}
