0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_axi_s_din.v,1648300542,systemVerilog,,,,AESL_axi_s_din,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_axi_s_dout.v,1648300542,systemVerilog,,,,AESL_axi_s_dout,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_detection_unit.v,1648300542,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_detector.v,1648300542,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_idx0_monitor.v,1648300542,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1648300542,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_report_unit.v,1648300542,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_fifo.v,1648300542,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/csv_file_dump.svh,1648300542,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/dataflow_monitor.sv,1648300542,systemVerilog,C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/df_fifo_interface.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/df_process_interface.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/nodf_module_interface.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/rewind_loop_interface.svh,,C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/dump_file_agent.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/csv_file_dump.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/sample_agent.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/loop_sample_agent.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/sample_manager.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/nodf_module_interface.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/nodf_module_monitor.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/df_fifo_interface.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/df_fifo_monitor.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/df_process_interface.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/df_process_monitor.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/rewind_loop_interface.svh;C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/rewind_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/df_fifo_interface.svh,1648300542,verilog,,,,df_fifo_intf,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/df_fifo_monitor.svh,1648300542,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/df_process_interface.svh,1648300542,verilog,,,,df_process_intf,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/df_process_monitor.svh,1648300542,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/dump_file_agent.svh,1648300542,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/fifo_para.vh,1648300542,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft.autotb.v,1648300542,systemVerilog,,,C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/fifo_para.vh,apatb_hls_real2xfft_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft.v,1648300524,systemVerilog,,,,hls_real2xfft,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_Loop_real2xfft_output_proc3.v,1648300524,systemVerilog,,,,hls_real2xfft_Loop_real2xfft_output_proc3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_Loop_sliding_win_delay_proc1.v,1648300523,systemVerilog,,,,hls_real2xfft_Loop_sliding_win_delay_proc1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_Loop_sliding_win_delay_proc1_delay_line_Array_SHIFTREG_AUTO_0R0W.v,1648300524,systemVerilog,,,,hls_real2xfft_Loop_sliding_win_delay_proc1_delay_line_Array_SHIFTREG_AUTO_0R0W;hls_real2xfft_Loop_sliding_win_delay_proc1_delay_line_Array_SHIFTREG_AUTO_0R0W_core,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_Loop_sliding_win_output_proc2.v,1648300523,systemVerilog,,,,hls_real2xfft_Loop_sliding_win_output_proc2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_data2window_V_RAM_AUTO_2R1W.v,1648300524,systemVerilog,,,,hls_real2xfft_data2window_V_RAM_AUTO_2R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_data2window_V_RAM_AUTO_2R1W_memcore.v,1648300524,systemVerilog,,,,hls_real2xfft_data2window_V_RAM_AUTO_2R1W_memcore,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_fifo_w16_d256_A.v,1648300525,systemVerilog,,,,hls_real2xfft_fifo_w16_d256_A;hls_real2xfft_fifo_w16_d256_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_fifo_w16_d512_A.v,1648300525,systemVerilog,,,,hls_real2xfft_fifo_w16_d512_A;hls_real2xfft_fifo_w16_d512_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_mul_mul_16s_15ns_31_4_1.v,1648300525,systemVerilog,,,,hls_real2xfft_mul_mul_16s_15ns_31_4_1;hls_real2xfft_mul_mul_16s_15ns_31_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_regslice_both.v,1648300524,systemVerilog,,,,hls_real2xfft_regslice_both;hls_real2xfft_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_start_for_Loop_sliding_win_output_proc2_U0.v,1648300525,systemVerilog,,,,hls_real2xfft_start_for_Loop_sliding_win_output_proc2_U0;hls_real2xfft_start_for_Loop_sliding_win_output_proc2_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s.v,1648300523,systemVerilog,,,,hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_bkb.v,1648300524,systemVerilog,,,,hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_bkb,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_cud.v,1648300524,systemVerilog,,,,hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_cud,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/loop_sample_agent.svh,1648300542,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/nodf_module_interface.svh,1648300542,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/nodf_module_monitor.svh,1648300542,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/rewind_loop_interface.svh,1648300542,verilog,,,,rewind_loop_intf,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/rewind_loop_monitor.svh,1648300542,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/sample_agent.svh,1648300542,verilog,,,,,,,,,,,,
C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/sample_manager.svh,1648300542,verilog,,,,,,,,,,,,
