\hypertarget{group__CLK__MGR__STATUS}{}\section{Clock Manager Status}
\label{group__CLK__MGR__STATUS}\index{Clock Manager Status@{Clock Manager Status}}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group__CLK__MGR__STATUS_gafe0eda739fa3d56ec20c0ea5b328cb49}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}} \mbox{\hyperlink{group__CLK__MGR__STATUS_ga62fbfc277685cad341f57ee0a252092c}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__CLK__MGR__STATUS_gafe0eda739fa3d56ec20c0ea5b328cb49}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49a873eabbd8274e13118ff2e53d68bcdbe}{A\+L\+T\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+A\+C\+HV}} = 0x00000001, 
\mbox{\hyperlink{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49ae5accb80e945783f47b0c48e13fefa1d}{A\+L\+T\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+A\+C\+HV}} = 0x00000002, 
\mbox{\hyperlink{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49a9994e50f813352a4f87dc50c67d411ae}{A\+L\+T\+\_\+\+S\+D\+R\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+A\+C\+HV}} = 0x00000004, 
\mbox{\hyperlink{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49aefe370cf16abbec9604bb8a06d0d6c32}{A\+L\+T\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+L\+O\+ST}} = 0x00000008, 
\newline
\mbox{\hyperlink{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49a1b485e26141a258bf6d56cdb7ac89ff2}{A\+L\+T\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+L\+O\+ST}} = 0x00000010, 
\mbox{\hyperlink{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49a104b3e02fd581b5e207adad1b9a6047a}{A\+L\+T\+\_\+\+S\+D\+R\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+L\+O\+ST}} = 0x00000020
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CLK__MGR__STATUS_ga8418718b0efdf2b2c69242265ff1581a}{alt\+\_\+clk\+\_\+lock\+\_\+status\+\_\+clear}} (\mbox{\hyperlink{group__CLK__MGR__STATUS_ga62fbfc277685cad341f57ee0a252092c}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}} lock\+\_\+stat\+\_\+mask)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CLK__MGR__STATUS_gad22a977022a50a543770201166ed9e24}{alt\+\_\+clk\+\_\+lock\+\_\+status\+\_\+get}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CLK__MGR__STATUS_gaa5e6d0472bb24f915e7a658aec48dec9}{alt\+\_\+clk\+\_\+pll\+\_\+is\+\_\+locked}} (\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}} pll)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This functional group provides status information on various aspects and properties of the Clock Manager state. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__CLK__MGR__STATUS_ga62fbfc277685cad341f57ee0a252092c}\label{group__CLK__MGR__STATUS_ga62fbfc277685cad341f57ee0a252092c}} 
\index{Clock Manager Status@{Clock Manager Status}!ALT\_CLK\_PLL\_LOCK\_STATUS\_t@{ALT\_CLK\_PLL\_LOCK\_STATUS\_t}}
\index{ALT\_CLK\_PLL\_LOCK\_STATUS\_t@{ALT\_CLK\_PLL\_LOCK\_STATUS\_t}!Clock Manager Status@{Clock Manager Status}}
\subsubsection{\texorpdfstring{ALT\_CLK\_PLL\_LOCK\_STATUS\_t}{ALT\_CLK\_PLL\_LOCK\_STATUS\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__CLK__MGR__STATUS_gafe0eda739fa3d56ec20c0ea5b328cb49}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}}  \mbox{\hyperlink{group__CLK__MGR__STATUS_ga62fbfc277685cad341f57ee0a252092c}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}}}

This type definition defines the lock condition status codes for each of the P\+L\+Ls. If the P\+LL lock status condition is enabled (See\+: \mbox{\hyperlink{group__CLK__MGR__INT_ga8dac52ec4e5a203a697ce86a8a893fdd}{alt\+\_\+clk\+\_\+irq\+\_\+enable()}}) then it contributes to the overall {\bfseries{clkmgr\+\_\+\+I\+RQ}} signal assertion state. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__CLK__MGR__STATUS_gafe0eda739fa3d56ec20c0ea5b328cb49}\label{group__CLK__MGR__STATUS_gafe0eda739fa3d56ec20c0ea5b328cb49}} 
\index{Clock Manager Status@{Clock Manager Status}!ALT\_CLK\_PLL\_LOCK\_STATUS\_e@{ALT\_CLK\_PLL\_LOCK\_STATUS\_e}}
\index{ALT\_CLK\_PLL\_LOCK\_STATUS\_e@{ALT\_CLK\_PLL\_LOCK\_STATUS\_e}!Clock Manager Status@{Clock Manager Status}}
\subsubsection{\texorpdfstring{ALT\_CLK\_PLL\_LOCK\_STATUS\_e}{ALT\_CLK\_PLL\_LOCK\_STATUS\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__CLK__MGR__STATUS_gafe0eda739fa3d56ec20c0ea5b328cb49}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}}}

This type definition defines the lock condition status codes for each of the P\+L\+Ls. If the P\+LL lock status condition is enabled (See\+: \mbox{\hyperlink{group__CLK__MGR__INT_ga8dac52ec4e5a203a697ce86a8a893fdd}{alt\+\_\+clk\+\_\+irq\+\_\+enable()}}) then it contributes to the overall {\bfseries{clkmgr\+\_\+\+I\+RQ}} signal assertion state. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_MAIN\_PLL\_LOCK\_ACHV@{ALT\_MAIN\_PLL\_LOCK\_ACHV}!Clock Manager Status@{Clock Manager Status}}\index{Clock Manager Status@{Clock Manager Status}!ALT\_MAIN\_PLL\_LOCK\_ACHV@{ALT\_MAIN\_PLL\_LOCK\_ACHV}}}\mbox{\Hypertarget{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49a873eabbd8274e13118ff2e53d68bcdbe}\label{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49a873eabbd8274e13118ff2e53d68bcdbe}} 
A\+L\+T\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+A\+C\+HV&This condition is set if the Main P\+LL has achieved lock at least once since this condition was last cleared. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_PERIPH\_PLL\_LOCK\_ACHV@{ALT\_PERIPH\_PLL\_LOCK\_ACHV}!Clock Manager Status@{Clock Manager Status}}\index{Clock Manager Status@{Clock Manager Status}!ALT\_PERIPH\_PLL\_LOCK\_ACHV@{ALT\_PERIPH\_PLL\_LOCK\_ACHV}}}\mbox{\Hypertarget{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49ae5accb80e945783f47b0c48e13fefa1d}\label{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49ae5accb80e945783f47b0c48e13fefa1d}} 
A\+L\+T\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+A\+C\+HV&This condition is set if the Peripheral P\+LL has achieved lock at least once since this condition was last cleared. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_SDR\_PLL\_LOCK\_ACHV@{ALT\_SDR\_PLL\_LOCK\_ACHV}!Clock Manager Status@{Clock Manager Status}}\index{Clock Manager Status@{Clock Manager Status}!ALT\_SDR\_PLL\_LOCK\_ACHV@{ALT\_SDR\_PLL\_LOCK\_ACHV}}}\mbox{\Hypertarget{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49a9994e50f813352a4f87dc50c67d411ae}\label{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49a9994e50f813352a4f87dc50c67d411ae}} 
A\+L\+T\+\_\+\+S\+D\+R\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+A\+C\+HV&This condition is set if the S\+D\+R\+AM P\+LL has achieved lock at least once since this condition was last cleared. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_MAIN\_PLL\_LOCK\_LOST@{ALT\_MAIN\_PLL\_LOCK\_LOST}!Clock Manager Status@{Clock Manager Status}}\index{Clock Manager Status@{Clock Manager Status}!ALT\_MAIN\_PLL\_LOCK\_LOST@{ALT\_MAIN\_PLL\_LOCK\_LOST}}}\mbox{\Hypertarget{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49aefe370cf16abbec9604bb8a06d0d6c32}\label{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49aefe370cf16abbec9604bb8a06d0d6c32}} 
A\+L\+T\+\_\+\+M\+A\+I\+N\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+L\+O\+ST&This condition is set if the Main P\+LL has lost lock at least once since this condition was last cleared. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_PERIPH\_PLL\_LOCK\_LOST@{ALT\_PERIPH\_PLL\_LOCK\_LOST}!Clock Manager Status@{Clock Manager Status}}\index{Clock Manager Status@{Clock Manager Status}!ALT\_PERIPH\_PLL\_LOCK\_LOST@{ALT\_PERIPH\_PLL\_LOCK\_LOST}}}\mbox{\Hypertarget{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49a1b485e26141a258bf6d56cdb7ac89ff2}\label{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49a1b485e26141a258bf6d56cdb7ac89ff2}} 
A\+L\+T\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+L\+O\+ST&This condition is set if the Peripheral P\+LL has lost lock at least once since this condition was last cleared. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_SDR\_PLL\_LOCK\_LOST@{ALT\_SDR\_PLL\_LOCK\_LOST}!Clock Manager Status@{Clock Manager Status}}\index{Clock Manager Status@{Clock Manager Status}!ALT\_SDR\_PLL\_LOCK\_LOST@{ALT\_SDR\_PLL\_LOCK\_LOST}}}\mbox{\Hypertarget{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49a104b3e02fd581b5e207adad1b9a6047a}\label{group__CLK__MGR__STATUS_ggafe0eda739fa3d56ec20c0ea5b328cb49a104b3e02fd581b5e207adad1b9a6047a}} 
A\+L\+T\+\_\+\+S\+D\+R\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+L\+O\+ST&This condition is set if the S\+D\+R\+AM P\+LL has lost lock at least once since this condition was last cleared. \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__CLK__MGR__STATUS_ga8418718b0efdf2b2c69242265ff1581a}\label{group__CLK__MGR__STATUS_ga8418718b0efdf2b2c69242265ff1581a}} 
\index{Clock Manager Status@{Clock Manager Status}!alt\_clk\_lock\_status\_clear@{alt\_clk\_lock\_status\_clear}}
\index{alt\_clk\_lock\_status\_clear@{alt\_clk\_lock\_status\_clear}!Clock Manager Status@{Clock Manager Status}}
\subsubsection{\texorpdfstring{alt\_clk\_lock\_status\_clear()}{alt\_clk\_lock\_status\_clear()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+clk\+\_\+lock\+\_\+status\+\_\+clear (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__CLK__MGR__STATUS_ga62fbfc277685cad341f57ee0a252092c}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}}}]{lock\+\_\+stat\+\_\+mask }\end{DoxyParamCaption})}

Clear the selected P\+LL lock status conditions.

This function clears assertions of one or more of the P\+LL lock status conditions.

N\+O\+TE\+: This function is used to clear {\bfseries{clkmgr\+\_\+\+I\+RQ}} interrupt signal source assertion conditions.


\begin{DoxyParams}{Parameters}
{\em lock\+\_\+stat\+\_\+mask} & Specifies the P\+LL lock status conditions to clear. {\itshape lock\+\_\+stat\+\_\+mask} is a mask of logically OR\textquotesingle{}ed \mbox{\hyperlink{group__CLK__MGR__STATUS_ga62fbfc277685cad341f57ee0a252092c}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}} values designating the P\+LL lock conditions to clear.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The {\itshape lock\+\_\+stat\+\_\+mask} argument contains an unknown condition value. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CLK__MGR__STATUS_gad22a977022a50a543770201166ed9e24}\label{group__CLK__MGR__STATUS_gad22a977022a50a543770201166ed9e24}} 
\index{Clock Manager Status@{Clock Manager Status}!alt\_clk\_lock\_status\_get@{alt\_clk\_lock\_status\_get}}
\index{alt\_clk\_lock\_status\_get@{alt\_clk\_lock\_status\_get}!Clock Manager Status@{Clock Manager Status}}
\subsubsection{\texorpdfstring{alt\_clk\_lock\_status\_get()}{alt\_clk\_lock\_status\_get()}}
{\footnotesize\ttfamily uint32\+\_\+t alt\+\_\+clk\+\_\+lock\+\_\+status\+\_\+get (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Returns the P\+LL lock status condition values.

This function returns the value of the P\+LL lock status conditions.

\begin{DoxyReturn}{Returns}
The current values of the P\+LL lock status conditions as defined by the \mbox{\hyperlink{group__CLK__MGR__STATUS_ga62fbfc277685cad341f57ee0a252092c}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}} mask bits. If the corresponding bit is set then the condition is asserted. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__CLK__MGR__STATUS_gaa5e6d0472bb24f915e7a658aec48dec9}\label{group__CLK__MGR__STATUS_gaa5e6d0472bb24f915e7a658aec48dec9}} 
\index{Clock Manager Status@{Clock Manager Status}!alt\_clk\_pll\_is\_locked@{alt\_clk\_pll\_is\_locked}}
\index{alt\_clk\_pll\_is\_locked@{alt\_clk\_pll\_is\_locked}!Clock Manager Status@{Clock Manager Status}}
\subsubsection{\texorpdfstring{alt\_clk\_pll\_is\_locked()}{alt\_clk\_pll\_is\_locked()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+clk\+\_\+pll\+\_\+is\+\_\+locked (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__CLK__MGR_ga4cdb80e84284365fe3d47c2f8050b13d}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+t}}}]{pll }\end{DoxyParamCaption})}

Returns A\+L\+T\+\_\+\+E\+\_\+\+T\+R\+UE if the designated P\+LL is currently locked and A\+L\+T\+\_\+\+E\+\_\+\+F\+A\+L\+SE otherwise.


\begin{DoxyParams}{Parameters}
{\em pll} & The P\+LL to return the lock status of.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+T\+R\+UE} & The specified P\+LL is currently locked. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+F\+A\+L\+SE} & The specified P\+LL is currently not locked. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The {\itshape pll} argument designates a non P\+LL clock value. \\
\hline
\end{DoxyRetVals}
