<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1043</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:17px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1043-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f14811043.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">PMULHRSW — Packed Multiply&#160;High with Round and Scale</p>
<p style="position:absolute;top:47px;left:635px;white-space:nowrap" class="ft01">INSTRUCTION SET REFERENCE,&#160;M-U</p>
<p style="position:absolute;top:1103px;left:763px;white-space:nowrap" class="ft00">Vol. 2B&#160;4-363</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft04">128-bit Legacy&#160;SSE version: The&#160;first source&#160;and destination&#160;operands are&#160;XMM registers. The second source&#160;<br/>operand is&#160;an XMM&#160;register or a&#160;128-bit&#160;memory location. Bits&#160;(VLMAX-1:128) of&#160;the&#160;corresponding YMM&#160;destina-<br/>tion register remain&#160;unchanged.<br/>VEX.128&#160;encoded version: The&#160;first source&#160;and destination operands&#160;are XMM registers.&#160;The&#160;second&#160;source&#160;<br/>operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of&#160;the destination&#160;YMM&#160;register&#160;are&#160;<br/>zeroed.&#160;<br/>VEX.256 encoded&#160;version:&#160;The second source&#160;operand can&#160;be an&#160;YMM&#160;register or a&#160;256-bit&#160;memory location. The&#160;<br/>first source&#160;and destination operands are&#160;YMM registers.<br/>EVEX&#160;encoded versions: The&#160;first source&#160;operand is&#160;a ZMM/YMM/XMM&#160;register. The&#160;second&#160;source operand&#160;can be&#160;<br/>a ZMM/YMM/XMM&#160;register,&#160;a&#160;512/256/128-bit memory location. The destination&#160;operand is&#160;a ZMM/YMM/XMM&#160;<br/>register&#160;conditionally&#160;updated with writemask k1.</p>
<p style="position:absolute;top:320px;left:69px;white-space:nowrap" class="ft03">Operation</p>
<p style="position:absolute;top:346px;left:69px;white-space:nowrap" class="ft02">PMULHRSW&#160;(with 64-bit&#160;operands)</p>
<p style="position:absolute;top:364px;left:89px;white-space:nowrap" class="ft06">temp0[31:0] = INT32 ((DEST[15:0] * SRC[15:0]) &gt;&gt;14) + 1;<br/>temp1[31:0] = INT32 ((DEST[31:16] * SRC[31:16]) &gt;&gt;14) + 1;<br/>temp2[31:0] = INT32 ((DEST[47:32] * SRC[47:32]) &gt;&gt;&#160;14) + 1;<br/>temp3[31:0] = INT32 ((DEST[63:48] * SRc[63:48]) &gt;&gt; 14) + 1;<br/>DEST[15:0] = temp0[16:1];<br/>DEST[31:16] = temp1[16:1];<br/>DEST[47:32] = temp2[16:1];<br/>DEST[63:48] = temp3[16:1];</p>
<p style="position:absolute;top:526px;left:69px;white-space:nowrap" class="ft02">PMULHRSW&#160;(with 128-bit operand)</p>
<p style="position:absolute;top:544px;left:89px;white-space:nowrap" class="ft06">temp0[31:0] = INT32 ((DEST[15:0] * SRC[15:0]) &gt;&gt;14) + 1;<br/>temp1[31:0] = INT32 ((DEST[31:16] * SRC[31:16]) &gt;&gt;14) + 1;<br/>temp2[31:0] = INT32 ((DEST[47:32] * SRC[47:32]) &gt;&gt;14) + 1;<br/>temp3[31:0] = INT32 ((DEST[63:48] * SRC[63:48]) &gt;&gt;14) + 1;<br/>temp4[31:0] = INT32 ((DEST[79:64] * SRC[79:64]) &gt;&gt;14) + 1;<br/>temp5[31:0] = INT32 ((DEST[95:80] * SRC[95:80]) &gt;&gt;14) + 1;<br/>temp6[31:0] = INT32 ((DEST[111:96] * SRC[111:96]) &gt;&gt;14) + 1;<br/>temp7[31:0] = INT32 ((DEST[127:112] * SRC[127:112) &gt;&gt;14)&#160;+ 1;<br/>DEST[15:0] = temp0[16:1];<br/>DEST[31:16] = temp1[16:1];<br/>DEST[47:32] = temp2[16:1];<br/>DEST[63:48] = temp3[16:1];<br/>DEST[79:64] = temp4[16:1];<br/>DEST[95:80] = temp5[16:1];<br/>DEST[111:96] =&#160;temp6[16:1];<br/>DEST[127:112] = temp7[16:1];</p>
<p style="position:absolute;top:850px;left:69px;white-space:nowrap" class="ft06">VPMULHRSW (VEX.128 encoded version)<br/>temp0[31:0]&#160;&#160;INT32 ((SRC1[15:0]&#160;* SRC2[15:0]) &gt;&gt;14) + 1<br/>temp1[31:0]&#160;&#160;INT32&#160;((SRC1[31:16] * SRC2[31:16]) &gt;&gt;14)&#160;+ 1<br/>temp2[31:0]&#160;&#160;INT32&#160;((SRC1[47:32] * SRC2[47:32]) &gt;&gt;14)&#160;+ 1<br/>temp3[31:0]&#160;&#160;INT32&#160;((SRC1[63:48] * SRC2[63:48]) &gt;&gt;14)&#160;+ 1<br/>temp4[31:0]&#160;&#160;INT32&#160;((SRC1[79:64] * SRC2[79:64]) &gt;&gt;14)&#160;+ 1<br/>temp5[31:0]&#160;&#160;INT32&#160;((SRC1[95:80] * SRC2[95:80]) &gt;&gt;14)&#160;+ 1<br/>temp6[31:0]&#160;&#160;INT32 ((SRC1[111:96] * SRC2[111:96]) &gt;&gt;14) + 1<br/>temp7[31:0]&#160;&#160;INT32 ((SRC1[127:112] * SRC2[127:112) &gt;&gt;14)&#160;+ 1<br/>DEST[15:0]&#160;&#160;temp0[16:1]<br/>DEST[31:16]&#160;&#160;temp1[16:1]<br/>DEST[47:32]&#160;&#160;temp2[16:1]</p>
</div>
</body>
</html>
