// medium/correct.v — reference solution (NOT given to agent)
 
module alu_4bit (
    input  wire [3:0]  a,
    input  wire [3:0]  b,
    input  wire [1:0]  op,
    output reg  [3:0]  result,
    output reg         zero
);
 
    always @(*) begin
        case (op)
            2'b00: result = a + b;
            2'b01: result = a - b;
            2'b10: result = a & b;
            2'b11: result = a | b;
            default: result = 4'b0000;
        endcase
        zero = (result == 4'b0000) ? 1'b1 : 1'b0;
    end
 
endmodule