// Seed: 4049325451
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2, id_3;
  assign module_2.id_5 = 0;
  wire id_4, id_5;
  assign module_1.type_4 = 0;
endmodule
program module_1 (
    output tri  id_0,
    input  tri  id_1,
    input  wire id_2,
    input  tri1 id_3,
    input  tri0 id_4,
    input  wand id_5,
    input  wire id_6,
    output tri  id_7
);
  reg  id_9;
  wire id_10;
  always_latch id_9 <= -1;
  module_0 modCall_1 (id_10);
  parameter id_11 = 1;
endmodule
module module_2 (
    input wor id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output uwire id_4,
    output tri id_5,
    output wor id_6
);
  wire id_8, id_9, id_10, id_11;
  not primCall (id_6, id_10);
  module_0 modCall_1 (id_11);
endmodule
