<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LampCtrl_HDL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lamp_contrl.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lamp_contrl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lamp_contrl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lamp_contrl.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lamp_contrl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lamp_contrl.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lamp_contrl.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lamp_contrl.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lamp_contrl.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lamp_contrl.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lamp_contrl.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lamp_contrl.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lamp_contrl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lamp_contrl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lamp_contrl.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lamp_contrl.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lamp_contrl.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lamp_contrl.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lamp_contrl.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lamp_contrl.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lamp_contrl_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lamp_contrl_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lamp_contrl_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lamp_contrl_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lamp_contrl_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lamp_contrl_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lamp_contrl_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lamp_contrl_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lamp_contrl_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lamp_contrl_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lamp_contrl_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lamp_contrl_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lamp_contrl_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lamp_contrl_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lamp_contrl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lamp_contrl.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lamp_contrl.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lamp_contrl.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1477585758" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1477585758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477585758" xil_pn:in_ck="3243441009285340142" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1477585758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl.v"/>
      <outfile xil_pn:name="LampCtrl_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1477585758" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5478275521861110758" xil_pn:start_ts="1477585758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477585758" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3187310379664508134" xil_pn:start_ts="1477585758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477585758" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2248266058153932493" xil_pn:start_ts="1477585758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477585758" xil_pn:in_ck="3243441009285340142" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1477585758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl.v"/>
      <outfile xil_pn:name="LampCtrl_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1477585760" xil_pn:in_ck="3243441009285340142" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1882216359678901798" xil_pn:start_ts="1477585758">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477448670" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1477448670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477448670" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6719981186924804154" xil_pn:start_ts="1477448670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477448670" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2248266058153932493" xil_pn:start_ts="1477448670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477448670" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1477448670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477448670" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4753222709892566354" xil_pn:start_ts="1477448670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477448670" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238380615420" xil_pn:start_ts="1477448670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477448670" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2962775099782807977" xil_pn:start_ts="1477448670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477448901" xil_pn:in_ck="3668487269069059" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1966946623044012885" xil_pn:start_ts="1477448890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lamp_contrl.lso"/>
      <outfile xil_pn:name="Lamp_contrl.ngc"/>
      <outfile xil_pn:name="Lamp_contrl.ngr"/>
      <outfile xil_pn:name="Lamp_contrl.prj"/>
      <outfile xil_pn:name="Lamp_contrl.stx"/>
      <outfile xil_pn:name="Lamp_contrl.syr"/>
      <outfile xil_pn:name="Lamp_contrl.xst"/>
      <outfile xil_pn:name="Lamp_contrl_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1477448944" xil_pn:in_ck="3002164014" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5866143142860570883" xil_pn:start_ts="1477448943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477448953" xil_pn:in_ck="543537921069092527" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4932952180897663529" xil_pn:start_ts="1477448944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lamp_contrl.bld"/>
      <outfile xil_pn:name="Lamp_contrl.ngd"/>
      <outfile xil_pn:name="Lamp_contrl_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1477448995" xil_pn:in_ck="543537921069092528" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-3423199680853716009" xil_pn:start_ts="1477448953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lamp_contrl.pcf"/>
      <outfile xil_pn:name="Lamp_contrl_map.map"/>
      <outfile xil_pn:name="Lamp_contrl_map.mrp"/>
      <outfile xil_pn:name="Lamp_contrl_map.ncd"/>
      <outfile xil_pn:name="Lamp_contrl_map.ngm"/>
      <outfile xil_pn:name="Lamp_contrl_map.xrpt"/>
      <outfile xil_pn:name="Lamp_contrl_summary.xml"/>
      <outfile xil_pn:name="Lamp_contrl_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1477449061" xil_pn:in_ck="8456726633211213257" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4683095148457160514" xil_pn:start_ts="1477448995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lamp_contrl.ncd"/>
      <outfile xil_pn:name="Lamp_contrl.pad"/>
      <outfile xil_pn:name="Lamp_contrl.par"/>
      <outfile xil_pn:name="Lamp_contrl.ptwx"/>
      <outfile xil_pn:name="Lamp_contrl.unroutes"/>
      <outfile xil_pn:name="Lamp_contrl.xpi"/>
      <outfile xil_pn:name="Lamp_contrl_pad.csv"/>
      <outfile xil_pn:name="Lamp_contrl_pad.txt"/>
      <outfile xil_pn:name="Lamp_contrl_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1477449127" xil_pn:in_ck="-3276043994332447554" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1477449063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lamp_contrl.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lamp_contrl.bgn"/>
      <outfile xil_pn:name="lamp_contrl.bit"/>
      <outfile xil_pn:name="lamp_contrl.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1477988027" xil_pn:in_ck="-6352803171509681496" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="6552783135083104433" xil_pn:start_ts="1477988027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477449061" xil_pn:in_ck="543537921069092396" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1477449037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lamp_contrl.twr"/>
      <outfile xil_pn:name="Lamp_contrl.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
