<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Hardware Projects - Kai Karadi</title>
    <link rel="stylesheet" href="styles.css">
    <link rel="icon" type="image/x-icon" href="headshot.jpeg">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0-beta3/css/all.min.css">
</head>

<body>
    <main>
        <div class="hero" style="padding-top: 10px;">
            <div class="fade-in">
                <ul class="nav-links" style="padding-top: 10px;">
                    <li><a href="index.html">Home</a></li>
                    <li><a href="hw-projects.html">Hardware Projects</a></li>
                    <li><a href="sw-projects.html">Software Projects</a></li>
                    <li><a href="hw-resume.html">Hardware Resume</a></li>
                    <li><a href="sw-resume.html">Software Resume</a></li>
                </ul>
                <div class="header">
                    <h1>Hardware Projects</h1>
                </div>

                <section class="cards">

                    <div class="card">
                        <h3 style="color: #ffffff; margin-bottom: 15px;">Custom Network-on-Chip based SAT Solving <b>ASIC Tapeout</b></h3>
                        <p><strong>Technologies:</strong> SystemVerilog, Synopsys tools, Cadence tools | <strong>Duration:</strong> May 2025 - Present</p>
                        <p>• Designing SAT Solving ASIC based on 2D mesh Network-on-Chip, distributed message passing architecture </p>
                        <p>• Performing functional verification on a Network-on-Chip, utilizing functional/code coverage to identify verif gaps</p>
                        <p>• Implementing and verifying SAT functional units with SystemVerilog, randomized/directed testbenches, asserts </p>
                        <p>• Planned: Automating design tasks with TcL scripts in Synopsys DC, Cadence Innovus, and Virtuoso</p>
                        <p>• Planned: Engineering VLSI back-end flow, synthesis, floorplanning, power/clock distribution, timing analysis</p>
                        <iframe src="projects/SATSolvingAcceleratorProposal.pdf" width="100%" height="600px" style="border: 1px solid #ccc; margin-top: 10px; border-radius: 8px;"></iframe>
                    </div>

                    <div class="card">
                        <h3 style="color: #ffffff; margin-bottom: 15px;">Superscalar Out of Order RISC-V Core</h3>
                        <p><strong>Technologies:</strong> SystemVerilog, Synopsys DC, Verdi | <strong>Duration:</strong> Mar 2025 - May 2025</p>
                        <p>• Engineered an out-of-order RISC-V 32IM processor, feat. EER, GShare predictor, and a split Load-Store unit</p>
                        <p>• Secured 5th place (50 teams) in design competition with a 1.13 IPC, 33mW power, 240000 μm² area on compression benchmark</p>
                        <p>• Designed a 2-way superscalar architecture, improved IPC of all benchmarks by ~50% by optimizing multi-word fetch, enabling simultaneous dispatch, multi-commit ROB, pipelined banked icache, and age order issue</p>
                        <p>• Verified and designed a 4-way set-associative cache by building a custom golden model, DUT driver, scoreboard</p>
                        <iframe src="projects/Superscalar RISCV Processor.pdf" width="100%" height="600px" style="border: 1px solid #ccc; margin-top: 10px; border-radius: 8px;"></iframe>
                    </div>



                    <div class="card">
                        <h3 style="color: #ffffff; margin-bottom: 15px;">Real-time Xilinx FPGA 3D Renderer</h3>
                        <p><strong>Technologies:</strong> SystemVerilog, C, Vivado, Vitis | <strong>Duration:</strong> Nov 2024 - Dec 2024</p>
                        <p>• Designed and implemented an FPGA-based SoC for real-time 3D voxel rendering with user camera inputs</p>
                        <p>• Integrating a MicroBlaze softcore, custom triangle rasterization FSM, double frame buffer and HDMI video output</p>
                        <p>• Developed C firmware to accept user input from MAX3421E, allowing for translation/rotation matrix transforms</p>
                        <p>• Validated the design through comprehensive assert-based simulations and visual verification using bitmap outputs</p>
                        <iframe src="projects/FPGA_3D_Rendering.pdf" width="100%" height="600px" style="border: 1px solid #ccc; margin-top: 10px; border-radius: 8px;"></iframe>
                    </div>

                    <div class="card">
                        <h3 style="color: #ffffff; margin-bottom: 15px;">Pulse Weaver DIP Chip Gesture Audio</h3>
                        <p><strong>Technologies:</strong> Analog Circuit Design, Oscilloscope | <strong>Duration:</strong> Jan 2024 - May 2024</p>
                        <p>• Developed a gesture-based electronic instrument, using capacitive touch, bend sensors, VCA, VCO, and speaker</p>
                        <p>• Engineered a long-range capacitive hand distance sensor, using 555 timer, op-amps to generate a control voltage</p>
                        <p>• Verified functionality by employing oscilloscopes, function generators to analyze signal across all sub-circuits</p>
                        <iframe src="projects/GestureAudio.pdf" width="100%" height="600px" style="border: 1px solid #ccc; margin-top: 10px; border-radius: 8px;"></iframe>
                    </div>
                </section>

                <div class="social-links">
                    <a href="https://github.com/KKaradi"><i class="fab fa-github"></i></a>
                    <a href="https://www.linkedin.com/in/kai-karadi-a68340226/"><i class="fab fa-linkedin"></i></a>
                    <a href="mailto:kaikaradi23@gmail.com"><i class="fas fa-envelope"></i></a>
                </div>
            </div>
        </div>
    </main>

</body>

</html>
