{"vcs1":{"timestamp_begin":1731067574.137916779, "rt":1.60, "ut":0.49, "st":0.29}}
{"vcselab":{"timestamp_begin":1731067575.832987482, "rt":1.11, "ut":0.28, "st":0.22}}
{"link":{"timestamp_begin":1731067577.029295829, "rt":0.41, "ut":0.16, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731067573.310701572}
{"VCS_COMP_START_TIME": 1731067573.310701572}
{"VCS_COMP_END_TIME": 1731067578.944598042}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330432}}
{"stitch_vcselab": {"peak_mem": 231544}}
