xpm_cdc.sv,systemverilog,xil_defaultlib,G:/Xilinx/Vivado/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,G:/Xilinx/Vivado/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,G:/Xilinx/Vivado/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,
gtx3g_sync_pulse.v,verilog,xil_defaultlib,../../../../gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_sync_pulse.v,
gtx3g_tx_manual_phase_align.v,verilog,xil_defaultlib,../../../../gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v,
gtx3g_tx_startup_fsm.v,verilog,xil_defaultlib,../../../../gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v,
gtx3g_rx_startup_fsm.v,verilog,xil_defaultlib,../../../../gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v,
gtx3g_init.v,verilog,xil_defaultlib,../../../../gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g_init.v,
gtx3g_gt.v,verilog,xil_defaultlib,../../../../gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g_gt.v,
gtx3g_multi_gt.v,verilog,xil_defaultlib,../../../../gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g_multi_gt.v,
gtx3g_sync_block.v,verilog,xil_defaultlib,../../../../gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g/example_design/gtx3g_sync_block.v,
gtx3g.v,verilog,xil_defaultlib,../../../../gtx3g_ex.srcs/sources_1/ip/gtx3g/gtx3g.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
