$date
	Thu Sep 08 20:51:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module d_flip_flop_tb $end
$var wire 1 ! not_Q $end
$var wire 1 " Q $end
$var reg 1 # data $end
$var reg 1 $ enable $end
$scope module uut $end
$var wire 1 " Q $end
$var wire 1 # data $end
$var wire 1 $ enable $end
$var wire 1 % feedback1 $end
$var wire 1 & feedback2 $end
$var wire 1 ! not_Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
0%
1$
0#
0"
1!
$end
#10
1"
1%
0!
0&
1#
#20
0#
0$
#30
1!
1&
0"
0%
1$
#40
1#
0$
#50
