\subsection{存储器}
\paragraph{Checksum} 不进位地将所有的字节相加，取和的二的补码。
\paragraph{Parity bit} 考虑原有位和奇偶校验位1的个数的总和。偶校验：当序列中有奇数个1时设置为1；奇校验：当序列中有偶数个1时设置为1。
\paragraph{CRC} for disks and the Internet.

\begin{table*}
	\centering
	\caption{存储器访问}
	\begin{tabular}{|>{\ttfamily}l|>{\ttfamily}c|>{\ttfamily}c|c|}
		\hline
		 & $\rm \overline{BHE}$ & A0 & 访问 \\
		\hline
		MOV AL, [100h] & 1 & 0 & D7-D0 \\
		\hline
		MOV AL, [101h] & 0 & 1 & D15-D8 \\
		\hline
		MOV AX, [100h] & 0 & 0 & D15-D0 \\
		\hline
		\multirow{2}{*}{MOV AX, [101h]} & 0 & 1 & D15-D8 \\
		\cline{2-4}
		& 1 & 0 & D7-D0 \\
		\hline
	\end{tabular}
\end{table*}

\subsection{外设 8255}

\begin{table*}
\begin{minipage}{0.4\textwidth}
	\centering
	\caption{8255 功能信号}
\begin{tabular}{|ccc|cc|c|}
	\hline
	$\rm \overline{CS}$ & $\rm A_1$ & $\rm A_0$ & $\rm \overline{RD}$ & $\rm \overline{WR}$ &\bfseries Function \\
	\hline
	0 & 0 & 0 & 0 & 1 & PA$\rightarrow$Data bus \\
	\hline
	0 & 0 & 1 & 0 & 1 & PB$\rightarrow$Data bus \\
	\hline
	0 & 1 & 0 & 0 & 1 & PC$\rightarrow$Data bus \\
	\hline
	0 & 0 & 0 & 1 & 0 & Data bus$\rightarrow$PA \\
	\hline
	0 & 0 & 1 & 1 & 0 & Data bus$\rightarrow$PB \\
	\hline
	0 & 1 & 0 & 1 & 0 & Data bus$\rightarrow$PC \\
	\hline
	0 & 1 & 1 & 1 & 0 & Data bus$\rightarrow$CR \\
	\hline
	1 &  &  & 1 & 1 & $\rm D_0 \sim D_7$ in float \\
	\hline
\end{tabular}
\end{minipage}
\begin{minipage}{0.6\textwidth}
	\centering
	\caption{8255 模式}
	\begin{tabular}{|c|c|c|c|c|}
		\hline
		&\bfseries Mode 0 &\bfseries Mode 1 &\bfseries Mode 2 &\bfseries BSR \\
		\hline\hline
		PCU & $\rm PC_7 \sim PC_4$ & $\rm PC_7 \sim PC_3$ & $\rm PC_7 \sim PC_3$&  \\
		\hline
		PCL &$\rm PC_3 \sim PC_0$&$\rm PC_2 \sim PC_0$&  &  \\
		\hline\hline
		PA & I/O & I/O & I\&O & I \\
		\hline
		PB & I/O & I/O &  & I \\
		\hline
		PCU & I/O & Handshake for PA & Handshake for PA &\multirow{2}{*}{O}\\
		\cline{1-4}
		PCL & I/O & Handshake for PB &  & \\
		\hline
	\end{tabular}
\end{minipage}

	\centering
	\caption{8255 模式字(CR)}
	\begin{tabular}{|>{\ttfamily}c|c|c|c|c|c|c|c|c|}
		\hline
		& D7 & D6 & D5 & D4 & D3 & D2 & D1 & D0 \\
		\hline\hline
		& 1 & Group A & Group A & PA & PCU & Group B & PB & PCL \\
		\hline
		0 &  &\multicolumn{2}{c|}{00 Mode 0 Simple I/O} & Output & Output & Mode 0 & Output & Output \\
		\hline
		1 & Input/Output modes & 1* Mode 2 & 01 Mode 1 & Input & Input & Mode  1 & Input & Input \\
		\hline\hline
		& 0 & * & * & * & PC & PC & PC & Set \\
		\hline
		0 & BSR mode &  &  &  &\multicolumn{3}{c|}{000 $\rm PC_0$} & Reset \\
		\hline
		1 &  &  &  &  & \multicolumn{3}{c|}{111 $\rm PC_7$} & Set \\
		\hline
	\end{tabular}
\end{table*}

\subsection{计时器 8253}

\begin{table*}
	\begin{minipage}{0.31\textwidth}
		\centering
		\caption{8253 功能信号}
		\begin{tabular}{|ccc|cc|p{5em}|}
			\hline
			$\rm \overline{CS}$ & $\rm A_1$ & $\rm A_0$ & $\rm \overline{RD}$ & $\rm \overline{WR}$ &\bfseries Function for counter\\
			\hline
			0 & 0 & 0 & 1 & 0 & W C0 \\
			\hline
			0 & 0 & 1 & 1 & 0 & W C1 \\
			\hline
			0 & 1 & 0 & 1 & 0 & W C2 \\
			\hline
			0 & 1 & 1 & 1 & 0 & W CP \\
			\hline
			0 & 0 & 0 & 0 & 1 & R C0 \\
			\hline
			0 & 0 & 1 & 0 & 1 & R C1 \\
			\hline
			0 & 1 & 0 & 0 & 1 & R C2 \\
			\hline
			0 & 1 & 1 & 0 & 1 & \textit{R CP (for 8254) }\\
			\hline
			1 &  &  & * & * & Not Available \\
			\hline
		\end{tabular}
	\end{minipage}
	\begin{minipage}{0.77\textwidth}
		\centering
		\caption{8253 模式}
		\begin{tabular}{|p{4em}|p{4em}|p{4em}|p{4em}|p{4em}|p{4em}|p{4em}|}
			\hline
			& Mode 0 & Mode 1 & Mode 2 & Mode 3 & Mode 4 & Mode 5 \\
			\hline
			& Interrupt on terminal count & One-shot & Rate-generator & Square wave rate-generator & Software triggered strobe & Hardware triggered strobe \\
			\hline
			initial & L & H & H & H & H & H \\
			\hline
			count started & L & L & H & H & H & H \\
			\hline
			Gate=1 & enable counting & pulse to retrigger & repeat counting & repeat counting & enable & pulse to retrigger \\
			\hline
			Gate=0 & disable counting & enable & disable counting & Output L$\rightarrow$H, disabled & disable & enable \\
			\hline
			Terminal & H & H & L & odd: H for $\frac{n+1}{2}$, L for $\frac{n-1}{2}$ & L$\rightarrow$H & L$\rightarrow$H \\
			\hline
		\end{tabular}
	\end{minipage}

\centering
\caption{8253 模式字}
\begin{tabular}{|c|c|c||c|c|c||c|c|c|c||c|c|}
	\hline
	D7 & D6 & & D5 & D4 & & D3 & D2 & D1 & & D0 & \\
	\hline
	SC1 & SC0 &  & RW1 & RW0 &  & M2 & M1 & M0 &  & BCD &  \\
	\hline
	0 & 0 & Select Counter 0 & 0 & 0 & Counter latch command & 0 & 0 & 0 & Mode 0 & 0 & 16-bit \\
	\hline
	0 & 1 & Select Counter 1 & 0 & 1 & R/W least byte & 0 & 0 & 1 & Mode 1 & 1 & BCD \\
	\hline
	1 & 0 & Select Counter 2 & 1 & 0 & R/W most byte & * & 1 & 0 & Mode 2 &  &  \\
	\hline
	1 & 1 & \textit{READ back for 8254 }& 1 & 1 & R/W least, then most & * & 1  & 1 & Mode 3 &  &  \\
	\hline
	&  &  &  &  &  & 1 & 0 & 0 & Mode 4 &  &  \\
	\hline
	&  &  &  &  &  & 1 & 0 & 1 & Mode 5 &  &  \\
	\hline
\end{tabular}
\end{table*}

