

================================================================
== Vivado HLS Report for 'div'
================================================================
* Date:           Fri Aug 31 14:24:31 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       VIVADO_HLS
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     3.171|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   58|   58|   58|   58|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      0|    6160|    3524|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     257|
|Register         |        -|      -|      59|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    6219|    3781|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       3|       3|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |div_ddiv_64ns_64nbkb_U1  |div_ddiv_64ns_64nbkb  |        0|      0|  6160|  3524|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|      0|  6160|  3524|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  257|         60|    1|         60|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  257|         60|    1|         60|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |  59|   0|   59|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  59|   0|   59|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |      div     | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |      div     | return value |
|ap_start   |  in |    1| ap_ctrl_hs |      div     | return value |
|ap_done    | out |    1| ap_ctrl_hs |      div     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |      div     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |      div     | return value |
|ap_return  | out |   64| ap_ctrl_hs |      div     | return value |
|a          |  in |   64|   ap_none  |       a      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

