

================================================================
== Vitis HLS Report for 'keccak_absorb_once_1'
================================================================
* Date:           Wed Aug  6 15:37:50 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynq
* Target device:  xa7z010-clg400-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      119|    37188|  1.190 us|  0.372 ms|  119|  37188|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- process_blocks_loop      |        0|    36045|       267|          -|          -|  0 ~ 135|        no|
        | + copy_to_local_loop      |      170|      170|        10|          -|          -|       17|        no|
        | + absorb_from_local_loop  |       51|       51|         3|          -|          -|       17|        no|
        |- absorb_loop3             |        0|     1024|         4|          -|          -|  0 ~ 256|        no|
        +---------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 110
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 94 80 
80 --> 81 90 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 80 
90 --> 91 93 
91 --> 92 
92 --> 90 
93 --> 79 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 106 
103 --> 104 
104 --> 105 
105 --> 102 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%inlen_assign_1 = alloca i32 1" [../fips202.c:471]   --->   Operation 111 'alloca' 'inlen_assign_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%inlen_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inlen"   --->   Operation 112 'read' 'inlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%inlen_cast7 = sext i32 %inlen_read"   --->   Operation 113 'sext' 'inlen_cast7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%empty = trunc i32 %inlen_read"   --->   Operation 114 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%inlen_cast = sext i32 %inlen_read"   --->   Operation 115 'sext' 'inlen_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%local_block = alloca i64 1" [../fips202.c:484]   --->   Operation 116 'alloca' 'local_block' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17> <RAM>
ST_1 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln0 = call void @keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1, i64 %s"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 118 [1/1] (2.55ns)   --->   "%add_ln482 = add i33 %inlen_cast, i33 8589934456" [../fips202.c:482]   --->   Operation 118 'add' 'add_ln482' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln471 = store i64 %inlen_cast7, i64 %inlen_assign_1" [../fips202.c:471]   --->   Operation 119 'store' 'store_ln471' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 120 [1/2] (4.95ns)   --->   "%call_ln0 = call void @keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1, i64 %s"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln482 = sext i33 %add_ln482" [../fips202.c:482]   --->   Operation 121 'sext' 'sext_ln482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [68/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 122 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 123 [67/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 123 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 124 [66/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 124 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 125 [65/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 125 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 126 [64/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 126 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 127 [63/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 127 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 128 [62/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 128 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 129 [61/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 129 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (2.55ns)   --->   "%empty_32 = icmp_ult  i32 %inlen_read, i32 135"   --->   Operation 130 'icmp' 'empty_32' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.76>
ST_10 : Operation 131 [60/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 131 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.69ns)   --->   "%select_ln482 = select i1 %empty_32, i32 135, i32 %inlen_read" [../fips202.c:482]   --->   Operation 132 'select' 'select_ln482' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln482_2 = sext i32 %select_ln482" [../fips202.c:482]   --->   Operation 133 'sext' 'sext_ln482_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln482_1 = trunc i32 %select_ln482" [../fips202.c:482]   --->   Operation 134 'trunc' 'trunc_ln482_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [68/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 135 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 136 [59/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 136 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [67/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 137 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 138 [58/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 138 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [66/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 139 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 140 [57/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 140 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [65/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 141 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 142 [56/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 142 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [64/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 143 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 144 [55/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 144 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [63/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 145 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 146 [54/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 146 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [62/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 147 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 148 [53/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 148 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [61/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 149 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 150 [52/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 150 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 151 [60/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 151 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 152 [51/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 152 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [59/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 153 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 154 [50/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 154 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 155 [58/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 155 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 156 [49/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 156 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [57/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 157 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 158 [48/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 158 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 159 [56/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 159 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 160 [47/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 160 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 161 [55/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 161 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 162 [46/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 162 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 163 [54/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 163 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 164 [45/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 164 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 165 [53/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 165 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 166 [44/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 166 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 167 [52/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 167 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 168 [43/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 168 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 169 [51/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 169 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 170 [42/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 170 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 171 [50/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 171 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 172 [41/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 172 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 173 [49/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 173 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 174 [40/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 174 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 175 [48/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 175 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 176 [39/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 176 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 177 [47/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 177 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 178 [38/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 178 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 179 [46/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 179 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 180 [37/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 180 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 181 [45/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 181 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 182 [36/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 182 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 183 [44/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 183 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 184 [35/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 184 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 185 [43/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 185 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 186 [34/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 186 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 187 [42/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 187 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 188 [33/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 188 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 189 [41/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 189 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 190 [32/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 190 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 191 [40/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 191 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 192 [31/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 192 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 193 [39/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 193 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 194 [30/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 194 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 195 [38/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 195 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 196 [29/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 196 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 197 [37/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 197 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 198 [28/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 198 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 199 [36/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 199 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 200 [27/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 200 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 201 [35/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 201 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 202 [26/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 202 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 203 [34/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 203 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 204 [25/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 204 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 205 [33/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 205 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 206 [24/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 206 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 207 [32/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 207 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 208 [23/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 208 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 209 [31/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 209 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 210 [22/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 210 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 211 [30/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 211 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 212 [21/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 212 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 213 [29/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 213 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 214 [20/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 214 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 215 [28/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 215 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 216 [19/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 216 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 217 [27/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 217 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 218 [18/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 218 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 219 [26/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 219 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 220 [17/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 220 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 221 [25/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 221 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 222 [16/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 222 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 223 [24/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 223 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 224 [15/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 224 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 225 [23/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 225 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 226 [14/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 226 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 227 [22/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 227 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 228 [13/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 228 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 229 [21/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 229 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 230 [12/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 230 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 231 [20/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 231 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 232 [11/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 232 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 233 [19/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 233 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 234 [10/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 234 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 235 [18/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 235 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 236 [9/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 236 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 237 [17/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 237 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 238 [8/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 238 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 239 [16/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 239 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 240 [7/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 240 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 241 [15/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 241 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 242 [6/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 242 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 243 [14/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 243 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 244 [5/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 244 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 245 [13/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 245 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 246 [4/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 246 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 247 [12/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 247 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 248 [3/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 248 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 249 [11/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 249 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 250 [2/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 250 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 251 [10/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 251 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 252 [1/68] (5.07ns)   --->   "%urem_ln482 = urem i64 %sext_ln482, i64 136" [../fips202.c:482]   --->   Operation 252 'urem' 'urem_ln482' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 253 [9/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 253 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 254 [1/1] (2.55ns)   --->   "%icmp_ln482 = icmp_ugt  i32 %inlen_read, i32 135" [../fips202.c:482]   --->   Operation 254 'icmp' 'icmp_ln482' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln482 = trunc i33 %urem_ln482" [../fips202.c:482]   --->   Operation 255 'trunc' 'trunc_ln482' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 256 [1/1] (2.59ns)   --->   "%sub_ln482 = sub i33 %inlen_cast, i33 %trunc_ln482" [../fips202.c:482]   --->   Operation 256 'sub' 'sub_ln482' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 257 [1/1] (0.80ns)   --->   "%empty_30 = select i1 %icmp_ln482, i33 %sub_ln482, i33 0" [../fips202.c:482]   --->   Operation 257 'select' 'empty_30' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 258 [8/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 258 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 259 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 259 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 260 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %in_read" [../fips202.c:482]   --->   Operation 260 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln482_1 = sext i33 %empty_30" [../fips202.c:482]   --->   Operation 261 'sext' 'sext_ln482_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 262 [8/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %sext_ln482_1" [../fips202.c:482]   --->   Operation 262 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 263 [7/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 263 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 264 [7/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %sext_ln482_1" [../fips202.c:482]   --->   Operation 264 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 265 [6/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 265 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 266 [6/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %sext_ln482_1" [../fips202.c:482]   --->   Operation 266 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 267 [5/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 267 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 268 [5/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %sext_ln482_1" [../fips202.c:482]   --->   Operation 268 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 269 [4/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 269 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 270 [4/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %sext_ln482_1" [../fips202.c:482]   --->   Operation 270 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 271 [3/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 271 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 272 [3/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %sext_ln482_1" [../fips202.c:482]   --->   Operation 272 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 273 [2/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 273 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 274 [2/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %sext_ln482_1" [../fips202.c:482]   --->   Operation 274 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 275 [1/68] (5.07ns)   --->   "%urem_ln482_1 = urem i64 %sext_ln482_2, i64 136" [../fips202.c:482]   --->   Operation 275 'urem' 'urem_ln482_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 276 [1/1] (0.00ns)   --->   "%inlen_cast1 = sext i32 %inlen_read"   --->   Operation 276 'sext' 'inlen_cast1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_10, i32 0, i32 0, void @empty_14, i32 0, i32 32, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 278 [1/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 %sext_ln482_1" [../fips202.c:482]   --->   Operation 278 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln482_3 = sext i32 %select_ln482" [../fips202.c:482]   --->   Operation 279 'sext' 'sext_ln482_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln482_2 = trunc i33 %urem_ln482_1" [../fips202.c:482]   --->   Operation 280 'trunc' 'trunc_ln482_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 281 [1/1] (2.59ns)   --->   "%sub_ln482_1 = sub i33 %sext_ln482_3, i33 %trunc_ln482_2" [../fips202.c:482]   --->   Operation 281 'sub' 'sub_ln482_1' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln471 = sext i33 %sub_ln482_1" [../fips202.c:471]   --->   Operation 282 'sext' 'sext_ln471' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln471_1 = sext i33 %sub_ln482_1" [../fips202.c:471]   --->   Operation 283 'sext' 'sext_ln471_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 284 [1/1] (2.59ns)   --->   "%sub_ln471 = sub i34 %inlen_cast1, i34 %sext_ln471_1" [../fips202.c:471]   --->   Operation 284 'sub' 'sub_ln471' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln471_2 = sext i34 %sub_ln471" [../fips202.c:471]   --->   Operation 285 'sext' 'sext_ln471_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln482 = br void %copy_to_local_loop" [../fips202.c:482]   --->   Operation 286 'br' 'br_ln482' <Predicate = true> <Delay = 0.00>

State 79 <SV = 78> <Delay = 5.10>
ST_79 : Operation 287 [1/1] (0.00ns)   --->   "%inlen_assign_1_load = load i64 %inlen_assign_1" [../fips202.c:502]   --->   Operation 287 'load' 'inlen_assign_1_load' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 288 [1/1] (3.52ns)   --->   "%icmp_ln482_1 = icmp_ugt  i64 %inlen_assign_1_load, i64 135" [../fips202.c:482]   --->   Operation 288 'icmp' 'icmp_ln482_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln482 = br i1 %icmp_ln482_1, void %absorb_loop3.loopexit, void %copy_to_local_loop.split" [../fips202.c:482]   --->   Operation 289 'br' 'br_ln482' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 290 [1/1] (0.00ns)   --->   "%speclooptripcount_ln483 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 135, i64 67" [../fips202.c:483]   --->   Operation 290 'speclooptripcount' 'speclooptripcount_ln483' <Predicate = (icmp_ln482_1)> <Delay = 0.00>
ST_79 : Operation 291 [1/1] (0.00ns)   --->   "%specloopname_ln482 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../fips202.c:482]   --->   Operation 291 'specloopname' 'specloopname_ln482' <Predicate = (icmp_ln482_1)> <Delay = 0.00>
ST_79 : Operation 292 [1/1] (1.58ns)   --->   "%br_ln487 = br void %for.inc7" [../fips202.c:487]   --->   Operation 292 'br' 'br_ln487' <Predicate = (icmp_ln482_1)> <Delay = 1.58>
ST_79 : Operation 293 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../fips202.c:474]   --->   Operation 293 'alloca' 'i' <Predicate = (!icmp_ln482_1)> <Delay = 0.00>
ST_79 : Operation 294 [1/1] (3.52ns)   --->   "%add_ln515 = add i64 %sext_ln471, i64 %in_read" [../fips202.c:515]   --->   Operation 294 'add' 'add_ln515' <Predicate = (!icmp_ln482_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 295 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln515" [../fips202.c:515]   --->   Operation 295 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln482_1)> <Delay = 0.00>
ST_79 : Operation 296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln515 = sub i8 %empty, i8 %trunc_ln482_1" [../fips202.c:515]   --->   Operation 296 'sub' 'sub_ln515' <Predicate = (!icmp_ln482_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln515 = trunc i33 %urem_ln482_1" [../fips202.c:515]   --->   Operation 297 'trunc' 'trunc_ln515' <Predicate = (!icmp_ln482_1)> <Delay = 0.00>
ST_79 : Operation 298 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%i_4 = add i8 %sub_ln515, i8 %trunc_ln515" [../fips202.c:474]   --->   Operation 298 'add' 'i_4' <Predicate = (!icmp_ln482_1)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 299 [1/1] (1.58ns)   --->   "%store_ln474 = store i32 0, i32 %i" [../fips202.c:474]   --->   Operation 299 'store' 'store_ln474' <Predicate = (!icmp_ln482_1)> <Delay = 1.58>

State 80 <SV = 79> <Delay = 3.36>
ST_80 : Operation 300 [1/1] (0.00ns)   --->   "%i_3 = phi i5 0, void %copy_to_local_loop.split, i5 %add_ln487, void %for.inc7.split" [../fips202.c:487]   --->   Operation 300 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 301 [1/1] (1.78ns)   --->   "%icmp_ln487 = icmp_eq  i5 %i_3, i5 17" [../fips202.c:487]   --->   Operation 301 'icmp' 'icmp_ln487' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 302 [1/1] (1.78ns)   --->   "%add_ln487 = add i5 %i_3, i5 1" [../fips202.c:487]   --->   Operation 302 'add' 'add_ln487' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln487 = br i1 %icmp_ln487, void %for.inc7.split, void %for.inc17.preheader" [../fips202.c:487]   --->   Operation 303 'br' 'br_ln487' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 304 [1/1] (1.58ns)   --->   "%br_ln494 = br void %for.inc17" [../fips202.c:494]   --->   Operation 304 'br' 'br_ln494' <Predicate = (icmp_ln487)> <Delay = 1.58>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 305 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [../fips202.c:28->../fips202.c:490]   --->   Operation 305 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 306 [1/1] (7.30ns)   --->   "%gmem_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [../fips202.c:28->../fips202.c:490]   --->   Operation 306 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 307 [1/1] (7.30ns)   --->   "%gmem_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [../fips202.c:28->../fips202.c:490]   --->   Operation 307 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 308 [1/1] (7.30ns)   --->   "%gmem_addr_read_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [../fips202.c:28->../fips202.c:490]   --->   Operation 308 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 309 [1/1] (7.30ns)   --->   "%gmem_addr_read_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [../fips202.c:28->../fips202.c:490]   --->   Operation 309 'read' 'gmem_addr_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 310 [1/1] (7.30ns)   --->   "%gmem_addr_read_5 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [../fips202.c:28->../fips202.c:490]   --->   Operation 310 'read' 'gmem_addr_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 7.30>
ST_87 : Operation 311 [1/1] (7.30ns)   --->   "%gmem_addr_read_6 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [../fips202.c:28->../fips202.c:490]   --->   Operation 311 'read' 'gmem_addr_read_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 7.30>
ST_88 : Operation 312 [1/1] (7.30ns)   --->   "%gmem_addr_read_7 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [../fips202.c:28->../fips202.c:490]   --->   Operation 312 'read' 'gmem_addr_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 3.25>
ST_89 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln487 = zext i5 %i_3" [../fips202.c:487]   --->   Operation 313 'zext' 'zext_ln487' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 314 [1/1] (0.00ns)   --->   "%specpipeline_ln488 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_14" [../fips202.c:488]   --->   Operation 314 'specpipeline' 'specpipeline_ln488' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 315 [1/1] (0.00ns)   --->   "%speclooptripcount_ln474 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [../fips202.c:474]   --->   Operation 315 'speclooptripcount' 'speclooptripcount_ln474' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 316 [1/1] (0.00ns)   --->   "%specloopname_ln487 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../fips202.c:487]   --->   Operation 316 'specloopname' 'specloopname_ln487' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 317 [1/1] (0.00ns)   --->   "%r = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %gmem_addr_read_7, i8 %gmem_addr_read_6, i8 %gmem_addr_read_5, i8 %gmem_addr_read_4, i8 %gmem_addr_read_3, i8 %gmem_addr_read_2, i8 %gmem_addr_read_1, i8 %gmem_addr_read" [../fips202.c:28->../fips202.c:490]   --->   Operation 317 'bitconcatenate' 'r' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 318 [1/1] (0.00ns)   --->   "%local_block_addr = getelementptr i64 %local_block, i64 0, i64 %zext_ln487" [../fips202.c:490]   --->   Operation 318 'getelementptr' 'local_block_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 319 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln490 = store i64 %r, i5 %local_block_addr" [../fips202.c:490]   --->   Operation 319 'store' 'store_ln490' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17> <RAM>
ST_89 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln487 = br void %for.inc7" [../fips202.c:487]   --->   Operation 320 'br' 'br_ln487' <Predicate = true> <Delay = 0.00>

State 90 <SV = 80> <Delay = 5.10>
ST_90 : Operation 321 [1/1] (0.00ns)   --->   "%i_6 = phi i5 %add_ln494, void %for.inc17.split, i5 0, void %for.inc17.preheader" [../fips202.c:494]   --->   Operation 321 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 322 [1/1] (1.78ns)   --->   "%icmp_ln494 = icmp_eq  i5 %i_6, i5 17" [../fips202.c:494]   --->   Operation 322 'icmp' 'icmp_ln494' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 323 [1/1] (1.78ns)   --->   "%add_ln494 = add i5 %i_6, i5 1" [../fips202.c:494]   --->   Operation 323 'add' 'add_ln494' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln494 = br i1 %icmp_ln494, void %for.inc17.split, void %for.end19" [../fips202.c:494]   --->   Operation 324 'br' 'br_ln494' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln494 = zext i5 %i_6" [../fips202.c:494]   --->   Operation 325 'zext' 'zext_ln494' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_90 : Operation 326 [1/1] (0.00ns)   --->   "%local_block_addr_1 = getelementptr i64 %local_block, i64 0, i64 %zext_ln494" [../fips202.c:496]   --->   Operation 326 'getelementptr' 'local_block_addr_1' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_90 : Operation 327 [2/2] (3.25ns)   --->   "%local_block_load = load i5 %local_block_addr_1" [../fips202.c:496]   --->   Operation 327 'load' 'local_block_load' <Predicate = (!icmp_ln494)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17> <RAM>
ST_90 : Operation 328 [1/1] (0.00ns)   --->   "%s_addr_3 = getelementptr i64 %s, i64 0, i64 %zext_ln494" [../fips202.c:496]   --->   Operation 328 'getelementptr' 's_addr_3' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_90 : Operation 329 [2/2] (3.25ns)   --->   "%s_load_3 = load i5 %s_addr_3" [../fips202.c:496]   --->   Operation 329 'load' 's_load_3' <Predicate = (!icmp_ln494)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_90 : Operation 330 [2/2] (0.00ns)   --->   "%call_ln499 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [../fips202.c:499]   --->   Operation 330 'call' 'call_ln499' <Predicate = (icmp_ln494)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_90 : Operation 331 [1/1] (3.52ns)   --->   "%add_ln502 = add i64 %inlen_assign_1_load, i64 18446744073709551480" [../fips202.c:502]   --->   Operation 331 'add' 'add_ln502' <Predicate = (icmp_ln494)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 332 [1/1] (1.58ns)   --->   "%store_ln471 = store i64 %add_ln502, i64 %inlen_assign_1" [../fips202.c:471]   --->   Operation 332 'store' 'store_ln471' <Predicate = (icmp_ln494)> <Delay = 1.58>

State 91 <SV = 81> <Delay = 4.24>
ST_91 : Operation 333 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_block_load = load i5 %local_block_addr_1" [../fips202.c:496]   --->   Operation 333 'load' 'local_block_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17> <RAM>
ST_91 : Operation 334 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load_3 = load i5 %s_addr_3" [../fips202.c:496]   --->   Operation 334 'load' 's_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_91 : Operation 335 [1/1] (0.99ns)   --->   "%xor_ln496 = xor i64 %s_load_3, i64 %local_block_load" [../fips202.c:496]   --->   Operation 335 'xor' 'xor_ln496' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 82> <Delay = 3.25>
ST_92 : Operation 336 [1/1] (0.00ns)   --->   "%specpipeline_ln495 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_14" [../fips202.c:495]   --->   Operation 336 'specpipeline' 'specpipeline_ln495' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 337 [1/1] (0.00ns)   --->   "%speclooptripcount_ln474 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [../fips202.c:474]   --->   Operation 337 'speclooptripcount' 'speclooptripcount_ln474' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 338 [1/1] (0.00ns)   --->   "%specloopname_ln494 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../fips202.c:494]   --->   Operation 338 'specloopname' 'specloopname_ln494' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 339 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln496 = store i64 %xor_ln496, i5 %s_addr_3" [../fips202.c:496]   --->   Operation 339 'store' 'store_ln496' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_92 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln494 = br void %for.inc17" [../fips202.c:494]   --->   Operation 340 'br' 'br_ln494' <Predicate = true> <Delay = 0.00>

State 93 <SV = 81> <Delay = 0.00>
ST_93 : Operation 341 [1/2] (0.00ns)   --->   "%call_ln499 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [../fips202.c:499]   --->   Operation 341 'call' 'call_ln499' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_93 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln482 = br void %copy_to_local_loop" [../fips202.c:482]   --->   Operation 342 'br' 'br_ln482' <Predicate = true> <Delay = 0.00>

State 94 <SV = 79> <Delay = 7.30>
ST_94 : Operation 343 [8/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln471_2" [../fips202.c:515]   --->   Operation 343 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 80> <Delay = 7.30>
ST_95 : Operation 344 [7/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln471_2" [../fips202.c:515]   --->   Operation 344 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 81> <Delay = 7.30>
ST_96 : Operation 345 [6/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln471_2" [../fips202.c:515]   --->   Operation 345 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 82> <Delay = 7.30>
ST_97 : Operation 346 [5/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln471_2" [../fips202.c:515]   --->   Operation 346 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 83> <Delay = 7.30>
ST_98 : Operation 347 [4/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln471_2" [../fips202.c:515]   --->   Operation 347 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 84> <Delay = 7.30>
ST_99 : Operation 348 [3/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln471_2" [../fips202.c:515]   --->   Operation 348 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 85> <Delay = 7.30>
ST_100 : Operation 349 [2/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln471_2" [../fips202.c:515]   --->   Operation 349 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 86> <Delay = 7.30>
ST_101 : Operation 350 [1/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 %sext_ln471_2" [../fips202.c:515]   --->   Operation 350 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln515 = br void %for.inc35" [../fips202.c:515]   --->   Operation 351 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>

State 102 <SV = 87> <Delay = 4.22>
ST_102 : Operation 352 [1/1] (0.00ns)   --->   "%i_5 = load i32 %i" [../fips202.c:518]   --->   Operation 352 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i32 %i_5" [../fips202.c:515]   --->   Operation 353 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 354 [1/1] (2.63ns)   --->   "%icmp_ln515 = icmp_ugt  i34 %sub_ln471, i34 %zext_ln515" [../fips202.c:515]   --->   Operation 354 'icmp' 'icmp_ln515' <Predicate = true> <Delay = 2.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 355 [1/1] (2.55ns)   --->   "%i_7 = add i32 %i_5, i32 1" [../fips202.c:515]   --->   Operation 355 'add' 'i_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln515 = br i1 %icmp_ln515, void %for.end37.loopexit, void %for.inc35.split" [../fips202.c:515]   --->   Operation 356 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln518 = trunc i32 %i_5" [../fips202.c:518]   --->   Operation 357 'trunc' 'trunc_ln518' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_102 : Operation 358 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %i_5, i32 3, i32 7" [../fips202.c:518]   --->   Operation 358 'partselect' 'lshr_ln' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_102 : Operation 359 [1/1] (1.58ns)   --->   "%store_ln474 = store i32 %i_7, i32 %i" [../fips202.c:474]   --->   Operation 359 'store' 'store_ln474' <Predicate = (icmp_ln515)> <Delay = 1.58>
ST_102 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln520 = trunc i8 %i_4" [../fips202.c:520]   --->   Operation 360 'trunc' 'trunc_ln520' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_102 : Operation 361 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_4, i32 3, i32 7" [../fips202.c:520]   --->   Operation 361 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_102 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln520_1 = zext i5 %lshr_ln1" [../fips202.c:520]   --->   Operation 362 'zext' 'zext_ln520_1' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_102 : Operation 363 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr i64 %s, i64 0, i64 %zext_ln520_1" [../fips202.c:520]   --->   Operation 363 'getelementptr' 's_addr_1' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_102 : Operation 364 [2/2] (3.25ns)   --->   "%s_load_1 = load i5 %s_addr_1" [../fips202.c:520]   --->   Operation 364 'load' 's_load_1' <Predicate = (!icmp_ln515)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 103 <SV = 88> <Delay = 7.30>
ST_103 : Operation 365 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [../fips202.c:518]   --->   Operation 365 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln518_2 = zext i5 %lshr_ln" [../fips202.c:518]   --->   Operation 366 'zext' 'zext_ln518_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 367 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln518_2" [../fips202.c:518]   --->   Operation 367 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 368 [2/2] (3.25ns)   --->   "%s_load = load i5 %s_addr" [../fips202.c:518]   --->   Operation 368 'load' 's_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 104 <SV = 89> <Delay = 4.24>
ST_104 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln518 = zext i8 %gmem_addr_1_read" [../fips202.c:518]   --->   Operation 369 'zext' 'zext_ln518' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln518, i3 0" [../fips202.c:518]   --->   Operation 370 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln518_1 = zext i6 %shl_ln" [../fips202.c:518]   --->   Operation 371 'zext' 'zext_ln518_1' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 372 [1/1] (3.14ns)   --->   "%shl_ln518 = shl i64 %zext_ln518, i64 %zext_ln518_1" [../fips202.c:518]   --->   Operation 372 'shl' 'shl_ln518' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 373 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load = load i5 %s_addr" [../fips202.c:518]   --->   Operation 373 'load' 's_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_104 : Operation 374 [1/1] (0.99ns)   --->   "%xor_ln518 = xor i64 %s_load, i64 %shl_ln518" [../fips202.c:518]   --->   Operation 374 'xor' 'xor_ln518' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 90> <Delay = 3.25>
ST_105 : Operation 375 [1/1] (0.00ns)   --->   "%specpipeline_ln516 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_14" [../fips202.c:516]   --->   Operation 375 'specpipeline' 'specpipeline_ln516' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 376 [1/1] (0.00ns)   --->   "%speclooptripcount_ln517 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 256, i64 128" [../fips202.c:517]   --->   Operation 376 'speclooptripcount' 'speclooptripcount_ln517' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 377 [1/1] (0.00ns)   --->   "%specloopname_ln515 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../fips202.c:515]   --->   Operation 377 'specloopname' 'specloopname_ln515' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 378 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln518 = store i64 %xor_ln518, i5 %s_addr" [../fips202.c:518]   --->   Operation 378 'store' 'store_ln518' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_105 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln515 = br void %for.inc35" [../fips202.c:515]   --->   Operation 379 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>

State 106 <SV = 88> <Delay = 4.24>
ST_106 : Operation 380 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln520, i3 0" [../fips202.c:520]   --->   Operation 380 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln520 = zext i6 %shl_ln1" [../fips202.c:520]   --->   Operation 381 'zext' 'zext_ln520' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 382 [1/1] (2.94ns)   --->   "%shl_ln520 = shl i59 6, i59 %zext_ln520" [../fips202.c:520]   --->   Operation 382 'shl' 'shl_ln520' <Predicate = true> <Delay = 2.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln520_2 = zext i59 %shl_ln520" [../fips202.c:520]   --->   Operation 383 'zext' 'zext_ln520_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 384 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load_1 = load i5 %s_addr_1" [../fips202.c:520]   --->   Operation 384 'load' 's_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_106 : Operation 385 [1/1] (0.99ns)   --->   "%xor_ln520 = xor i64 %s_load_1, i64 %zext_ln520_2" [../fips202.c:520]   --->   Operation 385 'xor' 'xor_ln520' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 89> <Delay = 3.25>
ST_107 : Operation 386 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln520 = store i64 %xor_ln520, i5 %s_addr_1" [../fips202.c:520]   --->   Operation 386 'store' 'store_ln520' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 108 <SV = 90> <Delay = 3.25>
ST_108 : Operation 387 [1/1] (0.00ns)   --->   "%s_addr_2 = getelementptr i64 %s, i64 0, i64 16" [../fips202.c:521]   --->   Operation 387 'getelementptr' 's_addr_2' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 388 [2/2] (3.25ns)   --->   "%s_load_2 = load i5 %s_addr_2" [../fips202.c:521]   --->   Operation 388 'load' 's_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 109 <SV = 91> <Delay = 3.25>
ST_109 : Operation 389 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load_2 = load i5 %s_addr_2" [../fips202.c:521]   --->   Operation 389 'load' 's_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_109 : Operation 390 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %s_load_2, i64 63" [../fips202.c:521]   --->   Operation 390 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln521 = trunc i64 %s_load_2" [../fips202.c:521]   --->   Operation 391 'trunc' 'trunc_ln521' <Predicate = true> <Delay = 0.00>

State 110 <SV = 92> <Delay = 4.23>
ST_110 : Operation 392 [1/1] (0.97ns)   --->   "%xor_ln521 = xor i1 %bit_sel, i1 1" [../fips202.c:521]   --->   Operation 392 'xor' 'xor_ln521' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 393 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln521, i63 %trunc_ln521" [../fips202.c:521]   --->   Operation 393 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 394 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln521 = store i64 %xor_ln, i5 %s_addr_2" [../fips202.c:521]   --->   Operation 394 'store' 'store_ln521' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_110 : Operation 395 [1/1] (0.00ns)   --->   "%ret_ln522 = ret" [../fips202.c:522]   --->   Operation 395 'ret' 'ret_ln522' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.552ns
The critical path consists of the following:
	wire read operation ('inlen_read') on port 'inlen' [7]  (0.000 ns)
	'add' operation 33 bit ('add_ln482', ../fips202.c:482) [17]  (2.552 ns)

 <State 2>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 3>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 4>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 5>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 6>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 7>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 8>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 9>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 10>: 5.769ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln482', ../fips202.c:482) [27]  (0.698 ns)
	'urem' operation 33 bit ('urem_ln482_1', ../fips202.c:482) [31]  (5.071 ns)

 <State 11>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 12>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 13>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 14>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 15>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 16>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 17>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 18>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 19>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 20>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 21>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 22>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 23>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 24>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 25>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 26>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 27>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 28>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 29>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 30>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 31>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 32>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 33>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 34>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 35>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 36>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 37>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 38>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 39>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 40>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 41>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 42>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 43>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 44>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 45>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 46>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 47>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 48>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 49>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 50>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 51>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 52>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 53>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 54>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 55>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 56>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 57>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 58>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 59>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 60>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 61>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 62>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 63>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 64>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 65>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 66>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 67>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 68>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 69>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482', ../fips202.c:482) [19]  (5.071 ns)

 <State 70>: 5.071ns
The critical path consists of the following:
	'urem' operation 33 bit ('urem_ln482_1', ../fips202.c:482) [31]  (5.071 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	wire read operation ('in_read') on port 'in_r' [8]  (0.000 ns)
	'getelementptr' operation 8 bit ('gmem_addr', ../fips202.c:482) [22]  (0.000 ns)
	bus request operation ('empty_31', ../fips202.c:482) on port 'gmem' (../fips202.c:482) [25]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', ../fips202.c:482) on port 'gmem' (../fips202.c:482) [25]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', ../fips202.c:482) on port 'gmem' (../fips202.c:482) [25]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', ../fips202.c:482) on port 'gmem' (../fips202.c:482) [25]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', ../fips202.c:482) on port 'gmem' (../fips202.c:482) [25]  (7.300 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', ../fips202.c:482) on port 'gmem' (../fips202.c:482) [25]  (7.300 ns)

 <State 77>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', ../fips202.c:482) on port 'gmem' (../fips202.c:482) [25]  (7.300 ns)

 <State 78>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_31', ../fips202.c:482) on port 'gmem' (../fips202.c:482) [25]  (7.300 ns)

 <State 79>: 5.108ns
The critical path consists of the following:
	'load' operation 64 bit ('inlen', ../fips202.c:502) on local variable 'inlen', ../fips202.c:471 [41]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln482_1', ../fips202.c:482) [42]  (3.520 ns)
	'store' operation 0 bit ('store_ln474', ../fips202.c:474) of constant 0 on local variable 'i', ../fips202.c:474 [102]  (1.588 ns)

 <State 80>: 3.368ns
The critical path consists of the following:
	'phi' operation 5 bit ('i', ../fips202.c:487) with incoming values : ('add_ln487', ../fips202.c:487) [49]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln487', ../fips202.c:487) [50]  (1.780 ns)
	blocking operation 1.588 ns on control path)

 <State 81>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', ../fips202.c:28->../fips202.c:490) on port 'gmem' (../fips202.c:28->../fips202.c:490) [58]  (7.300 ns)

 <State 82>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', ../fips202.c:28->../fips202.c:490) on port 'gmem' (../fips202.c:28->../fips202.c:490) [59]  (7.300 ns)

 <State 83>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2', ../fips202.c:28->../fips202.c:490) on port 'gmem' (../fips202.c:28->../fips202.c:490) [60]  (7.300 ns)

 <State 84>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3', ../fips202.c:28->../fips202.c:490) on port 'gmem' (../fips202.c:28->../fips202.c:490) [61]  (7.300 ns)

 <State 85>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_4', ../fips202.c:28->../fips202.c:490) on port 'gmem' (../fips202.c:28->../fips202.c:490) [62]  (7.300 ns)

 <State 86>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_5', ../fips202.c:28->../fips202.c:490) on port 'gmem' (../fips202.c:28->../fips202.c:490) [63]  (7.300 ns)

 <State 87>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_6', ../fips202.c:28->../fips202.c:490) on port 'gmem' (../fips202.c:28->../fips202.c:490) [64]  (7.300 ns)

 <State 88>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_7', ../fips202.c:28->../fips202.c:490) on port 'gmem' (../fips202.c:28->../fips202.c:490) [65]  (7.300 ns)

 <State 89>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('local_block_addr', ../fips202.c:490) [67]  (0.000 ns)
	'store' operation 0 bit ('store_ln490', ../fips202.c:490) of variable 'r', ../fips202.c:28->../fips202.c:490 on array 'local_block', ../fips202.c:484 [68]  (3.254 ns)

 <State 90>: 5.108ns
The critical path consists of the following:
	'add' operation 64 bit ('inlen', ../fips202.c:502) [91]  (3.520 ns)
	'store' operation 0 bit ('store_ln471', ../fips202.c:471) of variable 'inlen', ../fips202.c:502 on local variable 'inlen', ../fips202.c:471 [92]  (1.588 ns)

 <State 91>: 4.244ns
The critical path consists of the following:
	'load' operation 64 bit ('local_block_load', ../fips202.c:496) on array 'local_block', ../fips202.c:484 [83]  (3.254 ns)
	'xor' operation 64 bit ('xor_ln496', ../fips202.c:496) [86]  (0.990 ns)

 <State 92>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln496', ../fips202.c:496) of variable 'xor_ln496', ../fips202.c:496 on array 's' [87]  (3.254 ns)

 <State 93>: 0.000ns
The critical path consists of the following:

 <State 94>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', ../fips202.c:515) on port 'gmem' (../fips202.c:515) [98]  (7.300 ns)

 <State 95>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', ../fips202.c:515) on port 'gmem' (../fips202.c:515) [98]  (7.300 ns)

 <State 96>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', ../fips202.c:515) on port 'gmem' (../fips202.c:515) [98]  (7.300 ns)

 <State 97>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', ../fips202.c:515) on port 'gmem' (../fips202.c:515) [98]  (7.300 ns)

 <State 98>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', ../fips202.c:515) on port 'gmem' (../fips202.c:515) [98]  (7.300 ns)

 <State 99>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', ../fips202.c:515) on port 'gmem' (../fips202.c:515) [98]  (7.300 ns)

 <State 100>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', ../fips202.c:515) on port 'gmem' (../fips202.c:515) [98]  (7.300 ns)

 <State 101>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', ../fips202.c:515) on port 'gmem' (../fips202.c:515) [98]  (7.300 ns)

 <State 102>: 4.222ns
The critical path consists of the following:
	'load' operation 32 bit ('i', ../fips202.c:518) on local variable 'i', ../fips202.c:474 [105]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln515', ../fips202.c:515) [107]  (2.634 ns)
	'store' operation 0 bit ('store_ln474', ../fips202.c:474) of variable 'i', ../fips202.c:515 on local variable 'i', ../fips202.c:474 [126]  (1.588 ns)

 <State 103>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', ../fips202.c:518) on port 'gmem' (../fips202.c:518) [114]  (7.300 ns)

 <State 104>: 4.244ns
The critical path consists of the following:
	'load' operation 64 bit ('s_load', ../fips202.c:518) on array 's' [123]  (3.254 ns)
	'xor' operation 64 bit ('xor_ln518', ../fips202.c:518) [124]  (0.990 ns)

 <State 105>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln518', ../fips202.c:518) of variable 'xor_ln518', ../fips202.c:518 on array 's' [125]  (3.254 ns)

 <State 106>: 4.244ns
The critical path consists of the following:
	'load' operation 64 bit ('s_load_1', ../fips202.c:520) on array 's' [137]  (3.254 ns)
	'xor' operation 64 bit ('xor_ln520', ../fips202.c:520) [138]  (0.990 ns)

 <State 107>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln520', ../fips202.c:520) of variable 'xor_ln520', ../fips202.c:520 on array 's' [139]  (3.254 ns)

 <State 108>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('s_addr_2', ../fips202.c:521) [140]  (0.000 ns)
	'load' operation 64 bit ('s_load_2', ../fips202.c:521) on array 's' [141]  (3.254 ns)

 <State 109>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('s_load_2', ../fips202.c:521) on array 's' [141]  (3.254 ns)

 <State 110>: 4.232ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln521', ../fips202.c:521) [143]  (0.978 ns)
	'store' operation 0 bit ('store_ln521', ../fips202.c:521) of variable 'xor_ln', ../fips202.c:521 on array 's' [146]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
