// Seed: 2090179807
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    input logic id_4,
    output logic id_5
);
  logic id_6;
  always @(posedge 1'b0) begin
    id_5 = id_6 && 1 && 1 == id_0;
  end
endmodule
