{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 20:56:30 2018 " "Info: Processing started: Mon Jun 11 20:56:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdProject2 -c sdProject2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sdProject2 -c sdProject2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdProject2 EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"sdProject2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 1745 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 1747 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 1749 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 1751 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 1753 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[0\]\|combout " "Warning: Node \"bcdA\|UNI\[0\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[1\]\|combout " "Warning: Node \"bcdA\|UNI\[1\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[2\]\|combout " "Warning: Node \"bcdA\|UNI\[2\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[3\]\|combout " "Warning: Node \"bcdA\|UNI\[3\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[4\]\|combout " "Warning: Node \"bcdA\|UNI\[4\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[5\]\|combout " "Warning: Node \"bcdA\|UNI\[5\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[6\]\|combout " "Warning: Node \"bcdA\|UNI\[6\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[0\]\|combout " "Warning: Node \"bcdA\|DEZ\[0\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[1\]\|combout " "Warning: Node \"bcdA\|DEZ\[1\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[2\]\|combout " "Warning: Node \"bcdA\|DEZ\[2\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[3\]\|combout " "Warning: Node \"bcdA\|DEZ\[3\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[4\]\|combout " "Warning: Node \"bcdA\|DEZ\[4\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[5\]\|combout " "Warning: Node \"bcdA\|DEZ\[5\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[6\]\|combout " "Warning: Node \"bcdA\|DEZ\[6\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[0\]\|combout " "Warning: Node \"bcdB\|UNI\[0\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[1\]\|combout " "Warning: Node \"bcdB\|UNI\[1\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[2\]\|combout " "Warning: Node \"bcdB\|UNI\[2\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[3\]\|combout " "Warning: Node \"bcdB\|UNI\[3\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[4\]\|combout " "Warning: Node \"bcdB\|UNI\[4\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[5\]\|combout " "Warning: Node \"bcdB\|UNI\[5\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[6\]\|combout " "Warning: Node \"bcdB\|UNI\[6\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[0\]\|combout " "Warning: Node \"bcdB\|DEZ\[0\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[1\]\|combout " "Warning: Node \"bcdB\|DEZ\[1\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[2\]\|combout " "Warning: Node \"bcdB\|DEZ\[2\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[3\]\|combout " "Warning: Node \"bcdB\|DEZ\[3\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[4\]\|combout " "Warning: Node \"bcdB\|DEZ\[4\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[5\]\|combout " "Warning: Node \"bcdB\|DEZ\[5\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[6\]\|combout " "Warning: Node \"bcdB\|DEZ\[6\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_3\|DEZ\[0\]\|combout " "Warning: Node \"comb_3\|DEZ\[0\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_3\|DEZ\[1\]\|combout " "Warning: Node \"comb_3\|DEZ\[1\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_3\|DEZ\[2\]\|combout " "Warning: Node \"comb_3\|DEZ\[2\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_3\|DEZ\[3\]\|combout " "Warning: Node \"comb_3\|DEZ\[3\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_3\|DEZ\[4\]\|combout " "Warning: Node \"comb_3\|DEZ\[4\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_3\|DEZ\[5\]\|combout " "Warning: Node \"comb_3\|DEZ\[5\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_3\|DEZ\[6\]\|combout " "Warning: Node \"comb_3\|DEZ\[6\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_3\|UNI\[0\]\|combout " "Warning: Node \"comb_3\|UNI\[0\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_3\|UNI\[1\]\|combout " "Warning: Node \"comb_3\|UNI\[1\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_3\|UNI\[2\]\|combout " "Warning: Node \"comb_3\|UNI\[2\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_3\|UNI\[3\]\|combout " "Warning: Node \"comb_3\|UNI\[3\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_3\|UNI\[4\]\|combout " "Warning: Node \"comb_3\|UNI\[4\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_3\|UNI\[5\]\|combout " "Warning: Node \"comb_3\|UNI\[5\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_3\|UNI\[6\]\|combout " "Warning: Node \"comb_3\|UNI\[6\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdProject2.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'sdProject2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|DEZ\[6\]~35  from: datad  to: combout " "Info: Cell: comb_3\|DEZ\[6\]~35  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~270  from: datab  to: combout " "Info: Cell: comb_3\|UNI\[0\]~270  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~270  from: datac  to: combout " "Info: Cell: comb_3\|UNI\[0\]~270  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~271  from: datab  to: combout " "Info: Cell: comb_3\|UNI\[0\]~271  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~284  from: dataa  to: combout " "Info: Cell: comb_3\|UNI\[0\]~284  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~284  from: datab  to: combout " "Info: Cell: comb_3\|UNI\[0\]~284  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~284  from: datac  to: combout " "Info: Cell: comb_3\|UNI\[0\]~284  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~285  from: dataa  to: combout " "Info: Cell: comb_3\|UNI\[0\]~285  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~285  from: datab  to: combout " "Info: Cell: comb_3\|UNI\[0\]~285  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~285  from: datac  to: combout " "Info: Cell: comb_3\|UNI\[0\]~285  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~287  from: datad  to: combout " "Info: Cell: comb_3\|UNI\[0\]~287  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~288  from: datac  to: combout " "Info: Cell: comb_3\|UNI\[0\]~288  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~290  from: datac  to: combout " "Info: Cell: comb_3\|UNI\[0\]~290  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~291  from: datad  to: combout " "Info: Cell: comb_3\|UNI\[0\]~291  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~295  from: datad  to: combout " "Info: Cell: comb_3\|UNI\[0\]~295  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~296  from: datab  to: combout " "Info: Cell: comb_3\|UNI\[0\]~296  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~471  from: datab  to: combout " "Info: Cell: comb_3\|UNI\[0\]~471  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~471  from: datac  to: combout " "Info: Cell: comb_3\|UNI\[0\]~471  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~473  from: dataa  to: combout " "Info: Cell: comb_3\|UNI\[0\]~473  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[0\]~477  from: datac  to: combout " "Info: Cell: comb_3\|UNI\[0\]~477  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[1\]~256  from: datab  to: combout " "Info: Cell: comb_3\|UNI\[1\]~256  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[1\]~70  from: datab  to: combout " "Info: Cell: comb_3\|UNI\[1\]~70  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[1\]~71  from: datad  to: combout " "Info: Cell: comb_3\|UNI\[1\]~71  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|UNI\[1\]~72  from: datab  to: combout " "Info: Cell: comb_3\|UNI\[1\]~72  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|WideOr132~0  from: datac  to: combout " "Info: Cell: comb_3\|WideOr132~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|WideOr132~0  from: datad  to: combout " "Info: Cell: comb_3\|WideOr132~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|WideOr156~0  from: datab  to: combout " "Info: Cell: comb_3\|WideOr156~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|WideOr156~0  from: datac  to: combout " "Info: Cell: comb_3\|WideOr156~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|WideOr168~0  from: datab  to: combout " "Info: Cell: comb_3\|WideOr168~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|WideOr168~0  from: datac  to: combout " "Info: Cell: comb_3\|WideOr168~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|WideOr168~0  from: datad  to: combout " "Info: Cell: comb_3\|WideOr168~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|WideOr204~0  from: datab  to: combout " "Info: Cell: comb_3\|WideOr204~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|WideOr204~0  from: datac  to: combout " "Info: Cell: comb_3\|WideOr204~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|WideOr204~0  from: datad  to: combout " "Info: Cell: comb_3\|WideOr204~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|WideOr48~0  from: datac  to: combout " "Info: Cell: comb_3\|WideOr48~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|WideOr48~0  from: datad  to: combout " "Info: Cell: comb_3\|WideOr48~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|always0~12  from: datab  to: combout " "Info: Cell: comb_3\|always0~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|always0~14  from: datad  to: combout " "Info: Cell: comb_3\|always0~14  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|always0~5  from: datab  to: combout " "Info: Cell: comb_3\|always0~5  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|always0~5  from: datac  to: combout " "Info: Cell: comb_3\|always0~5  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_3\|always0~9  from: datab  to: combout " "Info: Cell: comb_3\|always0~9  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~10  from: cin  to: combout " "Info: Cell: ulaULA\|Add6~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~10  from: dataa  to: combout " "Info: Cell: ulaULA\|Add6~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~10  from: datab  to: combout " "Info: Cell: ulaULA\|Add6~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~12  from: cin  to: combout " "Info: Cell: ulaULA\|Add6~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~12  from: dataa  to: combout " "Info: Cell: ulaULA\|Add6~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~12  from: datab  to: combout " "Info: Cell: ulaULA\|Add6~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~14  from: cin  to: combout " "Info: Cell: ulaULA\|Add6~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~14  from: dataa  to: combout " "Info: Cell: ulaULA\|Add6~14  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~14  from: datab  to: combout " "Info: Cell: ulaULA\|Add6~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~2  from: dataa  to: combout " "Info: Cell: ulaULA\|Add6~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~2  from: datab  to: combout " "Info: Cell: ulaULA\|Add6~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~4  from: cin  to: combout " "Info: Cell: ulaULA\|Add6~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~4  from: dataa  to: combout " "Info: Cell: ulaULA\|Add6~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~4  from: datab  to: combout " "Info: Cell: ulaULA\|Add6~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~6  from: cin  to: combout " "Info: Cell: ulaULA\|Add6~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~6  from: dataa  to: combout " "Info: Cell: ulaULA\|Add6~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~6  from: datab  to: combout " "Info: Cell: ulaULA\|Add6~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~8  from: cin  to: combout " "Info: Cell: ulaULA\|Add6~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~8  from: dataa  to: combout " "Info: Cell: ulaULA\|Add6~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add6~8  from: datab  to: combout " "Info: Cell: ulaULA\|Add6~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~10  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~10  from: dataa  to: combout " "Info: Cell: ulaULA\|Add7~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~12  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~12  from: dataa  to: combout " "Info: Cell: ulaULA\|Add7~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~14  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~14  from: dataa  to: combout " "Info: Cell: ulaULA\|Add7~14  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~16  from: datad  to: combout " "Info: Cell: ulaULA\|Add7~16  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~17  from: datad  to: combout " "Info: Cell: ulaULA\|Add7~17  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~18  from: datad  to: combout " "Info: Cell: ulaULA\|Add7~18  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~19  from: datad  to: combout " "Info: Cell: ulaULA\|Add7~19  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~20  from: datad  to: combout " "Info: Cell: ulaULA\|Add7~20  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~22  from: datad  to: combout " "Info: Cell: ulaULA\|Add7~22  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~2  from: dataa  to: combout " "Info: Cell: ulaULA\|Add7~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~4  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~4  from: dataa  to: combout " "Info: Cell: ulaULA\|Add7~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~6  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~6  from: dataa  to: combout " "Info: Cell: ulaULA\|Add7~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~8  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~8  from: dataa  to: combout " "Info: Cell: ulaULA\|Add7~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: cin  to: combout " "Info: Cell: ulaULA\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: cin  to: combout " "Info: Cell: ulaULA\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: cin  to: combout " "Info: Cell: ulaULA\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: datab  to: combout " "Info: Cell: ulaULA\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: cin  to: combout " "Info: Cell: ulaULA\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: cin  to: combout " "Info: Cell: ulaULA\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: cin  to: combout " "Info: Cell: ulaULA\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|signalR~0  from: datac  to: combout " "Info: Cell: ulaULA\|signalR~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|value\[1\]~3  from: datad  to: combout " "Info: Cell: ulaULA\|value\[1\]~3  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|value\[2\]~2  from: datad  to: combout " "Info: Cell: ulaULA\|value\[2\]~2  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|value\[4\]~1  from: datad  to: combout " "Info: Cell: ulaULA\|value\[4\]~1  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|value\[7\]~0  from: datab  to: combout " "Info: Cell: ulaULA\|value\[7\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "juncao.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/juncao.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 1740 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lastHopeDec:dec\|okBit  " "Info: Automatically promoted node lastHopeDec:dec\|okBit " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|signalA " "Info: Destination node ULA2:ulaULA\|signalA" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|signalA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|isOn " "Info: Destination node ULA2:ulaULA\|isOn" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|isOn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_A\[0\] " "Info: Destination node ULA2:ulaULA\|out_A\[0\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_B\[0\] " "Info: Destination node ULA2:ulaULA\|out_B\[0\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_A\[2\] " "Info: Destination node ULA2:ulaULA\|out_A\[2\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_A\[3\] " "Info: Destination node ULA2:ulaULA\|out_A\[3\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_A\[4\] " "Info: Destination node ULA2:ulaULA\|out_A\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_A\[5\] " "Info: Destination node ULA2:ulaULA\|out_A\[5\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_A\[6\] " "Info: Destination node ULA2:ulaULA\|out_A\[6\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_A\[7\] " "Info: Destination node ULA2:ulaULA\|out_A\[7\]" {  } { { "ULA2.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/ULA2.v" 91 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lastHopeDec.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/lastHopeDec.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lastHopeDec:dec|okBit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 283 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder198:comb_3\|DEZ\[6\]~35  " "Info: Automatically promoted node decoder198:comb_3\|DEZ\[6\]~35 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoder198:comb_3|DEZ[6]~35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 919 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder198:comb_3\|UNI\[0\]~296  " "Info: Automatically promoted node decoder198:comb_3\|UNI\[0\]~296 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoder198:comb_3|UNI[0]~296 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 1196 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder99:bcdA\|UNI\[0\]~161  " "Info: Automatically promoted node decoder99:bcdA\|UNI\[0\]~161 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoder99:bcdA|UNI[0]~161 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 1688 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder99:bcdB\|UNI\[0\]~160  " "Info: Automatically promoted node decoder99:bcdB\|UNI\[0\]~160 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/rjal/Desktop/Quartus Project/bcd2correto99.v" 146 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoder99:bcdB|UNI[0]~160 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rjal/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 1682 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "116 4112 " "Info: 116 (of 4112) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X58_Y37 X68_Y48 " "Info: Peak interconnect usage is 33% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:49 " "Info: Fitter routing operations ending: elapsed time is 00:00:49" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rjal/Desktop/Quartus Project/sdProject2.fit.smsg " "Info: Generated suppressed messages file C:/Users/rjal/Desktop/Quartus Project/sdProject2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Info: Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 20:57:33 2018 " "Info: Processing ended: Mon Jun 11 20:57:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Info: Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Info: Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
