// Seed: 1126751751
module module_0 (
    input uwire id_0
    , id_13,
    input wire id_1,
    input tri0 id_2,
    input wand id_3,
    input uwire id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wor id_8,
    output supply1 id_9,
    input wand id_10,
    input wire id_11
    , id_14
);
  assign id_9 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd65
) (
    output uwire id_0,
    input wand _id_1,
    input wand id_2,
    input supply0 id_3,
    output wire id_4,
    output tri1 id_5,
    input wand id_6,
    input tri0 id_7
    , id_11,
    input tri id_8,
    output tri0 id_9
);
  wire [id_1 : 1] id_12;
  assign id_11 = -1 == 1'b0;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_7,
      id_7,
      id_2,
      id_8,
      id_8,
      id_3,
      id_0,
      id_3,
      id_8
  );
  assign modCall_1.id_11 = 0;
  logic id_13;
  logic id_14 = id_13;
endmodule
