{"vcs1":{"timestamp_begin":1740395535.056403986, "rt":3.21, "ut":2.98, "st":0.18}}
{"vcselab":{"timestamp_begin":1740395538.342704169, "rt":0.19, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1740395538.585035169, "rt":0.28, "ut":0.12, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740395534.767164109}
{"VCS_COMP_START_TIME": 1740395534.767164109}
{"VCS_COMP_END_TIME": 1740395538.927990388}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 284748}}
{"vcselab": {"peak_mem": 133960}}
