
---------- Begin Simulation Statistics ----------
final_tick                               350704274000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 335010                       # Simulator instruction rate (inst/s)
host_mem_usage                                 666024                       # Number of bytes of host memory used
host_op_rate                                   335022                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   298.50                       # Real time elapsed on the host
host_tick_rate                             1174894509                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.350704                       # Number of seconds simulated
sim_ticks                                350704274000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003638                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.753521                       # CPI: cycles per instruction
system.cpu.discardedOps                         21334                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        60107411                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.570281                       # IPC: instructions per cycle
system.cpu.numCycles                        175352137                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995336     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892300     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115893     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003638                       # Class of committed instruction
system.cpu.tickCycles                       115244726                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       727611                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1471780                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        23287                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       831224                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          174                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1662877                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            174                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606710                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604513                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               844                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602541                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601364                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.804661                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     593                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             383                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                173                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              210                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     47183269                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47183269                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47183309                       # number of overall hits
system.cpu.dcache.overall_hits::total        47183309                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1611973                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1611973                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1611985                       # number of overall misses
system.cpu.dcache.overall_misses::total       1611985                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 227427192000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 227427192000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 227427192000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 227427192000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795242                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795242                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795294                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795294                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033035                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033035                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033036                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033036                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 141086.229112                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 141086.229112                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 141085.178832                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 141085.178832                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       807448                       # number of writebacks
system.cpu.dcache.writebacks::total            807448                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       780938                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       780938                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       780938                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       780938                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       831035                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       831035                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       831043                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       831043                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 119436482000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 119436482000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 119437666000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 119437666000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017031                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 143720.158597                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 143720.158597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 143720.199797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 143720.199797                       # average overall mshr miss latency
system.cpu.dcache.replacements                 830788                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35656104                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35656104                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        46600                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         46600                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4244828000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4244828000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702704                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702704                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 91090.729614                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91090.729614                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        46596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4057816000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4057816000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87085.071680                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87085.071680                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11527165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11527165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1565373                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1565373                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 223182364000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 223182364000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.119562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.119562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 142574.558268                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 142574.558268                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       780934                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       780934                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       784439                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       784439                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 115378666000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 115378666000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.059915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 147084.306109                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 147084.306109                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1184000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1184000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.153846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       148000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       148000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        52000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        52000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        52000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        52000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        48000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        48000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        48000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 350704274000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.903445                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48014380                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            831044                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.775978                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            330000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.903445                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49626366                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49626366                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 350704274000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 350704274000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 350704274000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49674898                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37097115                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161241                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      4246464                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4246464                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4246464                       # number of overall hits
system.cpu.icache.overall_hits::total         4246464                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          610                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            610                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          610                       # number of overall misses
system.cpu.icache.overall_misses::total           610                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     66844000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66844000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     66844000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66844000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4247074                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4247074                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4247074                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4247074                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000144                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000144                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 109580.327869                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 109580.327869                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 109580.327869                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 109580.327869                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          435                       # number of writebacks
system.cpu.icache.writebacks::total               435                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          610                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          610                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          610                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          610                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64404000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64404000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64404000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64404000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000144                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000144                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105580.327869                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105580.327869                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105580.327869                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105580.327869                       # average overall mshr miss latency
system.cpu.icache.replacements                    435                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4246464                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4246464                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          610                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           610                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     66844000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66844000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4247074                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4247074                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 109580.327869                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 109580.327869                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          610                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          610                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64404000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64404000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105580.327869                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105580.327869                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 350704274000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           174.981437                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4247074                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               610                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6962.416393                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            158000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   174.981437                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.683521                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.683521                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4247684                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4247684                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 350704274000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 350704274000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 350704274000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 350704274000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003638                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      2000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  278                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                87204                       # number of demand (read+write) hits
system.l2.demand_hits::total                    87482                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 278                       # number of overall hits
system.l2.overall_hits::.cpu.data               87204                       # number of overall hits
system.l2.overall_hits::total                   87482                       # number of overall hits
system.l2.demand_misses::.cpu.inst                332                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             743840                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744172                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               332                       # number of overall misses
system.l2.overall_misses::.cpu.data            743840                       # number of overall misses
system.l2.overall_misses::total                744172                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48632000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 106291304000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     106339936000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48632000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 106291304000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    106339936000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              610                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           831044                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               831654                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             610                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          831044                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              831654                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.544262                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.895067                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.894810                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.544262                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.895067                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.894810                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 146481.927711                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 142895.386105                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 142896.986181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 146481.927711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 142895.386105                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 142896.986181                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              727391                       # number of writebacks
system.l2.writebacks::total                    727391                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        743837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744169                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       743837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744169                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  76530994000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  76566339000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  76530994000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  76566339000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.544262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.895063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.894806                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.544262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.895063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.894806                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 106460.843373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 102886.780303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102888.374818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 106460.843373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 102886.780303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102888.374818                       # average overall mshr miss latency
system.l2.replacements                         727785                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       807448                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           807448                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       807448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       807448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          412                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              412                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          412                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          412                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             40681                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40681                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          743758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743758                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 106278714000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  106278714000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        784439                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            784439                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.948140                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.948140                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 142894.212903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 142894.212903                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  76521940000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  76521940000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.948140                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.948140                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 102885.535349                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102885.535349                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48632000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48632000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.544262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.544262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 146481.927711                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 146481.927711                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.544262                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.544262                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 106460.843373                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 106460.843373                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         46523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             46523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12590000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12590000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        46605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         46605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.001759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 153536.585366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 153536.585366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           79                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           79                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9054000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9054000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001695                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001695                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 114607.594937                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114607.594937                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 350704274000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16207.815288                       # Cycle average of tags in use
system.l2.tags.total_refs                     1639587                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744169                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.203245                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    116000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         7.857151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16199.958137                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989247                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1906                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13860889                       # Number of tag accesses
system.l2.tags.data_accesses                 13860889                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 350704274000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1454782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001915705750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        80978                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        80978                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3040854                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1382032                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744169                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     727391                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488338                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1454782                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488338                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1454782                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  79553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  79554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  80979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  80979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  80979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  80979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  80979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  80979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  80979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  80979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  80979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  80978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  80978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  80978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  80978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  80978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  80978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        80978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.379387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.966314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.376904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        80977    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         80978                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        80978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.964818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.962742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.263039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1425      1.76%      1.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%      1.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            79550     98.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         80978                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95253632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93106048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    271.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    265.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  350704064000                       # Total gap between requests
system.mem_ctrls.avgGap                     238321.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95211136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     93104320                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 121173.316524793772                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 271485530.854978978634                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 265478144.700340896845                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          664                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487674                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1454782                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20992000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  41742497750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8045137078250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31614.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28058.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5530132.40                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95211136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95253632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     93106048                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     93106048                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          332                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       743837                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         744169                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       727391                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        727391                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       121173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    271485531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        271606704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       121173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       121173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    265483072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       265483072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    265483072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       121173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    271485531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       537089776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488338                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1454755                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        93006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        90940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        90908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        90898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        90888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        90946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        90987                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        90884                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             13857152250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7441690000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        41763489750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9310.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28060.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1323395                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1291384                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.92                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.77                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       328312                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   573.713979                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   399.552593                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   397.329236                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2851      0.87%      0.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       117233     35.71%     36.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        14307      4.36%     40.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        16145      4.92%     45.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        17266      5.26%     51.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        14403      4.39%     55.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        15021      4.58%     60.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        14324      4.36%     64.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       116762     35.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       328312                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95253632                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           93104320                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              271.606704                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              265.478145                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.20                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 350704274000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1172445120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       623169360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5314287720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3798092880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 27684000240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  80248525590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  67092735840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  185933256750                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.171060                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 172386899500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  11710660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 166606714500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1171716840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       622774680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5312445600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3795728220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 27684000240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  80238701640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  67101008640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  185926375860                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   530.151440                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 172408739000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  11710660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 166584875000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 350704274000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       727391                       # Transaction distribution
system.membus.trans_dist::CleanEvict              220                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743758                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743758                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           411                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2215949                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2215949                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    188359680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               188359680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744169                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744169    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744169                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 350704274000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          7290908000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6941357750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             47215                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1534839                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          435                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23734                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           784439                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          784439                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           610                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        46605                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1655                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2492876                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2494531                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       133760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    209726976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              209860736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          727785                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93106048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1559439                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015045                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.121733                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1535977     98.50%     98.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23462      1.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1559439                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 350704274000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9788818000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8310445997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
