{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543692532830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543692532833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 01 19:28:52 2018 " "Processing started: Sat Dec 01 19:28:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543692532833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543692532833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex7 -c ex7_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex7 -c ex7_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543692532833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543692533290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543692533291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - imperial college london/uni/year2/eelab/veri/part_2/lib/hex_2_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - imperial college london/uni/year2/eelab/veri/part_2/lib/hex_2_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_2_7seg " "Found entity 1: hex_2_7seg" {  } { { "../lib/hex_2_7seg.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/lib/hex_2_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543692540805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543692540805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex7_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex7_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex7_top " "Found entity 1: ex7_top" {  } { { "ex7_top.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex7/ex7_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543692540810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543692540810 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LFSR_7.v(21) " "Verilog HDL information at LFSR_7.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "LFSR_7.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex7/LFSR_7.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543692540814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_7.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_7 " "Found entity 1: LFSR_7" {  } { { "LFSR_7.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex7/LFSR_7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543692540815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543692540815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - imperial college london/uni/year2/eelab/veri/part_2/lib/counter_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - imperial college london/uni/year2/eelab/veri/part_2/lib/counter_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_16 " "Found entity 1: counter_16" {  } { { "../lib/counter_16.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/lib/counter_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543692540821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543692540821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive - imperial college london/uni/year2/eelab/veri/part_2/lib/divclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive - imperial college london/uni/year2/eelab/veri/part_2/lib/divclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divclk " "Found entity 1: divclk" {  } { { "../lib/divclk.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/lib/divclk.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543692540827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543692540827 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex7_top.v(29) " "Verilog HDL Instantiation warning at ex7_top.v(29): instance has no name" {  } { { "ex7_top.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex7/ex7_top.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1543692540827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex7_top " "Elaborating entity \"ex7_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543692540854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divclk divclk:DIV50k " "Elaborating entity \"divclk\" for hierarchy \"divclk:DIV50k\"" {  } { { "ex7_top.v" "DIV50k" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex7/ex7_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543692540871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_7 LFSR_7:comb_6 " "Elaborating entity \"LFSR_7\" for hierarchy \"LFSR_7:comb_6\"" {  } { { "ex7_top.v" "comb_6" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex7/ex7_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543692540876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_2_7seg hex_2_7seg:SEG0 " "Elaborating entity \"hex_2_7seg\" for hierarchy \"hex_2_7seg:SEG0\"" {  } { { "ex7_top.v" "SEG0" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex7/ex7_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543692540879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543692541275 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex7/output_files/ex7_top.map.smsg " "Generated suppressed messages file E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex7/output_files/ex7_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543692541426 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543692541522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543692541522 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ex7_top.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex7/ex7_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543692541562 "|ex7_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ex7_top.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex7/ex7_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543692541562 "|ex7_top|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543692541562 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543692541562 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543692541562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543692541562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543692541562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543692541587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 01 19:29:01 2018 " "Processing ended: Sat Dec 01 19:29:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543692541587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543692541587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543692541587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543692541587 ""}
