(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2020-05-04T04:45:12Z")
 (DESIGN "UI Test")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.3")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "UI Test")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL_RTC\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA_RTC\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PRS\:sC16\:PRSdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PRS\:sC16\:PRSdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS_1\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb tx_int.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb rx_int.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Dial\:Cnt8\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb enc_sw_int.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2COLED\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS_1\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS_1\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS_1\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS_1\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS_1\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb sw1_int.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2CRTC\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2CRTC\:bI2C_UDB\:Master\:ClkGen\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PRS\:ClkSp\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PRS\:sC16\:PRSdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PRS\:sC16\:PRSdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT enc_a\(0\).fb \\Dial\:bQuadDec\:quad_A_delayed_0\\.main_0 (7.397:7.397:7.397))
    (INTERCONNECT enc_b\(0\).fb \\Dial\:bQuadDec\:quad_B_delayed_0\\.main_0 (6.320:6.320:6.320))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Cnt8\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Cnt8\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Cnt8\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Cnt8\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Cnt8\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:Net_1276\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Dial\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_2.q Tx_1\(0\).pin_input (6.212:6.212:6.212))
    (INTERCONNECT enc_sw\(0\).fb enc_sw_int.interrupt (7.591:7.591:7.591))
    (INTERCONNECT sw1\(0\).fb sw1_int.interrupt (7.592:7.592:7.592))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_2 (4.945:4.945:4.945))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_3 (6.694:6.694:6.694))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (4.945:4.945:4.945))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_1 (4.945:4.945:4.945))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_9 (7.255:7.255:7.255))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_8 (6.441:6.441:6.441))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_6 (4.945:4.945:4.945))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxSts\\.interrupt tx_int.interrupt (6.285:6.285:6.285))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxSts\\.interrupt rx_int.interrupt (6.982:6.982:6.982))
    (INTERCONNECT SCL\(0\).pad_out SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL_RTC\(0\).pad_out SCL_RTC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\).pad_out SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA_RTC\(0\).pad_out SDA_RTC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\Dial\:Cnt8\:CounterUDB\:prevCompare\\.main_0 (7.089:7.089:7.089))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\Dial\:Cnt8\:CounterUDB\:status_0\\.main_0 (6.327:6.327:6.327))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Dial\:Cnt8\:CounterUDB\:count_enable\\.main_0 (2.315:2.315:2.315))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:count_enable\\.q \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_1 (5.101:5.101:5.101))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:count_stored_i\\.q \\Dial\:Cnt8\:CounterUDB\:count_enable\\.main_1 (6.881:6.881:6.881))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_comb \\Dial\:Cnt8\:CounterUDB\:overflow_reg_i\\.main_0 (6.974:6.974:6.974))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_comb \\Dial\:Cnt8\:CounterUDB\:reload\\.main_2 (3.714:3.714:3.714))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_comb \\Dial\:Cnt8\:CounterUDB\:status_2\\.main_0 (6.974:6.974:6.974))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_comb \\Dial\:Net_1276\\.main_1 (7.882:7.882:7.882))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:overflow_reg_i\\.q \\Dial\:Cnt8\:CounterUDB\:status_2\\.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:prevCompare\\.q \\Dial\:Cnt8\:CounterUDB\:status_0\\.main_1 (3.165:3.165:3.165))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:prevCompare\\.q \\Dial\:Net_530\\.main_2 (2.286:2.286:2.286))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:prevCompare\\.q \\Dial\:Net_611\\.main_2 (3.200:3.200:3.200))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:reload\\.q \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_0 (2.252:2.252:2.252))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:status_0\\.q \\Dial\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.260:2.260:2.260))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\Dial\:Cnt8\:CounterUDB\:reload\\.main_1 (3.708:3.708:3.708))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\Dial\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (8.506:8.506:8.506))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\Dial\:Cnt8\:CounterUDB\:status_3\\.main_0 (7.981:7.981:7.981))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\Dial\:Cnt8\:CounterUDB\:underflow_reg_i\\.main_0 (7.883:7.883:7.883))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\Dial\:Net_1276\\.main_0 (8.780:8.780:8.780))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:status_2\\.q \\Dial\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.863:2.863:2.863))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:status_3\\.q \\Dial\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.243:2.243:2.243))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_blk_stat_comb \\Dial\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (5.998:5.998:5.998))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_bus_stat_comb \\Dial\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (6.167:6.167:6.167))
    (INTERCONNECT \\Dial\:Cnt8\:CounterUDB\:underflow_reg_i\\.q \\Dial\:Cnt8\:CounterUDB\:status_3\\.main_1 (2.868:2.868:2.868))
    (INTERCONNECT \\Dial\:Net_1203\\.q \\Dial\:Cnt8\:CounterUDB\:count_enable\\.main_2 (8.621:8.621:8.621))
    (INTERCONNECT \\Dial\:Net_1203\\.q \\Dial\:Cnt8\:CounterUDB\:count_stored_i\\.main_0 (6.393:6.393:6.393))
    (INTERCONNECT \\Dial\:Net_1203\\.q \\Dial\:Net_1203\\.main_1 (3.887:3.887:3.887))
    (INTERCONNECT \\Dial\:Net_1251\\.q \\Dial\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_2 (9.430:9.430:9.430))
    (INTERCONNECT \\Dial\:Net_1251\\.q \\Dial\:Net_1251\\.main_0 (4.671:4.671:4.671))
    (INTERCONNECT \\Dial\:Net_1251\\.q \\Dial\:Net_1251_split\\.main_0 (3.267:3.267:3.267))
    (INTERCONNECT \\Dial\:Net_1251\\.q \\Dial\:Net_530\\.main_1 (6.339:6.339:6.339))
    (INTERCONNECT \\Dial\:Net_1251\\.q \\Dial\:Net_611\\.main_1 (5.408:5.408:5.408))
    (INTERCONNECT \\Dial\:Net_1251_split\\.q \\Dial\:Net_1251\\.main_7 (2.297:2.297:2.297))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:Cnt8\:CounterUDB\:reload\\.main_0 (9.730:9.730:9.730))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.reset (8.058:8.058:8.058))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:Net_1203\\.main_0 (4.822:4.822:4.822))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:Net_1251\\.main_1 (4.086:4.086:4.086))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:Net_1251_split\\.main_1 (4.800:4.800:4.800))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:Net_1260\\.main_0 (4.060:4.060:4.060))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:bQuadDec\:Stsreg\\.status_2 (7.688:7.688:7.688))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:bQuadDec\:error\\.main_0 (7.199:7.199:7.199))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:bQuadDec\:state_0\\.main_0 (4.822:4.822:4.822))
    (INTERCONNECT \\Dial\:Net_1260\\.q \\Dial\:bQuadDec\:state_1\\.main_0 (6.210:6.210:6.210))
    (INTERCONNECT \\Dial\:Net_1276\\.q \\Dial\:Net_530\\.main_0 (3.424:3.424:3.424))
    (INTERCONNECT \\Dial\:Net_1276\\.q \\Dial\:Net_611\\.main_0 (2.651:2.651:2.651))
    (INTERCONNECT \\Dial\:Net_530\\.q \\Dial\:bQuadDec\:Stsreg\\.status_0 (4.564:4.564:4.564))
    (INTERCONNECT \\Dial\:Net_611\\.q \\Dial\:bQuadDec\:Stsreg\\.status_1 (2.327:2.327:2.327))
    (INTERCONNECT \\Dial\:bQuadDec\:error\\.q \\Dial\:Net_1203\\.main_4 (7.625:7.625:7.625))
    (INTERCONNECT \\Dial\:bQuadDec\:error\\.q \\Dial\:Net_1251\\.main_4 (6.585:6.585:6.585))
    (INTERCONNECT \\Dial\:bQuadDec\:error\\.q \\Dial\:Net_1251_split\\.main_4 (7.057:7.057:7.057))
    (INTERCONNECT \\Dial\:bQuadDec\:error\\.q \\Dial\:Net_1260\\.main_1 (6.652:6.652:6.652))
    (INTERCONNECT \\Dial\:bQuadDec\:error\\.q \\Dial\:bQuadDec\:Stsreg\\.status_3 (7.189:7.189:7.189))
    (INTERCONNECT \\Dial\:bQuadDec\:error\\.q \\Dial\:bQuadDec\:error\\.main_3 (4.049:4.049:4.049))
    (INTERCONNECT \\Dial\:bQuadDec\:error\\.q \\Dial\:bQuadDec\:state_0\\.main_3 (7.625:7.625:7.625))
    (INTERCONNECT \\Dial\:bQuadDec\:error\\.q \\Dial\:bQuadDec\:state_1\\.main_3 (4.888:4.888:4.888))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_delayed_0\\.q \\Dial\:bQuadDec\:quad_A_delayed_1\\.main_0 (3.220:3.220:3.220))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_delayed_0\\.q \\Dial\:bQuadDec\:quad_A_filt\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_delayed_1\\.q \\Dial\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.287:2.287:2.287))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_delayed_1\\.q \\Dial\:bQuadDec\:quad_A_filt\\.main_1 (3.212:3.212:3.212))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_delayed_2\\.q \\Dial\:bQuadDec\:quad_A_filt\\.main_2 (2.925:2.925:2.925))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_filt\\.q \\Dial\:Net_1203\\.main_2 (6.363:6.363:6.363))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_filt\\.q \\Dial\:Net_1251\\.main_2 (6.369:6.369:6.369))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_filt\\.q \\Dial\:Net_1251_split\\.main_2 (5.677:5.677:5.677))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_filt\\.q \\Dial\:bQuadDec\:error\\.main_1 (5.478:5.478:5.478))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_filt\\.q \\Dial\:bQuadDec\:quad_A_filt\\.main_3 (4.561:4.561:4.561))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_filt\\.q \\Dial\:bQuadDec\:state_0\\.main_1 (6.363:6.363:6.363))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_A_filt\\.q \\Dial\:bQuadDec\:state_1\\.main_1 (3.487:3.487:3.487))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_delayed_0\\.q \\Dial\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.786:2.786:2.786))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_delayed_0\\.q \\Dial\:bQuadDec\:quad_B_filt\\.main_0 (2.776:2.776:2.776))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_delayed_1\\.q \\Dial\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_delayed_1\\.q \\Dial\:bQuadDec\:quad_B_filt\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_delayed_2\\.q \\Dial\:bQuadDec\:quad_B_filt\\.main_2 (2.307:2.307:2.307))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_filt\\.q \\Dial\:Net_1203\\.main_3 (7.850:7.850:7.850))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_filt\\.q \\Dial\:Net_1251\\.main_3 (7.465:7.465:7.465))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_filt\\.q \\Dial\:Net_1251_split\\.main_3 (8.165:8.165:8.165))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_filt\\.q \\Dial\:bQuadDec\:error\\.main_2 (9.115:9.115:9.115))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_filt\\.q \\Dial\:bQuadDec\:quad_B_filt\\.main_3 (3.774:3.774:3.774))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_filt\\.q \\Dial\:bQuadDec\:state_0\\.main_2 (7.850:7.850:7.850))
    (INTERCONNECT \\Dial\:bQuadDec\:quad_B_filt\\.q \\Dial\:bQuadDec\:state_1\\.main_2 (9.495:9.495:9.495))
    (INTERCONNECT \\Dial\:bQuadDec\:state_0\\.q \\Dial\:Net_1203\\.main_6 (4.997:4.997:4.997))
    (INTERCONNECT \\Dial\:bQuadDec\:state_0\\.q \\Dial\:Net_1251\\.main_6 (4.001:4.001:4.001))
    (INTERCONNECT \\Dial\:bQuadDec\:state_0\\.q \\Dial\:Net_1251_split\\.main_6 (4.432:4.432:4.432))
    (INTERCONNECT \\Dial\:bQuadDec\:state_0\\.q \\Dial\:Net_1260\\.main_3 (3.410:3.410:3.410))
    (INTERCONNECT \\Dial\:bQuadDec\:state_0\\.q \\Dial\:bQuadDec\:error\\.main_5 (5.244:5.244:5.244))
    (INTERCONNECT \\Dial\:bQuadDec\:state_0\\.q \\Dial\:bQuadDec\:state_0\\.main_5 (4.997:4.997:4.997))
    (INTERCONNECT \\Dial\:bQuadDec\:state_0\\.q \\Dial\:bQuadDec\:state_1\\.main_5 (4.323:4.323:4.323))
    (INTERCONNECT \\Dial\:bQuadDec\:state_1\\.q \\Dial\:Net_1203\\.main_5 (3.853:3.853:3.853))
    (INTERCONNECT \\Dial\:bQuadDec\:state_1\\.q \\Dial\:Net_1251\\.main_5 (6.358:6.358:6.358))
    (INTERCONNECT \\Dial\:bQuadDec\:state_1\\.q \\Dial\:Net_1251_split\\.main_5 (5.668:5.668:5.668))
    (INTERCONNECT \\Dial\:bQuadDec\:state_1\\.q \\Dial\:Net_1260\\.main_2 (6.353:6.353:6.353))
    (INTERCONNECT \\Dial\:bQuadDec\:state_1\\.q \\Dial\:bQuadDec\:error\\.main_4 (4.446:4.446:4.446))
    (INTERCONNECT \\Dial\:bQuadDec\:state_1\\.q \\Dial\:bQuadDec\:state_0\\.main_4 (3.853:3.853:3.853))
    (INTERCONNECT \\Dial\:bQuadDec\:state_1\\.q \\Dial\:bQuadDec\:state_1\\.main_4 (4.508:4.508:4.508))
    (INTERCONNECT SCL\(0\).fb \\I2COLED\:I2C_FF\\.scl_in (8.541:8.541:8.541))
    (INTERCONNECT SDA\(0\).fb \\I2COLED\:I2C_FF\\.sda_in (8.355:8.355:8.355))
    (INTERCONNECT \\I2COLED\:I2C_FF\\.scl_out SCL\(0\).pin_input (7.814:7.814:7.814))
    (INTERCONNECT \\I2COLED\:I2C_FF\\.interrupt \\I2COLED\:I2C_IRQ\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\I2COLED\:I2C_FF\\.sda_out SDA\(0\).pin_input (7.902:7.902:7.902))
    (INTERCONNECT SCL_RTC\(0\).fb \\I2CRTC\:bI2C_UDB\:clk_eq_reg\\.main_0 (4.614:4.614:4.614))
    (INTERCONNECT SCL_RTC\(0\).fb \\I2CRTC\:bI2C_UDB\:scl_in_reg\\.main_0 (4.614:4.614:4.614))
    (INTERCONNECT SDA_RTC\(0\).fb \\I2CRTC\:bI2C_UDB\:sda_in_reg\\.main_0 (4.589:4.589:4.589))
    (INTERCONNECT SDA_RTC\(0\).fb \\I2CRTC\:bI2C_UDB\:status_1\\.main_6 (4.589:4.589:4.589))
    (INTERCONNECT \\I2CRTC\:Net_643_3\\.q SCL_RTC\(0\).pin_input (7.404:7.404:7.404))
    (INTERCONNECT \\I2CRTC\:Net_643_3\\.q \\I2CRTC\:bI2C_UDB\:clk_eq_reg\\.main_1 (4.729:4.729:4.729))
    (INTERCONNECT \\I2CRTC\:Net_643_3\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_8 (2.304:2.304:2.304))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:StsReg\\.interrupt \\I2CRTC\:I2C_IRQ\\.interrupt (5.463:5.463:5.463))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:Net_643_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:Master\:ClkGen\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:StsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:clk_eq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:clkgen_tc2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:m_reset\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:m_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:m_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:m_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:m_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:m_state_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:scl_in_last2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:scl_in_last_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:scl_in_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:sda_in_last2_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:sda_in_last_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:sda_in_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:status_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:bI2C_UDB\:status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\I2CRTC\:sda_x_wire\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.q \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.main_6 (2.283:2.283:2.283))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clk_eq_reg\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_0\\.main_6 (5.832:5.832:5.832))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Master\:ClkGen\:u0\\.cl1_comb \\I2CRTC\:Net_643_3\\.main_0 (2.928:2.928:2.928))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:Net_643_3\\.main_7 (4.206:4.206:4.206))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:clkgen_tc2_reg\\.main_1 (8.392:8.392:8.392))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_7 (3.649:3.649:3.649))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.main_6 (6.097:6.097:6.097))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_7 (4.148:4.148:4.148))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_10 (7.479:7.479:7.479))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_1\\.main_7 (6.637:6.637:6.637))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_2\\.main_4 (9.445:9.445:9.445))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_10 (9.520:9.520:9.520))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_10 (9.500:9.500:9.500))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_10 (8.435:8.435:8.435))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.q \\I2CRTC\:bI2C_UDB\:status_1\\.main_8 (5.684:5.684:5.684))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:clkgen_tc2_reg\\.q \\I2CRTC\:sda_x_wire\\.main_10 (3.677:3.677:3.677))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.main_0 (3.400:3.400:3.400))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_1\\.main_0 (2.311:2.311:2.311))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Master\:ClkGen\:u0\\.z0_comb \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_0\\.main_0 (3.399:3.399:3.399))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cnt_reset\\.q \\I2CRTC\:Net_643_3\\.main_8 (4.187:4.187:4.187))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cnt_reset\\.q \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.main_2 (4.187:4.187:4.187))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cnt_reset\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_1\\.main_1 (5.090:5.090:5.090))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cnt_reset\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_0\\.main_3 (3.629:3.629:3.629))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_1 \\I2CRTC\:bI2C_UDB\:m_reset\\.main_0 (2.328:2.328:2.328))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_2 \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_2 (3.178:3.178:3.178))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_2 \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_2 (2.312:2.312:2.312))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_3 (2.650:2.650:2.650))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_2 (3.398:3.398:3.398))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2CRTC\:bI2C_UDB\:m_state_4\\.main_0 (3.587:3.587:3.587))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_4 \\I2CRTC\:sda_x_wire\\.main_1 (3.598:3.598:3.598))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_2 (2.635:2.635:2.635))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_1 (3.665:3.665:3.665))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_1 (3.646:3.646:3.646))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_5 \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_1 (2.645:2.645:2.645))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_1 (2.811:2.811:2.811))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_0 (3.852:3.852:3.852))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_0 (3.835:3.835:3.835))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_6 \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_0 (2.809:2.809:2.809))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:SyncCtl\:CtrlReg\\.control_7 \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_0\\.q \\I2CRTC\:bI2C_UDB\:Master\:ClkGen\:u0\\.cs_addr_0 (3.669:3.669:3.669))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_1\\.q \\I2CRTC\:bI2C_UDB\:Master\:ClkGen\:u0\\.cs_addr_1 (2.310:2.310:2.310))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_0\\.q \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.cs_addr_0 (2.926:2.926:2.926))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.cs_addr_1 (5.602:5.602:5.602))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.main_0 (7.670:7.670:7.670))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2CRTC\:bI2C_UDB\:status_0\\.main_1 (3.302:3.302:3.302))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.q \\I2CRTC\:bI2C_UDB\:status_3\\.main_1 (2.539:2.539:2.539))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.q \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.main_2 (2.958:2.958:2.958))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_11 (5.908:5.908:5.908))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_11 (3.106:3.106:3.106))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_11 (3.106:3.106:3.106))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.q \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_11 (6.480:6.480:6.480))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.q \\I2CRTC\:sda_x_wire\\.main_9 (7.594:7.594:7.594))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:Net_643_3\\.main_6 (9.043:9.043:9.043))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.main_5 (10.518:10.518:10.518))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:clkgen_tc1_reg\\.main_1 (9.043:9.043:9.043))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:clkgen_tc2_reg\\.main_0 (9.997:9.997:9.997))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:lost_arb_reg\\.main_1 (9.997:9.997:9.997))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_6 (11.754:11.754:11.754))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_9 (5.875:5.875:5.875))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:m_state_1\\.main_6 (10.667:10.667:10.667))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:m_state_2\\.main_3 (11.260:11.260:11.260))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_9 (10.537:10.537:10.537))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_9 (11.262:11.262:11.262))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:m_state_4\\.main_5 (6.910:6.910:6.910))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_9 (4.348:4.348:4.348))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:status_0\\.main_6 (11.754:11.754:11.754))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:status_1\\.main_7 (10.685:10.685:10.685))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:status_2\\.main_6 (11.764:11.764:11.764))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:bI2C_UDB\:status_3\\.main_7 (10.150:10.150:10.150))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_reset\\.q \\I2CRTC\:sda_x_wire\\.main_8 (5.958:5.958:5.958))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:Net_643_3\\.main_5 (9.308:9.308:9.308))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_4 (5.160:5.160:5.160))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_0\\.main_5 (14.254:14.254:14.254))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.main_5 (11.873:11.873:11.873))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_5 (9.225:9.225:9.225))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_8 (11.844:11.844:11.844))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:m_state_1\\.main_5 (12.404:12.404:12.404))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_8 (13.202:13.202:13.202))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_8 (13.151:13.151:13.151))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:m_state_4\\.main_4 (10.002:10.002:10.002))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_8 (12.431:12.431:12.431))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:status_1\\.main_5 (12.398:12.398:12.398))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:status_2\\.main_5 (10.024:10.024:10.024))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:status_3\\.main_6 (11.873:11.873:11.873))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:bI2C_UDB\:status_4\\.main_4 (10.024:10.024:10.024))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0\\.q \\I2CRTC\:sda_x_wire\\.main_7 (9.297:9.297:9.297))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.q \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_8 (4.410:4.410:4.410))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:Net_643_3\\.main_4 (6.090:6.090:6.090))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_3 (5.521:5.521:5.521))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_0\\.main_4 (10.157:10.157:10.157))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.main_4 (4.035:4.035:4.035))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_4 (6.981:6.981:6.981))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_7 (8.849:8.849:8.849))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:m_state_1\\.main_4 (3.651:3.651:3.651))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_7 (10.182:10.182:10.182))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_7 (11.520:11.520:11.520))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:m_state_4\\.main_3 (6.045:6.045:6.045))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_7 (9.815:9.815:9.815))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:status_0\\.main_5 (6.981:6.981:6.981))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:status_1\\.main_4 (4.568:4.568:4.568))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:status_2\\.main_4 (6.424:6.424:6.424))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:status_3\\.main_5 (4.035:4.035:4.035))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:bI2C_UDB\:status_4\\.main_3 (6.424:6.424:6.424))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_1\\.q \\I2CRTC\:sda_x_wire\\.main_6 (11.435:11.435:11.435))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:Net_643_3\\.main_3 (12.373:12.373:12.373))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_2 (8.203:8.203:8.203))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_0\\.main_3 (3.300:3.300:3.300))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.main_3 (12.769:12.769:12.769))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_3 (9.713:9.713:9.713))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_6 (4.380:4.380:4.380))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:m_state_1\\.main_3 (12.759:12.759:12.759))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:m_state_2\\.main_2 (3.300:3.300:3.300))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_6 (3.305:3.305:3.305))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_6 (3.297:3.297:3.297))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:m_state_4\\.main_2 (11.750:11.750:11.750))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_6 (4.394:4.394:4.394))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:status_0\\.main_4 (9.713:9.713:9.713))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:status_1\\.main_3 (12.761:12.761:12.761))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:status_2\\.main_3 (9.700:9.700:9.700))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:status_3\\.main_4 (12.769:12.769:12.769))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:bI2C_UDB\:status_4\\.main_2 (9.700:9.700:9.700))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2\\.q \\I2CRTC\:sda_x_wire\\.main_5 (9.523:9.523:9.523))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.q \\I2CRTC\:bI2C_UDB\:m_state_2\\.main_5 (2.316:2.316:2.316))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:Net_643_3\\.main_2 (8.954:8.954:8.954))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_1 (8.393:8.393:8.393))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_0\\.main_2 (4.037:4.037:4.037))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_0\\.main_2 (7.645:7.645:7.645))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.main_2 (11.608:11.608:11.608))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_2 (11.347:11.347:11.347))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_5 (5.333:5.333:5.333))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:m_state_1\\.main_2 (11.600:11.600:11.600))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:m_state_2\\.main_1 (4.037:4.037:4.037))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_5 (4.728:4.728:4.728))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_5 (4.715:4.715:4.715))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_5 (5.897:5.897:5.897))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:status_0\\.main_3 (11.347:11.347:11.347))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:status_1\\.main_2 (11.596:11.596:11.596))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:status_2\\.main_2 (10.371:10.371:10.371))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:status_3\\.main_3 (11.608:11.608:11.608))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:bI2C_UDB\:status_4\\.main_1 (10.371:10.371:10.371))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_3\\.q \\I2CRTC\:sda_x_wire\\.main_4 (9.686:9.686:9.686))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:Net_643_3\\.main_1 (5.752:5.752:5.752))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_0 (5.179:5.179:5.179))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_0\\.main_1 (6.028:6.028:6.028))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_0\\.main_1 (5.015:5.015:5.015))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.main_1 (7.707:7.707:7.707))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_1 (6.532:6.532:6.532))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:m_state_0_split\\.main_4 (4.635:4.635:4.635))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:m_state_1\\.main_1 (7.697:7.697:7.697))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:m_state_2\\.main_0 (6.028:6.028:6.028))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_4 (6.579:6.579:6.579))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_4 (6.072:6.072:6.072))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:m_state_4\\.main_1 (2.789:2.789:2.789))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_4 (5.190:5.190:5.190))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:status_0\\.main_2 (6.532:6.532:6.532))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:status_1\\.main_1 (7.695:7.695:7.695))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:status_2\\.main_1 (6.522:6.522:6.522))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:status_3\\.main_2 (7.707:7.707:7.707))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:bI2C_UDB\:status_4\\.main_0 (6.522:6.522:6.522))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4\\.q \\I2CRTC\:sda_x_wire\\.main_3 (2.774:2.774:2.774))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.q \\I2CRTC\:bI2C_UDB\:m_state_4\\.main_6 (2.904:2.904:2.904))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_last2_reg\\.q \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.main_2 (4.445:4.445:4.445))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_last2_reg\\.q \\I2CRTC\:bI2C_UDB\:status_5\\.main_2 (3.882:3.882:3.882))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_last_reg\\.q \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.main_1 (5.883:5.883:5.883))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_last_reg\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_6 (5.323:5.323:5.323))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_last_reg\\.q \\I2CRTC\:bI2C_UDB\:scl_in_last2_reg\\.main_0 (7.737:7.737:7.737))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_last_reg\\.q \\I2CRTC\:bI2C_UDB\:status_5\\.main_1 (6.425:6.425:6.425))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_reg\\.q \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.main_0 (5.673:5.673:5.673))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_reg\\.q \\I2CRTC\:bI2C_UDB\:cnt_reset\\.main_5 (4.972:4.972:4.972))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_reg\\.q \\I2CRTC\:bI2C_UDB\:scl_in_last_reg\\.main_0 (2.861:2.861:2.861))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:scl_in_reg\\.q \\I2CRTC\:bI2C_UDB\:status_5\\.main_0 (5.652:5.652:5.652))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:sda_in_last2_reg\\.q \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.main_4 (2.763:2.763:2.763))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:sda_in_last2_reg\\.q \\I2CRTC\:bI2C_UDB\:status_5\\.main_4 (2.778:2.778:2.778))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:sda_in_last_reg\\.q \\I2CRTC\:bI2C_UDB\:bus_busy_reg\\.main_3 (3.083:3.083:3.083))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:sda_in_last_reg\\.q \\I2CRTC\:bI2C_UDB\:sda_in_last2_reg\\.main_0 (3.065:3.065:3.065))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:sda_in_last_reg\\.q \\I2CRTC\:bI2C_UDB\:status_5\\.main_3 (3.065:3.065:3.065))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:sda_in_reg\\.q \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.route_si (4.510:4.510:4.510))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:sda_in_reg\\.q \\I2CRTC\:bI2C_UDB\:sda_in_last_reg\\.main_0 (2.830:2.830:2.830))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.so_comb \\I2CRTC\:sda_x_wire\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_0\\.q \\I2CRTC\:bI2C_UDB\:StsReg\\.status_0 (6.175:6.175:6.175))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_0\\.q \\I2CRTC\:bI2C_UDB\:status_0\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_1\\.q \\I2CRTC\:bI2C_UDB\:StsReg\\.status_1 (5.541:5.541:5.541))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_1\\.q \\I2CRTC\:bI2C_UDB\:status_1\\.main_0 (2.534:2.534:2.534))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_2\\.q \\I2CRTC\:bI2C_UDB\:StsReg\\.status_2 (4.711:4.711:4.711))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_2\\.q \\I2CRTC\:bI2C_UDB\:status_2\\.main_0 (2.290:2.290:2.290))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_3\\.q \\I2CRTC\:bI2C_UDB\:StsReg\\.status_3 (7.920:7.920:7.920))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_3\\.q \\I2CRTC\:bI2C_UDB\:status_3\\.main_0 (2.526:2.526:2.526))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_4\\.q \\I2CRTC\:bI2C_UDB\:StsReg\\.status_4 (5.961:5.961:5.961))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:status_5\\.q \\I2CRTC\:bI2C_UDB\:StsReg\\.status_5 (3.672:3.672:3.672))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2CRTC\:bI2C_UDB\:cs_addr_clkgen_0\\.main_0 (6.456:6.456:6.456))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2CRTC\:bI2C_UDB\:cs_addr_shifter_1\\.main_0 (5.070:5.070:5.070))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2CRTC\:bI2C_UDB\:m_state_0\\.main_0 (4.007:4.007:4.007))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2CRTC\:bI2C_UDB\:m_state_1\\.main_0 (5.062:5.062:5.062))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2CRTC\:bI2C_UDB\:m_state_2_split\\.main_3 (7.169:7.169:7.169))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2CRTC\:bI2C_UDB\:m_state_3\\.main_3 (7.155:7.155:7.155))
    (INTERCONNECT \\I2CRTC\:bI2C_UDB\:Shifter\:u0\\.f1_blk_stat_comb \\I2CRTC\:bI2C_UDB\:m_state_4_split\\.main_3 (5.855:5.855:5.855))
    (INTERCONNECT \\I2CRTC\:sda_x_wire\\.q SDA_RTC\(0\).pin_input (7.620:7.620:7.620))
    (INTERCONNECT \\I2CRTC\:sda_x_wire\\.q \\I2CRTC\:sda_x_wire\\.main_0 (3.497:3.497:3.497))
    (INTERCONNECT \\PRS\:ClkSp\:CtrlReg\\.control_1 \\PRS\:genblk2\:Sync1__AND\\.main_0 (2.822:2.822:2.822))
    (INTERCONNECT \\PRS\:ClkSp\:CtrlReg\\.control_0 \\PRS\:genblk2\:Sync1__AND\\.main_1 (3.108:3.108:3.108))
    (INTERCONNECT \\PRS\:ClkSp\:CtrlReg\\.control_0 \\PRS\:sC16\:PRSdp\:u0\\.cs_addr_0 (4.813:4.813:4.813))
    (INTERCONNECT \\PRS\:ClkSp\:CtrlReg\\.control_0 \\PRS\:sC16\:PRSdp\:u1\\.cs_addr_0 (4.817:4.817:4.817))
    (INTERCONNECT \\PRS\:genblk2\:Sync1__AND\\.q \\PRS\:sC16\:PRSdp\:u0\\.clk_en (4.006:4.006:4.006))
    (INTERCONNECT \\PRS\:genblk2\:Sync1__AND\\.q \\PRS\:sC16\:PRSdp\:u1\\.clk_en (3.999:3.999:3.999))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.909:2.909:2.909))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (2.238:2.238:2.238))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (3.302:3.302:3.302))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (2.238:2.238:2.238))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (3.316:3.316:3.316))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (2.238:2.238:2.238))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_2 (2.787:2.787:2.787))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_0 (3.668:3.668:3.668))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_8 (2.806:2.806:2.806))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (3.668:3.668:3.668))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (2.636:2.636:2.636))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (2.636:2.636:2.636))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (3.550:3.550:3.550))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (2.636:2.636:2.636))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (4.726:4.726:4.726))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.203:4.203:4.203))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (2.936:2.936:2.936))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_1 (3.961:3.961:3.961))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_1 (3.261:3.261:3.261))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (3.261:3.261:3.261))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_0 (3.811:3.811:3.811))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_0 (2.934:2.934:2.934))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (2.934:2.934:2.934))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (3.242:3.242:3.242))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_7 (3.242:3.242:3.242))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_7 (2.320:2.320:2.320))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (3.242:3.242:3.242))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_6 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_6 (2.305:2.305:2.305))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (3.224:3.224:3.224))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (3.221:3.221:3.221))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_5 (3.221:3.221:3.221))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_5 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (3.221:3.221:3.221))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (2.318:2.318:2.318))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (2.237:2.237:2.237))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (7.068:7.068:7.068))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (3.602:3.602:3.602))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (4.136:4.136:4.136))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.573:5.573:5.573))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.229:2.229:2.229))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (3.386:3.386:3.386))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (3.386:3.386:3.386))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (3.373:3.373:3.373))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (3.350:3.350:3.350))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.343:3.343:3.343))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (2.606:2.606:2.606))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (3.522:3.522:3.522))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (3.522:3.522:3.522))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (2.606:2.606:2.606))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (3.522:3.522:3.522))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.606:2.606:2.606))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (4.405:4.405:4.405))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (4.326:4.326:4.326))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (2.628:2.628:2.628))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (2.628:2.628:2.628))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (4.326:4.326:4.326))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (2.628:2.628:2.628))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (4.883:4.883:4.883))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (3.503:3.503:3.503))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (6.262:6.262:6.262))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (6.763:6.763:6.763))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (7.321:7.321:7.321))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (7.074:7.074:7.074))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (4.011:4.011:4.011))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (4.011:4.011:4.011))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (7.091:7.091:7.091))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (4.436:4.436:4.436))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (13.838:13.838:13.838))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (10.798:10.798:10.798))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (14.384:14.384:14.384))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (10.719:10.719:10.719))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (10.719:10.719:10.719))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (6.854:6.854:6.854))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (9.638:9.638:9.638))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (9.638:9.638:9.638))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (5.088:5.088:5.088))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (3.425:3.425:3.425))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (3.988:3.988:3.988))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_0 (3.988:3.988:3.988))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_0 (3.425:3.425:3.425))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (3.988:3.988:3.988))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (3.435:3.435:3.435))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_0 (5.041:5.041:5.041))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (5.039:5.039:5.039))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (13.419:13.419:13.419))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (2.621:2.621:2.621))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (9.476:9.476:9.476))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (3.664:3.664:3.664))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (2.332:2.332:2.332))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (8.436:8.436:8.436))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.033:4.033:4.033))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (7.144:7.144:7.144))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (4.027:4.027:4.027))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (8.034:8.034:8.034))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (8.034:8.034:8.034))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (9.489:9.489:9.489))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (4.022:4.022:4.022))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (11.207:11.207:11.207))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (8.239:8.239:8.239))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (5.386:5.386:5.386))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (8.090:8.090:8.090))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (2.243:2.243:2.243))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (2.243:2.243:2.243))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (6.095:6.095:6.095))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (8.256:8.256:8.256))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (10.993:10.993:10.993))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (3.947:3.947:3.947))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (7.091:7.091:7.091))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (2.233:2.233:2.233))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (2.233:2.233:2.233))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (12.029:12.029:12.029))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (7.099:7.099:7.099))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (6.216:6.216:6.216))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (3.675:3.675:3.675))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_2.main_0 (7.114:7.114:7.114))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (3.806:3.806:3.806))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\USBFS_1\:Dp\\.interrupt \\USBFS_1\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS_1\:USB\\.usb_int \\USBFS_1\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS_1\:USB\\.arb_int \\USBFS_1\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS_1\:USB\\.ept_int_0 \\USBFS_1\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS_1\:USB\\.ept_int_1 \\USBFS_1\:ep_1\\.interrupt (8.440:8.440:8.440))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\I2COLED\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.ce0 \\PRS\:sC16\:PRSdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.cl0 \\PRS\:sC16\:PRSdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.z0 \\PRS\:sC16\:PRSdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.ff0 \\PRS\:sC16\:PRSdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.ce1 \\PRS\:sC16\:PRSdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.cl1 \\PRS\:sC16\:PRSdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.z1 \\PRS\:sC16\:PRSdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.ff1 \\PRS\:sC16\:PRSdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.co_msb \\PRS\:sC16\:PRSdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.sol_msb \\PRS\:sC16\:PRSdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u0\\.cfbo \\PRS\:sC16\:PRSdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u1\\.sor \\PRS\:sC16\:PRSdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PRS\:sC16\:PRSdp\:u1\\.cmsbo \\PRS\:sC16\:PRSdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT enc_a\(0\)_PAD enc_a\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT enc_b\(0\)_PAD enc_b\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT enc_sw\(0\)_PAD enc_sw\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\).pad_out SDA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\)_PAD SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\).pad_out SCL\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\)_PAD SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\)_PAD LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT sw1\(0\)_PAD sw1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA_RTC\(0\).pad_out SDA_RTC\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA_RTC\(0\)_PAD SDA_RTC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL_RTC\(0\).pad_out SCL_RTC\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL_RTC\(0\)_PAD SCL_RTC\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
