5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd always1.vcd -o always1.cdd -v always1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" always1.v 1 48 1
2 1 7 20006 19 3d 127002 0 0 1 34 2 $u0
2 2 12 110011 1e 1 c 0 0 c
2 3 12 9000f 0 2a 20000 0 0 1 34 2
2 4 12 90011 2e 27 2100a 2 3 1 34 2
2 5 12 1a001a f 1 c 0 0 d
2 6 12 190019 f 1b 2000c 5 0 1 34 1102
2 7 12 140014 0 1 400 0 0 d
2 8 12 14001a f 38 600e 6 7
2 9 14 110011 10 1 c 0 0 d
2 10 14 9000f 0 2a 20000 0 0 1 34 2
2 11 14 90011 19 28 2100a 9 10 1 34 2
2 12 14 1a001a 8 1 c 0 0 e
2 13 14 190019 8 1b 2000c 12 0 1 34 1102
2 14 14 140014 0 1 400 0 0 e
2 15 14 14001a 8 38 600e 13 14
2 16 16 e000e 2 1 c 0 0 f
2 17 16 e000e 0 2a 20000 0 0 1 34 2
2 18 16 e000e 2 29 20008 16 17 1 34 2
2 19 16 90009 8 1 c 0 0 e
2 20 16 90009 0 2a 20000 0 0 1 34 2
2 21 16 90009 8 29 20008 19 20 1 34 2
2 22 16 9000e 13 2b 2100a 18 21 1 34 2
2 23 16 190019 2 1 c 0 0 f
2 24 16 150015 8 1 c 0 0 e
2 25 16 150019 9 8 203cc 23 24 1 34 11102
2 26 16 110011 0 1 400 0 0 g
2 27 16 110019 9 37 600e 25 26
2 28 18 110011 1e 1 c 0 0 c
2 29 18 9000f 0 2a 20000 0 0 1 34 2
2 30 18 90011 2e 27 2100a 28 29 1 34 2
2 31 19 a000a f 1 c 0 0 d
2 32 19 60006 8 1 c 0 0 e
2 33 19 6000a f 8 203cc 31 32 1 34 11102
2 34 19 2000c f 39 e 33 0
2 35 22 9000c 1 0 20008 0 0 1 36 1
2 36 22 40004 0 1 400 0 0 h
2 37 22 4000c b 38 600a 35 36
2 38 20 9000c 1 0 20004 0 0 1 36 0
2 39 20 40004 0 1 400 0 0 h
2 40 20 4000c 4 38 6006 38 39
1 a 3 30004 1 0 0 0 1 33 1102
1 b 4 30004 1 0 0 0 1 33 1102
1 c 4 30007 1 0 0 0 1 33 1102
1 d 4 3000a 1 0 0 0 1 33 1102
1 e 4 3000d 1 0 0 0 1 33 1102
1 f 4 30010 1 0 0 0 1 33 102
1 g 4 830013 1 0 0 0 1 33 1102
1 h 4 30016 1 0 0 0 1 33 1102
4 1 1 0
4 8 4 4
4 4 8 0
4 15 11 11
4 11 15 0
4 27 22 22
4 22 27 0
4 37 30 30
4 40 30 30
4 34 40 37
4 30 34 0
3 1 main.$u0 "main.$u0" always1.v 0 10 1
2 41 8 40004 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 42 8 30004 31 2c 23100a 41 0 32 34 aa aa aa aa aa aa aa aa
2 43 9 80008 18 1 c 0 0 b
2 44 9 30003 0 1 400 0 0 a
2 45 9 30008 18 38 e 43 44
4 45 0 0
4 42 45 0
3 1 main.$u1 "main.$u1" always1.v 0 39 1
3 1 main.$u3 "main.$u3" always1.v 0 46 1
