## Hi ðŸ‘‹, I'm Khush Shah  

ðŸŽ“ B.Tech ECE student at DDU  
ðŸ”§ Aspiring VLSI Engineer  

- Working on Verilog RTL design (FIFO, UART, FSM)  
- Learning SystemVerilog, ASIC & VLSI design basics  
- Experience with Embedded C, C++, 8051/8086 & IoT  
- Open to collaborate on VLSI & embedded projects  

âš¡ Interested in turning digital theory into practical RTL designs.



# ðŸ’» Tech Stack:
![C](https://img.shields.io/badge/c-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white) ![C++](https://img.shields.io/badge/c++-%2300599C.svg?style=for-the-badge&logo=c%2B%2B&logoColor=white) ![Matplotlib](https://img.shields.io/badge/Matplotlib-%23ffffff.svg?style=for-the-badge&logo=Matplotlib&logoColor=black) Verilog  , Systemverilog , ALP for 8051/8086
# ðŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=khushshah129-ctrl&theme=dark&hide_border=false&include_all_commits=false&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=khushshah129-ctrl&theme=dark&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=khushshah129-ctrl&theme=dark&hide_border=false&include_all_commits=false&count_private=false&layout=compact)

---
[![](https://visitcount.itsvg.in/api?id=khushshah129-ctrl&icon=0&color=0)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
