DECL|ADC_ACR_IBCTL_Msk|macro|ADC_ACR_IBCTL_Msk
DECL|ADC_ACR_IBCTL_Pos|macro|ADC_ACR_IBCTL_Pos
DECL|ADC_ACR_IBCTL|macro|ADC_ACR_IBCTL
DECL|ADC_ACR_TSON|macro|ADC_ACR_TSON
DECL|ADC_ACR|member|__IO uint32_t ADC_ACR; /**< \brief (Adc Offset: 0x94) Analog Control Register */
DECL|ADC_CDR_DATA_Msk|macro|ADC_CDR_DATA_Msk
DECL|ADC_CDR_DATA_Pos|macro|ADC_CDR_DATA_Pos
DECL|ADC_CDR|member|__I uint32_t ADC_CDR[16]; /**< \brief (Adc Offset: 0x50) Channel Data Register */
DECL|ADC_CGR_GAIN0_Msk|macro|ADC_CGR_GAIN0_Msk
DECL|ADC_CGR_GAIN0_Pos|macro|ADC_CGR_GAIN0_Pos
DECL|ADC_CGR_GAIN0|macro|ADC_CGR_GAIN0
DECL|ADC_CGR_GAIN10_Msk|macro|ADC_CGR_GAIN10_Msk
DECL|ADC_CGR_GAIN10_Pos|macro|ADC_CGR_GAIN10_Pos
DECL|ADC_CGR_GAIN10|macro|ADC_CGR_GAIN10
DECL|ADC_CGR_GAIN11_Msk|macro|ADC_CGR_GAIN11_Msk
DECL|ADC_CGR_GAIN11_Pos|macro|ADC_CGR_GAIN11_Pos
DECL|ADC_CGR_GAIN11|macro|ADC_CGR_GAIN11
DECL|ADC_CGR_GAIN12_Msk|macro|ADC_CGR_GAIN12_Msk
DECL|ADC_CGR_GAIN12_Pos|macro|ADC_CGR_GAIN12_Pos
DECL|ADC_CGR_GAIN12|macro|ADC_CGR_GAIN12
DECL|ADC_CGR_GAIN13_Msk|macro|ADC_CGR_GAIN13_Msk
DECL|ADC_CGR_GAIN13_Pos|macro|ADC_CGR_GAIN13_Pos
DECL|ADC_CGR_GAIN13|macro|ADC_CGR_GAIN13
DECL|ADC_CGR_GAIN14_Msk|macro|ADC_CGR_GAIN14_Msk
DECL|ADC_CGR_GAIN14_Pos|macro|ADC_CGR_GAIN14_Pos
DECL|ADC_CGR_GAIN14|macro|ADC_CGR_GAIN14
DECL|ADC_CGR_GAIN15_Msk|macro|ADC_CGR_GAIN15_Msk
DECL|ADC_CGR_GAIN15_Pos|macro|ADC_CGR_GAIN15_Pos
DECL|ADC_CGR_GAIN15|macro|ADC_CGR_GAIN15
DECL|ADC_CGR_GAIN1_Msk|macro|ADC_CGR_GAIN1_Msk
DECL|ADC_CGR_GAIN1_Pos|macro|ADC_CGR_GAIN1_Pos
DECL|ADC_CGR_GAIN1|macro|ADC_CGR_GAIN1
DECL|ADC_CGR_GAIN2_Msk|macro|ADC_CGR_GAIN2_Msk
DECL|ADC_CGR_GAIN2_Pos|macro|ADC_CGR_GAIN2_Pos
DECL|ADC_CGR_GAIN2|macro|ADC_CGR_GAIN2
DECL|ADC_CGR_GAIN3_Msk|macro|ADC_CGR_GAIN3_Msk
DECL|ADC_CGR_GAIN3_Pos|macro|ADC_CGR_GAIN3_Pos
DECL|ADC_CGR_GAIN3|macro|ADC_CGR_GAIN3
DECL|ADC_CGR_GAIN4_Msk|macro|ADC_CGR_GAIN4_Msk
DECL|ADC_CGR_GAIN4_Pos|macro|ADC_CGR_GAIN4_Pos
DECL|ADC_CGR_GAIN4|macro|ADC_CGR_GAIN4
DECL|ADC_CGR_GAIN5_Msk|macro|ADC_CGR_GAIN5_Msk
DECL|ADC_CGR_GAIN5_Pos|macro|ADC_CGR_GAIN5_Pos
DECL|ADC_CGR_GAIN5|macro|ADC_CGR_GAIN5
DECL|ADC_CGR_GAIN6_Msk|macro|ADC_CGR_GAIN6_Msk
DECL|ADC_CGR_GAIN6_Pos|macro|ADC_CGR_GAIN6_Pos
DECL|ADC_CGR_GAIN6|macro|ADC_CGR_GAIN6
DECL|ADC_CGR_GAIN7_Msk|macro|ADC_CGR_GAIN7_Msk
DECL|ADC_CGR_GAIN7_Pos|macro|ADC_CGR_GAIN7_Pos
DECL|ADC_CGR_GAIN7|macro|ADC_CGR_GAIN7
DECL|ADC_CGR_GAIN8_Msk|macro|ADC_CGR_GAIN8_Msk
DECL|ADC_CGR_GAIN8_Pos|macro|ADC_CGR_GAIN8_Pos
DECL|ADC_CGR_GAIN8|macro|ADC_CGR_GAIN8
DECL|ADC_CGR_GAIN9_Msk|macro|ADC_CGR_GAIN9_Msk
DECL|ADC_CGR_GAIN9_Pos|macro|ADC_CGR_GAIN9_Pos
DECL|ADC_CGR_GAIN9|macro|ADC_CGR_GAIN9
DECL|ADC_CGR|member|__IO uint32_t ADC_CGR; /**< \brief (Adc Offset: 0x48) Channel Gain Register */
DECL|ADC_CHDR_CH0|macro|ADC_CHDR_CH0
DECL|ADC_CHDR_CH10|macro|ADC_CHDR_CH10
DECL|ADC_CHDR_CH11|macro|ADC_CHDR_CH11
DECL|ADC_CHDR_CH12|macro|ADC_CHDR_CH12
DECL|ADC_CHDR_CH13|macro|ADC_CHDR_CH13
DECL|ADC_CHDR_CH14|macro|ADC_CHDR_CH14
DECL|ADC_CHDR_CH15|macro|ADC_CHDR_CH15
DECL|ADC_CHDR_CH1|macro|ADC_CHDR_CH1
DECL|ADC_CHDR_CH2|macro|ADC_CHDR_CH2
DECL|ADC_CHDR_CH3|macro|ADC_CHDR_CH3
DECL|ADC_CHDR_CH4|macro|ADC_CHDR_CH4
DECL|ADC_CHDR_CH5|macro|ADC_CHDR_CH5
DECL|ADC_CHDR_CH6|macro|ADC_CHDR_CH6
DECL|ADC_CHDR_CH7|macro|ADC_CHDR_CH7
DECL|ADC_CHDR_CH8|macro|ADC_CHDR_CH8
DECL|ADC_CHDR_CH9|macro|ADC_CHDR_CH9
DECL|ADC_CHDR|member|__O uint32_t ADC_CHDR; /**< \brief (Adc Offset: 0x14) Channel Disable Register */
DECL|ADC_CHER_CH0|macro|ADC_CHER_CH0
DECL|ADC_CHER_CH10|macro|ADC_CHER_CH10
DECL|ADC_CHER_CH11|macro|ADC_CHER_CH11
DECL|ADC_CHER_CH12|macro|ADC_CHER_CH12
DECL|ADC_CHER_CH13|macro|ADC_CHER_CH13
DECL|ADC_CHER_CH14|macro|ADC_CHER_CH14
DECL|ADC_CHER_CH15|macro|ADC_CHER_CH15
DECL|ADC_CHER_CH1|macro|ADC_CHER_CH1
DECL|ADC_CHER_CH2|macro|ADC_CHER_CH2
DECL|ADC_CHER_CH3|macro|ADC_CHER_CH3
DECL|ADC_CHER_CH4|macro|ADC_CHER_CH4
DECL|ADC_CHER_CH5|macro|ADC_CHER_CH5
DECL|ADC_CHER_CH6|macro|ADC_CHER_CH6
DECL|ADC_CHER_CH7|macro|ADC_CHER_CH7
DECL|ADC_CHER_CH8|macro|ADC_CHER_CH8
DECL|ADC_CHER_CH9|macro|ADC_CHER_CH9
DECL|ADC_CHER|member|__O uint32_t ADC_CHER; /**< \brief (Adc Offset: 0x10) Channel Enable Register */
DECL|ADC_CHSR_CH0|macro|ADC_CHSR_CH0
DECL|ADC_CHSR_CH10|macro|ADC_CHSR_CH10
DECL|ADC_CHSR_CH11|macro|ADC_CHSR_CH11
DECL|ADC_CHSR_CH12|macro|ADC_CHSR_CH12
DECL|ADC_CHSR_CH13|macro|ADC_CHSR_CH13
DECL|ADC_CHSR_CH14|macro|ADC_CHSR_CH14
DECL|ADC_CHSR_CH15|macro|ADC_CHSR_CH15
DECL|ADC_CHSR_CH1|macro|ADC_CHSR_CH1
DECL|ADC_CHSR_CH2|macro|ADC_CHSR_CH2
DECL|ADC_CHSR_CH3|macro|ADC_CHSR_CH3
DECL|ADC_CHSR_CH4|macro|ADC_CHSR_CH4
DECL|ADC_CHSR_CH5|macro|ADC_CHSR_CH5
DECL|ADC_CHSR_CH6|macro|ADC_CHSR_CH6
DECL|ADC_CHSR_CH7|macro|ADC_CHSR_CH7
DECL|ADC_CHSR_CH8|macro|ADC_CHSR_CH8
DECL|ADC_CHSR_CH9|macro|ADC_CHSR_CH9
DECL|ADC_CHSR|member|__I uint32_t ADC_CHSR; /**< \brief (Adc Offset: 0x18) Channel Status Register */
DECL|ADC_COR_DIFF0|macro|ADC_COR_DIFF0
DECL|ADC_COR_DIFF10|macro|ADC_COR_DIFF10
DECL|ADC_COR_DIFF11|macro|ADC_COR_DIFF11
DECL|ADC_COR_DIFF12|macro|ADC_COR_DIFF12
DECL|ADC_COR_DIFF13|macro|ADC_COR_DIFF13
DECL|ADC_COR_DIFF14|macro|ADC_COR_DIFF14
DECL|ADC_COR_DIFF15|macro|ADC_COR_DIFF15
DECL|ADC_COR_DIFF1|macro|ADC_COR_DIFF1
DECL|ADC_COR_DIFF2|macro|ADC_COR_DIFF2
DECL|ADC_COR_DIFF3|macro|ADC_COR_DIFF3
DECL|ADC_COR_DIFF4|macro|ADC_COR_DIFF4
DECL|ADC_COR_DIFF5|macro|ADC_COR_DIFF5
DECL|ADC_COR_DIFF6|macro|ADC_COR_DIFF6
DECL|ADC_COR_DIFF7|macro|ADC_COR_DIFF7
DECL|ADC_COR_DIFF8|macro|ADC_COR_DIFF8
DECL|ADC_COR_DIFF9|macro|ADC_COR_DIFF9
DECL|ADC_COR_OFF0|macro|ADC_COR_OFF0
DECL|ADC_COR_OFF10|macro|ADC_COR_OFF10
DECL|ADC_COR_OFF11|macro|ADC_COR_OFF11
DECL|ADC_COR_OFF12|macro|ADC_COR_OFF12
DECL|ADC_COR_OFF13|macro|ADC_COR_OFF13
DECL|ADC_COR_OFF14|macro|ADC_COR_OFF14
DECL|ADC_COR_OFF15|macro|ADC_COR_OFF15
DECL|ADC_COR_OFF1|macro|ADC_COR_OFF1
DECL|ADC_COR_OFF2|macro|ADC_COR_OFF2
DECL|ADC_COR_OFF3|macro|ADC_COR_OFF3
DECL|ADC_COR_OFF4|macro|ADC_COR_OFF4
DECL|ADC_COR_OFF5|macro|ADC_COR_OFF5
DECL|ADC_COR_OFF6|macro|ADC_COR_OFF6
DECL|ADC_COR_OFF7|macro|ADC_COR_OFF7
DECL|ADC_COR_OFF8|macro|ADC_COR_OFF8
DECL|ADC_COR_OFF9|macro|ADC_COR_OFF9
DECL|ADC_COR|member|__IO uint32_t ADC_COR; /**< \brief (Adc Offset: 0x4C) Channel Offset Register */
DECL|ADC_CR_START|macro|ADC_CR_START
DECL|ADC_CR_SWRST|macro|ADC_CR_SWRST
DECL|ADC_CR|member|__O uint32_t ADC_CR; /**< \brief (Adc Offset: 0x00) Control Register */
DECL|ADC_CWR_HIGHTHRES_Msk|macro|ADC_CWR_HIGHTHRES_Msk
DECL|ADC_CWR_HIGHTHRES_Pos|macro|ADC_CWR_HIGHTHRES_Pos
DECL|ADC_CWR_HIGHTHRES|macro|ADC_CWR_HIGHTHRES
DECL|ADC_CWR_LOWTHRES_Msk|macro|ADC_CWR_LOWTHRES_Msk
DECL|ADC_CWR_LOWTHRES_Pos|macro|ADC_CWR_LOWTHRES_Pos
DECL|ADC_CWR_LOWTHRES|macro|ADC_CWR_LOWTHRES
DECL|ADC_CWR|member|__IO uint32_t ADC_CWR; /**< \brief (Adc Offset: 0x44) Compare Window Register */
DECL|ADC_EMR_CMPALL|macro|ADC_EMR_CMPALL
DECL|ADC_EMR_CMPFILTER_Msk|macro|ADC_EMR_CMPFILTER_Msk
DECL|ADC_EMR_CMPFILTER_Pos|macro|ADC_EMR_CMPFILTER_Pos
DECL|ADC_EMR_CMPFILTER|macro|ADC_EMR_CMPFILTER
DECL|ADC_EMR_CMPMODE_HIGH|macro|ADC_EMR_CMPMODE_HIGH
DECL|ADC_EMR_CMPMODE_IN|macro|ADC_EMR_CMPMODE_IN
DECL|ADC_EMR_CMPMODE_LOW|macro|ADC_EMR_CMPMODE_LOW
DECL|ADC_EMR_CMPMODE_Msk|macro|ADC_EMR_CMPMODE_Msk
DECL|ADC_EMR_CMPMODE_OUT|macro|ADC_EMR_CMPMODE_OUT
DECL|ADC_EMR_CMPMODE_Pos|macro|ADC_EMR_CMPMODE_Pos
DECL|ADC_EMR_CMPSEL_Msk|macro|ADC_EMR_CMPSEL_Msk
DECL|ADC_EMR_CMPSEL_Pos|macro|ADC_EMR_CMPSEL_Pos
DECL|ADC_EMR_CMPSEL|macro|ADC_EMR_CMPSEL
DECL|ADC_EMR_TAG|macro|ADC_EMR_TAG
DECL|ADC_EMR|member|__IO uint32_t ADC_EMR; /**< \brief (Adc Offset: 0x40) Extended Mode Register */
DECL|ADC_IDR_COMPE|macro|ADC_IDR_COMPE
DECL|ADC_IDR_DRDY|macro|ADC_IDR_DRDY
DECL|ADC_IDR_ENDRX|macro|ADC_IDR_ENDRX
DECL|ADC_IDR_EOC0|macro|ADC_IDR_EOC0
DECL|ADC_IDR_EOC10|macro|ADC_IDR_EOC10
DECL|ADC_IDR_EOC11|macro|ADC_IDR_EOC11
DECL|ADC_IDR_EOC12|macro|ADC_IDR_EOC12
DECL|ADC_IDR_EOC13|macro|ADC_IDR_EOC13
DECL|ADC_IDR_EOC14|macro|ADC_IDR_EOC14
DECL|ADC_IDR_EOC15|macro|ADC_IDR_EOC15
DECL|ADC_IDR_EOC1|macro|ADC_IDR_EOC1
DECL|ADC_IDR_EOC2|macro|ADC_IDR_EOC2
DECL|ADC_IDR_EOC3|macro|ADC_IDR_EOC3
DECL|ADC_IDR_EOC4|macro|ADC_IDR_EOC4
DECL|ADC_IDR_EOC5|macro|ADC_IDR_EOC5
DECL|ADC_IDR_EOC6|macro|ADC_IDR_EOC6
DECL|ADC_IDR_EOC7|macro|ADC_IDR_EOC7
DECL|ADC_IDR_EOC8|macro|ADC_IDR_EOC8
DECL|ADC_IDR_EOC9|macro|ADC_IDR_EOC9
DECL|ADC_IDR_GOVRE|macro|ADC_IDR_GOVRE
DECL|ADC_IDR_RXBUFF|macro|ADC_IDR_RXBUFF
DECL|ADC_IDR|member|__O uint32_t ADC_IDR; /**< \brief (Adc Offset: 0x28) Interrupt Disable Register */
DECL|ADC_IER_COMPE|macro|ADC_IER_COMPE
DECL|ADC_IER_DRDY|macro|ADC_IER_DRDY
DECL|ADC_IER_ENDRX|macro|ADC_IER_ENDRX
DECL|ADC_IER_EOC0|macro|ADC_IER_EOC0
DECL|ADC_IER_EOC10|macro|ADC_IER_EOC10
DECL|ADC_IER_EOC11|macro|ADC_IER_EOC11
DECL|ADC_IER_EOC12|macro|ADC_IER_EOC12
DECL|ADC_IER_EOC13|macro|ADC_IER_EOC13
DECL|ADC_IER_EOC14|macro|ADC_IER_EOC14
DECL|ADC_IER_EOC15|macro|ADC_IER_EOC15
DECL|ADC_IER_EOC1|macro|ADC_IER_EOC1
DECL|ADC_IER_EOC2|macro|ADC_IER_EOC2
DECL|ADC_IER_EOC3|macro|ADC_IER_EOC3
DECL|ADC_IER_EOC4|macro|ADC_IER_EOC4
DECL|ADC_IER_EOC5|macro|ADC_IER_EOC5
DECL|ADC_IER_EOC6|macro|ADC_IER_EOC6
DECL|ADC_IER_EOC7|macro|ADC_IER_EOC7
DECL|ADC_IER_EOC8|macro|ADC_IER_EOC8
DECL|ADC_IER_EOC9|macro|ADC_IER_EOC9
DECL|ADC_IER_GOVRE|macro|ADC_IER_GOVRE
DECL|ADC_IER_RXBUFF|macro|ADC_IER_RXBUFF
DECL|ADC_IER|member|__O uint32_t ADC_IER; /**< \brief (Adc Offset: 0x24) Interrupt Enable Register */
DECL|ADC_IMR_COMPE|macro|ADC_IMR_COMPE
DECL|ADC_IMR_DRDY|macro|ADC_IMR_DRDY
DECL|ADC_IMR_ENDRX|macro|ADC_IMR_ENDRX
DECL|ADC_IMR_EOC0|macro|ADC_IMR_EOC0
DECL|ADC_IMR_EOC10|macro|ADC_IMR_EOC10
DECL|ADC_IMR_EOC11|macro|ADC_IMR_EOC11
DECL|ADC_IMR_EOC12|macro|ADC_IMR_EOC12
DECL|ADC_IMR_EOC13|macro|ADC_IMR_EOC13
DECL|ADC_IMR_EOC14|macro|ADC_IMR_EOC14
DECL|ADC_IMR_EOC15|macro|ADC_IMR_EOC15
DECL|ADC_IMR_EOC1|macro|ADC_IMR_EOC1
DECL|ADC_IMR_EOC2|macro|ADC_IMR_EOC2
DECL|ADC_IMR_EOC3|macro|ADC_IMR_EOC3
DECL|ADC_IMR_EOC4|macro|ADC_IMR_EOC4
DECL|ADC_IMR_EOC5|macro|ADC_IMR_EOC5
DECL|ADC_IMR_EOC6|macro|ADC_IMR_EOC6
DECL|ADC_IMR_EOC7|macro|ADC_IMR_EOC7
DECL|ADC_IMR_EOC8|macro|ADC_IMR_EOC8
DECL|ADC_IMR_EOC9|macro|ADC_IMR_EOC9
DECL|ADC_IMR_GOVRE|macro|ADC_IMR_GOVRE
DECL|ADC_IMR_RXBUFF|macro|ADC_IMR_RXBUFF
DECL|ADC_IMR|member|__I uint32_t ADC_IMR; /**< \brief (Adc Offset: 0x2C) Interrupt Mask Register */
DECL|ADC_ISR_COMPE|macro|ADC_ISR_COMPE
DECL|ADC_ISR_DRDY|macro|ADC_ISR_DRDY
DECL|ADC_ISR_ENDRX|macro|ADC_ISR_ENDRX
DECL|ADC_ISR_EOC0|macro|ADC_ISR_EOC0
DECL|ADC_ISR_EOC10|macro|ADC_ISR_EOC10
DECL|ADC_ISR_EOC11|macro|ADC_ISR_EOC11
DECL|ADC_ISR_EOC12|macro|ADC_ISR_EOC12
DECL|ADC_ISR_EOC13|macro|ADC_ISR_EOC13
DECL|ADC_ISR_EOC14|macro|ADC_ISR_EOC14
DECL|ADC_ISR_EOC15|macro|ADC_ISR_EOC15
DECL|ADC_ISR_EOC1|macro|ADC_ISR_EOC1
DECL|ADC_ISR_EOC2|macro|ADC_ISR_EOC2
DECL|ADC_ISR_EOC3|macro|ADC_ISR_EOC3
DECL|ADC_ISR_EOC4|macro|ADC_ISR_EOC4
DECL|ADC_ISR_EOC5|macro|ADC_ISR_EOC5
DECL|ADC_ISR_EOC6|macro|ADC_ISR_EOC6
DECL|ADC_ISR_EOC7|macro|ADC_ISR_EOC7
DECL|ADC_ISR_EOC8|macro|ADC_ISR_EOC8
DECL|ADC_ISR_EOC9|macro|ADC_ISR_EOC9
DECL|ADC_ISR_GOVRE|macro|ADC_ISR_GOVRE
DECL|ADC_ISR_RXBUFF|macro|ADC_ISR_RXBUFF
DECL|ADC_ISR|member|__I uint32_t ADC_ISR; /**< \brief (Adc Offset: 0x30) Interrupt Status Register */
DECL|ADC_LCDR_CHNB_Msk|macro|ADC_LCDR_CHNB_Msk
DECL|ADC_LCDR_CHNB_Pos|macro|ADC_LCDR_CHNB_Pos
DECL|ADC_LCDR_LDATA_Msk|macro|ADC_LCDR_LDATA_Msk
DECL|ADC_LCDR_LDATA_Pos|macro|ADC_LCDR_LDATA_Pos
DECL|ADC_LCDR|member|__I uint32_t ADC_LCDR; /**< \brief (Adc Offset: 0x20) Last Converted Data Register */
DECL|ADC_MR_ANACH_ALLOWED|macro|ADC_MR_ANACH_ALLOWED
DECL|ADC_MR_ANACH_NONE|macro|ADC_MR_ANACH_NONE
DECL|ADC_MR_ANACH|macro|ADC_MR_ANACH
DECL|ADC_MR_FREERUN_OFF|macro|ADC_MR_FREERUN_OFF
DECL|ADC_MR_FREERUN_ON|macro|ADC_MR_FREERUN_ON
DECL|ADC_MR_FREERUN|macro|ADC_MR_FREERUN
DECL|ADC_MR_FWUP_OFF|macro|ADC_MR_FWUP_OFF
DECL|ADC_MR_FWUP_ON|macro|ADC_MR_FWUP_ON
DECL|ADC_MR_FWUP|macro|ADC_MR_FWUP
DECL|ADC_MR_PRESCAL_Msk|macro|ADC_MR_PRESCAL_Msk
DECL|ADC_MR_PRESCAL_Pos|macro|ADC_MR_PRESCAL_Pos
DECL|ADC_MR_PRESCAL|macro|ADC_MR_PRESCAL
DECL|ADC_MR_SETTLING_AST17|macro|ADC_MR_SETTLING_AST17
DECL|ADC_MR_SETTLING_AST3|macro|ADC_MR_SETTLING_AST3
DECL|ADC_MR_SETTLING_AST5|macro|ADC_MR_SETTLING_AST5
DECL|ADC_MR_SETTLING_AST9|macro|ADC_MR_SETTLING_AST9
DECL|ADC_MR_SETTLING_Msk|macro|ADC_MR_SETTLING_Msk
DECL|ADC_MR_SETTLING_Pos|macro|ADC_MR_SETTLING_Pos
DECL|ADC_MR_SLEEP_NORMAL|macro|ADC_MR_SLEEP_NORMAL
DECL|ADC_MR_SLEEP_SLEEP|macro|ADC_MR_SLEEP_SLEEP
DECL|ADC_MR_SLEEP|macro|ADC_MR_SLEEP
DECL|ADC_MR_STARTUP_Msk|macro|ADC_MR_STARTUP_Msk
DECL|ADC_MR_STARTUP_Pos|macro|ADC_MR_STARTUP_Pos
DECL|ADC_MR_STARTUP_SUT0|macro|ADC_MR_STARTUP_SUT0
DECL|ADC_MR_STARTUP_SUT112|macro|ADC_MR_STARTUP_SUT112
DECL|ADC_MR_STARTUP_SUT16|macro|ADC_MR_STARTUP_SUT16
DECL|ADC_MR_STARTUP_SUT24|macro|ADC_MR_STARTUP_SUT24
DECL|ADC_MR_STARTUP_SUT512|macro|ADC_MR_STARTUP_SUT512
DECL|ADC_MR_STARTUP_SUT576|macro|ADC_MR_STARTUP_SUT576
DECL|ADC_MR_STARTUP_SUT640|macro|ADC_MR_STARTUP_SUT640
DECL|ADC_MR_STARTUP_SUT64|macro|ADC_MR_STARTUP_SUT64
DECL|ADC_MR_STARTUP_SUT704|macro|ADC_MR_STARTUP_SUT704
DECL|ADC_MR_STARTUP_SUT768|macro|ADC_MR_STARTUP_SUT768
DECL|ADC_MR_STARTUP_SUT80|macro|ADC_MR_STARTUP_SUT80
DECL|ADC_MR_STARTUP_SUT832|macro|ADC_MR_STARTUP_SUT832
DECL|ADC_MR_STARTUP_SUT896|macro|ADC_MR_STARTUP_SUT896
DECL|ADC_MR_STARTUP_SUT8|macro|ADC_MR_STARTUP_SUT8
DECL|ADC_MR_STARTUP_SUT960|macro|ADC_MR_STARTUP_SUT960
DECL|ADC_MR_STARTUP_SUT96|macro|ADC_MR_STARTUP_SUT96
DECL|ADC_MR_TRACKTIM_Msk|macro|ADC_MR_TRACKTIM_Msk
DECL|ADC_MR_TRACKTIM_Pos|macro|ADC_MR_TRACKTIM_Pos
DECL|ADC_MR_TRACKTIM|macro|ADC_MR_TRACKTIM
DECL|ADC_MR_TRANSFER_Msk|macro|ADC_MR_TRANSFER_Msk
DECL|ADC_MR_TRANSFER_Pos|macro|ADC_MR_TRANSFER_Pos
DECL|ADC_MR_TRANSFER|macro|ADC_MR_TRANSFER
DECL|ADC_MR_TRGEN_DIS|macro|ADC_MR_TRGEN_DIS
DECL|ADC_MR_TRGEN_EN|macro|ADC_MR_TRGEN_EN
DECL|ADC_MR_TRGEN|macro|ADC_MR_TRGEN
DECL|ADC_MR_TRGSEL_ADC_TRIG0|macro|ADC_MR_TRGSEL_ADC_TRIG0
DECL|ADC_MR_TRGSEL_ADC_TRIG1|macro|ADC_MR_TRGSEL_ADC_TRIG1
DECL|ADC_MR_TRGSEL_ADC_TRIG2|macro|ADC_MR_TRGSEL_ADC_TRIG2
DECL|ADC_MR_TRGSEL_ADC_TRIG3|macro|ADC_MR_TRGSEL_ADC_TRIG3
DECL|ADC_MR_TRGSEL_ADC_TRIG4|macro|ADC_MR_TRGSEL_ADC_TRIG4
DECL|ADC_MR_TRGSEL_ADC_TRIG5|macro|ADC_MR_TRGSEL_ADC_TRIG5
DECL|ADC_MR_TRGSEL_Msk|macro|ADC_MR_TRGSEL_Msk
DECL|ADC_MR_TRGSEL_Pos|macro|ADC_MR_TRGSEL_Pos
DECL|ADC_MR_USEQ_NUM_ORDER|macro|ADC_MR_USEQ_NUM_ORDER
DECL|ADC_MR_USEQ_REG_ORDER|macro|ADC_MR_USEQ_REG_ORDER
DECL|ADC_MR_USEQ|macro|ADC_MR_USEQ
DECL|ADC_MR|member|__IO uint32_t ADC_MR; /**< \brief (Adc Offset: 0x04) Mode Register */
DECL|ADC_OVER_OVRE0|macro|ADC_OVER_OVRE0
DECL|ADC_OVER_OVRE10|macro|ADC_OVER_OVRE10
DECL|ADC_OVER_OVRE11|macro|ADC_OVER_OVRE11
DECL|ADC_OVER_OVRE12|macro|ADC_OVER_OVRE12
DECL|ADC_OVER_OVRE13|macro|ADC_OVER_OVRE13
DECL|ADC_OVER_OVRE14|macro|ADC_OVER_OVRE14
DECL|ADC_OVER_OVRE15|macro|ADC_OVER_OVRE15
DECL|ADC_OVER_OVRE1|macro|ADC_OVER_OVRE1
DECL|ADC_OVER_OVRE2|macro|ADC_OVER_OVRE2
DECL|ADC_OVER_OVRE3|macro|ADC_OVER_OVRE3
DECL|ADC_OVER_OVRE4|macro|ADC_OVER_OVRE4
DECL|ADC_OVER_OVRE5|macro|ADC_OVER_OVRE5
DECL|ADC_OVER_OVRE6|macro|ADC_OVER_OVRE6
DECL|ADC_OVER_OVRE7|macro|ADC_OVER_OVRE7
DECL|ADC_OVER_OVRE8|macro|ADC_OVER_OVRE8
DECL|ADC_OVER_OVRE9|macro|ADC_OVER_OVRE9
DECL|ADC_OVER|member|__I uint32_t ADC_OVER; /**< \brief (Adc Offset: 0x3C) Overrun Status Register */
DECL|ADC_PTCR_RXTDIS|macro|ADC_PTCR_RXTDIS
DECL|ADC_PTCR_RXTEN|macro|ADC_PTCR_RXTEN
DECL|ADC_PTCR_TXTDIS|macro|ADC_PTCR_TXTDIS
DECL|ADC_PTCR_TXTEN|macro|ADC_PTCR_TXTEN
DECL|ADC_PTCR|member|__O uint32_t ADC_PTCR; /**< \brief (Adc Offset: 0x120) Transfer Control Register */
DECL|ADC_PTSR_RXTEN|macro|ADC_PTSR_RXTEN
DECL|ADC_PTSR_TXTEN|macro|ADC_PTSR_TXTEN
DECL|ADC_PTSR|member|__I uint32_t ADC_PTSR; /**< \brief (Adc Offset: 0x124) Transfer Status Register */
DECL|ADC_RCR_RXCTR_Msk|macro|ADC_RCR_RXCTR_Msk
DECL|ADC_RCR_RXCTR_Pos|macro|ADC_RCR_RXCTR_Pos
DECL|ADC_RCR_RXCTR|macro|ADC_RCR_RXCTR
DECL|ADC_RCR|member|__IO uint32_t ADC_RCR; /**< \brief (Adc Offset: 0x104) Receive Counter Register */
DECL|ADC_RNCR_RXNCTR_Msk|macro|ADC_RNCR_RXNCTR_Msk
DECL|ADC_RNCR_RXNCTR_Pos|macro|ADC_RNCR_RXNCTR_Pos
DECL|ADC_RNCR_RXNCTR|macro|ADC_RNCR_RXNCTR
DECL|ADC_RNCR|member|__IO uint32_t ADC_RNCR; /**< \brief (Adc Offset: 0x114) Receive Next Counter Register */
DECL|ADC_RNPR_RXNPTR_Msk|macro|ADC_RNPR_RXNPTR_Msk
DECL|ADC_RNPR_RXNPTR_Pos|macro|ADC_RNPR_RXNPTR_Pos
DECL|ADC_RNPR_RXNPTR|macro|ADC_RNPR_RXNPTR
DECL|ADC_RNPR|member|__IO uint32_t ADC_RNPR; /**< \brief (Adc Offset: 0x110) Receive Next Pointer Register */
DECL|ADC_RPR_RXPTR_Msk|macro|ADC_RPR_RXPTR_Msk
DECL|ADC_RPR_RXPTR_Pos|macro|ADC_RPR_RXPTR_Pos
DECL|ADC_RPR_RXPTR|macro|ADC_RPR_RXPTR
DECL|ADC_RPR|member|__IO uint32_t ADC_RPR; /**< \brief (Adc Offset: 0x100) Receive Pointer Register */
DECL|ADC_SEQR1_USCH1_Msk|macro|ADC_SEQR1_USCH1_Msk
DECL|ADC_SEQR1_USCH1_Pos|macro|ADC_SEQR1_USCH1_Pos
DECL|ADC_SEQR1_USCH1|macro|ADC_SEQR1_USCH1
DECL|ADC_SEQR1_USCH2_Msk|macro|ADC_SEQR1_USCH2_Msk
DECL|ADC_SEQR1_USCH2_Pos|macro|ADC_SEQR1_USCH2_Pos
DECL|ADC_SEQR1_USCH2|macro|ADC_SEQR1_USCH2
DECL|ADC_SEQR1_USCH3_Msk|macro|ADC_SEQR1_USCH3_Msk
DECL|ADC_SEQR1_USCH3_Pos|macro|ADC_SEQR1_USCH3_Pos
DECL|ADC_SEQR1_USCH3|macro|ADC_SEQR1_USCH3
DECL|ADC_SEQR1_USCH4_Msk|macro|ADC_SEQR1_USCH4_Msk
DECL|ADC_SEQR1_USCH4_Pos|macro|ADC_SEQR1_USCH4_Pos
DECL|ADC_SEQR1_USCH4|macro|ADC_SEQR1_USCH4
DECL|ADC_SEQR1_USCH5_Msk|macro|ADC_SEQR1_USCH5_Msk
DECL|ADC_SEQR1_USCH5_Pos|macro|ADC_SEQR1_USCH5_Pos
DECL|ADC_SEQR1_USCH5|macro|ADC_SEQR1_USCH5
DECL|ADC_SEQR1_USCH6_Msk|macro|ADC_SEQR1_USCH6_Msk
DECL|ADC_SEQR1_USCH6_Pos|macro|ADC_SEQR1_USCH6_Pos
DECL|ADC_SEQR1_USCH6|macro|ADC_SEQR1_USCH6
DECL|ADC_SEQR1_USCH7_Msk|macro|ADC_SEQR1_USCH7_Msk
DECL|ADC_SEQR1_USCH7_Pos|macro|ADC_SEQR1_USCH7_Pos
DECL|ADC_SEQR1_USCH7|macro|ADC_SEQR1_USCH7
DECL|ADC_SEQR1_USCH8_Msk|macro|ADC_SEQR1_USCH8_Msk
DECL|ADC_SEQR1_USCH8_Pos|macro|ADC_SEQR1_USCH8_Pos
DECL|ADC_SEQR1_USCH8|macro|ADC_SEQR1_USCH8
DECL|ADC_SEQR1|member|__IO uint32_t ADC_SEQR1; /**< \brief (Adc Offset: 0x08) Channel Sequence Register 1 */
DECL|ADC_SEQR2_USCH10_Msk|macro|ADC_SEQR2_USCH10_Msk
DECL|ADC_SEQR2_USCH10_Pos|macro|ADC_SEQR2_USCH10_Pos
DECL|ADC_SEQR2_USCH10|macro|ADC_SEQR2_USCH10
DECL|ADC_SEQR2_USCH11_Msk|macro|ADC_SEQR2_USCH11_Msk
DECL|ADC_SEQR2_USCH11_Pos|macro|ADC_SEQR2_USCH11_Pos
DECL|ADC_SEQR2_USCH11|macro|ADC_SEQR2_USCH11
DECL|ADC_SEQR2_USCH12_Msk|macro|ADC_SEQR2_USCH12_Msk
DECL|ADC_SEQR2_USCH12_Pos|macro|ADC_SEQR2_USCH12_Pos
DECL|ADC_SEQR2_USCH12|macro|ADC_SEQR2_USCH12
DECL|ADC_SEQR2_USCH13_Msk|macro|ADC_SEQR2_USCH13_Msk
DECL|ADC_SEQR2_USCH13_Pos|macro|ADC_SEQR2_USCH13_Pos
DECL|ADC_SEQR2_USCH13|macro|ADC_SEQR2_USCH13
DECL|ADC_SEQR2_USCH14_Msk|macro|ADC_SEQR2_USCH14_Msk
DECL|ADC_SEQR2_USCH14_Pos|macro|ADC_SEQR2_USCH14_Pos
DECL|ADC_SEQR2_USCH14|macro|ADC_SEQR2_USCH14
DECL|ADC_SEQR2_USCH15_Msk|macro|ADC_SEQR2_USCH15_Msk
DECL|ADC_SEQR2_USCH15_Pos|macro|ADC_SEQR2_USCH15_Pos
DECL|ADC_SEQR2_USCH15|macro|ADC_SEQR2_USCH15
DECL|ADC_SEQR2_USCH9_Msk|macro|ADC_SEQR2_USCH9_Msk
DECL|ADC_SEQR2_USCH9_Pos|macro|ADC_SEQR2_USCH9_Pos
DECL|ADC_SEQR2_USCH9|macro|ADC_SEQR2_USCH9
DECL|ADC_SEQR2|member|__IO uint32_t ADC_SEQR2; /**< \brief (Adc Offset: 0x0C) Channel Sequence Register 2 */
DECL|ADC_WPMR_WPEN|macro|ADC_WPMR_WPEN
DECL|ADC_WPMR_WPKEY_Msk|macro|ADC_WPMR_WPKEY_Msk
DECL|ADC_WPMR_WPKEY_PASSWD|macro|ADC_WPMR_WPKEY_PASSWD
DECL|ADC_WPMR_WPKEY_Pos|macro|ADC_WPMR_WPKEY_Pos
DECL|ADC_WPMR|member|__IO uint32_t ADC_WPMR; /**< \brief (Adc Offset: 0xE4) Write Protect Mode Register */
DECL|ADC_WPSR_WPVSRC_Msk|macro|ADC_WPSR_WPVSRC_Msk
DECL|ADC_WPSR_WPVSRC_Pos|macro|ADC_WPSR_WPVSRC_Pos
DECL|ADC_WPSR_WPVS|macro|ADC_WPSR_WPVS
DECL|ADC_WPSR|member|__I uint32_t ADC_WPSR; /**< \brief (Adc Offset: 0xE8) Write Protect Status Register */
DECL|Adc|typedef|} Adc;
DECL|Reserved1|member|__I uint32_t Reserved1[1];
DECL|Reserved2|member|__I uint32_t Reserved2[2];
DECL|Reserved3|member|__I uint32_t Reserved3[1];
DECL|Reserved4|member|__I uint32_t Reserved4[19];
DECL|Reserved5|member|__I uint32_t Reserved5[5];
DECL|Reserved6|member|__I uint32_t Reserved6[2];
DECL|Reserved7|member|__I uint32_t Reserved7[2];
DECL|_SAM3XA_ADC_COMPONENT_|macro|_SAM3XA_ADC_COMPONENT_
