// Seed: 1856559365
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3
    , id_7,
    input id_4,
    input logic id_5,
    input id_6
);
  type_0 id_8 (
      .id_0(1),
      .id_1(1)
  );
endmodule
module module_1 (
    output real id_0,
    input id_1,
    output id_2,
    input logic id_3,
    output reg id_4,
    input id_5,
    input id_6,
    input id_7,
    output id_8,
    output logic id_9,
    output logic id_10,
    input id_11,
    input id_12,
    input id_13,
    input id_14,
    input id_15,
    output id_16,
    input id_17,
    output id_18,
    input id_19,
    input logic id_20,
    input id_21,
    input id_22,
    input id_23,
    output id_24
);
  reg id_25 = id_22#(.id_22(1));
  assign id_4  = 1 ? id_25 : id_15;
  assign id_2  = id_25;
  assign id_16 = 1;
  type_32 id_26 ();
  initial begin
    SystemTFIdentifier(1);
    id_25 <= 1;
  end
endmodule
