\hypertarget{classGenericISA_1_1DelaySlotUPCState}{
\section{クラス テンプレート DelaySlotUPCState$<$ MachInst $>$}
\label{classGenericISA_1_1DelaySlotUPCState}\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
}


{\ttfamily \#include $<$types.hh$>$}DelaySlotUPCState$<$ MachInst $>$に対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=4cm]{classGenericISA_1_1DelaySlotUPCState}
\end{center}
\end{figure}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{base_2types_8hh_adfb4d8b20c5abc8be73dd367b16f2d57}{MicroPC} \hyperlink{classGenericISA_1_1DelaySlotUPCState_a58857cf73ead03fe3a2e9ca79587f326}{upc} () const 
\item 
void \hyperlink{classGenericISA_1_1DelaySlotUPCState_ae13f8fb6bc07c4a7ac4af3496277000c}{upc} (\hyperlink{base_2types_8hh_adfb4d8b20c5abc8be73dd367b16f2d57}{MicroPC} val)
\item 
\hyperlink{base_2types_8hh_adfb4d8b20c5abc8be73dd367b16f2d57}{MicroPC} \hyperlink{classGenericISA_1_1DelaySlotUPCState_abc005b6462dcd78d9b0cfd3f0cfe3913}{nupc} () const 
\item 
void \hyperlink{classGenericISA_1_1DelaySlotUPCState_a58db0b2a7462cf953ace57aee78ac338}{nupc} (\hyperlink{base_2types_8hh_adfb4d8b20c5abc8be73dd367b16f2d57}{MicroPC} val)
\item 
\hyperlink{base_2types_8hh_adfb4d8b20c5abc8be73dd367b16f2d57}{MicroPC} \hyperlink{classGenericISA_1_1DelaySlotUPCState_a8f0ea0df7a63b5fbf898277c4d3a1268}{microPC} () const 
\item 
void \hyperlink{classGenericISA_1_1DelaySlotUPCState_a9a5b900e841dd75dc81970850547918f}{set} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} val)
\item 
\hyperlink{classGenericISA_1_1DelaySlotUPCState_a38dad47758e1c32d3018608a4c96794f}{DelaySlotUPCState} ()
\item 
\hyperlink{classGenericISA_1_1DelaySlotUPCState_a10590932636e8018f611b4152c461368}{DelaySlotUPCState} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} val)
\item 
bool \hyperlink{classGenericISA_1_1DelaySlotUPCState_ae3f0eb15a9382eefff6b00cf7999c2e3}{branching} () const 
\item 
void \hyperlink{classGenericISA_1_1DelaySlotUPCState_a5e17a0358d00a918a1b1b9beeed380d1}{uAdvance} ()
\item 
void \hyperlink{classGenericISA_1_1DelaySlotUPCState_a2f3cdfc88ed61928bd28242996e0f86e}{uEnd} ()
\item 
bool \hyperlink{classGenericISA_1_1DelaySlotUPCState_a3eaf06cc3c4e66eb1d29bafe9d140a8c}{operator==} (const \hyperlink{classGenericISA_1_1DelaySlotUPCState}{DelaySlotUPCState}$<$ MachInst $>$ \&opc) const 
\item 
bool \hyperlink{classGenericISA_1_1DelaySlotUPCState_a62dd495435f7d310779afd1c1a0b42c6}{operator!=} (const \hyperlink{classGenericISA_1_1DelaySlotUPCState}{DelaySlotUPCState}$<$ MachInst $>$ \&opc) const 
\item 
void \hyperlink{classGenericISA_1_1DelaySlotUPCState_a53e036786d17361be4c7320d39c99b84}{serialize} (std::ostream \&os)
\item 
void \hyperlink{classGenericISA_1_1DelaySlotUPCState_af22e5d6d660b97db37003ac61ac4ee49}{unserialize} (\hyperlink{classCheckpoint}{Checkpoint} $\ast$cp, const std::string \&section)
\end{DoxyCompactItemize}
\subsection*{Protected 型}
\begin{DoxyCompactItemize}
\item 
typedef \hyperlink{classGenericISA_1_1DelaySlotPCState}{DelaySlotPCState}$<$ MachInst $>$ \hyperlink{classGenericISA_1_1DelaySlotUPCState_a79462b82fdf9d7f85047aab294b849d8}{Base}
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{base_2types_8hh_adfb4d8b20c5abc8be73dd367b16f2d57}{MicroPC} \hyperlink{classGenericISA_1_1DelaySlotUPCState_ada1172c4155a1a9d7c37c92ca5326ba7}{\_\-upc}
\item 
\hyperlink{base_2types_8hh_adfb4d8b20c5abc8be73dd367b16f2d57}{MicroPC} \hyperlink{classGenericISA_1_1DelaySlotUPCState_ac04fdfa88334f532e3358ae2d9cff2cd}{\_\-nupc}
\end{DoxyCompactItemize}
\subsubsection*{template$<$class MachInst$>$ class GenericISA::DelaySlotUPCState$<$ MachInst $>$}



\subsection{型定義}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_a79462b82fdf9d7f85047aab294b849d8}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!Base@{Base}}
\index{Base@{Base}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{Base}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf DelaySlotPCState}$<$MachInst$>$ {\bf Base}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_a79462b82fdf9d7f85047aab294b849d8}


\hyperlink{classGenericISA_1_1DelaySlotPCState_a6d61e15302422cb743d88ee2ca4fd482}{DelaySlotPCState$<$ MachInst $>$}を再定義しています。

\subsection{コンストラクタとデストラクタ}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_a38dad47758e1c32d3018608a4c96794f}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!DelaySlotUPCState@{DelaySlotUPCState}}
\index{DelaySlotUPCState@{DelaySlotUPCState}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{DelaySlotUPCState}]{\setlength{\rightskip}{0pt plus 5cm}{\bf DelaySlotUPCState} ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_a38dad47758e1c32d3018608a4c96794f}



\begin{DoxyCode}
387 {}
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_a10590932636e8018f611b4152c461368}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!DelaySlotUPCState@{DelaySlotUPCState}}
\index{DelaySlotUPCState@{DelaySlotUPCState}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{DelaySlotUPCState}]{\setlength{\rightskip}{0pt plus 5cm}{\bf DelaySlotUPCState} ({\bf Addr} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_a10590932636e8018f611b4152c461368}



\begin{DoxyCode}
388 { set(val); }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_ae3f0eb15a9382eefff6b00cf7999c2e3}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!branching@{branching}}
\index{branching@{branching}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{branching}]{\setlength{\rightskip}{0pt plus 5cm}bool branching () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_ae3f0eb15a9382eefff6b00cf7999c2e3}


\hyperlink{classGenericISA_1_1DelaySlotPCState_ae3f0eb15a9382eefff6b00cf7999c2e3}{DelaySlotPCState$<$ MachInst $>$}を再定義しています。


\begin{DoxyCode}
392     {
393         return Base::branching() || this->nupc() != this->upc() + 1;
394     }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_a8f0ea0df7a63b5fbf898277c4d3a1268}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!microPC@{microPC}}
\index{microPC@{microPC}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{microPC}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MicroPC} microPC () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_a8f0ea0df7a63b5fbf898277c4d3a1268}
Returns the current micropc.

\begin{DoxyReturn}{戻り値}
The current micropc. 
\end{DoxyReturn}


\hyperlink{classGenericISA_1_1PCStateBase_a8f0ea0df7a63b5fbf898277c4d3a1268}{PCStateBase}を再定義しています。


\begin{DoxyCode}
375     {
376         return _upc;
377     }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_a58db0b2a7462cf953ace57aee78ac338}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!nupc@{nupc}}
\index{nupc@{nupc}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{nupc}]{\setlength{\rightskip}{0pt plus 5cm}void nupc ({\bf MicroPC} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_a58db0b2a7462cf953ace57aee78ac338}



\begin{DoxyCode}
371 { _nupc = val; }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_abc005b6462dcd78d9b0cfd3f0cfe3913}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!nupc@{nupc}}
\index{nupc@{nupc}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{nupc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MicroPC} nupc () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_abc005b6462dcd78d9b0cfd3f0cfe3913}



\begin{DoxyCode}
370 { return _nupc; }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_a62dd495435f7d310779afd1c1a0b42c6}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!operator!=@{operator!=}}
\index{operator!=@{operator!=}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{operator!=}]{\setlength{\rightskip}{0pt plus 5cm}bool operator!= (const {\bf DelaySlotUPCState}$<$ MachInst $>$ \& {\em opc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_a62dd495435f7d310779afd1c1a0b42c6}


\hyperlink{classGenericISA_1_1DelaySlotPCState_aaa54c276268b580f71a09be1cca39cc5}{DelaySlotPCState$<$ MachInst $>$}を再定義しています。


\begin{DoxyCode}
424     {
425         return !(*this == opc);
426     }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_a3eaf06cc3c4e66eb1d29bafe9d140a8c}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!operator==@{operator==}}
\index{operator==@{operator==}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{operator==}]{\setlength{\rightskip}{0pt plus 5cm}bool operator== (const {\bf DelaySlotUPCState}$<$ MachInst $>$ \& {\em opc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_a3eaf06cc3c4e66eb1d29bafe9d140a8c}


\hyperlink{classGenericISA_1_1DelaySlotPCState_ac87333e7d41d689a69647582933c9985}{DelaySlotPCState$<$ MachInst $>$}を再定義しています。


\begin{DoxyCode}
415     {
416         return Base::_pc == opc._pc &&
417                Base::_npc == opc._npc &&
418                Base::_nnpc == opc._nnpc &&
419                _upc == opc._upc && _nupc == opc._nupc;
420     }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_a53e036786d17361be4c7320d39c99b84}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!serialize@{serialize}}
\index{serialize@{serialize}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{serialize}]{\setlength{\rightskip}{0pt plus 5cm}void serialize (std::ostream \& {\em os})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_a53e036786d17361be4c7320d39c99b84}


\hyperlink{classGenericISA_1_1DelaySlotPCState_a53e036786d17361be4c7320d39c99b84}{DelaySlotPCState$<$ MachInst $>$}を再定義しています。


\begin{DoxyCode}
430     {
431         Base::serialize(os);
432         SERIALIZE_SCALAR(_upc);
433         SERIALIZE_SCALAR(_nupc);
434     }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_a9a5b900e841dd75dc81970850547918f}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!set@{set}}
\index{set@{set}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{set}]{\setlength{\rightskip}{0pt plus 5cm}void set ({\bf Addr} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_a9a5b900e841dd75dc81970850547918f}
Force this PC to reflect a particular value, resetting all its other fields around it. This is useful for in place (re)initialization.


\begin{DoxyParams}{引数}
\item[{\em val}]The value to set the PC to. \end{DoxyParams}


\hyperlink{classGenericISA_1_1DelaySlotPCState_a9a5b900e841dd75dc81970850547918f}{DelaySlotPCState$<$ MachInst $>$}を再定義しています。


\begin{DoxyCode}
381     {
382         Base::set(val);
383         upc(0);
384         nupc(1);
385     }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_a5e17a0358d00a918a1b1b9beeed380d1}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!uAdvance@{uAdvance}}
\index{uAdvance@{uAdvance}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{uAdvance}]{\setlength{\rightskip}{0pt plus 5cm}void uAdvance ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_a5e17a0358d00a918a1b1b9beeed380d1}



\begin{DoxyCode}
399     {
400         _upc = _nupc;
401         _nupc++;
402     }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_a2f3cdfc88ed61928bd28242996e0f86e}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!uEnd@{uEnd}}
\index{uEnd@{uEnd}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{uEnd}]{\setlength{\rightskip}{0pt plus 5cm}void uEnd ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_a2f3cdfc88ed61928bd28242996e0f86e}



\begin{DoxyCode}
407     {
408         this->advance();
409         _upc = 0;
410         _nupc = 1;
411     }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_af22e5d6d660b97db37003ac61ac4ee49}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!unserialize@{unserialize}}
\index{unserialize@{unserialize}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{unserialize}]{\setlength{\rightskip}{0pt plus 5cm}void unserialize ({\bf Checkpoint} $\ast$ {\em cp}, \/  const std::string \& {\em section})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_af22e5d6d660b97db37003ac61ac4ee49}


\hyperlink{classGenericISA_1_1DelaySlotPCState_af22e5d6d660b97db37003ac61ac4ee49}{DelaySlotPCState$<$ MachInst $>$}を再定義しています。


\begin{DoxyCode}
438     {
439         Base::unserialize(cp, section);
440         UNSERIALIZE_SCALAR(_upc);
441         UNSERIALIZE_SCALAR(_nupc);
442     }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_ae13f8fb6bc07c4a7ac4af3496277000c}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!upc@{upc}}
\index{upc@{upc}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{upc}]{\setlength{\rightskip}{0pt plus 5cm}void upc ({\bf MicroPC} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_ae13f8fb6bc07c4a7ac4af3496277000c}



\begin{DoxyCode}
368 { _upc = val; }
\end{DoxyCode}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_a58857cf73ead03fe3a2e9ca79587f326}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!upc@{upc}}
\index{upc@{upc}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{upc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MicroPC} upc () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_a58857cf73ead03fe3a2e9ca79587f326}



\begin{DoxyCode}
367 { return _upc; }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_ac04fdfa88334f532e3358ae2d9cff2cd}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!\_\-nupc@{\_\-nupc}}
\index{\_\-nupc@{\_\-nupc}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{\_\-nupc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MicroPC} {\bf \_\-nupc}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_ac04fdfa88334f532e3358ae2d9cff2cd}
\hypertarget{classGenericISA_1_1DelaySlotUPCState_ada1172c4155a1a9d7c37c92ca5326ba7}{
\index{GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}!\_\-upc@{\_\-upc}}
\index{\_\-upc@{\_\-upc}!GenericISA::DelaySlotUPCState@{GenericISA::DelaySlotUPCState}}
\subsubsection[{\_\-upc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MicroPC} {\bf \_\-upc}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classGenericISA_1_1DelaySlotUPCState_ada1172c4155a1a9d7c37c92ca5326ba7}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
arch/generic/\hyperlink{arch_2generic_2types_8hh}{types.hh}\end{DoxyCompactItemize}
