/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [15:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  reg [8:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[50] | ~(in_data[15]);
  assign celloutsig_0_3z = celloutsig_0_2z | ~(celloutsig_0_0z);
  assign celloutsig_0_11z = celloutsig_0_10z[5] | ~(celloutsig_0_9z[2]);
  assign celloutsig_0_12z = celloutsig_0_1z | ~(celloutsig_0_5z[4]);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[54]);
  assign celloutsig_1_0z = in_data[157] | ~(in_data[158]);
  assign celloutsig_1_1z = in_data[106] | ~(in_data[128]);
  assign celloutsig_1_2z = celloutsig_1_0z | ~(in_data[163]);
  assign celloutsig_1_6z = celloutsig_1_4z[6] | ~(celloutsig_1_2z);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_1_18z = celloutsig_1_0z | ~(celloutsig_1_12z[1]);
  assign celloutsig_1_19z = { celloutsig_1_5z[13:5], celloutsig_1_16z } - { in_data[146:136], celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z } - in_data[68:53];
  assign celloutsig_0_5z = celloutsig_0_4z[10:2] - celloutsig_0_4z[15:7];
  assign celloutsig_0_8z = celloutsig_0_5z[7:0] - in_data[74:67];
  assign celloutsig_0_9z = celloutsig_0_4z[13:6] - { celloutsig_0_8z[4:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_10z = celloutsig_0_7z[7:0] - celloutsig_0_7z[8:1];
  assign celloutsig_1_3z = { in_data[103:102], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } - { in_data[136:135], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_3z[3:0], celloutsig_1_3z, celloutsig_1_2z } - { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = { in_data[157:154], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } - { celloutsig_1_4z[4:0], celloutsig_1_4z };
  assign celloutsig_1_8z = { in_data[155:150], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z } - { celloutsig_1_3z[3:0], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_5z[8:7], celloutsig_1_8z, celloutsig_1_1z } - { celloutsig_1_8z[6:4], celloutsig_1_8z };
  assign celloutsig_1_12z = { celloutsig_1_8z[8], celloutsig_1_3z } - { celloutsig_1_10z[5:1], celloutsig_1_1z };
  assign celloutsig_1_16z = in_data[131:129] - celloutsig_1_12z[2:0];
  always_latch
    if (!clkin_data[32]) celloutsig_0_7z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_7z = celloutsig_0_5z;
  assign { out_data[128], out_data[107:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
