// Seed: 2200873536
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(negedge id_2) begin : LABEL_0
    id_2 = 1'b0;
  end
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  id_3(
      .id_0(),
      .id_1($realtime),
      .id_2(-1),
      .id_3(-1'b0),
      .id_4(1'b0),
      .id_5(id_1),
      .id_6(id_1),
      .id_7($realtime),
      .id_8(id_4[-1]),
      .id_9(id_2),
      .id_10($realtime),
      .id_11((id_2)),
      .id_12($realtime),
      .id_13(id_4),
      .id_14(-1),
      .id_15((-1 && id_4[1'b0])),
      .id_16($realtime),
      .id_17(),
      .id_18(),
      .id_19(1),
      .id_20(id_1),
      .id_21(1),
      .id_22(-1'b0),
      .id_23(id_4),
      .id_24(id_2),
      .id_25(!id_1),
      .id_26($realtime),
      .id_27(1)
  );
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1
  );
  wire id_5;
  assign id_2 = $realtime;
  wire id_6;
  wire id_7;
  assign id_2 = -1'b0;
  wire id_8;
  wire id_9;
  id_10(
      .id_0(1), .id_1(-1), .id_2(id_3), .id_3(id_8)
  );
endmodule
