\hypertarget{group___a_d_c__conversion__cycles}{}\doxysection{ADC conversion cycles}
\label{group___a_d_c__conversion__cycles}\index{ADC conversion cycles@{ADC conversion cycles}}
Collaboration diagram for ADC conversion cycles\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=349pt]{group___a_d_c__conversion__cycles}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__cycles_ga7ebea47f239b6c4adcd21c1a3f37924b}{ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+1\+CYCLE5}}~14U
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__cycles_gaaf1d507fa306119181bf974555e07d05}{ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+7\+CYCLES5}}~20U
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__cycles_ga16659d5def5b956b4ebe3d121f542a50}{ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+13\+CYCLES5}}~26U
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__cycles_ga1b56cd115eada8fddc7be2536d48e26a}{ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+28\+CYCLES5}}~41U
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__cycles_ga4fe23644b043f6da3c29c2bd64b70a72}{ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+41\+CYCLES5}}~54U
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__cycles_gaaa7f37416a33b8c5b748a6714101d44d}{ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+55\+CYCLES5}}~68U
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__cycles_ga4d77fdfe1abfac5d2614dff6ae205513}{ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+71\+CYCLES5}}~84U
\item 
\#define \mbox{\hyperlink{group___a_d_c__conversion__cycles_gae0f9947c74b398f5c40bc4dd7da1ba97}{ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+239\+CYCLES5}}~252U
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c__conversion__cycles_ga16659d5def5b956b4ebe3d121f542a50}\label{group___a_d_c__conversion__cycles_ga16659d5def5b956b4ebe3d121f542a50}} 
\index{ADC conversion cycles@{ADC conversion cycles}!ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_13CYCLES5@{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_13CYCLES5}}
\index{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_13CYCLES5@{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_13CYCLES5}!ADC conversion cycles@{ADC conversion cycles}}
\doxysubsubsection{\texorpdfstring{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_13CYCLES5}{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_13CYCLES5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+13\+CYCLES5~26U}



Definition at line 426 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c__conversion__cycles_ga7ebea47f239b6c4adcd21c1a3f37924b}\label{group___a_d_c__conversion__cycles_ga7ebea47f239b6c4adcd21c1a3f37924b}} 
\index{ADC conversion cycles@{ADC conversion cycles}!ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_1CYCLE5@{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_1CYCLE5}}
\index{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_1CYCLE5@{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_1CYCLE5}!ADC conversion cycles@{ADC conversion cycles}}
\doxysubsubsection{\texorpdfstring{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_1CYCLE5}{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_1CYCLE5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+1\+CYCLE5~14U}



Definition at line 424 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c__conversion__cycles_gae0f9947c74b398f5c40bc4dd7da1ba97}\label{group___a_d_c__conversion__cycles_gae0f9947c74b398f5c40bc4dd7da1ba97}} 
\index{ADC conversion cycles@{ADC conversion cycles}!ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_239CYCLES5@{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_239CYCLES5}}
\index{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_239CYCLES5@{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_239CYCLES5}!ADC conversion cycles@{ADC conversion cycles}}
\doxysubsubsection{\texorpdfstring{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_239CYCLES5}{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_239CYCLES5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+239\+CYCLES5~252U}



Definition at line 431 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c__conversion__cycles_ga1b56cd115eada8fddc7be2536d48e26a}\label{group___a_d_c__conversion__cycles_ga1b56cd115eada8fddc7be2536d48e26a}} 
\index{ADC conversion cycles@{ADC conversion cycles}!ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_28CYCLES5@{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_28CYCLES5}}
\index{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_28CYCLES5@{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_28CYCLES5}!ADC conversion cycles@{ADC conversion cycles}}
\doxysubsubsection{\texorpdfstring{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_28CYCLES5}{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_28CYCLES5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+28\+CYCLES5~41U}



Definition at line 427 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c__conversion__cycles_ga4fe23644b043f6da3c29c2bd64b70a72}\label{group___a_d_c__conversion__cycles_ga4fe23644b043f6da3c29c2bd64b70a72}} 
\index{ADC conversion cycles@{ADC conversion cycles}!ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_41CYCLES5@{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_41CYCLES5}}
\index{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_41CYCLES5@{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_41CYCLES5}!ADC conversion cycles@{ADC conversion cycles}}
\doxysubsubsection{\texorpdfstring{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_41CYCLES5}{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_41CYCLES5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+41\+CYCLES5~54U}



Definition at line 428 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c__conversion__cycles_gaaa7f37416a33b8c5b748a6714101d44d}\label{group___a_d_c__conversion__cycles_gaaa7f37416a33b8c5b748a6714101d44d}} 
\index{ADC conversion cycles@{ADC conversion cycles}!ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_55CYCLES5@{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_55CYCLES5}}
\index{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_55CYCLES5@{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_55CYCLES5}!ADC conversion cycles@{ADC conversion cycles}}
\doxysubsubsection{\texorpdfstring{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_55CYCLES5}{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_55CYCLES5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+55\+CYCLES5~68U}



Definition at line 429 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c__conversion__cycles_ga4d77fdfe1abfac5d2614dff6ae205513}\label{group___a_d_c__conversion__cycles_ga4d77fdfe1abfac5d2614dff6ae205513}} 
\index{ADC conversion cycles@{ADC conversion cycles}!ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_71CYCLES5@{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_71CYCLES5}}
\index{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_71CYCLES5@{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_71CYCLES5}!ADC conversion cycles@{ADC conversion cycles}}
\doxysubsubsection{\texorpdfstring{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_71CYCLES5}{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_71CYCLES5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+71\+CYCLES5~84U}



Definition at line 430 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{group___a_d_c__conversion__cycles_gaaf1d507fa306119181bf974555e07d05}\label{group___a_d_c__conversion__cycles_gaaf1d507fa306119181bf974555e07d05}} 
\index{ADC conversion cycles@{ADC conversion cycles}!ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_7CYCLES5@{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_7CYCLES5}}
\index{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_7CYCLES5@{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_7CYCLES5}!ADC conversion cycles@{ADC conversion cycles}}
\doxysubsubsection{\texorpdfstring{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_7CYCLES5}{ADC\_CONVERSIONCLOCKCYCLES\_SAMPLETIME\_7CYCLES5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CONVERSIONCLOCKCYCLES\+\_\+\+SAMPLETIME\+\_\+7\+CYCLES5~20U}



Definition at line 425 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

