{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1607679634999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607679634999 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VanilaCore EP4CE115F23I7 " "Selected device EP4CE115F23I7 for design \"VanilaCore\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607679635031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607679635074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607679635074 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607679635415 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607679635428 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607679635692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607679635692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607679635692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607679635692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607679635692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607679635692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607679635692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607679635692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607679635692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607679635692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607679635692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607679635692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607679635692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607679635692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607679635692 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607679635692 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 7808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607679635712 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 7810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607679635712 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 7812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607679635712 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 7814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607679635712 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607679635712 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607679635717 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1607679636229 ""}
{ "Info" "ISTA_SDC_FOUND" "VanilaCore.sdc " "Reading SDC File: 'VanilaCore.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1607679637381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VanilaCore.sdc 42 new_clock register " "Ignored filter at VanilaCore.sdc(42): new_clock could not be matched with a register" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1607679637390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock VanilaCore.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at VanilaCore.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{new_clock\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_registers \{ new_clock \}\] " "create_clock -name \{new_clock\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_registers \{ new_clock \}\]" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637391 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VanilaCore.sdc 45 seven_segment:seven_segment_0\|cnt\[15\] register " "Ignored filter at VanilaCore.sdc(45): seven_segment:seven_segment_0\|cnt\[15\] could not be matched with a register" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1607679637391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock VanilaCore.sdc 45 Argument <targets> is an empty collection " "Ignored create_clock at VanilaCore.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{seven_segment:seven_segment_0\|cnt\[15\]\} -period 1000.000 -waveform \{ 0.000 0.500 \} \[get_registers \{ seven_segment:seven_segment_0\|cnt\[15\] \}\] " "create_clock -name \{seven_segment:seven_segment_0\|cnt\[15\]\} -period 1000.000 -waveform \{ 0.000 0.500 \} \[get_registers \{ seven_segment:seven_segment_0\|cnt\[15\] \}\]" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637391 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VanilaCore.sdc 72 seven_segment:seven_segment_0\|cnt\[15\] clock " "Ignored filter at VanilaCore.sdc(72): seven_segment:seven_segment_0\|cnt\[15\] could not be matched with a clock" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1607679637391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 72 Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(72): Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637392 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 72 Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(72): Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 73 Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(73): Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637392 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 73 Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(73): Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VanilaCore.sdc 74 new_clock clock " "Ignored filter at VanilaCore.sdc(74): new_clock could not be matched with a clock" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1607679637392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 74 Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(74): Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637392 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 74 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(74): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 75 Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(75): Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637392 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 75 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(75): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 76 Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(76): Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637392 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 76 Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(76): Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 77 Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(77): Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637393 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 77 Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(77): Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 78 Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(78): Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637393 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 78 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(78): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 79 Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(79): Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637393 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 79 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(79): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 82 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(82): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.010   " "set_clock_uncertainty -rise_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.010  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637393 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 83 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(83): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.010   " "set_clock_uncertainty -rise_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.010  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637393 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 86 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(86): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.010   " "set_clock_uncertainty -fall_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.010  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637393 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 87 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(87): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.010   " "set_clock_uncertainty -fall_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.010  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637394 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 88 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(88): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637394 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 89 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(89): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637394 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 90 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(90): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637394 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 90 Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(90): Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 91 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(91): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637394 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 91 Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(91): Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 92 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(92): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637394 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 92 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(92): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 93 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(93): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637394 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 93 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(93): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 94 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(94): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637395 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 95 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(95): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637395 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 96 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(96): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637395 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 96 Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(96): Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 97 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(97): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637395 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 97 Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(97): Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 98 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(98): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637395 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 98 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(98): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 99 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(99): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679637395 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 99 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(99): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1607679637396 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Rise) debounce:debounce_rst\|new_slow_clock\[21\] (Rise) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Rise) to debounce:debounce_rst\|new_slow_clock\[21\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607679637427 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Fall) debounce:debounce_rst\|new_slow_clock\[21\] (Rise) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Fall) to debounce:debounce_rst\|new_slow_clock\[21\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607679637427 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Rise) debounce:debounce_rst\|new_slow_clock\[21\] (Fall) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Rise) to debounce:debounce_rst\|new_slow_clock\[21\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607679637427 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Fall) debounce:debounce_rst\|new_slow_clock\[21\] (Fall) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Fall) to debounce:debounce_rst\|new_slow_clock\[21\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607679637427 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1607679637427 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1607679637427 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607679637428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607679637428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607679637428 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "10000.000 debounce:debounce_rst\|new_slow_clock\[21\] " "10000.000 debounce:debounce_rst\|new_slow_clock\[21\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607679637428 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1607679637428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Automatically promoted node clk~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607679637764 ""}  } { { "../core/ZeltaSoC.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 0 { 0 ""} 0 7801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607679637764 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607679638226 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607679638230 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607679638230 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607679638235 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607679638242 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607679638248 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607679638248 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607679638252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607679638421 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 Block RAM " "Packed 14 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1607679638425 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607679638425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607679638988 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1607679639001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607679640571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607679641272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607679641328 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607679647959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607679647960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607679648578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X81_Y37 X91_Y48 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48" {  } { { "loc" "" { Generic "C:/Users/camin/Documents/VanilaCore/RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48"} { { 12 { 0 ""} 81 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607679653675 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607679653675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1607679772073 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1607679772073 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607679772073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:01 " "Fitter routing operations ending: elapsed time is 00:02:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607679772080 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.56 " "Total time spent on timing analysis during the Fitter is 3.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607679772254 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607679772281 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607679772738 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607679772739 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607679773145 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607679773812 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.fit.smsg " "Generated suppressed messages file C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607679774836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5927 " "Peak virtual memory: 5927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607679775535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 04:42:55 2020 " "Processing ended: Fri Dec 11 04:42:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607679775535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:22 " "Elapsed time: 00:02:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607679775535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:44 " "Total CPU time (on all processors): 00:02:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607679775535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607679775535 ""}
