
---------- Begin Simulation Statistics ----------
final_tick                               1352666035000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 754083                       # Simulator instruction rate (inst/s)
host_mem_usage                                4573600                       # Number of bytes of host memory used
host_op_rate                                  1472316                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1723.95                       # Real time elapsed on the host
host_tick_rate                               54041402                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2538198256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.093165                       # Number of seconds simulated
sim_ticks                                 93164626750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       102690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        205353                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          237                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3557371                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     62167536                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     22548200                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     29726886                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      7178686                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      72046206                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       4835689                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2943025                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       286840969                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      155734468                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3558387                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53455029                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30236471                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     99311017                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485475175                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    171286046                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.834295                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.948166                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     55498778     32.40%     32.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     23166495     13.53%     45.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17033802      9.94%     55.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     21296118     12.43%     68.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8331234      4.86%     73.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7473455      4.36%     77.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5979108      3.49%     81.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2270585      1.33%     82.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30236471     17.65%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    171286046                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          8240809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      3371427                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       478606548                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            58771653                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2274108      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    374564349     77.15%     77.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       385147      0.08%     77.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       694599      0.14%     77.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       288539      0.06%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       144192      0.03%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1832450      0.38%     78.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3852223      0.79%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56939203     11.73%     90.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     42665499      8.79%     99.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      1832450      0.38%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2416      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485475175                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101439568                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485475175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.745317                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.745317                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     32131880                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    634819835                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       51060310                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        94777493                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3563762                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      4416854                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          66477240                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              345866                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          45910342                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               26424                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          72046206                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        48976947                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           127237444                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       915727                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          202                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            337778893                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1360                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         7633                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       7127524                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.386661                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     55139905                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     27383889                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.812807                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    185950306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.521498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.578456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       80190710     43.12%     43.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6589002      3.54%     46.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8075912      4.34%     51.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6740578      3.62%     54.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6473994      3.48%     58.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7467365      4.02%     62.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5491514      2.95%     65.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3690701      1.98%     67.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       61230530     32.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    185950306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        14807646                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        7892981                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                378947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4669089                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       57637716                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.908399                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          112311298                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         45885752                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      11677806                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     72342791                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        48973                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        59548                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     50984480                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    584862450                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     66425546                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      9309892                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    541919892                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        14880                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       197949                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3563762                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       227318                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8137962                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       137734                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         6389                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        66677                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     13571129                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      8316564                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         6389                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      4504954                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       164135                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       611216756                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           538383622                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.633337                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       387106476                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.889421                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            539984912                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      802606683                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     426785926                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.341711                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.341711                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3665351      0.66%      0.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    423385564     76.81%     77.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       415762      0.08%     77.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       721628      0.13%     77.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       288546      0.05%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       146822      0.03%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           60      0.00%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      2477875      0.45%     78.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      4358790      0.79%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     65097314     11.81%     90.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47050133      8.54%     99.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      2997994      0.54%     99.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       623948      0.11%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    551229787                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      11423332                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     22741320                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     10471730                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     16964265                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7277368                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013202                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       6504152     89.38%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          170      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     89.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        45567      0.63%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       338595      4.65%     94.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       193869      2.66%     97.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead         8920      0.12%     97.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       186095      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    543418472                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1273773049                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    527911892                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    667289719                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        584712395                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       551229787                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       150055                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     99387170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       827124                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       149891                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    143601766                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    185950306                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.964393                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.531738                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     51845146     27.88%     27.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15881714      8.54%     36.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     20847482     11.21%     47.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18552184      9.98%     57.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     21038176     11.31%     68.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     18613310     10.01%     78.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     19875459     10.69%     89.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12850131      6.91%     96.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6446704      3.47%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    185950306                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.958364                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          48978108                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                1201                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1870109                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       717355                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     72342791                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     50984480                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     230466375                       # number of misc regfile reads
system.switch_cpus_1.numCycles              186329253                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      13240169                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    533112573                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       638125                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       54072386                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     11005214                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        36646                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1553861579                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    617867596                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    672759278                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        95896158                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6971710                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3563762                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     19175273                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      139646532                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     17920918                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    935734102                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2551                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9934259                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          174                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          725816020                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1184418172                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 92783                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       349199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          459                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       691498                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            459                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       120455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         8684                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       235043                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           8684                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              75334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47561                       # Transaction distribution
system.membus.trans_dist::CleanEvict            55127                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27329                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         75334                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       308016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       308016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 308016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      9614336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      9614336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9614336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            102665                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  102665    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              102665                       # Request fanout histogram
system.membus.reqLayer2.occupancy           426161000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          549964000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1352666035000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1352666035000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            313201                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69183                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       213167                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          102018                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6900                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6900                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29098                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29098                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        313201                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       639501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       401196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1040697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     27285376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10569472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               37854848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42069                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2122688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           391268                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001173                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034231                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 390809     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    459      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             391268                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          594932000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         197148000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         319750500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       212952                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        14759                       # number of demand (read+write) hits
system.l2.demand_hits::total                   227711                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       212952                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        14759                       # number of overall hits
system.l2.overall_hits::total                  227711                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          215                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       114373                       # number of demand (read+write) misses
system.l2.demand_misses::total                 114588                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          215                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       114373                       # number of overall misses
system.l2.overall_misses::total                114588                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     21008500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  10618617500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10639626000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     21008500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  10618617500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10639626000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       213167                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       129132                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               342299                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       213167                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       129132                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              342299                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.001009                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885706                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.334760                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.001009                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885706                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.334760                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 97713.953488                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 92841.995051                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92851.136245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 97713.953488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 92841.995051                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92851.136245                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33166                       # number of writebacks
system.l2.writebacks::total                     33166                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       114373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            114588                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       114373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           114588                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     18858500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   9474887500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9493746000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     18858500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   9474887500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9493746000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.334760                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.334760                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 87713.953488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 82841.995051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82851.136245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 87713.953488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 82841.995051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82851.136245                       # average overall mshr miss latency
system.l2.replacements                          33385                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36016                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36016                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       213167                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           213167                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       213167                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       213167                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        81257                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         81257                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         1087                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1087                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5813                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5813                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         6900                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6900                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.842464                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.842464                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5813                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5813                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     95964000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     95964000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.842464                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.842464                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16508.515397                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16508.515397                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1766                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1766                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        27332                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27332                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2798076000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2798076000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        29098                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29098                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.939309                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.939309                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 102373.627982                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102373.627982                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        27332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2524756000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2524756000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.939309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.939309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 92373.627982                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92373.627982                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       212952                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        12993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             225945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data        87041                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     21008500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data   7820541500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7841550000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       213167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       100034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         313201                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.001009                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.870114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.278594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 97713.953488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 89848.939006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89868.318511                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data        87041                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     18858500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   6950131500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6968990000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.001009                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.870114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.278594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 87713.953488                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 79848.939006                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79868.318511                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4076.742215                       # Cycle average of tags in use
system.l2.tags.total_refs                      509251                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    253273                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.010680                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4076.742215                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995298                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2308                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1513                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5781167                       # Number of tag accesses
system.l2.tags.data_accesses                  5781167                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           16                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data        11909                       # number of demand (read+write) hits
system.l3.demand_hits::total                    11925                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           16                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data        11909                       # number of overall hits
system.l3.overall_hits::total                   11925                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          199                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       102464                       # number of demand (read+write) misses
system.l3.demand_misses::total                 102663                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          199                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       102464                       # number of overall misses
system.l3.overall_misses::total                102663                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     17363000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   8639575000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       8656938000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     17363000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   8639575000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      8656938000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          215                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       114373                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               114588                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          215                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       114373                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              114588                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.925581                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.895876                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.895932                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.925581                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.895876                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.895932                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 87251.256281                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 84318.150765                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 84323.836241                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 87251.256281                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 84318.150765                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 84323.836241                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               47561                       # number of writebacks
system.l3.writebacks::total                     47561                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          199                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       102464                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            102663                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          199                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       102464                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           102663                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     14975000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   7410007000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   7424982000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     14975000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   7410007000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   7424982000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.925581                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.895876                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.895932                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.925581                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.895876                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.895932                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75251.256281                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 72318.150765                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 72323.836241                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75251.256281                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 72318.150765                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 72323.836241                       # average overall mshr miss latency
system.l3.replacements                         110915                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        33166                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            33166                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        33166                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        33166                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          456                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           456                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5811                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5811                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            2                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5813                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5813                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000344                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000344                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            2                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        37000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        37000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000344                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000344                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data            3                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        27329                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               27329                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   2360724000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2360724000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        27332                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             27332                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.999890                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999890                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86381.645871                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86381.645871                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        27329                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          27329                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2032776000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2032776000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999890                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999890                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74381.645871                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74381.645871                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           16                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data        11906                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total              11922                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          199                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        75135                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            75334                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     17363000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   6278851000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   6296214000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          215                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data        87041                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total          87256                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.925581                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.863214                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.863368                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 87251.256281                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 83567.591668                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 83577.322325                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          199                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        75135                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        75334                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     14975000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   5377231000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   5392206000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.925581                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.863214                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.863368                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75251.256281                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 71567.591668                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 71577.322325                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                      385289                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    143683                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.681521                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2315.879396                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.913218                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     13718.330276                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  4377.975111                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    40.206480                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 12314.695520                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.070675                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000028                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.418650                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.133605                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001227                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.375815                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3274                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        29166                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   3871603                       # Number of tag accesses
system.l3.tags.data_accesses                  3871603                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             87256                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        80727                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          144830                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5813                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5813                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            27332                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           27332                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq         87256                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       355444                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      9456256                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          110915                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3043904                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           231316                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.037542                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.190085                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 222632     96.25%     96.25% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   8684      3.75%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             231316                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          150687500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         174788500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        12736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      6557696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6570432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        12736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3043904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3043904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       102464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              102663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        47561                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47561                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       136704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     70388260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              70524965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       136704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           136704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       32672315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32672315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       32672315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       136704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     70388260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            103197279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     47561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    102458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004817228750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2811                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2811                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              274309                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44783                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      102663                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47561                       # Number of write requests accepted
system.mem_ctrls.readBursts                    102663                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47561                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2986                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1273826250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  513285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3198645000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12408.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31158.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    63910                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32522                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                102663                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                47561                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        53762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.792158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.286900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.827865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29633     55.12%     55.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12837     23.88%     79.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4291      7.98%     86.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2026      3.77%     90.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1485      2.76%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1063      1.98%     95.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          581      1.08%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          589      1.10%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1257      2.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        53762                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.501601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.616021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    317.716786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2808     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2811                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.912487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.881787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.025385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1533     54.54%     54.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               67      2.38%     56.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1137     40.45%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               72      2.56%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2811                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6570048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3042624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6570432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3043904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        70.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   93178031500                       # Total gap between requests
system.mem_ctrls.avgGap                     620260.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        12736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      6557312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3042624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 136704.245423277025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 70384138.580794557929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 32658575.536020163447                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          199                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       102464                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        47561                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      6760750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3191884250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2207049293750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     33973.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     31151.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  46404602.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            191523360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            101789490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           370330380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          125154720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7354167600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20479245570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18529536000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47151747120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.112124                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47953088750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3110900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42100638000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            192365880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            102237300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           362640600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          123009300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7354167600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20108669190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18841600320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47084690190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.392356                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48761610500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3110900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41292116250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     48743736                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1501714209                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     48743736                       # number of overall hits
system.cpu.icache.overall_hits::total      1501714209                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       233205                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         567548                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       233205                       # number of overall misses
system.cpu.icache.overall_misses::total        567548                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   3002994000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3209949000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   3002994000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3209949000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     48976941                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1502281757                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     48976941                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1502281757                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004762                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000378                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004762                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000378                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12877.056667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5655.819420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12877.056667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5655.819420                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1020                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.909091                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       546998                       # number of writebacks
system.cpu.icache.writebacks::total            546998                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        20038                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        20038                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        20038                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        20038                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       213167                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       229084                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       213167                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       229084                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   2576861500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2767899500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   2576861500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2767899500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004352                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004352                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000152                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12088.463505                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12082.465384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12088.463505                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12082.465384                       # average overall mshr miss latency
system.cpu.icache.replacements                 546998                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     48743736                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1501714209                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       233205                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        567548                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   3002994000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3209949000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     48976941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1502281757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004762                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000378                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12877.056667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5655.819420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        20038                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        20038                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       213167                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       229084                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   2576861500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2767899500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12088.463505                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12082.465384                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.988377                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1502261719                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            547510                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2743.806906                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.717368                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.327248                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     9.943762                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.979917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.019421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6009674538                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6009674538                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    100210086                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        518376227                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    100210086                       # number of overall hits
system.cpu.dcache.overall_hits::total       518376227                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       413239                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         652004                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       413239                       # number of overall misses
system.cpu.dcache.overall_misses::total        652004                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    651754000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  34059540500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34711294500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    651754000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  34059540500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34711294500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    100623325                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    519028231                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    100623325                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    519028231                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.004107                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.004107                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68866.652578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 82420.924695                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53237.855136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68866.652578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 82420.924695                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53237.855136                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          501                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       166018                       # number of writebacks
system.cpu.dcache.writebacks::total            166018                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       277291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       277291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       277291                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       277291                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       135948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       145412                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       135948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       145412                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    642290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  11144908000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11787198000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    642290000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  11144908000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11787198000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.001351                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.001351                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67866.652578                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81979.197929                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81060.696504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67866.652578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81979.197929                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81060.696504                       # average overall mshr miss latency
system.cpu.dcache.replacements                 365217                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     57557162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       291237625                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       377241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        485716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    160861000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  30986377000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  31147238000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     57934403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    291723341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.006512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34653.382163                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 82139.473175                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64126.440142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       277207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       277207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       100034                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       104676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    156219000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   8107742500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8263961500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.001727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33653.382163                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 81049.868045                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78948.006229                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     42652924                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227138602                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        35998                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       166288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    490893000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   3073163500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3564056500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     42688922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227304890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 101802.778930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 85370.395578                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21433.034855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        35914                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40736                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    486071000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   3037165500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3523236500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 100802.778930                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 84567.731247                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86489.505597                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994465                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           518751049                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            365729                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1418.402831                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   454.624253                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.356996                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    30.013215                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.887938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.053432                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.058620                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2076478653                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2076478653                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352666035000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 183127233000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
