$date
	Wed Aug  4 21:17:46 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module countbits_tb $end
$var wire 3 ! ones [2:0] $end
$var reg 1 " clk $end
$var reg 4 # data [3:0] $end
$var integer 32 $ i [31:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 % data [31:0] $end
$var reg 3 & ones [2:0] $end
$var reg 3 ' v_count [2:0] $end
$var integer 32 ( i [31:0] $end
$scope begin COUNT_BITS $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
b0 %
b0 $
b0 #
0"
bx !
$end
#5
b0 !
b0 &
b100000 (
b0 '
1"
#10
0"
b1 %
b1 #
b1 $
#15
b1 !
b1 &
b1 '
b100000 (
1"
#20
0"
b10 %
b10 #
b10 $
#25
b100000 (
b1 '
1"
#30
0"
b11 %
b11 #
b11 $
#35
b10 !
b10 &
b100000 (
b10 '
1"
#40
0"
b100 %
b100 #
b100 $
#45
b1 !
b1 &
b100000 (
b1 '
1"
#50
0"
b101 %
b101 #
b101 $
#55
b10 !
b10 &
b100000 (
b10 '
1"
#60
0"
b110 %
b110 #
b110 $
#65
b100000 (
b10 '
1"
#70
0"
b111 %
b111 #
b111 $
#75
b11 !
b11 &
b100000 (
b11 '
1"
#80
0"
b1000 %
b1000 #
b1000 $
#85
b1 !
b1 &
b100000 (
b1 '
1"
#90
0"
b1001 %
b1001 #
b1001 $
#95
b10 !
b10 &
b100000 (
b10 '
1"
#100
0"
b1010 %
b1010 #
b1010 $
#105
b100000 (
b10 '
1"
#110
0"
b1011 %
b1011 #
b1011 $
#115
b11 !
b11 &
b100000 (
b11 '
1"
#120
0"
b1100 %
b1100 #
b1100 $
#125
b10 !
b10 &
b100000 (
b10 '
1"
#130
0"
b1101 %
b1101 #
b1101 $
#135
b11 !
b11 &
b100000 (
b11 '
1"
#140
0"
b1110 %
b1110 #
b1110 $
#145
b100000 (
b11 '
1"
#150
0"
b1111 %
b1111 #
b1111 $
#155
b100 !
b100 &
b100000 (
b100 '
1"
#160
0"
b10000 $
#165
b100000 (
b100 '
1"
#170
0"
