// Seed: 2310539521
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input tri id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    input uwire id_6,
    output supply0 id_7,
    input wor id_8,
    input wand id_9,
    output wire id_10,
    output wor id_11,
    input supply0 id_12,
    input supply1 id_13,
    input wand id_14
);
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri1 id_2
);
  wire id_4;
  wor  id_5 = 1;
  wire id_6, id_7, id_8, id_9, id_10;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
