[Project]
Current Flow=Generic
VCS=0
version=1
Current Config=compile

[Configurations]
compile=sim_num

[Library]
sim_num=.\sim_num.LIB

[$LibMap$]
sim_num=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=

[Files]
/sim_num.vhd=-1

[Files.Data]
.\src\sim_num.vhd=VHDL Source Code

[HierarchyViewer]
SortInfo=u
HierarchyInformation=simulare|arhsim|0  
ShowHide=ShowTopLevel
Selected=
