# VCS Simulation Log - Design: ALU, Date: 2025-08-12
Compiling verilog modules...
Compiling module alu.v
Warning-[UNUSED] Unused signal detected in module alu.v: signal temp_sum
Compiling module tb_alu.v
Info: Compilation successful. Starting simulation...

Simulation started at time 0ns
[0ns] Reset deasserted
[5ns] Applying stimulus: A=5, B=3, OPCODE=ADD
[15ns] Output Y=8, PASS
[25ns] Applying stimulus: A=2, B=4, OPCODE=MUL
[35ns] Output Y=8, PASS
[45ns] Applying stimulus: A=7, B=2, OPCODE=DIV
Error-[DIV0] Division by zero detected in alu.v at time 45ns
[55ns] Applying stimulus: A=9, B=1, OPCODE=SUB
[65ns] Output Y=8, FAIL - Expected 8, Got 9
[75ns] Simulation complete

Warning-[COVLOW] Functional coverage is below threshold (65%)
Simulation completed with 2 Errors, 2 Warnings
