// Seed: 3578103875
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input tri id_2,
    output tri id_3,
    input tri0 id_4,
    output wand id_5,
    input uwire id_6,
    input wand id_7,
    input tri0 id_8,
    input tri0 id_9,
    output wire id_10,
    output tri1 id_11,
    input uwire id_12,
    output supply1 id_13
);
  always disable id_15;
  module_0(
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
