# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CNN_1.srcs/sources_1/new/max.v" \
"../../../../CNN_1.srcs/sim_4/new/test_max.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
