

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sun Mar 12 17:33:46 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrixmul_prj
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  2.424 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.493 us|  0.493 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matrixmul_Pipeline_Col_fu_64  |matrixmul_Pipeline_Col  |        9|        9|  0.120 us|  0.120 us|    9|    9|       no|
        +----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row     |       36|       36|        12|          -|          -|     3|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      19|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     2|       85|     115|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      62|    -|
|Register             |        -|     -|       34|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     2|      119|     196|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------+---------+----+----+-----+-----+
    |             Instance             |         Module         | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------+------------------------+---------+----+----+-----+-----+
    |grp_matrixmul_Pipeline_Col_fu_64  |matrixmul_Pipeline_Col  |        0|   2|  85|  115|    0|
    +----------------------------------+------------------------+---------+----+----+-----+-----+
    |Total                             |                        |        0|   2|  85|  115|    0|
    +----------------------------------+------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_89_p2   |         +|   0|  0|   9|           2|           1|
    |ap_block_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln54_fu_83_p2  |      icmp|   0|  0|   8|           2|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  19|           5|           4|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |a_blk_n    |   9|          2|    1|          2|
    |ap_NS_fsm  |  26|          5|    1|          5|
    |b_read     |   9|          2|    1|          2|
    |i_fu_54    |   9|          2|    2|          4|
    |res_write  |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  62|         13|    6|         15|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                      |  4|   0|    4|          0|
    |ap_rst_reg                                     |  1|   0|    1|          0|
    |ap_rst_reg_1                                   |  1|   0|    1|          0|
    |ap_rst_reg_2                                   |  1|   0|    1|          0|
    |empty_10_reg_134                               |  8|   0|    8|          0|
    |grp_matrixmul_Pipeline_Col_fu_64_ap_start_reg  |  1|   0|    1|          0|
    |i_fu_54                                        |  2|   0|    2|          0|
    |tmp1_reg_139                                   |  8|   0|    8|          0|
    |tmp_s_reg_144                                  |  8|   0|    8|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          | 34|   0|   34|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_dout      |   in|   24|     ap_fifo|             a|       pointer|
|a_empty_n   |   in|    1|     ap_fifo|             a|       pointer|
|a_read      |  out|    1|     ap_fifo|             a|       pointer|
|b_dout      |   in|   24|     ap_fifo|             b|       pointer|
|b_empty_n   |   in|    1|     ap_fifo|             b|       pointer|
|b_read      |  out|    1|     ap_fifo|             b|       pointer|
|res_din     |  out|   16|     ap_fifo|           res|       pointer|
|res_full_n  |   in|    1|     ap_fifo|           res|       pointer|
|res_write   |  out|    1|     ap_fifo|           res|       pointer|
+------------+-----+-----+------------+--------------+--------------+

