<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1253pt" height="634pt"
 viewBox="0.00 0.00 1252.99 634.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 630)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-630 1248.9935,-630 1248.9935,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1223,-8 1223,-8 1229,-8 1235,-14 1235,-20 1235,-20 1235,-606 1235,-606 1235,-612 1229,-618 1223,-618 1223,-618 20,-618 20,-618 14,-618 8,-612 8,-606 8,-606 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="621.5" y="-602.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="621.5" y="-587.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1215,-16 1215,-16 1221,-16 1227,-22 1227,-28 1227,-28 1227,-560 1227,-560 1227,-566 1221,-572 1215,-572 1215,-572 28,-572 28,-572 22,-572 16,-566 16,-560 16,-560 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="621.5" y="-556.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="621.5" y="-541.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust8"><a xlink:title="branchPred=system.cpu.branchPred&#10;checker=Null&#10;clk_domain=system.clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=system.cpu.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=300000000&#10;mmu=system.cpu.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu.tracer&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M347,-24C347,-24 1205,-24 1205,-24 1211,-24 1217,-30 1217,-36 1217,-36 1217,-332 1217,-332 1217,-338 1211,-344 1205,-344 1205,-344 347,-344 347,-344 341,-344 335,-338 335,-332 335,-332 335,-36 335,-36 335,-30 341,-24 347,-24"/>
<text text-anchor="middle" x="776" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="776" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMinorCPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;dtb_walker=system.cpu.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb&#10;itb_walker=system.cpu.mmu.itb_walker&#10;&#13;elease_se=system.cpu.isa.release_se&#10;stage2_dtb=system.cpu.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M571,-154C571,-154 1197,-154 1197,-154 1203,-154 1209,-160 1209,-166 1209,-166 1209,-286 1209,-286 1209,-292 1203,-298 1197,-298 1197,-298 571,-298 571,-298 565,-298 559,-292 559,-286 559,-286 559,-166 559,-166 559,-160 565,-154 571,-154"/>
<text text-anchor="middle" x="884" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="884" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust15" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust15"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1084,-162C1084,-162 1189,-162 1189,-162 1195,-162 1201,-168 1201,-174 1201,-174 1201,-240 1201,-240 1201,-246 1195,-252 1189,-252 1189,-252 1084,-252 1084,-252 1078,-252 1072,-246 1072,-240 1072,-240 1072,-174 1072,-174 1072,-168 1078,-162 1084,-162"/>
<text text-anchor="middle" x="1136.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="1136.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust17" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust17"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M947,-162C947,-162 1052,-162 1052,-162 1058,-162 1064,-168 1064,-174 1064,-174 1064,-240 1064,-240 1064,-246 1058,-252 1052,-252 1052,-252 947,-252 947,-252 941,-252 935,-246 935,-240 935,-240 935,-174 935,-174 935,-168 941,-162 947,-162"/>
<text text-anchor="middle" x="999.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="999.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust19" class="cluster">
<title>cluster_system_cpu_mmu_stage2_itb_walker</title>
<g id="a_clust19"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M763,-162C763,-162 915,-162 915,-162 921,-162 927,-168 927,-174 927,-174 927,-240 927,-240 927,-246 921,-252 915,-252 915,-252 763,-252 763,-252 757,-252 751,-246 751,-240 751,-240 751,-174 751,-174 751,-168 757,-162 763,-162"/>
<text text-anchor="middle" x="839" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="839" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust21" class="cluster">
<title>cluster_system_cpu_mmu_stage2_dtb_walker</title>
<g id="a_clust21"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M579,-162C579,-162 731,-162 731,-162 737,-162 743,-168 743,-174 743,-174 743,-240 743,-240 743,-246 737,-252 731,-252 731,-252 579,-252 579,-252 573,-252 567,-246 567,-240 567,-240 567,-174 567,-174 567,-168 573,-162 579,-162"/>
<text text-anchor="middle" x="655" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="655" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust139" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust139"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M792,-32C792,-32 962,-32 962,-32 968,-32 974,-38 974,-44 974,-44 974,-110 974,-110 974,-116 968,-122 962,-122 962,-122 792,-122 792,-122 786,-122 780,-116 780,-110 780,-110 780,-44 780,-44 780,-38 786,-32 792,-32"/>
<text text-anchor="middle" x="877" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="877" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust145" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust145"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M355,-32C355,-32 525,-32 525,-32 531,-32 537,-38 537,-44 537,-44 537,-110 537,-110 537,-116 531,-122 525,-122 525,-122 355,-122 355,-122 349,-122 343,-116 343,-110 343,-110 343,-44 343,-44 343,-38 349,-32 355,-32"/>
<text text-anchor="middle" x="440" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="440" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust152" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust152"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-352C36,-352 288,-352 288,-352 294,-352 300,-358 300,-364 300,-364 300,-430 300,-430 300,-436 294,-442 288,-442 288,-442 36,-442 36,-442 30,-442 24,-436 24,-430 24,-430 24,-364 24,-364 24,-358 30,-352 36,-352"/>
<text text-anchor="middle" x="162" y="-426.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="162" y="-411.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust155" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust155"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=1&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M131,-162C131,-162 301,-162 301,-162 307,-162 313,-168 313,-174 313,-174 313,-240 313,-240 313,-246 307,-252 301,-252 301,-252 131,-252 131,-252 125,-252 119,-246 119,-240 119,-240 119,-174 119,-174 119,-168 125,-162 131,-162"/>
<text text-anchor="middle" x="216" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="216" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust161" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust161"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M641,-352C641,-352 893,-352 893,-352 899,-352 905,-358 905,-364 905,-364 905,-430 905,-430 905,-436 899,-442 893,-442 893,-442 641,-442 641,-442 635,-442 629,-436 629,-430 629,-430 629,-364 629,-364 629,-358 635,-352 641,-352"/>
<text text-anchor="middle" x="767" y="-426.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="767" y="-411.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust164" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust164"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-162C36,-162 99,-162 99,-162 105,-162 111,-168 111,-174 111,-174 111,-240 111,-240 111,-246 105,-252 99,-252 99,-252 36,-252 36,-252 30,-252 24,-246 24,-240 24,-240 24,-174 24,-174 24,-168 30,-162 36,-162"/>
<text text-anchor="middle" x="67.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="67.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M270,-526C270,-526 198,-526 198,-526 192,-526 186,-520 186,-514 186,-514 186,-502 186,-502 186,-496 192,-490 198,-490 198,-490 270,-490 270,-490 276,-490 282,-496 282,-502 282,-502 282,-514 282,-514 282,-520 276,-526 270,-526"/>
<text text-anchor="middle" x="234" y="-504.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node12" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M280,-396C280,-396 188,-396 188,-396 182,-396 176,-390 176,-384 176,-384 176,-372 176,-372 176,-366 182,-360 188,-360 188,-360 280,-360 280,-360 286,-360 292,-366 292,-372 292,-372 292,-384 292,-384 292,-390 286,-396 280,-396"/>
<text text-anchor="middle" x="234" y="-374.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M234,-489.9241C234,-468.3139 234,-431.8868 234,-406.4801"/>
<polygon fill="#000000" stroke="#000000" points="237.5001,-406.3415 234,-396.3415 230.5001,-406.3415 237.5001,-406.3415"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M539,-206C539,-206 471,-206 471,-206 465,-206 459,-200 459,-194 459,-194 459,-182 459,-182 459,-176 465,-170 471,-170 471,-170 539,-170 539,-170 545,-170 551,-176 551,-182 551,-182 551,-194 551,-194 551,-200 545,-206 539,-206"/>
<text text-anchor="middle" x="505" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M852,-76C852,-76 800,-76 800,-76 794,-76 788,-70 788,-64 788,-64 788,-52 788,-52 788,-46 794,-40 800,-40 800,-40 852,-40 852,-40 858,-40 864,-46 864,-52 864,-52 864,-64 864,-64 864,-70 858,-76 852,-76"/>
<text text-anchor="middle" x="826" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M533.654,-169.8257C542.8396,-164.3762 553.1794,-158.6246 563,-154 635.8605,-119.6895 724.5759,-89.5783 778.1025,-72.6029"/>
<polygon fill="#000000" stroke="#000000" points="779.189,-75.9303 787.6759,-69.5881 777.0863,-69.2536 779.189,-75.9303"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M429,-206C429,-206 355,-206 355,-206 349,-206 343,-200 343,-194 343,-194 343,-182 343,-182 343,-176 349,-170 355,-170 355,-170 429,-170 429,-170 435,-170 441,-176 441,-182 441,-182 441,-194 441,-194 441,-200 435,-206 429,-206"/>
<text text-anchor="middle" x="392" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M517,-76C517,-76 465,-76 465,-76 459,-76 453,-70 453,-64 453,-64 453,-52 453,-52 453,-46 459,-40 465,-40 465,-40 517,-40 517,-40 523,-40 529,-46 529,-52 529,-52 529,-64 529,-64 529,-70 523,-76 517,-76"/>
<text text-anchor="middle" x="491" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M406.5133,-169.9201C417.0364,-156.7288 431.5463,-138.3696 444,-122 453.3119,-109.7601 463.4336,-96.0338 471.8909,-84.4412"/>
<polygon fill="#000000" stroke="#000000" points="474.9411,-86.1979 477.9929,-76.052 469.2802,-82.0803 474.9411,-86.1979"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1122,-206C1122,-206 1092,-206 1092,-206 1086,-206 1080,-200 1080,-194 1080,-194 1080,-182 1080,-182 1080,-176 1086,-170 1092,-170 1092,-170 1122,-170 1122,-170 1128,-170 1134,-176 1134,-182 1134,-182 1134,-194 1134,-194 1134,-200 1128,-206 1122,-206"/>
<text text-anchor="middle" x="1107" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M985,-206C985,-206 955,-206 955,-206 949,-206 943,-200 943,-194 943,-194 943,-182 943,-182 943,-176 949,-170 955,-170 955,-170 985,-170 985,-170 991,-170 997,-176 997,-182 997,-182 997,-194 997,-194 997,-200 991,-206 985,-206"/>
<text text-anchor="middle" x="970" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_stage2_itb_walker_port -->
<g id="node6" class="node">
<title>system_cpu_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M854,-206C854,-206 824,-206 824,-206 818,-206 812,-200 812,-194 812,-194 812,-182 812,-182 812,-176 818,-170 824,-170 824,-170 854,-170 854,-170 860,-170 866,-176 866,-182 866,-182 866,-194 866,-194 866,-200 860,-206 854,-206"/>
<text text-anchor="middle" x="839" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_mmu_stage2_dtb_walker_port -->
<g id="node7" class="node">
<title>system_cpu_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M723,-206C723,-206 693,-206 693,-206 687,-206 681,-200 681,-194 681,-194 681,-182 681,-182 681,-176 687,-170 693,-170 693,-170 723,-170 723,-170 729,-170 735,-176 735,-182 735,-182 735,-194 735,-194 735,-200 729,-206 723,-206"/>
<text text-anchor="middle" x="708" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M954,-76C954,-76 894,-76 894,-76 888,-76 882,-70 882,-64 882,-64 882,-52 882,-52 882,-46 888,-40 894,-40 894,-40 954,-40 954,-40 960,-40 966,-46 966,-52 966,-52 966,-64 966,-64 966,-70 960,-76 954,-76"/>
<text text-anchor="middle" x="924" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M423,-76C423,-76 363,-76 363,-76 357,-76 351,-70 351,-64 351,-64 351,-52 351,-52 351,-46 357,-40 363,-40 363,-40 423,-40 423,-40 429,-40 435,-46 435,-52 435,-52 435,-64 435,-64 435,-70 429,-76 423,-76"/>
<text text-anchor="middle" x="393" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side -->
<g id="node15" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M199,-206C199,-206 139,-206 139,-206 133,-206 127,-200 127,-194 127,-194 127,-182 127,-182 127,-176 133,-170 139,-170 139,-170 199,-170 199,-170 205,-170 211,-176 211,-182 211,-182 211,-194 211,-194 211,-200 205,-206 199,-206"/>
<text text-anchor="middle" x="169" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge4" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="#000000" d="M222.4373,-350.408C221.5934,-348.2472 220.7716,-346.0925 220,-344 201.8604,-294.8092 183.4498,-235.7403 174.5287,-206.4052"/>
<polygon fill="#000000" stroke="#000000" points="219.2142,-351.7741 226.1912,-359.7473 225.7091,-349.1635 219.2142,-351.7741"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node13" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M145.5,-396C145.5,-396 44.5,-396 44.5,-396 38.5,-396 32.5,-390 32.5,-384 32.5,-384 32.5,-372 32.5,-372 32.5,-366 38.5,-360 44.5,-360 44.5,-360 145.5,-360 145.5,-360 151.5,-360 157.5,-366 157.5,-372 157.5,-372 157.5,-384 157.5,-384 157.5,-390 151.5,-396 145.5,-396"/>
<text text-anchor="middle" x="95" y="-374.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node18" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M91,-206C91,-206 61,-206 61,-206 55,-206 49,-200 49,-194 49,-194 49,-182 49,-182 49,-176 55,-170 61,-170 61,-170 91,-170 91,-170 97,-170 103,-176 103,-182 103,-182 103,-194 103,-194 103,-200 97,-206 91,-206"/>
<text text-anchor="middle" x="76" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge5" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="#000000" d="M93.1782,-359.782C89.8515,-326.5153 82.773,-255.7296 78.8196,-216.1957"/>
<polygon fill="#000000" stroke="#000000" points="82.294,-215.7649 77.8163,-206.1628 75.3288,-216.4615 82.294,-215.7649"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node14" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M293,-206C293,-206 241,-206 241,-206 235,-206 229,-200 229,-194 229,-194 229,-182 229,-182 229,-176 235,-170 241,-170 241,-170 293,-170 293,-170 299,-170 305,-176 305,-182 305,-182 305,-194 305,-194 305,-200 299,-206 293,-206"/>
<text text-anchor="middle" x="267" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node16" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M885,-396C885,-396 793,-396 793,-396 787,-396 781,-390 781,-384 781,-384 781,-372 781,-372 781,-366 787,-360 793,-360 793,-360 885,-360 885,-360 891,-360 897,-366 897,-372 897,-372 897,-384 897,-384 897,-390 891,-396 885,-396"/>
<text text-anchor="middle" x="839" y="-374.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_itb_walker_port -->
<g id="edge8" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_itb_walker_port</title>
<path fill="none" stroke="#000000" d="M907.4529,-371.6948C970.5418,-365.2678 1056.1548,-354.7422 1068,-344 1107.4978,-308.18 1109.7671,-238.9718 1108.3731,-206.1363"/>
<polygon fill="#000000" stroke="#000000" points="906.743,-368.2483 897.1425,-372.7294 907.442,-375.2134 906.743,-368.2483"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_dtb_walker_port -->
<g id="edge9" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_dtb_walker_port</title>
<path fill="none" stroke="#000000" d="M906.5624,-361.9326C915.7197,-357.3683 924.2652,-351.5122 931,-344 966.3141,-304.6098 970.7167,-238.0558 970.6211,-206.137"/>
<polygon fill="#000000" stroke="#000000" points="904.9582,-358.8155 897.2457,-366.0797 907.8048,-365.2106 904.9582,-358.8155"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_itb_walker_port -->
<g id="edge10" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="#000000" d="M839,-349.7387C839,-310.1703 839,-239.3881 839,-206.1628"/>
<polygon fill="#000000" stroke="#000000" points="835.5001,-349.782 839,-359.782 842.5001,-349.782 835.5001,-349.782"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_dtb_walker_port -->
<g id="edge11" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="#000000" d="M783.958,-356.3353C779.9216,-354.8403 775.9039,-353.3807 772,-352 761.0014,-348.1102 754.978,-352.5118 747,-344 710.7268,-305.2997 706.8138,-238.1138 707.2071,-206.0433"/>
<polygon fill="#000000" stroke="#000000" points="782.7733,-359.629 793.3655,-359.867 785.2336,-353.0756 782.7733,-359.629"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M907.364,-376.5221C1007.7653,-373.6344 1185.3892,-365.517 1205,-344 1261.8827,-281.5882 1254.1199,-222.6885 1205,-154 1176.6992,-114.4246 1037.3743,-81.0201 966.1273,-66.2008"/>
<polygon fill="#000000" stroke="#000000" points="907.2014,-373.0251 897.3024,-376.8014 907.3957,-380.0224 907.2014,-373.0251"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M789.6017,-356.6176C783.7556,-354.7513 777.8038,-353.1412 772,-352 759.9782,-349.6361 339.5846,-352.7417 331,-344 316.2082,-328.9374 325.0296,-174.2493 331,-154 339.8654,-123.932 361.4046,-94.4108 376.5964,-76.215"/>
<polygon fill="#000000" stroke="#000000" points="788.7007,-360.0092 799.2954,-359.9626 790.9841,-353.392 788.7007,-360.0092"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node17" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M750.5,-396C750.5,-396 649.5,-396 649.5,-396 643.5,-396 637.5,-390 637.5,-384 637.5,-384 637.5,-372 637.5,-372 637.5,-366 643.5,-360 649.5,-360 649.5,-360 750.5,-360 750.5,-360 756.5,-360 762.5,-366 762.5,-372 762.5,-372 762.5,-384 762.5,-384 762.5,-390 756.5,-396 750.5,-396"/>
<text text-anchor="middle" x="700" y="-374.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge12" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="#000000" d="M637.1924,-376.118C535.4237,-372.5218 343.3534,-363.2554 319,-344 280.0343,-313.1911 270.0149,-252.1949 267.5941,-216.2803"/>
<polygon fill="#000000" stroke="#000000" points="271.0744,-215.8069 267.0631,-206.0007 264.0837,-216.168 271.0744,-215.8069"/>
</g>
</g>
</svg>
