<stg><name>Crypto_Pipeline_VITIS_LOOP_176_11</name>


<trans_list>

<trans id="92" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:1 %trunc_ln11_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln11_2

]]></Node>
<StgValue><ssdm name="trunc_ln11_2_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:2 %n_inv_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %n_inv

]]></Node>
<StgValue><ssdm name="n_inv_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i13 0, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc282

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc282:0 %i_4 = load i13 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc282:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc282:2 %icmp_ln176 = icmp_eq  i13 %i_4, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc282:3 %add_ln176 = add i13 %i_4, i13 1

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc282:4 %br_ln176 = br i1 %icmp_ln176, void %for.inc282.split, void %VITIS_LOOP_181_13.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="13">
<![CDATA[
for.inc282.split:0 %i_9_cast = zext i13 %i_4

]]></Node>
<StgValue><ssdm name="i_9_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc282.split:3 %DataTemp_addr = getelementptr i32 %DataTemp, i64 0, i64 %i_9_cast

]]></Node>
<StgValue><ssdm name="DataTemp_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="12">
<![CDATA[
for.inc282.split:4 %DataTemp_load = load i12 %DataTemp_addr

]]></Node>
<StgValue><ssdm name="DataTemp_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc282.split:7 %store_ln176 = store i13 %add_ln176, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="12">
<![CDATA[
for.inc282.split:4 %DataTemp_load = load i12 %DataTemp_addr

]]></Node>
<StgValue><ssdm name="DataTemp_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="2">
<![CDATA[
for.inc282.split:5 %call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="36" st_id="4" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="2">
<![CDATA[
for.inc282.split:5 %call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="37" st_id="5" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="2">
<![CDATA[
for.inc282.split:5 %call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="38" st_id="6" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="2">
<![CDATA[
for.inc282.split:5 %call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="39" st_id="7" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="2">
<![CDATA[
for.inc282.split:5 %call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="40" st_id="8" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="2">
<![CDATA[
for.inc282.split:5 %call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="41" st_id="9" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="2">
<![CDATA[
for.inc282.split:5 %call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="42" st_id="10" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="2">
<![CDATA[
for.inc282.split:5 %call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="43" st_id="11" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="2">
<![CDATA[
for.inc282.split:5 %call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="44" st_id="12" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="2">
<![CDATA[
for.inc282.split:5 %call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="45" st_id="13" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="2">
<![CDATA[
for.inc282.split:5 %call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="46" st_id="14" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="2">
<![CDATA[
for.inc282.split:5 %call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="47" st_id="15" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="2">
<![CDATA[
for.inc282.split:5 %call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="48" st_id="16" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="19" op_3_bw="2">
<![CDATA[
for.inc282.split:5 %call_ret = call i32 @MUL_MOD.1, i32 %DataTemp_load, i19 %n_inv_read, i2 %trunc_ln11_2_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="53" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
VITIS_LOOP_181_13.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="49" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc282.split:1 %speclooptripcount_ln176 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln176"/></StgValue>
</operation>

<operation id="50" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc282.split:2 %specloopname_ln176 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln176"/></StgValue>
</operation>

<operation id="51" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
for.inc282.split:6 %store_ln177 = store i32 %call_ret, i12 %DataTemp_addr

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="52" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
for.inc282.split:8 %br_ln176 = br void %for.inc282

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
