INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'cleit' on host 'desktop-5mp17pp' (Windows NT_amd64 version 6.2) on Thu Aug 13 10:39:05 -0300 2020
INFO: [HLS 200-10] In directory 'C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/HLS-float'
INFO: [HLS 200-10] Opening project 'C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/HLS-float/CMFtestefloat'.
INFO: [HLS 200-10] Adding design file 'CMFtestefloat.c' to the project
INFO: [HLS 200-10] Adding design file 'CMFtestefloat.h' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/HLS-float/CMFtestefloat/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'CMFtestefloat.c' ... 
WARNING: [HLS 200-40] CMFtestefloat.c:1:10: fatal error: 'CMFtestePrecision.h' file not found
#include "CMFtestePrecision.h"
         ^
1 error generated.
C preprocessor failed.
    while executing
"source C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/HLS-float/CMFtestefloat/solution1/csynth.tcl"
    invoked from within
"hls::main C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/HLS-float/CMFtestefloat/solution1/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
