Fitter report for Jiaotong_Lights
Fri Oct 14 22:05:16 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Oct 14 22:05:16 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; Jiaotong_Lights                             ;
; Top-level Entity Name              ; Jiaotong_Lights                             ;
; Family                             ; Cyclone IV GX                               ;
; Device                             ; EP4CGX15BF14C6                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,341 / 14,400 ( 30 % )                     ;
;     Total combinational functions  ; 4,341 / 14,400 ( 30 % )                     ;
;     Dedicated logic registers      ; 7 / 14,400 ( < 1 % )                        ;
; Total registers                    ; 7                                           ;
; Total pins                         ; 31 / 81 ( 38 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 552,960 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0 / 2 ( 0 % )                               ;
; Total GXB Receiver Channel PMA     ; 0 / 2 ( 0 % )                               ;
; Total GXB Transmitter Channel PCS  ; 0 / 2 ( 0 % )                               ;
; Total GXB Transmitter Channel PMA  ; 0 / 2 ( 0 % )                               ;
; Total PLLs                         ; 0 / 3 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.42        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   8.3%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+------------------------+-------------------------------+
; Pin Name               ; Reason                        ;
+------------------------+-------------------------------+
; mainroad_lights[0]     ; Incomplete set of assignments ;
; mainroad_lights[1]     ; Incomplete set of assignments ;
; mainroad_lights[2]     ; Incomplete set of assignments ;
; branchroad_lights[0]   ; Incomplete set of assignments ;
; branchroad_lights[1]   ; Incomplete set of assignments ;
; branchroad_lights[2]   ; Incomplete set of assignments ;
; mainroad_time_BCD[0]   ; Incomplete set of assignments ;
; mainroad_time_BCD[1]   ; Incomplete set of assignments ;
; mainroad_time_BCD[2]   ; Incomplete set of assignments ;
; mainroad_time_BCD[3]   ; Incomplete set of assignments ;
; mainroad_time_BCD[4]   ; Incomplete set of assignments ;
; mainroad_time_BCD[5]   ; Incomplete set of assignments ;
; mainroad_time_BCD[6]   ; Incomplete set of assignments ;
; mainroad_time_BCD[7]   ; Incomplete set of assignments ;
; branchroad_time_BCD[0] ; Incomplete set of assignments ;
; branchroad_time_BCD[1] ; Incomplete set of assignments ;
; branchroad_time_BCD[2] ; Incomplete set of assignments ;
; branchroad_time_BCD[3] ; Incomplete set of assignments ;
; branchroad_time_BCD[4] ; Incomplete set of assignments ;
; branchroad_time_BCD[5] ; Incomplete set of assignments ;
; branchroad_time_BCD[6] ; Incomplete set of assignments ;
; branchroad_time_BCD[7] ; Incomplete set of assignments ;
; cnt[0]                 ; Incomplete set of assignments ;
; cnt[1]                 ; Incomplete set of assignments ;
; cnt[2]                 ; Incomplete set of assignments ;
; cnt[3]                 ; Incomplete set of assignments ;
; cnt[4]                 ; Incomplete set of assignments ;
; cnt[5]                 ; Incomplete set of assignments ;
; cnt[6]                 ; Incomplete set of assignments ;
; ctr                    ; Incomplete set of assignments ;
; clk                    ; Incomplete set of assignments ;
+------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4423 ) ; 0.00 % ( 0 / 4423 )        ; 0.00 % ( 0 / 4423 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4423 ) ; 0.00 % ( 0 / 4423 )        ; 0.00 % ( 0 / 4423 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4413 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/output_files/Jiaotong_Lights.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 4,341 / 14,400 ( 30 % ) ;
;     -- Combinational with no register       ; 4334                    ;
;     -- Register only                        ; 0                       ;
;     -- Combinational with a register        ; 7                       ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 1267                    ;
;     -- 3 input functions                    ; 1398                    ;
;     -- <=2 input functions                  ; 1676                    ;
;     -- Register only                        ; 0                       ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 2845                    ;
;     -- arithmetic mode                      ; 1496                    ;
;                                             ;                         ;
; Total registers*                            ; 7 / 14,733 ( < 1 % )    ;
;     -- Dedicated logic registers            ; 7 / 14,400 ( < 1 % )    ;
;     -- I/O registers                        ; 0 / 333 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 335 / 900 ( 37 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 31 / 81 ( 38 % )        ;
;     -- Clock pins                           ; 0 / 6 ( 0 % )           ;
;     -- Dedicated input pins                 ; 0 / 12 ( 0 % )          ;
;                                             ;                         ;
; Global signals                              ; 2                       ;
; M9Ks                                        ; 0 / 60 ( 0 % )          ;
; Total block memory bits                     ; 0 / 552,960 ( 0 % )     ;
; Total block memory implementation bits      ; 0 / 552,960 ( 0 % )     ;
; PLLs                                        ; 0 / 3 ( 0 % )           ;
; Global clocks                               ; 2 / 20 ( 10 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; GXB Receiver channel PCSs                   ; 0 / 2 ( 0 % )           ;
; GXB Receiver channel PMAs                   ; 0 / 2 ( 0 % )           ;
; GXB Transmitter channel PCSs                ; 0 / 2 ( 0 % )           ;
; GXB Transmitter channel PMAs                ; 0 / 2 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 7% / 6% / 9%            ;
; Peak interconnect usage (total/H/V)         ; 17% / 13% / 22%         ;
; Maximum fan-out                             ; 103                     ;
; Highest non-global fan-out                  ; 103                     ;
; Total fan-out                               ; 12427                   ;
; Average fan-out                             ; 2.81                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 4341 / 14400 ( 30 % ) ; 0 / 14400 ( 0 % )              ;
;     -- Combinational with no register       ; 4334                  ; 0                              ;
;     -- Register only                        ; 0                     ; 0                              ;
;     -- Combinational with a register        ; 7                     ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1267                  ; 0                              ;
;     -- 3 input functions                    ; 1398                  ; 0                              ;
;     -- <=2 input functions                  ; 1676                  ; 0                              ;
;     -- Register only                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 2845                  ; 0                              ;
;     -- arithmetic mode                      ; 1496                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 7                     ; 0                              ;
;     -- Dedicated logic registers            ; 7 / 14400 ( < 1 % )   ; 0 / 14400 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 335 / 900 ( 37 % )    ; 0 / 900 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 31                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0                     ; 0                              ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; Clock control block                         ; 2 / 23 ( 8 % )        ; 0 / 23 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 12422                 ; 5                              ;
;     -- Registered Connections               ; 100                   ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 2                     ; 0                              ;
;     -- Output Ports                         ; 29                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                              ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; clk  ; M9    ; 4        ; 24           ; 0            ; 0            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; ctr  ; M11   ; 4        ; 29           ; 0            ; 7            ; 30                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; branchroad_lights[0]   ; M13   ; 5        ; 33           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; branchroad_lights[1]   ; K11   ; 5        ; 33           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; branchroad_lights[2]   ; B13   ; 7        ; 26           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; branchroad_time_BCD[0] ; N6    ; 3        ; 12           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; branchroad_time_BCD[1] ; N9    ; 4        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; branchroad_time_BCD[2] ; M6    ; 3        ; 12           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; branchroad_time_BCD[3] ; M4    ; 3        ; 8            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; branchroad_time_BCD[4] ; N13   ; 5        ; 33           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; branchroad_time_BCD[5] ; L5    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; branchroad_time_BCD[6] ; N4    ; 3        ; 10           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; branchroad_time_BCD[7] ; L7    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cnt[0]                 ; N10   ; 4        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cnt[1]                 ; N11   ; 4        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cnt[2]                 ; N8    ; 4        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cnt[3]                 ; K8    ; 4        ; 22           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cnt[4]                 ; K9    ; 4        ; 22           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cnt[5]                 ; N12   ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cnt[6]                 ; L9    ; 4        ; 24           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mainroad_lights[0]     ; K12   ; 5        ; 33           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mainroad_lights[1]     ; L11   ; 4        ; 31           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mainroad_lights[2]     ; K10   ; 4        ; 31           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mainroad_time_BCD[0]   ; A11   ; 7        ; 20           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mainroad_time_BCD[1]   ; H10   ; 5        ; 33           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mainroad_time_BCD[2]   ; J13   ; 5        ; 33           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mainroad_time_BCD[3]   ; K13   ; 5        ; 33           ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mainroad_time_BCD[4]   ; B6    ; 8        ; 14           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mainroad_time_BCD[5]   ; A7    ; 8        ; 12           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mainroad_time_BCD[6]   ; F10   ; 6        ; 33           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mainroad_time_BCD[7]   ; C6    ; 8        ; 14           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                  ;
+----------+-----------------------+--------------------------+------------------------+---------------------------+
; Location ; Pin Name              ; Reserved As              ; User Signal Name       ; Pin Type                  ;
+----------+-----------------------+--------------------------+------------------------+---------------------------+
; L3       ; MSEL2                 ; -                        ; -                      ; Dedicated Programming Pin ;
; N3       ; MSEL1                 ; -                        ; -                      ; Dedicated Programming Pin ;
; K5       ; MSEL0                 ; -                        ; -                      ; Dedicated Programming Pin ;
; J5       ; CONF_DONE             ; -                        ; -                      ; Dedicated Programming Pin ;
; K6       ; nSTATUS               ; -                        ; -                      ; Dedicated Programming Pin ;
; N4       ; DIFFIO_B1p, CRC_ERROR ; Use as regular IO        ; branchroad_time_BCD[6] ; Dual Purpose Pin          ;
; N5       ; DIFFIO_B1n, NCEO      ; Use as programming pin   ; ~ALTERA_NCEO~          ; Dual Purpose Pin          ;
; M6       ; DIFFIO_B2p, INIT_DONE ; Use as regular IO        ; branchroad_time_BCD[2] ; Dual Purpose Pin          ;
; A5       ; DATA0                 ; As input tri-stated      ; ~ALTERA_DATA0~         ; Dual Purpose Pin          ;
; B5       ; ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO~          ; Dual Purpose Pin          ;
; C5       ; NCSO                  ; As input tri-stated      ; ~ALTERA_NCSO~          ; Dual Purpose Pin          ;
; A4       ; DCLK                  ; As output driving ground ; ~ALTERA_DCLK~          ; Dual Purpose Pin          ;
; D5       ; nCONFIG               ; -                        ; -                      ; Dedicated Programming Pin ;
; C4       ; nCE                   ; -                        ; -                      ; Dedicated Programming Pin ;
+----------+-----------------------+--------------------------+------------------------+---------------------------+


+-------------------------------------------------------------------------------+
; I/O Bank Usage                                                                ;
+----------+------------------+---------------+--------------+------------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+------------------+---------------+--------------+------------------+
; QL0      ; 0 / 8 ( 0 % )    ; --            ; --           ; --               ;
; 3        ; 7 / 8 ( 88 % )   ; 2.5V          ; --           ; --               ;
; 3A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 4        ; 12 / 14 ( 86 % ) ; 2.5V          ; --           ; --               ;
; 5        ; 7 / 12 ( 58 % )  ; 2.5V          ; --           ; --               ;
; 6        ; 1 / 12 ( 8 % )   ; 2.5V          ; --           ; --               ;
; 7        ; 2 / 14 ( 14 % )  ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 8        ; 3 / 5 ( 60 % )   ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % )  ; 2.5V          ; --           ; --               ;
+----------+------------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 99         ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ; 98         ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ; 96         ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 93         ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 90         ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A6       ; 89         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 87         ; 8        ; mainroad_time_BCD[5]                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 88         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 81         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 82         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A11      ; 79         ; 7        ; mainroad_time_BCD[0]                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 80         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 73         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 97         ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 91         ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B6       ; 86         ; 8        ; mainroad_time_BCD[4]                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B8       ; 77         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 76         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B11      ; 75         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ; 74         ; 7        ; branchroad_lights[2]                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C4       ; 95         ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 92         ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 85         ; 8        ; mainroad_time_BCD[7]                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 78         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 69         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 70         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 71         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ; 94         ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D7       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 65         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D11      ; 68         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D12      ; 67         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D13      ; 72         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 83         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E7       ; 84         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ; 66         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ; 63         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 64         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F10      ; 62         ; 6        ; mainroad_time_BCD[6]                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F11      ; 61         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F12      ; 58         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F13      ; 57         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 60         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G10      ; 59         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ; 55         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H10      ; 52         ; 5        ; mainroad_time_BCD[1]                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 51         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H13      ; 56         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 3A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; J7       ; 30         ; 3A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ; 53         ; 5        ; mainroad_time_BCD[2]                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 35         ; 4        ; cnt[3]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K9       ; 36         ; 4        ; cnt[4]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K10      ; 43         ; 4        ; mainroad_lights[2]                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K11      ; 48         ; 5        ; branchroad_lights[1]                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K12      ; 47         ; 5        ; mainroad_lights[0]                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K13      ; 54         ; 5        ; mainroad_time_BCD[3]                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 21         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L5       ; 27         ; 3        ; branchroad_time_BCD[5]                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L6       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ; 28         ; 3        ; branchroad_time_BCD[7]                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L9       ; 37         ; 4        ; cnt[6]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L11      ; 44         ; 4        ; mainroad_lights[1]                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L12      ; 50         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 49         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ; 22         ; 3        ; branchroad_time_BCD[3]                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 25         ; 3        ; branchroad_time_BCD[2]                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M7       ; 31         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 38         ; 4        ; clk                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ; 41         ; 4        ; ctr                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ; 46         ; 5        ; branchroad_lights[0]                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 23         ; 3        ; branchroad_time_BCD[6]                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N5       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 26         ; 3        ; branchroad_time_BCD[0]                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ; 32         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N8       ; 33         ; 4        ; cnt[2]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 34         ; 4        ; branchroad_time_BCD[1]                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ; 39         ; 4        ; cnt[0]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N11      ; 40         ; 4        ; cnt[1]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 42         ; 4        ; cnt[5]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N13      ; 45         ; 5        ; branchroad_time_BCD[4]                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                              ; Library Name ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------+--------------+
; |Jiaotong_Lights                       ; 4341 (222)  ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 31   ; 0            ; 4334 (215)   ; 0 (0)             ; 7 (7)            ; |Jiaotong_Lights                                                                                                 ; work         ;
;    |lpm_divide:Div0|                   ; 140 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 140 (0)      ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Div0                                                                                 ; work         ;
;       |lpm_divide_j4p:auto_generated|  ; 140 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 140 (0)      ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Div0|lpm_divide_j4p:auto_generated                                                   ; work         ;
;          |abs_divider_kbg:divider|     ; 140 (64)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 140 (64)     ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider                           ; work         ;
;             |alt_u_div_0bf:divider|    ; 69 (69)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 69 (69)      ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider     ; work         ;
;             |lpm_abs_c4a:my_abs_num|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|lpm_abs_c4a:my_abs_num    ; work         ;
;    |lpm_divide:Div1|                   ; 141 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 141 (0)      ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Div1                                                                                 ; work         ;
;       |lpm_divide_j4p:auto_generated|  ; 141 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 141 (0)      ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Div1|lpm_divide_j4p:auto_generated                                                   ; work         ;
;          |abs_divider_kbg:divider|     ; 141 (64)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 141 (64)     ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider                           ; work         ;
;             |alt_u_div_0bf:divider|    ; 69 (69)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 69 (69)      ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider     ; work         ;
;             |lpm_abs_c4a:my_abs_num|   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|lpm_abs_c4a:my_abs_num    ; work         ;
;    |lpm_divide:Mod0|                   ; 1546 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1546 (0)     ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod0                                                                                 ; work         ;
;       |lpm_divide_6uo:auto_generated|  ; 1546 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1546 (0)     ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod0|lpm_divide_6uo:auto_generated                                                   ; work         ;
;          |abs_divider_4dg:divider|     ; 1546 (8)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1546 (8)     ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider                           ; work         ;
;             |alt_u_div_0ef:divider|    ; 1498 (1498) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1498 (1498)  ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider     ; work         ;
;             |lpm_abs_c4a:my_abs_num|   ; 40 (40)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num    ; work         ;
;    |lpm_divide:Mod1|                   ; 377 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 377 (0)      ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod1                                                                                 ; work         ;
;       |lpm_divide_fgm:auto_generated|  ; 377 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 377 (0)      ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod1|lpm_divide_fgm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_anh:divider| ; 377 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 377 (0)      ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod1|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider                       ; work         ;
;             |alt_u_div_2ef:divider|    ; 377 (377)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 377 (377)    ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod1|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider ; work         ;
;    |lpm_divide:Mod2|                   ; 1538 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1538 (0)     ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod2                                                                                 ; work         ;
;       |lpm_divide_6uo:auto_generated|  ; 1538 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1538 (0)     ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod2|lpm_divide_6uo:auto_generated                                                   ; work         ;
;          |abs_divider_4dg:divider|     ; 1538 (8)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1538 (8)     ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider                           ; work         ;
;             |alt_u_div_0ef:divider|    ; 1498 (1498) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1498 (1498)  ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider     ; work         ;
;             |lpm_abs_c4a:my_abs_num|   ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num    ; work         ;
;    |lpm_divide:Mod3|                   ; 377 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 377 (0)      ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod3                                                                                 ; work         ;
;       |lpm_divide_fgm:auto_generated|  ; 377 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 377 (0)      ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod3|lpm_divide_fgm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_anh:divider| ; 377 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 377 (0)      ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider                       ; work         ;
;             |alt_u_div_2ef:divider|    ; 377 (377)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 377 (377)    ; 0 (0)             ; 0 (0)            ; |Jiaotong_Lights|lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider ; work         ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                   ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------------+----------+---------------+---------------+-----------------------+-----+------+
; mainroad_lights[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mainroad_lights[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mainroad_lights[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; branchroad_lights[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; branchroad_lights[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; branchroad_lights[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mainroad_time_BCD[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mainroad_time_BCD[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mainroad_time_BCD[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mainroad_time_BCD[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mainroad_time_BCD[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mainroad_time_BCD[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mainroad_time_BCD[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mainroad_time_BCD[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; branchroad_time_BCD[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; branchroad_time_BCD[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; branchroad_time_BCD[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; branchroad_time_BCD[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; branchroad_time_BCD[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; branchroad_time_BCD[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; branchroad_time_BCD[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; branchroad_time_BCD[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cnt[0]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cnt[1]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cnt[2]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cnt[3]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cnt[4]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cnt[5]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cnt[6]                 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ctr                    ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; clk                    ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
+------------------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                              ;
+-------------------------------+-------------------+---------+
; Source Pin / Fanout           ; Pad To Core Index ; Setting ;
+-------------------------------+-------------------+---------+
; ctr                           ;                   ;         ;
;      - comb~6                 ; 1                 ; 6       ;
;      - mainroad_lights[0]~1   ; 1                 ; 6       ;
;      - comb~7                 ; 1                 ; 6       ;
;      - mainroad_lights[1]~2   ; 1                 ; 6       ;
;      - branchroad_lights[0]~0 ; 1                 ; 6       ;
;      - comb~8                 ; 1                 ; 6       ;
;      - branchroad_lights[0]~1 ; 1                 ; 6       ;
;      - comb~9                 ; 1                 ; 6       ;
;      - comb~10                ; 1                 ; 6       ;
;      - comb~11                ; 1                 ; 6       ;
;      - cnt[6]~9               ; 1                 ; 6       ;
;      - comb~12                ; 1                 ; 6       ;
;      - comb~13                ; 1                 ; 6       ;
;      - comb~14                ; 1                 ; 6       ;
;      - mainroad_time[31]      ; 1                 ; 6       ;
;      - mainroad_time[0]       ; 1                 ; 6       ;
;      - mainroad_time[1]       ; 1                 ; 6       ;
;      - mainroad_time[6]       ; 1                 ; 6       ;
;      - mainroad_time[5]       ; 1                 ; 6       ;
;      - mainroad_time[4]       ; 1                 ; 6       ;
;      - mainroad_time[3]       ; 1                 ; 6       ;
;      - mainroad_time[2]       ; 1                 ; 6       ;
;      - branchroad_time[31]    ; 1                 ; 6       ;
;      - branchroad_time[0]     ; 1                 ; 6       ;
;      - branchroad_time[1]     ; 1                 ; 6       ;
;      - branchroad_time[6]     ; 1                 ; 6       ;
;      - branchroad_time[5]     ; 1                 ; 6       ;
;      - branchroad_time[4]     ; 1                 ; 6       ;
;      - branchroad_time[3]     ; 1                 ; 6       ;
;      - branchroad_time[2]     ; 1                 ; 6       ;
; clk                           ;                   ;         ;
;      - cnt[0]~reg0            ; 1                 ; 0       ;
;      - cnt[1]~reg0            ; 1                 ; 0       ;
;      - cnt[2]~reg0            ; 1                 ; 0       ;
;      - cnt[3]~reg0            ; 1                 ; 0       ;
;      - cnt[4]~reg0            ; 1                 ; 0       ;
;      - cnt[5]~reg0            ; 1                 ; 0       ;
;      - cnt[6]~reg0            ; 1                 ; 0       ;
+-------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                  ;
+----------------------+-------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                 ; Location          ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------+-------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clk                  ; PIN_M9            ; 7       ; Clock        ; no     ; --                   ; --               ; --                        ;
; cnt[6]~9             ; LCCOMB_X24_Y3_N2  ; 7       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; mainroad_lights[2]~0 ; LCCOMB_X24_Y3_N0  ; 8       ; Latch enable ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; mainroad_time[2]~17  ; LCCOMB_X24_Y3_N24 ; 8       ; Latch enable ; yes    ; Global Clock         ; GCLK19           ; --                        ;
+----------------------+-------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                     ;
+----------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                 ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; mainroad_lights[2]~0 ; LCCOMB_X24_Y3_N0  ; 8       ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; mainroad_time[2]~17  ; LCCOMB_X24_Y3_N24 ; 8       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+----------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                         ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------+---------+
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|_~0                                                    ; 103     ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|_~0                                                    ; 93      ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_30_result_int[31]~60 ; 92      ;
; lpm_divide:Mod1|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_30_result_int[31]~60 ; 92      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_29_result_int[30]~58     ; 89      ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_29_result_int[30]~58 ; 89      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_29_result_int[30]~58     ; 89      ;
; lpm_divide:Mod1|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_29_result_int[30]~58 ; 89      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_28_result_int[29]~56     ; 86      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_28_result_int[29]~56     ; 86      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_27_result_int[28]~54     ; 83      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_27_result_int[28]~54     ; 83      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_26_result_int[27]~52     ; 80      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_26_result_int[27]~52     ; 80      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_25_result_int[26]~50     ; 77      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_25_result_int[26]~50     ; 77      ;
; mainroad_time[31]                                                                                                            ; 76      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_24_result_int[25]~48     ; 74      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_24_result_int[25]~48     ; 74      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_23_result_int[24]~46     ; 71      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_23_result_int[24]~46     ; 71      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_22_result_int[23]~44     ; 68      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_22_result_int[23]~44     ; 68      ;
; branchroad_time[31]                                                                                                          ; 65      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_21_result_int[22]~42     ; 65      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_21_result_int[22]~42     ; 65      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_30_result_int[31]~60     ; 64      ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_31_result_int[32]~62 ; 64      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_30_result_int[31]~60     ; 64      ;
; lpm_divide:Mod1|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_31_result_int[32]~62 ; 64      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_20_result_int[21]~40     ; 62      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_20_result_int[21]~40     ; 62      ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_28_result_int[29]~56 ; 61      ;
; lpm_divide:Mod1|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_28_result_int[29]~56 ; 61      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_19_result_int[20]~38     ; 59      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_19_result_int[20]~38     ; 59      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_18_result_int[19]~36     ; 56      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_18_result_int[19]~36     ; 56      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_17_result_int[18]~34     ; 53      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_17_result_int[18]~34     ; 53      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_16_result_int[17]~32     ; 50      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_16_result_int[17]~32     ; 50      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_15_result_int[16]~30     ; 47      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_15_result_int[16]~30     ; 47      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_14_result_int[15]~28     ; 44      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_14_result_int[15]~28     ; 44      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_13_result_int[14]~26     ; 41      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_13_result_int[14]~26     ; 41      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_12_result_int[13]~24     ; 38      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_12_result_int[13]~24     ; 38      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_11_result_int[12]~22     ; 35      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_11_result_int[12]~22     ; 35      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_10_result_int[11]~20     ; 32      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_10_result_int[11]~20     ; 32      ;
; ctr~input                                                                                                                    ; 30      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_9_result_int[10]~18      ; 29      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_9_result_int[10]~18      ; 29      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_8_result_int[9]~16       ; 26      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_8_result_int[9]~16       ; 26      ;
; LessThan1~1                                                                                                                  ; 23      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_7_result_int[8]~14       ; 23      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_7_result_int[8]~14       ; 23      ;
; LessThan0~0                                                                                                                  ; 21      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_6_result_int[7]~12       ; 20      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_6_result_int[7]~12       ; 20      ;
; cnt[1]~reg0                                                                                                                  ; 18      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_5_result_int[6]~10       ; 17      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_5_result_int[6]~10       ; 17      ;
; cnt[6]~reg0                                                                                                                  ; 16      ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|op_1~60                                                ; 16      ;
; cnt[2]~reg0                                                                                                                  ; 15      ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider|add_sub_29_result_int[6]~10      ; 15      ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider|add_sub_28_result_int[6]~10      ; 15      ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider|add_sub_29_result_int[6]~10      ; 15      ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider|add_sub_28_result_int[6]~10      ; 15      ;
; cnt[5]~reg0                                                                                                                  ; 14      ;
; cnt[4]~reg0                                                                                                                  ; 14      ;
; cnt[3]~reg0                                                                                                                  ; 14      ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider|add_sub_27_result_int[6]~10      ; 14      ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider|add_sub_27_result_int[6]~10      ; 14      ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_4_result_int[5]~8        ; 13      ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_4_result_int[5]~8        ; 13      ;
; LessThan2~1                                                                                                                  ; 12      ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider|add_sub_30_result_int[6]~10      ; 12      ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider|add_sub_30_result_int[6]~10      ; 12      ;
; mainroad_lights[2]~0                                                                                                         ; 9       ;
; cnt[0]~reg0                                                                                                                  ; 9       ;
; branchroad_time[3]                                                                                                           ; 8       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[20]~12                     ; 8       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[12]~9                      ; 8       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_31_result_int[32]~62     ; 8       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|add_sub_31_result_int[32]~62     ; 8       ;
; clk~input                                                                                                                    ; 7       ;
; mainroad_time[3]                                                                                                             ; 7       ;
; cnt[6]~9                                                                                                                     ; 7       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[26]~12                     ; 7       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[14]~22                     ; 7       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[22]~18                     ; 7       ;
; branchroad_time[1]                                                                                                           ; 6       ;
; branchroad_time[0]                                                                                                           ; 6       ;
; mainroad_time[5]                                                                                                             ; 6       ;
; mainroad_time[1]                                                                                                             ; 6       ;
; mainroad_time[0]                                                                                                             ; 6       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[25]~25                                        ; 6       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[23]~23                                        ; 6       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[21]~21                                        ; 6       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[19]~19                                        ; 6       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[17]~17                                        ; 6       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[15]~15                                        ; 6       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[13]~13                                        ; 6       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[11]~11                                        ; 6       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[9]~9                                          ; 6       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[7]~7                                          ; 6       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[5]~5                                          ; 6       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[3]~3                                          ; 6       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[1]~1                                          ; 6       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|lpm_abs_c4a:my_abs_num|cs2a[2]~0                       ; 6       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[27]~15                                        ; 6       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|_~9                             ; 6       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[19]~13                                        ; 6       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|_~3                             ; 6       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[11]~11                                        ; 6       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[9]~9                                          ; 6       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[7]~7                                          ; 6       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[5]~5                                          ; 6       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[3]~3                                          ; 6       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[1]~1                                          ; 6       ;
; branchroad_time[4]                                                                                                           ; 5       ;
; branchroad_time[5]                                                                                                           ; 5       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[24]~11                     ; 5       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[22]~10                     ; 5       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[20]~9                      ; 5       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[18]~8                      ; 5       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[16]~7                      ; 5       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[14]~6                      ; 5       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[12]~5                      ; 5       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[10]~4                      ; 5       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[8]~3                       ; 5       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[6]~2                       ; 5       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[4]~1                       ; 5       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[2]~0                       ; 5       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[0]~0                                          ; 5       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[26]~14                     ; 5       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|_~8                             ; 5       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|_~7                             ; 5       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|_~6                             ; 5       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[18]~11                     ; 5       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|_~2                             ; 5       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|_~1                             ; 5       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|_~0                             ; 5       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[10]~8                      ; 5       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[8]~7                       ; 5       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[6]~6                       ; 5       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[4]~5                       ; 5       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[2]~4                       ; 5       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[0]~0                                          ; 5       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|lpm_abs_c4a:my_abs_num|cs2a[2]~0                       ; 5       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|op_1~60                                                ; 5       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider|add_sub_31_result_int[6]~10      ; 5       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider|add_sub_31_result_int[6]~10      ; 5       ;
; branchroad_time[2]                                                                                                           ; 4       ;
; branchroad_time[6]                                                                                                           ; 4       ;
; mainroad_time[2]                                                                                                             ; 4       ;
; mainroad_time[4]                                                                                                             ; 4       ;
; mainroad_time[6]                                                                                                             ; 4       ;
; Add3~0                                                                                                                       ; 4       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[2]~28                      ; 4       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[4]~27                      ; 4       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[6]~26                      ; 4       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[8]~25                      ; 4       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[10]~24                     ; 4       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[12]~23                     ; 4       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[14]~22                     ; 4       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[16]~21                     ; 4       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[18]~20                     ; 4       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[20]~19                     ; 4       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[22]~18                     ; 4       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[24]~17                     ; 4       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[26]~16                     ; 4       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[27]~27                                        ; 4       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|_~1                             ; 4       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|_~0                             ; 4       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|lpm_abs_c4a:my_abs_num|cs2a[4]~6                       ; 4       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[2]~29                      ; 4       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[4]~28                      ; 4       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[6]~27                      ; 4       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[8]~26                      ; 4       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[10]~25                     ; 4       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[12]~24                     ; 4       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[13]~22                                        ; 4       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[15]~21                                        ; 4       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[17]~20                                        ; 4       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[18]~21                     ; 4       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[20]~20                     ; 4       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[21]~19                                        ; 4       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[23]~18                                        ; 4       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[25]~17                                        ; 4       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[26]~17                     ; 4       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|lpm_abs_c4a:my_abs_num|cs2a[4]~5                       ; 4       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|lpm_abs_c4a:my_abs_num|cs2a[4]~1                       ; 4       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|op_1~0                                                 ; 4       ;
; Add11~8                                                                                                                      ; 4       ;
; Add11~6                                                                                                                      ; 4       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|op_1~0                                                 ; 4       ;
; Add7~8                                                                                                                       ; 4       ;
; Add7~6                                                                                                                       ; 4       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[29]~31                     ; 3       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[29]~30                     ; 3       ;
; Add3~2                                                                                                                       ; 3       ;
; branchroad_lights[0]~0                                                                                                       ; 3       ;
; Equal0~0                                                                                                                     ; 3       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|remainder[1]~1                                         ; 3       ;
; branchroad_time_BCD~4                                                                                                        ; 3       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[29]~14                     ; 3       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[29]~13                     ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[26]~26                                        ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[24]~24                                        ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[22]~22                                        ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[20]~20                                        ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[18]~18                                        ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[16]~16                                        ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[14]~14                                        ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[12]~12                                        ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[10]~10                                        ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[8]~8                                          ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[6]~6                                          ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[4]~4                                          ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[2]~2                                          ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|lpm_abs_c4a:my_abs_num|cs2a[2]~7                       ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|lpm_abs_c4a:my_abs_num|cs2a[5]~5                       ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|lpm_abs_c4a:my_abs_num|cs2a[6]~3                       ; 3       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|lpm_abs_c4a:my_abs_num|cs2a[6]~2                       ; 3       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|remainder[1]~1                                         ; 3       ;
; mainroad_time_BCD~4                                                                                                          ; 3       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[16]~23                     ; 3       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[24]~19                     ; 3       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|lpm_abs_c4a:my_abs_num|cs2a[28]~16                     ; 3       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[28]~16                                        ; 3       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[20]~14                                        ; 3       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[12]~12                                        ; 3       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[10]~10                                        ; 3       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[8]~8                                          ; 3       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[6]~6                                          ; 3       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[4]~4                                          ; 3       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|quotient[2]~2                                          ; 3       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|lpm_abs_c4a:my_abs_num|cs2a[2]~6                       ; 3       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|lpm_abs_c4a:my_abs_num|cs2a[6]~3                       ; 3       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|lpm_abs_c4a:my_abs_num|cs2a[6]~2                       ; 3       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_32_result_int[33]~64 ; 3       ;
; Add11~14                                                                                                                     ; 3       ;
; Add11~12                                                                                                                     ; 3       ;
; Add11~10                                                                                                                     ; 3       ;
; Add11~4                                                                                                                      ; 3       ;
; Add11~2                                                                                                                      ; 3       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|op_1~58                                                ; 3       ;
; lpm_divide:Mod1|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|add_sub_32_result_int[33]~64 ; 3       ;
; Add7~14                                                                                                                      ; 3       ;
; Add7~12                                                                                                                      ; 3       ;
; Add7~10                                                                                                                      ; 3       ;
; Add7~4                                                                                                                       ; 3       ;
; Add7~2                                                                                                                       ; 3       ;
; branchroad_lights[2]$latch                                                                                                   ; 2       ;
; branchroad_lights[1]$latch                                                                                                   ; 2       ;
; branchroad_lights[0]$latch                                                                                                   ; 2       ;
; mainroad_lights[2]$latch                                                                                                     ; 2       ;
; mainroad_lights[1]$latch                                                                                                     ; 2       ;
; mainroad_lights[0]$latch                                                                                                     ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[994]~1934               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[930]~1933               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[866]~1932               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[802]~1931               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[738]~1930               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[674]~1929               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[610]~1928               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[546]~1927               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[482]~1926               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[418]~1925               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[354]~1924               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[290]~1923               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[226]~1922               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[163]~1921               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[164]~1920               ; 2       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider|StageOut[176]~80                 ; 2       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider|StageOut[170]~79                 ; 2       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider|StageOut[171]~78                 ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1025]~425           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[992]~424            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[959]~423            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[960]~422            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[961]~421            ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[994]~1938               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[930]~1937               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[866]~1936               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[802]~1935               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[738]~1934               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[674]~1933               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[482]~1932               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[418]~1931               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[226]~1930               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[162]~1929               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[163]~1928               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[164]~1927               ; 2       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider|StageOut[176]~76                 ; 2       ;
; lpm_divide:Div0|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider|StageOut[171]~75                 ; 2       ;
; lpm_divide:Mod1|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1025]~425           ; 2       ;
; lpm_divide:Mod1|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[992]~424            ; 2       ;
; lpm_divide:Mod1|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[959]~423            ; 2       ;
; lpm_divide:Mod1|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[960]~422            ; 2       ;
; lpm_divide:Mod1|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[961]~421            ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[995]~1919               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[992]~1918               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[962]~1917               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[931]~1888               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[932]~1887               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[933]~1886               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[934]~1885               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[935]~1884               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[936]~1883               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[937]~1882               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[938]~1881               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[939]~1880               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[940]~1879               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[941]~1878               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[942]~1877               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[943]~1876               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[944]~1875               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[945]~1874               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[946]~1873               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[947]~1872               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[948]~1871               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[949]~1870               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[950]~1869               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[951]~1868               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[952]~1867               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[953]~1866               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[954]~1865               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[955]~1864               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[956]~1863               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[957]~1862               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[898]~1861               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[899]~1860               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[900]~1859               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[901]~1858               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[902]~1857               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[903]~1856               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[904]~1855               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[905]~1854               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[906]~1853               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[907]~1852               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[908]~1851               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[909]~1850               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[910]~1849               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[911]~1848               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[912]~1847               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[913]~1846               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[914]~1845               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[915]~1844               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[916]~1843               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[917]~1842               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[918]~1841               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[919]~1840               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[920]~1839               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[921]~1838               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[922]~1837               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[923]~1836               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[924]~1835               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[867]~1834               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[868]~1833               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[869]~1832               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[870]~1831               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[871]~1830               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[872]~1829               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[873]~1828               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[874]~1827               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[875]~1826               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[876]~1825               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[877]~1824               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[878]~1823               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[879]~1822               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[880]~1821               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[881]~1820               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[882]~1819               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[883]~1818               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[884]~1817               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[885]~1816               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[886]~1815               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[887]~1814               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[888]~1813               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[889]~1812               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[890]~1811               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[891]~1810               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[834]~1809               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[835]~1808               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[836]~1807               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[837]~1806               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[838]~1805               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[839]~1804               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[840]~1803               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[841]~1802               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[842]~1801               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[843]~1800               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[844]~1799               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[845]~1798               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[846]~1797               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[847]~1796               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[848]~1795               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[849]~1794               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[850]~1793               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[851]~1792               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[852]~1791               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[853]~1790               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[854]~1789               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[855]~1788               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[856]~1787               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[857]~1786               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[858]~1785               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[803]~1784               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[804]~1783               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[805]~1782               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[806]~1781               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[807]~1780               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[808]~1779               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[809]~1778               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[810]~1777               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[811]~1776               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[812]~1775               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[813]~1774               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[814]~1773               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[815]~1772               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[816]~1771               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[817]~1770               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[818]~1769               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[819]~1768               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[820]~1767               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[821]~1766               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[822]~1765               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[823]~1764               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[824]~1763               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[825]~1762               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[770]~1761               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[771]~1760               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[772]~1759               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[773]~1758               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[774]~1757               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[775]~1756               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[776]~1755               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[777]~1754               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[778]~1753               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[779]~1752               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[780]~1751               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[781]~1750               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[782]~1749               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[783]~1748               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[784]~1747               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[785]~1746               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[786]~1745               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[787]~1744               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[788]~1743               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[789]~1742               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[790]~1741               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[791]~1740               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[792]~1739               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[739]~1738               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[740]~1737               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[741]~1736               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[742]~1735               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[743]~1734               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[744]~1733               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[745]~1732               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[746]~1731               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[747]~1730               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[748]~1729               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[749]~1728               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[750]~1727               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[751]~1726               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[752]~1725               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[753]~1724               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[754]~1723               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[755]~1722               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[756]~1721               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[757]~1720               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[758]~1719               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[759]~1718               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[706]~1717               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[707]~1716               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[708]~1715               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[709]~1714               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[710]~1713               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[711]~1712               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[712]~1711               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[713]~1710               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[714]~1709               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[715]~1708               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[716]~1707               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[717]~1706               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[718]~1705               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[719]~1704               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[720]~1703               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[721]~1702               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[722]~1701               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[723]~1700               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[724]~1699               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[725]~1698               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[726]~1697               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[675]~1696               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[676]~1695               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[677]~1694               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[678]~1693               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[679]~1692               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[680]~1691               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[681]~1690               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[682]~1689               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[683]~1688               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[684]~1687               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[685]~1686               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[686]~1685               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[687]~1684               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[688]~1683               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[689]~1682               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[690]~1681               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[691]~1680               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[692]~1679               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[693]~1678               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[642]~1677               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[643]~1676               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[644]~1675               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[645]~1674               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[646]~1673               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[647]~1672               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[648]~1671               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[649]~1670               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[650]~1669               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[651]~1668               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[652]~1667               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[653]~1666               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[654]~1665               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[655]~1664               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[656]~1663               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[657]~1662               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[658]~1661               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[659]~1660               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[660]~1659               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[611]~1658               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[612]~1657               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[613]~1656               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[614]~1655               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[615]~1654               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[616]~1653               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[617]~1652               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[618]~1651               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[619]~1650               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[620]~1649               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[621]~1648               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[622]~1647               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[623]~1646               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[624]~1645               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[625]~1644               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[626]~1643               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[627]~1642               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[578]~1641               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[579]~1640               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[580]~1639               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[581]~1638               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[582]~1637               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[583]~1636               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[584]~1635               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[585]~1634               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[586]~1633               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[587]~1632               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[588]~1631               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[589]~1630               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[590]~1629               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[591]~1628               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[592]~1627               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[593]~1626               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[594]~1625               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[547]~1624               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[548]~1623               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[549]~1622               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[550]~1621               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[551]~1620               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[552]~1619               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[553]~1618               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[554]~1617               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[555]~1616               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[556]~1615               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[557]~1614               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[558]~1613               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[559]~1612               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[560]~1611               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[561]~1610               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[514]~1609               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[515]~1608               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[516]~1607               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[517]~1606               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[518]~1605               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[519]~1604               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[520]~1603               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[521]~1602               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[522]~1601               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[523]~1600               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[524]~1599               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[525]~1598               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[526]~1597               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[527]~1596               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[528]~1595               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[483]~1594               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[484]~1593               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[485]~1592               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[486]~1591               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[487]~1590               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[488]~1589               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[489]~1588               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[490]~1587               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[491]~1586               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[492]~1585               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[493]~1584               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[494]~1583               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[495]~1582               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[450]~1581               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[451]~1580               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[452]~1579               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[453]~1578               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[454]~1577               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[455]~1576               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[456]~1575               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[457]~1574               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[458]~1573               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[459]~1572               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[460]~1571               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[461]~1570               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[462]~1569               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[419]~1568               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[420]~1567               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[421]~1566               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[422]~1565               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[423]~1564               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[424]~1563               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[425]~1562               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[426]~1561               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[427]~1560               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[428]~1559               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[429]~1558               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[386]~1557               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[387]~1556               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[388]~1555               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[389]~1554               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[390]~1553               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[391]~1552               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[392]~1551               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[393]~1550               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[394]~1549               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[395]~1548               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[396]~1547               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[355]~1546               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[356]~1545               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[357]~1544               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[358]~1543               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[359]~1542               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[360]~1541               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[361]~1540               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[362]~1539               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[363]~1538               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[322]~1537               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[323]~1536               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[324]~1535               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[325]~1534               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[326]~1533               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[327]~1532               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[328]~1531               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[329]~1530               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[330]~1529               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[291]~1528               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[292]~1527               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[293]~1526               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[294]~1525               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[295]~1524               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[296]~1523               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[297]~1522               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[258]~1521               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[259]~1520               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[260]~1519               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[261]~1518               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[262]~1517               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[263]~1516               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[264]~1515               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[227]~1514               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[228]~1513               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[229]~1512               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[230]~1511               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[231]~1510               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[194]~1509               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[195]~1508               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[196]~1507               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[197]~1506               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[198]~1505               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[162]~1504               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[165]~1503               ; 2       ;
; lpm_divide:Mod2|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[129]~1502               ; 2       ;
; lpm_divide:Div1|lpm_divide_j4p:auto_generated|abs_divider_kbg:divider|alt_u_div_0bf:divider|StageOut[177]~73                 ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[993]~391            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[994]~390            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[995]~389            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[996]~388            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[997]~387            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[998]~386            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[999]~385            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1000]~384           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1001]~383           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1002]~382           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1003]~381           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1004]~380           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1005]~379           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1006]~378           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1007]~377           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1008]~376           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1009]~375           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1010]~374           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1011]~373           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1012]~372           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1013]~371           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1014]~370           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1015]~369           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1016]~368           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1017]~367           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1018]~366           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1019]~365           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[1020]~364           ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[962]~363            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[963]~362            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[964]~361            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[965]~360            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[966]~359            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[967]~358            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[968]~357            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[969]~356            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[970]~355            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[971]~354            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[972]~353            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[973]~352            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[974]~351            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[975]~350            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[976]~349            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[977]~348            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[978]~347            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[979]~346            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[980]~345            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[981]~344            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[982]~343            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[983]~342            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[984]~341            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[985]~340            ; 2       ;
; lpm_divide:Mod3|lpm_divide_fgm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_2ef:divider|StageOut[986]~339            ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[995]~1926               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[992]~1925               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[962]~1924               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[931]~1895               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[932]~1894               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[933]~1893               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[934]~1892               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[935]~1891               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[936]~1890               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[937]~1889               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[938]~1888               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[939]~1887               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[940]~1886               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[941]~1885               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[942]~1884               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[943]~1883               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[944]~1882               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[945]~1881               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[946]~1880               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[947]~1879               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[948]~1878               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[949]~1877               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[950]~1876               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[951]~1875               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[952]~1874               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[953]~1873               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[954]~1872               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[955]~1871               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[956]~1870               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[957]~1869               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[898]~1868               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[899]~1867               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[900]~1866               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[901]~1865               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[902]~1864               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[903]~1863               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[904]~1862               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[905]~1861               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[906]~1860               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[907]~1859               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[908]~1858               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[909]~1857               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[910]~1856               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[911]~1855               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[912]~1854               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[913]~1853               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[914]~1852               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[915]~1851               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[916]~1850               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[917]~1849               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[918]~1848               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[919]~1847               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[920]~1846               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[921]~1845               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[922]~1844               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[923]~1843               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[924]~1842               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[867]~1841               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[868]~1840               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[869]~1839               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[870]~1838               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[871]~1837               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[872]~1836               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[873]~1835               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[874]~1834               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[875]~1833               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[876]~1832               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[877]~1831               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[878]~1830               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[879]~1829               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[880]~1828               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[881]~1827               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[882]~1826               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[883]~1825               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[884]~1824               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[885]~1823               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[886]~1822               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[887]~1821               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[888]~1820               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[889]~1819               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[890]~1818               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[891]~1817               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[834]~1816               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[835]~1815               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[836]~1814               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[837]~1813               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[838]~1812               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[839]~1811               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[840]~1810               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[841]~1809               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[842]~1808               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[843]~1807               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[844]~1806               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[845]~1805               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[846]~1804               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[847]~1803               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[848]~1802               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[849]~1801               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[850]~1800               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[851]~1799               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[852]~1798               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[853]~1797               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[854]~1796               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[855]~1795               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[856]~1794               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[857]~1793               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[858]~1792               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[803]~1791               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[804]~1790               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[805]~1789               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[806]~1788               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[807]~1787               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[808]~1786               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[809]~1785               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[810]~1784               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[811]~1783               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[812]~1782               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[813]~1781               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[814]~1780               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[815]~1779               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[816]~1778               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[817]~1777               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[818]~1776               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[819]~1775               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[820]~1774               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[821]~1773               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[822]~1772               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[823]~1771               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[824]~1770               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[825]~1769               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[770]~1768               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[771]~1767               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[772]~1766               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[773]~1765               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[774]~1764               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[775]~1763               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[776]~1762               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[777]~1761               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[778]~1760               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[779]~1759               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[780]~1758               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[781]~1757               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[782]~1756               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[783]~1755               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[784]~1754               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[785]~1753               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[786]~1752               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[787]~1751               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[788]~1750               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[789]~1749               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[790]~1748               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[791]~1747               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[792]~1746               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[739]~1745               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[740]~1744               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[741]~1743               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[742]~1742               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[743]~1741               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[744]~1740               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[745]~1739               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[746]~1738               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[747]~1737               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[748]~1736               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[749]~1735               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[750]~1734               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[751]~1733               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[752]~1732               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[753]~1731               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[754]~1730               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[755]~1729               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[756]~1728               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[757]~1727               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[758]~1726               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[759]~1725               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[706]~1724               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[707]~1723               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[708]~1722               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[709]~1721               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[710]~1720               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[711]~1719               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[712]~1718               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[713]~1717               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[714]~1716               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[715]~1715               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[716]~1714               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[717]~1713               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[718]~1712               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[719]~1711               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[720]~1710               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[721]~1709               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[722]~1708               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[723]~1707               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[724]~1706               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[725]~1705               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[726]~1704               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[675]~1703               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[676]~1702               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[677]~1701               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[678]~1700               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[679]~1699               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[680]~1698               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[681]~1697               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[682]~1696               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[683]~1695               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[684]~1694               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[685]~1693               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[686]~1692               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[687]~1691               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[688]~1690               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[689]~1689               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[690]~1688               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[691]~1687               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[692]~1686               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[693]~1685               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[642]~1684               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[643]~1683               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[644]~1682               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[645]~1681               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[646]~1680               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[647]~1679               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[648]~1678               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[649]~1677               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[650]~1676               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[651]~1675               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[652]~1674               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[653]~1673               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[654]~1672               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[655]~1671               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[656]~1670               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[657]~1669               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[658]~1668               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[659]~1667               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[660]~1666               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[610]~1665               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[611]~1664               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[612]~1663               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[613]~1662               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[614]~1661               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[615]~1660               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[616]~1659               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[617]~1658               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[618]~1657               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[619]~1656               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[620]~1655               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[621]~1654               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[622]~1653               ; 2       ;
; lpm_divide:Mod0|lpm_divide_6uo:auto_generated|abs_divider_4dg:divider|alt_u_div_0ef:divider|StageOut[623]~1652               ; 2       ;
+------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Routing Usage Summary                                       ;
+-----------------------------------+-------------------------+
; Routing Resource Type             ; Usage                   ;
+-----------------------------------+-------------------------+
; Block interconnects               ; 5,571 / 42,960 ( 13 % ) ;
; C16 interconnects                 ; 18 / 1,518 ( 1 % )      ;
; C4 interconnects                  ; 2,767 / 26,928 ( 10 % ) ;
; Direct links                      ; 1,132 / 42,960 ( 3 % )  ;
; GXB block output buffers          ; 0 / 1,200 ( 0 % )       ;
; Global clocks                     ; 2 / 20 ( 10 % )         ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )           ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )           ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )           ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )           ;
; Local interconnects               ; 849 / 14,400 ( 6 % )    ;
; R24 interconnects                 ; 9 / 1,710 ( < 1 % )     ;
; R4 interconnects                  ; 2,467 / 37,740 ( 7 % )  ;
+-----------------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.96) ; Number of LABs  (Total = 335) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 14                            ;
; 2                                           ; 13                            ;
; 3                                           ; 11                            ;
; 4                                           ; 8                             ;
; 5                                           ; 2                             ;
; 6                                           ; 3                             ;
; 7                                           ; 6                             ;
; 8                                           ; 1                             ;
; 9                                           ; 5                             ;
; 10                                          ; 2                             ;
; 11                                          ; 16                            ;
; 12                                          ; 11                            ;
; 13                                          ; 14                            ;
; 14                                          ; 19                            ;
; 15                                          ; 23                            ;
; 16                                          ; 187                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.00) ; Number of LABs  (Total = 335) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 12.58) ; Number of LABs  (Total = 335) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 16                            ;
; 2                                            ; 13                            ;
; 3                                            ; 13                            ;
; 4                                            ; 8                             ;
; 5                                            ; 2                             ;
; 6                                            ; 4                             ;
; 7                                            ; 5                             ;
; 8                                            ; 3                             ;
; 9                                            ; 7                             ;
; 10                                           ; 1                             ;
; 11                                           ; 19                            ;
; 12                                           ; 11                            ;
; 13                                           ; 14                            ;
; 14                                           ; 19                            ;
; 15                                           ; 29                            ;
; 16                                           ; 168                           ;
; 17                                           ; 0                             ;
; 18                                           ; 0                             ;
; 19                                           ; 0                             ;
; 20                                           ; 0                             ;
; 21                                           ; 0                             ;
; 22                                           ; 0                             ;
; 23                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 11.42) ; Number of LABs  (Total = 335) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 2                             ;
; 1                                                ; 22                            ;
; 2                                                ; 13                            ;
; 3                                                ; 14                            ;
; 4                                                ; 8                             ;
; 5                                                ; 5                             ;
; 6                                                ; 5                             ;
; 7                                                ; 4                             ;
; 8                                                ; 6                             ;
; 9                                                ; 7                             ;
; 10                                               ; 7                             ;
; 11                                               ; 17                            ;
; 12                                               ; 27                            ;
; 13                                               ; 37                            ;
; 14                                               ; 40                            ;
; 15                                               ; 47                            ;
; 16                                               ; 74                            ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.66) ; Number of LABs  (Total = 335) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 13                            ;
; 3                                            ; 8                             ;
; 4                                            ; 10                            ;
; 5                                            ; 9                             ;
; 6                                            ; 6                             ;
; 7                                            ; 5                             ;
; 8                                            ; 8                             ;
; 9                                            ; 7                             ;
; 10                                           ; 9                             ;
; 11                                           ; 11                            ;
; 12                                           ; 19                            ;
; 13                                           ; 22                            ;
; 14                                           ; 16                            ;
; 15                                           ; 31                            ;
; 16                                           ; 27                            ;
; 17                                           ; 20                            ;
; 18                                           ; 15                            ;
; 19                                           ; 6                             ;
; 20                                           ; 12                            ;
; 21                                           ; 4                             ;
; 22                                           ; 8                             ;
; 23                                           ; 4                             ;
; 24                                           ; 5                             ;
; 25                                           ; 3                             ;
; 26                                           ; 11                            ;
; 27                                           ; 2                             ;
; 28                                           ; 9                             ;
; 29                                           ; 1                             ;
; 30                                           ; 8                             ;
; 31                                           ; 15                            ;
; 32                                           ; 5                             ;
; 33                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules              ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass             ; 0            ; 0            ; 0            ; 0            ; 0            ; 31        ; 0            ; 0            ; 31        ; 31        ; 0            ; 29           ; 0            ; 0            ; 2            ; 0            ; 29           ; 2            ; 0            ; 0            ; 0            ; 29           ; 0            ; 0            ; 0            ; 0            ; 0            ; 31        ; 0            ; 0            ;
; Total Unchecked        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable     ; 31           ; 31           ; 31           ; 31           ; 31           ; 0         ; 31           ; 31           ; 0         ; 0         ; 31           ; 2            ; 31           ; 31           ; 29           ; 31           ; 2            ; 29           ; 31           ; 31           ; 31           ; 2            ; 31           ; 31           ; 31           ; 31           ; 31           ; 0         ; 31           ; 31           ;
; Total Fail             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; mainroad_lights[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mainroad_lights[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mainroad_lights[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; branchroad_lights[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; branchroad_lights[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; branchroad_lights[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mainroad_time_BCD[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mainroad_time_BCD[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mainroad_time_BCD[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mainroad_time_BCD[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mainroad_time_BCD[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mainroad_time_BCD[5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mainroad_time_BCD[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mainroad_time_BCD[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; branchroad_time_BCD[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; branchroad_time_BCD[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; branchroad_time_BCD[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; branchroad_time_BCD[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; branchroad_time_BCD[4] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; branchroad_time_BCD[5] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; branchroad_time_BCD[6] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; branchroad_time_BCD[7] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cnt[0]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cnt[1]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cnt[2]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cnt[3]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cnt[4]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cnt[5]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cnt[6]                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ctr                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; cnt[1]~reg0          ; 61.1              ;
; clk             ; clk                  ; 2.3               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details              ;
+-----------------+----------------------+-------------------+
; Source Register ; Destination Register ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; cnt[1]~reg0     ; branchroad_time[0]   ; 2.545             ;
; cnt[4]~reg0     ; branchroad_time[3]   ; 2.181             ;
; cnt[3]~reg0     ; branchroad_time[3]   ; 2.181             ;
; cnt[5]~reg0     ; branchroad_time[3]   ; 2.181             ;
; cnt[2]~reg0     ; branchroad_time[3]   ; 2.181             ;
; cnt[0]~reg0     ; branchroad_time[3]   ; 2.181             ;
; cnt[6]~reg0     ; branchroad_time[3]   ; 2.181             ;
+-----------------+----------------------+-------------------+
Note: This table only shows the top 7 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (119004): Automatically selected device EP4CGX15BF14C6 for design Jiaotong_Lights
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX30BF14C6 is compatible
    Info (176445): Device EP4CGX22BF14C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location N5
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A5
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B5
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location A4
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 31 pins of 31 total pins
    Info (169086): Pin mainroad_lights[0] not assigned to an exact location on the device
    Info (169086): Pin mainroad_lights[1] not assigned to an exact location on the device
    Info (169086): Pin mainroad_lights[2] not assigned to an exact location on the device
    Info (169086): Pin branchroad_lights[0] not assigned to an exact location on the device
    Info (169086): Pin branchroad_lights[1] not assigned to an exact location on the device
    Info (169086): Pin branchroad_lights[2] not assigned to an exact location on the device
    Info (169086): Pin mainroad_time_BCD[0] not assigned to an exact location on the device
    Info (169086): Pin mainroad_time_BCD[1] not assigned to an exact location on the device
    Info (169086): Pin mainroad_time_BCD[2] not assigned to an exact location on the device
    Info (169086): Pin mainroad_time_BCD[3] not assigned to an exact location on the device
    Info (169086): Pin mainroad_time_BCD[4] not assigned to an exact location on the device
    Info (169086): Pin mainroad_time_BCD[5] not assigned to an exact location on the device
    Info (169086): Pin mainroad_time_BCD[6] not assigned to an exact location on the device
    Info (169086): Pin mainroad_time_BCD[7] not assigned to an exact location on the device
    Info (169086): Pin branchroad_time_BCD[0] not assigned to an exact location on the device
    Info (169086): Pin branchroad_time_BCD[1] not assigned to an exact location on the device
    Info (169086): Pin branchroad_time_BCD[2] not assigned to an exact location on the device
    Info (169086): Pin branchroad_time_BCD[3] not assigned to an exact location on the device
    Info (169086): Pin branchroad_time_BCD[4] not assigned to an exact location on the device
    Info (169086): Pin branchroad_time_BCD[5] not assigned to an exact location on the device
    Info (169086): Pin branchroad_time_BCD[6] not assigned to an exact location on the device
    Info (169086): Pin branchroad_time_BCD[7] not assigned to an exact location on the device
    Info (169086): Pin cnt[0] not assigned to an exact location on the device
    Info (169086): Pin cnt[1] not assigned to an exact location on the device
    Info (169086): Pin cnt[2] not assigned to an exact location on the device
    Info (169086): Pin cnt[3] not assigned to an exact location on the device
    Info (169086): Pin cnt[4] not assigned to an exact location on the device
    Info (169086): Pin cnt[5] not assigned to an exact location on the device
    Info (169086): Pin cnt[6] not assigned to an exact location on the device
    Info (169086): Pin ctr not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Jiaotong_Lights.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node mainroad_lights[2]~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node comb~6
        Info (176357): Destination node comb~7
        Info (176357): Destination node comb~8
        Info (176357): Destination node comb~9
        Info (176357): Destination node comb~10
        Info (176357): Destination node comb~11
        Info (176357): Destination node comb~12
        Info (176357): Destination node comb~13
        Info (176357): Destination node comb~14
Info (176353): Automatically promoted node mainroad_time[2]~17 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 31 (unused VREF, 2.5V VCCIO, 2 input, 29 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.70 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/output_files/Jiaotong_Lights.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5646 megabytes
    Info: Processing ended: Fri Oct 14 22:05:16 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:20


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/34538/Desktop/HomeWork/EDA/VHDL/Jiaotong_Lights/output_files/Jiaotong_Lights.fit.smsg.


