// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
// Date        : Mon Nov 28 11:36:42 2016
// Host        : iaea-gft running 64-bit Ubuntu 16.04.1 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/raph/zed-design/opencv/opencv.srcs/sources_1/bd/system_top/ip/system_top_axi_perf_mon_1_9/system_top_axi_perf_mon_1_9_sim_netlist.v
// Design      : system_top_axi_perf_mon_1_9
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_top_axi_perf_mon_1_9,axi_perf_mon_v5_0_12_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_perf_mon_v5_0_12_top,Vivado 2016.3" *) 
(* NotValidForBitStream *)
module system_top_axi_perf_mon_1_9
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    slot_0_axi_aclk,
    slot_0_axi_aresetn,
    slot_0_axi_awid,
    slot_0_axi_awaddr,
    slot_0_axi_awprot,
    slot_0_axi_awlen,
    slot_0_axi_awsize,
    slot_0_axi_awburst,
    slot_0_axi_awcache,
    slot_0_axi_awlock,
    slot_0_axi_awvalid,
    slot_0_axi_awready,
    slot_0_axi_wdata,
    slot_0_axi_wstrb,
    slot_0_axi_wlast,
    slot_0_axi_wvalid,
    slot_0_axi_wready,
    slot_0_axi_bid,
    slot_0_axi_bresp,
    slot_0_axi_bvalid,
    slot_0_axi_bready,
    slot_0_axi_arid,
    slot_0_axi_araddr,
    slot_0_axi_arlen,
    slot_0_axi_arsize,
    slot_0_axi_arburst,
    slot_0_axi_arcache,
    slot_0_axi_arprot,
    slot_0_axi_arlock,
    slot_0_axi_arvalid,
    slot_0_axi_arready,
    slot_0_axi_rid,
    slot_0_axi_rdata,
    slot_0_axi_rresp,
    slot_0_axi_rlast,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    slot_1_axi_aclk,
    slot_1_axi_aresetn,
    slot_1_axi_awid,
    slot_1_axi_awaddr,
    slot_1_axi_awprot,
    slot_1_axi_awlen,
    slot_1_axi_awsize,
    slot_1_axi_awburst,
    slot_1_axi_awcache,
    slot_1_axi_awlock,
    slot_1_axi_awvalid,
    slot_1_axi_awready,
    slot_1_axi_wdata,
    slot_1_axi_wstrb,
    slot_1_axi_wlast,
    slot_1_axi_wvalid,
    slot_1_axi_wready,
    slot_1_axi_bid,
    slot_1_axi_bresp,
    slot_1_axi_bvalid,
    slot_1_axi_bready,
    slot_1_axi_arid,
    slot_1_axi_araddr,
    slot_1_axi_arlen,
    slot_1_axi_arsize,
    slot_1_axi_arburst,
    slot_1_axi_arcache,
    slot_1_axi_arprot,
    slot_1_axi_arlock,
    slot_1_axi_arvalid,
    slot_1_axi_arready,
    slot_1_axi_rid,
    slot_1_axi_rdata,
    slot_1_axi_rresp,
    slot_1_axi_rlast,
    slot_1_axi_rvalid,
    slot_1_axi_rready,
    slot_2_axi_aclk,
    slot_2_axi_aresetn,
    slot_2_axi_awid,
    slot_2_axi_awaddr,
    slot_2_axi_awprot,
    slot_2_axi_awlen,
    slot_2_axi_awsize,
    slot_2_axi_awburst,
    slot_2_axi_awcache,
    slot_2_axi_awlock,
    slot_2_axi_awvalid,
    slot_2_axi_awready,
    slot_2_axi_wdata,
    slot_2_axi_wstrb,
    slot_2_axi_wlast,
    slot_2_axi_wvalid,
    slot_2_axi_wready,
    slot_2_axi_bid,
    slot_2_axi_bresp,
    slot_2_axi_bvalid,
    slot_2_axi_bready,
    slot_2_axi_arid,
    slot_2_axi_araddr,
    slot_2_axi_arlen,
    slot_2_axi_arsize,
    slot_2_axi_arburst,
    slot_2_axi_arcache,
    slot_2_axi_arprot,
    slot_2_axi_arlock,
    slot_2_axi_arvalid,
    slot_2_axi_arready,
    slot_2_axi_rid,
    slot_2_axi_rdata,
    slot_2_axi_rresp,
    slot_2_axi_rlast,
    slot_2_axi_rvalid,
    slot_2_axi_rready,
    capture_event,
    reset_event,
    core_aclk,
    core_aresetn,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [15:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [15:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 slot0_axi_clk CLK" *) input slot_0_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 SLOT0_AXI_RST RST" *) input slot_0_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWID" *) input [0:0]slot_0_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWADDR" *) input [31:0]slot_0_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWPROT" *) input [2:0]slot_0_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWLEN" *) input [3:0]slot_0_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWSIZE" *) input [2:0]slot_0_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWBURST" *) input [1:0]slot_0_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWCACHE" *) input [3:0]slot_0_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWLOCK" *) input [1:0]slot_0_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWVALID" *) input slot_0_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWREADY" *) input slot_0_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WDATA" *) input [63:0]slot_0_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WSTRB" *) input [7:0]slot_0_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WLAST" *) input slot_0_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WVALID" *) input slot_0_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WREADY" *) input slot_0_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BID" *) input [0:0]slot_0_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BRESP" *) input [1:0]slot_0_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BVALID" *) input slot_0_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BREADY" *) input slot_0_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARID" *) input [0:0]slot_0_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARADDR" *) input [31:0]slot_0_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARLEN" *) input [3:0]slot_0_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARSIZE" *) input [2:0]slot_0_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARBURST" *) input [1:0]slot_0_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARCACHE" *) input [3:0]slot_0_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARPROT" *) input [2:0]slot_0_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARLOCK" *) input [1:0]slot_0_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARVALID" *) input slot_0_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARREADY" *) input slot_0_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RID" *) input [0:0]slot_0_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RDATA" *) input [63:0]slot_0_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RRESP" *) input [1:0]slot_0_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RLAST" *) input slot_0_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RVALID" *) input slot_0_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RREADY" *) input slot_0_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 SLOT1_AXI_CLK CLK" *) input slot_1_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 SLOT1_AXI_RST RST" *) input slot_1_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWID" *) input [0:0]slot_1_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWADDR" *) input [31:0]slot_1_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWPROT" *) input [2:0]slot_1_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWLEN" *) input [3:0]slot_1_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWSIZE" *) input [2:0]slot_1_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWBURST" *) input [1:0]slot_1_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWCACHE" *) input [3:0]slot_1_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWLOCK" *) input [1:0]slot_1_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWVALID" *) input slot_1_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWREADY" *) input slot_1_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WDATA" *) input [31:0]slot_1_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WSTRB" *) input [3:0]slot_1_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WLAST" *) input slot_1_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WVALID" *) input slot_1_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WREADY" *) input slot_1_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI BID" *) input [0:0]slot_1_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI BRESP" *) input [1:0]slot_1_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI BVALID" *) input slot_1_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI BREADY" *) input slot_1_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARID" *) input [0:0]slot_1_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARADDR" *) input [31:0]slot_1_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARLEN" *) input [3:0]slot_1_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARSIZE" *) input [2:0]slot_1_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARBURST" *) input [1:0]slot_1_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARCACHE" *) input [3:0]slot_1_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARPROT" *) input [2:0]slot_1_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARLOCK" *) input [1:0]slot_1_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARVALID" *) input slot_1_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARREADY" *) input slot_1_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RID" *) input [0:0]slot_1_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RDATA" *) input [31:0]slot_1_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RRESP" *) input [1:0]slot_1_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RLAST" *) input slot_1_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RVALID" *) input slot_1_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RREADY" *) input slot_1_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 SLOT2_AXI_CLK CLK" *) input slot_2_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 SLOT2_AXI_RST RST" *) input slot_2_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWID" *) input [0:0]slot_2_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWADDR" *) input [31:0]slot_2_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWPROT" *) input [2:0]slot_2_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWLEN" *) input [3:0]slot_2_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWSIZE" *) input [2:0]slot_2_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWBURST" *) input [1:0]slot_2_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWCACHE" *) input [3:0]slot_2_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWLOCK" *) input [1:0]slot_2_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWVALID" *) input slot_2_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWREADY" *) input slot_2_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI WDATA" *) input [63:0]slot_2_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI WSTRB" *) input [7:0]slot_2_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI WLAST" *) input slot_2_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI WVALID" *) input slot_2_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI WREADY" *) input slot_2_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI BID" *) input [0:0]slot_2_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI BRESP" *) input [1:0]slot_2_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI BVALID" *) input slot_2_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI BREADY" *) input slot_2_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARID" *) input [0:0]slot_2_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARADDR" *) input [31:0]slot_2_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARLEN" *) input [3:0]slot_2_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARSIZE" *) input [2:0]slot_2_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARBURST" *) input [1:0]slot_2_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARCACHE" *) input [3:0]slot_2_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARPROT" *) input [2:0]slot_2_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARLOCK" *) input [1:0]slot_2_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARVALID" *) input slot_2_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARREADY" *) input slot_2_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI RID" *) input [0:0]slot_2_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI RDATA" *) input [63:0]slot_2_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI RRESP" *) input [1:0]slot_2_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI RLAST" *) input slot_2_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI RVALID" *) input slot_2_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_2_AXI RREADY" *) input slot_2_axi_rready;
  input capture_event;
  input reset_event;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CORE_ACLK CLK" *) input core_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 CORE_ARESETN RST" *) input core_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTR INTERRUPT" *) output interrupt;

  wire capture_event;
  wire core_aclk;
  wire core_aresetn;
  wire interrupt;
  wire reset_event;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire slot_0_axi_aclk;
  wire [31:0]slot_0_axi_araddr;
  wire [1:0]slot_0_axi_arburst;
  wire [3:0]slot_0_axi_arcache;
  wire slot_0_axi_aresetn;
  wire [0:0]slot_0_axi_arid;
  wire [3:0]slot_0_axi_arlen;
  wire [1:0]slot_0_axi_arlock;
  wire [2:0]slot_0_axi_arprot;
  wire slot_0_axi_arready;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire [31:0]slot_0_axi_awaddr;
  wire [1:0]slot_0_axi_awburst;
  wire [3:0]slot_0_axi_awcache;
  wire [0:0]slot_0_axi_awid;
  wire [3:0]slot_0_axi_awlen;
  wire [1:0]slot_0_axi_awlock;
  wire [2:0]slot_0_axi_awprot;
  wire slot_0_axi_awready;
  wire [2:0]slot_0_axi_awsize;
  wire slot_0_axi_awvalid;
  wire [0:0]slot_0_axi_bid;
  wire slot_0_axi_bready;
  wire [1:0]slot_0_axi_bresp;
  wire slot_0_axi_bvalid;
  wire [63:0]slot_0_axi_rdata;
  wire [0:0]slot_0_axi_rid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire [1:0]slot_0_axi_rresp;
  wire slot_0_axi_rvalid;
  wire [63:0]slot_0_axi_wdata;
  wire slot_0_axi_wlast;
  wire slot_0_axi_wready;
  wire [7:0]slot_0_axi_wstrb;
  wire slot_0_axi_wvalid;
  wire slot_1_axi_aclk;
  wire [31:0]slot_1_axi_araddr;
  wire [1:0]slot_1_axi_arburst;
  wire [3:0]slot_1_axi_arcache;
  wire slot_1_axi_aresetn;
  wire [0:0]slot_1_axi_arid;
  wire [3:0]slot_1_axi_arlen;
  wire [1:0]slot_1_axi_arlock;
  wire [2:0]slot_1_axi_arprot;
  wire slot_1_axi_arready;
  wire [2:0]slot_1_axi_arsize;
  wire slot_1_axi_arvalid;
  wire [31:0]slot_1_axi_awaddr;
  wire [1:0]slot_1_axi_awburst;
  wire [3:0]slot_1_axi_awcache;
  wire [0:0]slot_1_axi_awid;
  wire [3:0]slot_1_axi_awlen;
  wire [1:0]slot_1_axi_awlock;
  wire [2:0]slot_1_axi_awprot;
  wire slot_1_axi_awready;
  wire [2:0]slot_1_axi_awsize;
  wire slot_1_axi_awvalid;
  wire [0:0]slot_1_axi_bid;
  wire slot_1_axi_bready;
  wire [1:0]slot_1_axi_bresp;
  wire slot_1_axi_bvalid;
  wire [31:0]slot_1_axi_rdata;
  wire [0:0]slot_1_axi_rid;
  wire slot_1_axi_rlast;
  wire slot_1_axi_rready;
  wire [1:0]slot_1_axi_rresp;
  wire slot_1_axi_rvalid;
  wire [31:0]slot_1_axi_wdata;
  wire slot_1_axi_wlast;
  wire slot_1_axi_wready;
  wire [3:0]slot_1_axi_wstrb;
  wire slot_1_axi_wvalid;
  wire slot_2_axi_aclk;
  wire [31:0]slot_2_axi_araddr;
  wire [1:0]slot_2_axi_arburst;
  wire [3:0]slot_2_axi_arcache;
  wire slot_2_axi_aresetn;
  wire [0:0]slot_2_axi_arid;
  wire [3:0]slot_2_axi_arlen;
  wire [1:0]slot_2_axi_arlock;
  wire [2:0]slot_2_axi_arprot;
  wire slot_2_axi_arready;
  wire [2:0]slot_2_axi_arsize;
  wire slot_2_axi_arvalid;
  wire [31:0]slot_2_axi_awaddr;
  wire [1:0]slot_2_axi_awburst;
  wire [3:0]slot_2_axi_awcache;
  wire [0:0]slot_2_axi_awid;
  wire [3:0]slot_2_axi_awlen;
  wire [1:0]slot_2_axi_awlock;
  wire [2:0]slot_2_axi_awprot;
  wire slot_2_axi_awready;
  wire [2:0]slot_2_axi_awsize;
  wire slot_2_axi_awvalid;
  wire [0:0]slot_2_axi_bid;
  wire slot_2_axi_bready;
  wire [1:0]slot_2_axi_bresp;
  wire slot_2_axi_bvalid;
  wire [63:0]slot_2_axi_rdata;
  wire [0:0]slot_2_axi_rid;
  wire slot_2_axi_rlast;
  wire slot_2_axi_rready;
  wire [1:0]slot_2_axi_rresp;
  wire slot_2_axi_rvalid;
  wire [63:0]slot_2_axi_wdata;
  wire slot_2_axi_wlast;
  wire slot_2_axi_wready;
  wire [7:0]slot_2_axi_wstrb;
  wire slot_2_axi_wvalid;
  wire NLW_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_inst_s_axi_offld_arready_UNCONNECTED;
  wire NLW_inst_s_axi_offld_rlast_UNCONNECTED;
  wire NLW_inst_s_axi_offld_rvalid_UNCONNECTED;
  wire NLW_inst_trigger_in_ack_UNCONNECTED;
  wire [55:0]NLW_inst_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_tid_UNCONNECTED;
  wire [6:0]NLW_inst_m_axis_tstrb_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_bid_UNCONNECTED;
  wire [31:0]NLW_inst_s_axi_offld_rdata_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_offld_rid_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_offld_rresp_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_rid_UNCONNECTED;

  (* COUNTER_LOAD_VALUE = "0" *) 
  (* C_AXI4LITE_CORE_CLK_ASYNC = "1" *) 
  (* C_AXIS_DWIDTH_ROUND_TO_32 = "64" *) 
  (* C_ENABLE_ADVANCED = "0" *) 
  (* C_ENABLE_EVENT_COUNT = "0" *) 
  (* C_ENABLE_EVENT_LOG = "0" *) 
  (* C_ENABLE_PROFILE = "1" *) 
  (* C_ENABLE_TRACE = "0" *) 
  (* C_EN_ALL_TRACE = "1" *) 
  (* C_EN_AXI_DEBUG = "0" *) 
  (* C_EN_EXT_EVENTS_FLAG = "0" *) 
  (* C_EN_FIRST_READ_FLAG = "1" *) 
  (* C_EN_FIRST_WRITE_FLAG = "1" *) 
  (* C_EN_LAST_READ_FLAG = "1" *) 
  (* C_EN_LAST_WRITE_FLAG = "1" *) 
  (* C_EN_RD_ADD_FLAG = "1" *) 
  (* C_EN_RESPONSE_FLAG = "1" *) 
  (* C_EN_SW_REG_WR_FLAG = "0" *) 
  (* C_EN_TRIGGER = "0" *) 
  (* C_EN_WR_ADD_FLAG = "1" *) 
  (* C_EXT_EVENT0_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT1_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT2_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT3_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT4_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT5_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT6_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT7_FIFO_ENABLE = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FIFO_AXIS_DEPTH = "32" *) 
  (* C_FIFO_AXIS_SYNC = "0" *) 
  (* C_FIFO_AXIS_TDATA_WIDTH = "56" *) 
  (* C_FIFO_AXIS_TID_WIDTH = "1" *) 
  (* C_GLOBAL_COUNT_WIDTH = "32" *) 
  (* C_HAVE_SAMPLED_METRIC_CNT = "1" *) 
  (* C_INSTANCE = "system_top_axi_perf_mon_1_9" *) 
  (* C_LITE_ADDRESS_WIDTH = "16" *) 
  (* C_LOG_DATA_OFFLD = "0" *) 
  (* C_METRICS_SAMPLE_COUNT_WIDTH = "32" *) 
  (* C_METRIC_COUNT_SCALE = "1" *) 
  (* C_METRIC_COUNT_WIDTH = "32" *) 
  (* C_NUM_MONITOR_SLOTS = "3" *) 
  (* C_NUM_OF_COUNTERS = "4" *) 
  (* C_REG_ALL_MONITOR_SIGNALS = "0" *) 
  (* C_SHOW_AXIS_TDEST = "0" *) 
  (* C_SHOW_AXIS_TID = "0" *) 
  (* C_SHOW_AXIS_TUSER = "0" *) 
  (* C_SHOW_AXI_IDS = "0" *) 
  (* C_SHOW_AXI_LEN = "0" *) 
  (* C_SLOT_0_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_0_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_0_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_0_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_0_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_0_AXI_AWLEN = "3" *) 
  (* C_SLOT_0_AXI_DATA_WIDTH = "64" *) 
  (* C_SLOT_0_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_0_AXI_LOCK = "1" *) 
  (* C_SLOT_0_AXI_PROTOCOL = "AXI3" *) 
  (* C_SLOT_0_FIFO_ENABLE = "0" *) 
  (* C_SLOT_1_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_1_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_1_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_1_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_1_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_1_AXI_AWLEN = "3" *) 
  (* C_SLOT_1_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_1_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_1_AXI_LOCK = "1" *) 
  (* C_SLOT_1_AXI_PROTOCOL = "AXI3" *) 
  (* C_SLOT_1_FIFO_ENABLE = "0" *) 
  (* C_SLOT_2_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_2_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_2_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_2_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_2_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_2_AXI_AWLEN = "3" *) 
  (* C_SLOT_2_AXI_DATA_WIDTH = "64" *) 
  (* C_SLOT_2_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_2_AXI_LOCK = "1" *) 
  (* C_SLOT_2_AXI_PROTOCOL = "AXI3" *) 
  (* C_SLOT_2_FIFO_ENABLE = "0" *) 
  (* C_SLOT_3_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_3_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_3_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_3_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_3_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_3_AXI_AWLEN = "3" *) 
  (* C_SLOT_3_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_3_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_3_AXI_LOCK = "1" *) 
  (* C_SLOT_3_AXI_PROTOCOL = "AXI3" *) 
  (* C_SLOT_3_FIFO_ENABLE = "1" *) 
  (* C_SLOT_4_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_4_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_4_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_4_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_4_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_4_AXI_AWLEN = "7" *) 
  (* C_SLOT_4_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_4_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_4_AXI_LOCK = "0" *) 
  (* C_SLOT_4_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_4_FIFO_ENABLE = "1" *) 
  (* C_SLOT_5_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_5_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_5_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_5_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_5_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_5_AXI_AWLEN = "7" *) 
  (* C_SLOT_5_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_5_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_5_AXI_LOCK = "0" *) 
  (* C_SLOT_5_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_5_FIFO_ENABLE = "1" *) 
  (* C_SLOT_6_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_6_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_6_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_6_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_6_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_6_AXI_AWLEN = "7" *) 
  (* C_SLOT_6_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_6_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_6_AXI_LOCK = "0" *) 
  (* C_SLOT_6_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_6_FIFO_ENABLE = "1" *) 
  (* C_SLOT_7_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_7_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_7_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_7_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_7_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_7_AXI_AWLEN = "7" *) 
  (* C_SLOT_7_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_7_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_7_AXI_LOCK = "0" *) 
  (* C_SLOT_7_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_7_FIFO_ENABLE = "1" *) 
  (* C_SUPPORT_ID_REFLECTION = "0" *) 
  (* C_S_AXI4_BASEADDR = "-1" *) 
  (* C_S_AXI4_HIGHADDR = "0" *) 
  (* C_S_AXI_ADDR_WIDTH = "16" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_ID_WIDTH = "1" *) 
  (* C_S_AXI_PROTOCOL = "AXI4LITE" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* ENABLE_EXT_EVENTS = "0" *) 
  (* SLOT_0_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_0_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_1_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_1_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_2_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_2_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_3_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_3_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_4_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_4_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_5_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_5_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_6_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_6_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_7_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_7_AXI_SUB_PROTOCOL = "NONE" *) 
  (* S_AXI_OFFLD_ID_WIDTH = "1" *) 
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top inst
       (.capture_event(capture_event),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .ext_clk_0(1'b0),
        .ext_clk_1(1'b0),
        .ext_clk_2(1'b0),
        .ext_clk_3(1'b0),
        .ext_clk_4(1'b0),
        .ext_clk_5(1'b0),
        .ext_clk_6(1'b0),
        .ext_clk_7(1'b0),
        .ext_event_0(1'b0),
        .ext_event_0_cnt_start(1'b0),
        .ext_event_0_cnt_stop(1'b0),
        .ext_event_1(1'b0),
        .ext_event_1_cnt_start(1'b0),
        .ext_event_1_cnt_stop(1'b0),
        .ext_event_2(1'b0),
        .ext_event_2_cnt_start(1'b0),
        .ext_event_2_cnt_stop(1'b0),
        .ext_event_3(1'b0),
        .ext_event_3_cnt_start(1'b0),
        .ext_event_3_cnt_stop(1'b0),
        .ext_event_4(1'b0),
        .ext_event_4_cnt_start(1'b0),
        .ext_event_4_cnt_stop(1'b0),
        .ext_event_5(1'b0),
        .ext_event_5_cnt_start(1'b0),
        .ext_event_5_cnt_stop(1'b0),
        .ext_event_6(1'b0),
        .ext_event_6_cnt_start(1'b0),
        .ext_event_6_cnt_stop(1'b0),
        .ext_event_7(1'b0),
        .ext_event_7_cnt_start(1'b0),
        .ext_event_7_cnt_stop(1'b0),
        .ext_rstn_0(1'b1),
        .ext_rstn_1(1'b1),
        .ext_rstn_2(1'b1),
        .ext_rstn_3(1'b1),
        .ext_rstn_4(1'b1),
        .ext_rstn_5(1'b1),
        .ext_rstn_6(1'b1),
        .ext_rstn_7(1'b1),
        .interrupt(interrupt),
        .m_axis_aclk(1'b0),
        .m_axis_aresetn(1'b1),
        .m_axis_tdata(NLW_inst_m_axis_tdata_UNCONNECTED[55:0]),
        .m_axis_tid(NLW_inst_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_inst_m_axis_tstrb_UNCONNECTED[6:0]),
        .m_axis_tvalid(NLW_inst_m_axis_tvalid_UNCONNECTED),
        .reset_event(reset_event),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(1'b0),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awid(1'b0),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(NLW_inst_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_offld_aclk(1'b0),
        .s_axi_offld_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_offld_aresetn(1'b1),
        .s_axi_offld_arid(1'b0),
        .s_axi_offld_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_offld_arready(NLW_inst_s_axi_offld_arready_UNCONNECTED),
        .s_axi_offld_arvalid(1'b0),
        .s_axi_offld_rdata(NLW_inst_s_axi_offld_rdata_UNCONNECTED[31:0]),
        .s_axi_offld_rid(NLW_inst_s_axi_offld_rid_UNCONNECTED[0]),
        .s_axi_offld_rlast(NLW_inst_s_axi_offld_rlast_UNCONNECTED),
        .s_axi_offld_rready(1'b0),
        .s_axi_offld_rresp(NLW_inst_s_axi_offld_rresp_UNCONNECTED[1:0]),
        .s_axi_offld_rvalid(NLW_inst_s_axi_offld_rvalid_UNCONNECTED),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(NLW_inst_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .slot_0_axi_aclk(slot_0_axi_aclk),
        .slot_0_axi_araddr(slot_0_axi_araddr),
        .slot_0_axi_arburst(slot_0_axi_arburst),
        .slot_0_axi_arcache(slot_0_axi_arcache),
        .slot_0_axi_aresetn(slot_0_axi_aresetn),
        .slot_0_axi_arid(slot_0_axi_arid),
        .slot_0_axi_arlen(slot_0_axi_arlen),
        .slot_0_axi_arlock(slot_0_axi_arlock),
        .slot_0_axi_arprot(slot_0_axi_arprot),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arsize(slot_0_axi_arsize),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_awaddr(slot_0_axi_awaddr),
        .slot_0_axi_awburst(slot_0_axi_awburst),
        .slot_0_axi_awcache(slot_0_axi_awcache),
        .slot_0_axi_awid(slot_0_axi_awid),
        .slot_0_axi_awlen(slot_0_axi_awlen),
        .slot_0_axi_awlock(slot_0_axi_awlock),
        .slot_0_axi_awprot(slot_0_axi_awprot),
        .slot_0_axi_awready(slot_0_axi_awready),
        .slot_0_axi_awsize(slot_0_axi_awsize),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_0_axi_bid(slot_0_axi_bid),
        .slot_0_axi_bready(slot_0_axi_bready),
        .slot_0_axi_bresp(slot_0_axi_bresp),
        .slot_0_axi_bvalid(slot_0_axi_bvalid),
        .slot_0_axi_rdata(slot_0_axi_rdata),
        .slot_0_axi_rid(slot_0_axi_rid),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rresp(slot_0_axi_rresp),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .slot_0_axi_wdata(slot_0_axi_wdata),
        .slot_0_axi_wlast(slot_0_axi_wlast),
        .slot_0_axi_wready(slot_0_axi_wready),
        .slot_0_axi_wstrb(slot_0_axi_wstrb),
        .slot_0_axi_wvalid(slot_0_axi_wvalid),
        .slot_0_axis_aclk(1'b0),
        .slot_0_axis_aresetn(1'b1),
        .slot_0_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_0_axis_tdest(1'b0),
        .slot_0_axis_tid(1'b0),
        .slot_0_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_0_axis_tlast(1'b0),
        .slot_0_axis_tready(1'b0),
        .slot_0_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_0_axis_tuser(1'b0),
        .slot_0_axis_tvalid(1'b0),
        .slot_0_ext_trig(1'b0),
        .slot_0_ext_trig_stop(1'b0),
        .slot_1_axi_aclk(slot_1_axi_aclk),
        .slot_1_axi_araddr(slot_1_axi_araddr),
        .slot_1_axi_arburst(slot_1_axi_arburst),
        .slot_1_axi_arcache(slot_1_axi_arcache),
        .slot_1_axi_aresetn(slot_1_axi_aresetn),
        .slot_1_axi_arid(slot_1_axi_arid),
        .slot_1_axi_arlen(slot_1_axi_arlen),
        .slot_1_axi_arlock(slot_1_axi_arlock),
        .slot_1_axi_arprot(slot_1_axi_arprot),
        .slot_1_axi_arready(slot_1_axi_arready),
        .slot_1_axi_arsize(slot_1_axi_arsize),
        .slot_1_axi_arvalid(slot_1_axi_arvalid),
        .slot_1_axi_awaddr(slot_1_axi_awaddr),
        .slot_1_axi_awburst(slot_1_axi_awburst),
        .slot_1_axi_awcache(slot_1_axi_awcache),
        .slot_1_axi_awid(slot_1_axi_awid),
        .slot_1_axi_awlen(slot_1_axi_awlen),
        .slot_1_axi_awlock(slot_1_axi_awlock),
        .slot_1_axi_awprot(slot_1_axi_awprot),
        .slot_1_axi_awready(slot_1_axi_awready),
        .slot_1_axi_awsize(slot_1_axi_awsize),
        .slot_1_axi_awvalid(slot_1_axi_awvalid),
        .slot_1_axi_bid(slot_1_axi_bid),
        .slot_1_axi_bready(slot_1_axi_bready),
        .slot_1_axi_bresp(slot_1_axi_bresp),
        .slot_1_axi_bvalid(slot_1_axi_bvalid),
        .slot_1_axi_rdata(slot_1_axi_rdata),
        .slot_1_axi_rid(slot_1_axi_rid),
        .slot_1_axi_rlast(slot_1_axi_rlast),
        .slot_1_axi_rready(slot_1_axi_rready),
        .slot_1_axi_rresp(slot_1_axi_rresp),
        .slot_1_axi_rvalid(slot_1_axi_rvalid),
        .slot_1_axi_wdata(slot_1_axi_wdata),
        .slot_1_axi_wlast(slot_1_axi_wlast),
        .slot_1_axi_wready(slot_1_axi_wready),
        .slot_1_axi_wstrb(slot_1_axi_wstrb),
        .slot_1_axi_wvalid(slot_1_axi_wvalid),
        .slot_1_axis_aclk(1'b0),
        .slot_1_axis_aresetn(1'b1),
        .slot_1_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axis_tdest(1'b0),
        .slot_1_axis_tid(1'b0),
        .slot_1_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_1_axis_tlast(1'b0),
        .slot_1_axis_tready(1'b0),
        .slot_1_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_1_axis_tuser(1'b0),
        .slot_1_axis_tvalid(1'b0),
        .slot_1_ext_trig(1'b0),
        .slot_1_ext_trig_stop(1'b0),
        .slot_2_axi_aclk(slot_2_axi_aclk),
        .slot_2_axi_araddr(slot_2_axi_araddr),
        .slot_2_axi_arburst(slot_2_axi_arburst),
        .slot_2_axi_arcache(slot_2_axi_arcache),
        .slot_2_axi_aresetn(slot_2_axi_aresetn),
        .slot_2_axi_arid(slot_2_axi_arid),
        .slot_2_axi_arlen(slot_2_axi_arlen),
        .slot_2_axi_arlock(slot_2_axi_arlock),
        .slot_2_axi_arprot(slot_2_axi_arprot),
        .slot_2_axi_arready(slot_2_axi_arready),
        .slot_2_axi_arsize(slot_2_axi_arsize),
        .slot_2_axi_arvalid(slot_2_axi_arvalid),
        .slot_2_axi_awaddr(slot_2_axi_awaddr),
        .slot_2_axi_awburst(slot_2_axi_awburst),
        .slot_2_axi_awcache(slot_2_axi_awcache),
        .slot_2_axi_awid(slot_2_axi_awid),
        .slot_2_axi_awlen(slot_2_axi_awlen),
        .slot_2_axi_awlock(slot_2_axi_awlock),
        .slot_2_axi_awprot(slot_2_axi_awprot),
        .slot_2_axi_awready(slot_2_axi_awready),
        .slot_2_axi_awsize(slot_2_axi_awsize),
        .slot_2_axi_awvalid(slot_2_axi_awvalid),
        .slot_2_axi_bid(slot_2_axi_bid),
        .slot_2_axi_bready(slot_2_axi_bready),
        .slot_2_axi_bresp(slot_2_axi_bresp),
        .slot_2_axi_bvalid(slot_2_axi_bvalid),
        .slot_2_axi_rdata(slot_2_axi_rdata),
        .slot_2_axi_rid(slot_2_axi_rid),
        .slot_2_axi_rlast(slot_2_axi_rlast),
        .slot_2_axi_rready(slot_2_axi_rready),
        .slot_2_axi_rresp(slot_2_axi_rresp),
        .slot_2_axi_rvalid(slot_2_axi_rvalid),
        .slot_2_axi_wdata(slot_2_axi_wdata),
        .slot_2_axi_wlast(slot_2_axi_wlast),
        .slot_2_axi_wready(slot_2_axi_wready),
        .slot_2_axi_wstrb(slot_2_axi_wstrb),
        .slot_2_axi_wvalid(slot_2_axi_wvalid),
        .slot_2_axis_aclk(1'b0),
        .slot_2_axis_aresetn(1'b1),
        .slot_2_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axis_tdest(1'b0),
        .slot_2_axis_tid(1'b0),
        .slot_2_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_2_axis_tlast(1'b0),
        .slot_2_axis_tready(1'b0),
        .slot_2_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_2_axis_tuser(1'b0),
        .slot_2_axis_tvalid(1'b0),
        .slot_2_ext_trig(1'b0),
        .slot_2_ext_trig_stop(1'b0),
        .slot_3_axi_aclk(1'b0),
        .slot_3_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_arburst({1'b0,1'b0}),
        .slot_3_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_aresetn(1'b1),
        .slot_3_axi_arid(1'b0),
        .slot_3_axi_arlen({1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_arlock({1'b0,1'b0}),
        .slot_3_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_3_axi_arready(1'b0),
        .slot_3_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_3_axi_arvalid(1'b0),
        .slot_3_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_awburst({1'b0,1'b0}),
        .slot_3_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_awid(1'b0),
        .slot_3_axi_awlen({1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_awlock({1'b0,1'b0}),
        .slot_3_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_3_axi_awready(1'b0),
        .slot_3_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_3_axi_awvalid(1'b0),
        .slot_3_axi_bid(1'b0),
        .slot_3_axi_bready(1'b0),
        .slot_3_axi_bresp({1'b0,1'b0}),
        .slot_3_axi_bvalid(1'b0),
        .slot_3_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_rid(1'b0),
        .slot_3_axi_rlast(1'b0),
        .slot_3_axi_rready(1'b0),
        .slot_3_axi_rresp({1'b0,1'b0}),
        .slot_3_axi_rvalid(1'b0),
        .slot_3_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_wlast(1'b0),
        .slot_3_axi_wready(1'b0),
        .slot_3_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_wvalid(1'b0),
        .slot_3_axis_aclk(1'b0),
        .slot_3_axis_aresetn(1'b1),
        .slot_3_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axis_tdest(1'b0),
        .slot_3_axis_tid(1'b0),
        .slot_3_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_3_axis_tlast(1'b0),
        .slot_3_axis_tready(1'b0),
        .slot_3_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_3_axis_tuser(1'b0),
        .slot_3_axis_tvalid(1'b0),
        .slot_3_ext_trig(1'b0),
        .slot_3_ext_trig_stop(1'b0),
        .slot_4_axi_aclk(1'b0),
        .slot_4_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_arburst({1'b0,1'b0}),
        .slot_4_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_aresetn(1'b1),
        .slot_4_axi_arid(1'b0),
        .slot_4_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_arlock(1'b0),
        .slot_4_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_4_axi_arready(1'b0),
        .slot_4_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_4_axi_arvalid(1'b0),
        .slot_4_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_awburst({1'b0,1'b0}),
        .slot_4_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_awid(1'b0),
        .slot_4_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_awlock(1'b0),
        .slot_4_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_4_axi_awready(1'b0),
        .slot_4_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_4_axi_awvalid(1'b0),
        .slot_4_axi_bid(1'b0),
        .slot_4_axi_bready(1'b0),
        .slot_4_axi_bresp({1'b0,1'b0}),
        .slot_4_axi_bvalid(1'b0),
        .slot_4_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_rid(1'b0),
        .slot_4_axi_rlast(1'b0),
        .slot_4_axi_rready(1'b0),
        .slot_4_axi_rresp({1'b0,1'b0}),
        .slot_4_axi_rvalid(1'b0),
        .slot_4_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_wlast(1'b0),
        .slot_4_axi_wready(1'b0),
        .slot_4_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_wvalid(1'b0),
        .slot_4_axis_aclk(1'b0),
        .slot_4_axis_aresetn(1'b1),
        .slot_4_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axis_tdest(1'b0),
        .slot_4_axis_tid(1'b0),
        .slot_4_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_4_axis_tlast(1'b0),
        .slot_4_axis_tready(1'b0),
        .slot_4_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_4_axis_tuser(1'b0),
        .slot_4_axis_tvalid(1'b0),
        .slot_4_ext_trig(1'b0),
        .slot_4_ext_trig_stop(1'b0),
        .slot_5_axi_aclk(1'b0),
        .slot_5_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_arburst({1'b0,1'b0}),
        .slot_5_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_aresetn(1'b0),
        .slot_5_axi_arid(1'b0),
        .slot_5_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_arlock(1'b0),
        .slot_5_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_5_axi_arready(1'b0),
        .slot_5_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_5_axi_arvalid(1'b0),
        .slot_5_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_awburst({1'b0,1'b0}),
        .slot_5_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_awid(1'b0),
        .slot_5_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_awlock(1'b0),
        .slot_5_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_5_axi_awready(1'b0),
        .slot_5_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_5_axi_awvalid(1'b0),
        .slot_5_axi_bid(1'b0),
        .slot_5_axi_bready(1'b0),
        .slot_5_axi_bresp({1'b0,1'b0}),
        .slot_5_axi_bvalid(1'b0),
        .slot_5_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_rid(1'b0),
        .slot_5_axi_rlast(1'b0),
        .slot_5_axi_rready(1'b0),
        .slot_5_axi_rresp({1'b0,1'b0}),
        .slot_5_axi_rvalid(1'b0),
        .slot_5_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_wlast(1'b0),
        .slot_5_axi_wready(1'b0),
        .slot_5_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_wvalid(1'b0),
        .slot_5_axis_aclk(1'b0),
        .slot_5_axis_aresetn(1'b1),
        .slot_5_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axis_tdest(1'b0),
        .slot_5_axis_tid(1'b0),
        .slot_5_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_5_axis_tlast(1'b0),
        .slot_5_axis_tready(1'b0),
        .slot_5_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_5_axis_tuser(1'b0),
        .slot_5_axis_tvalid(1'b0),
        .slot_5_ext_trig(1'b0),
        .slot_5_ext_trig_stop(1'b0),
        .slot_6_axi_aclk(1'b0),
        .slot_6_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_arburst({1'b0,1'b0}),
        .slot_6_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_aresetn(1'b1),
        .slot_6_axi_arid(1'b0),
        .slot_6_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_arlock(1'b0),
        .slot_6_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_6_axi_arready(1'b0),
        .slot_6_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_6_axi_arvalid(1'b0),
        .slot_6_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_awburst({1'b0,1'b0}),
        .slot_6_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_awid(1'b0),
        .slot_6_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_awlock(1'b0),
        .slot_6_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_6_axi_awready(1'b0),
        .slot_6_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_6_axi_awvalid(1'b0),
        .slot_6_axi_bid(1'b0),
        .slot_6_axi_bready(1'b0),
        .slot_6_axi_bresp({1'b0,1'b0}),
        .slot_6_axi_bvalid(1'b0),
        .slot_6_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_rid(1'b0),
        .slot_6_axi_rlast(1'b0),
        .slot_6_axi_rready(1'b0),
        .slot_6_axi_rresp({1'b0,1'b0}),
        .slot_6_axi_rvalid(1'b0),
        .slot_6_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_wlast(1'b0),
        .slot_6_axi_wready(1'b0),
        .slot_6_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_wvalid(1'b0),
        .slot_6_axis_aclk(1'b0),
        .slot_6_axis_aresetn(1'b1),
        .slot_6_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axis_tdest(1'b0),
        .slot_6_axis_tid(1'b0),
        .slot_6_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_6_axis_tlast(1'b0),
        .slot_6_axis_tready(1'b0),
        .slot_6_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_6_axis_tuser(1'b0),
        .slot_6_axis_tvalid(1'b0),
        .slot_6_ext_trig(1'b0),
        .slot_6_ext_trig_stop(1'b0),
        .slot_7_axi_aclk(1'b0),
        .slot_7_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_arburst({1'b0,1'b0}),
        .slot_7_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_aresetn(1'b1),
        .slot_7_axi_arid(1'b0),
        .slot_7_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_arlock(1'b0),
        .slot_7_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_7_axi_arready(1'b0),
        .slot_7_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_7_axi_arvalid(1'b0),
        .slot_7_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_awburst({1'b0,1'b0}),
        .slot_7_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_awid(1'b0),
        .slot_7_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_awlock(1'b0),
        .slot_7_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_7_axi_awready(1'b0),
        .slot_7_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_7_axi_awvalid(1'b0),
        .slot_7_axi_bid(1'b0),
        .slot_7_axi_bready(1'b0),
        .slot_7_axi_bresp({1'b0,1'b0}),
        .slot_7_axi_bvalid(1'b0),
        .slot_7_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_rid(1'b0),
        .slot_7_axi_rlast(1'b0),
        .slot_7_axi_rready(1'b0),
        .slot_7_axi_rresp({1'b0,1'b0}),
        .slot_7_axi_rvalid(1'b0),
        .slot_7_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_wlast(1'b0),
        .slot_7_axi_wready(1'b0),
        .slot_7_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_wvalid(1'b0),
        .slot_7_axis_aclk(1'b0),
        .slot_7_axis_aresetn(1'b1),
        .slot_7_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axis_tdest(1'b0),
        .slot_7_axis_tid(1'b0),
        .slot_7_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_7_axis_tlast(1'b0),
        .slot_7_axis_tready(1'b0),
        .slot_7_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_7_axis_tuser(1'b0),
        .slot_7_axis_tvalid(1'b0),
        .slot_7_ext_trig(1'b0),
        .slot_7_ext_trig_stop(1'b0),
        .trigger_in(1'b0),
        .trigger_in_ack(NLW_inst_trigger_in_ack_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile
   (\GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ,
    \Lat_Addr_11downto2_CDC_reg[7] ,
    \Lat_Addr_11downto2_CDC_reg[6] ,
    SR,
    E,
    D,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  input \Lat_Addr_11downto2_CDC_reg[7] ;
  input \Lat_Addr_11downto2_CDC_reg[6] ;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]D;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire [31:0]D;
  wire [0:0]E;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire \Lat_Addr_11downto2_CDC_reg[6] ;
  wire \Lat_Addr_11downto2_CDC_reg[7] ;
  wire [0:0]SR;
  wire [31:0]\Sample_Metric_Cnt[0]_1 ;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;

  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_513 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [31]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_526 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [30]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_539 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [29]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_552 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [28]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_565 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [27]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_578 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [26]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_591 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [25]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_604 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [24]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_617 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [23]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_630 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [22]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_643 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [21]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_656 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [20]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_669 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [19]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_682 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [18]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_695 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [17]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_708 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [16]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_721 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [15]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_734 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [14]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_747 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [13]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_760 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [12]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_773 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [11]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_786 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [10]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_799 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [9]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_812 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [8]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_825 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [7]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_838 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [6]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_851 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [5]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_864 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [4]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_877 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [3]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_890 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [2]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_903 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [1]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_916 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[0]_1 [0]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\Sample_Metric_Cnt[0]_1 [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\Sample_Metric_Cnt[0]_1 [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\Sample_Metric_Cnt[0]_1 [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\Sample_Metric_Cnt[0]_1 [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\Sample_Metric_Cnt[0]_1 [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\Sample_Metric_Cnt[0]_1 [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\Sample_Metric_Cnt[0]_1 [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\Sample_Metric_Cnt[0]_1 [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\Sample_Metric_Cnt[0]_1 [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\Sample_Metric_Cnt[0]_1 [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\Sample_Metric_Cnt[0]_1 [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\Sample_Metric_Cnt[0]_1 [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\Sample_Metric_Cnt[0]_1 [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\Sample_Metric_Cnt[0]_1 [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\Sample_Metric_Cnt[0]_1 [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\Sample_Metric_Cnt[0]_1 [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\Sample_Metric_Cnt[0]_1 [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\Sample_Metric_Cnt[0]_1 [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\Sample_Metric_Cnt[0]_1 [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\Sample_Metric_Cnt[0]_1 [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\Sample_Metric_Cnt[0]_1 [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\Sample_Metric_Cnt[0]_1 [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\Sample_Metric_Cnt[0]_1 [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\Sample_Metric_Cnt[0]_1 [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\Sample_Metric_Cnt[0]_1 [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\Sample_Metric_Cnt[0]_1 [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\Sample_Metric_Cnt[0]_1 [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\Sample_Metric_Cnt[0]_1 [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\Sample_Metric_Cnt[0]_1 [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\Sample_Metric_Cnt[0]_1 [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\Sample_Metric_Cnt[0]_1 [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\Sample_Metric_Cnt[0]_1 [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_16
   (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 ,
    out,
    Rtrans_Cnt_En,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  input \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ;
  input [1:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 ;
  input [2:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 ;
  input [0:0]out;
  input [0:0]Rtrans_Cnt_En;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire \Accum_i0_inferred__0/i__carry__0_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_3 ;
  wire \Accum_i0_inferred__0/i__carry_n_0 ;
  wire \Accum_i0_inferred__0/i__carry_n_1 ;
  wire \Accum_i0_inferred__0/i__carry_n_2 ;
  wire \Accum_i0_inferred__0/i__carry_n_3 ;
  wire [31:0]Accum_i1_in;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 ;
  wire [2:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire [0:0]Rtrans_Cnt_En;
  wire [0:0]SR;
  wire core_aclk;
  wire [0:0]out;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;
  wire [3:2]\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED ;

  CARRY4 \Accum_i0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\Accum_i0_inferred__0/i__carry_n_0 ,\Accum_i0_inferred__0/i__carry_n_1 ,\Accum_i0_inferred__0/i__carry_n_2 ,\Accum_i0_inferred__0/i__carry_n_3 }),
        .CYINIT(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ),
        .O(Accum_i1_in[4:1]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__0 
       (.CI(\Accum_i0_inferred__0/i__carry_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__0_n_0 ,\Accum_i0_inferred__0/i__carry__0_n_1 ,\Accum_i0_inferred__0/i__carry__0_n_2 ,\Accum_i0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ),
        .O(Accum_i1_in[8:5]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__1 
       (.CI(\Accum_i0_inferred__0/i__carry__0_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__1_n_0 ,\Accum_i0_inferred__0/i__carry__1_n_1 ,\Accum_i0_inferred__0/i__carry__1_n_2 ,\Accum_i0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ),
        .O(Accum_i1_in[12:9]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__2 
       (.CI(\Accum_i0_inferred__0/i__carry__1_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__2_n_0 ,\Accum_i0_inferred__0/i__carry__2_n_1 ,\Accum_i0_inferred__0/i__carry__2_n_2 ,\Accum_i0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ),
        .O(Accum_i1_in[16:13]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__3 
       (.CI(\Accum_i0_inferred__0/i__carry__2_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__3_n_0 ,\Accum_i0_inferred__0/i__carry__3_n_1 ,\Accum_i0_inferred__0/i__carry__3_n_2 ,\Accum_i0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ),
        .O(Accum_i1_in[20:17]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__4 
       (.CI(\Accum_i0_inferred__0/i__carry__3_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__4_n_0 ,\Accum_i0_inferred__0/i__carry__4_n_1 ,\Accum_i0_inferred__0/i__carry__4_n_2 ,\Accum_i0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ),
        .O(Accum_i1_in[24:21]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__5 
       (.CI(\Accum_i0_inferred__0/i__carry__4_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__5_n_0 ,\Accum_i0_inferred__0/i__carry__5_n_1 ,\Accum_i0_inferred__0/i__carry__5_n_2 ,\Accum_i0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ),
        .O(Accum_i1_in[28:25]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__6 
       (.CI(\Accum_i0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED [3:2],\Accum_i0_inferred__0/i__carry__6_n_2 ,\Accum_i0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 }),
        .O({\NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED [3],Accum_i1_in[31:29]}),
        .S({1'b0,\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 }));
  LUT3 #(
    .INIT(8'h7F)) 
    \Accum_i[0]_i_1__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .I1(out),
        .I2(Rtrans_Cnt_En),
        .O(Accum_i1_in[0]));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_17
   (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    S1_Read_Latency,
    \Accum_i_reg[3]_0 ,
    \Accum_i_reg[7]_0 ,
    \Accum_i_reg[11]_0 ,
    \Accum_i_reg[15]_0 ,
    \Accum_i_reg[19]_0 ,
    \Accum_i_reg[23]_0 ,
    \Accum_i_reg[27]_0 ,
    \Accum_i_reg[31]_0 ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  input [30:0]S1_Read_Latency;
  input [3:0]\Accum_i_reg[3]_0 ;
  input [3:0]\Accum_i_reg[7]_0 ;
  input [3:0]\Accum_i_reg[11]_0 ;
  input [3:0]\Accum_i_reg[15]_0 ;
  input [3:0]\Accum_i_reg[19]_0 ;
  input [3:0]\Accum_i_reg[23]_0 ;
  input [3:0]\Accum_i_reg[27]_0 ;
  input [3:0]\Accum_i_reg[31]_0 ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire \Accum_i0_inferred__0/i__carry__0_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_3 ;
  wire \Accum_i0_inferred__0/i__carry_n_0 ;
  wire \Accum_i0_inferred__0/i__carry_n_1 ;
  wire \Accum_i0_inferred__0/i__carry_n_2 ;
  wire \Accum_i0_inferred__0/i__carry_n_3 ;
  wire [31:0]Accum_i1_in;
  wire [3:0]\Accum_i_reg[11]_0 ;
  wire [3:0]\Accum_i_reg[15]_0 ;
  wire [3:0]\Accum_i_reg[19]_0 ;
  wire [3:0]\Accum_i_reg[23]_0 ;
  wire [3:0]\Accum_i_reg[27]_0 ;
  wire [3:0]\Accum_i_reg[31]_0 ;
  wire [3:0]\Accum_i_reg[3]_0 ;
  wire [3:0]\Accum_i_reg[7]_0 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire [30:0]S1_Read_Latency;
  wire [0:0]SR;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;
  wire [3:3]\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED ;

  CARRY4 \Accum_i0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\Accum_i0_inferred__0/i__carry_n_0 ,\Accum_i0_inferred__0/i__carry_n_1 ,\Accum_i0_inferred__0/i__carry_n_2 ,\Accum_i0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_Read_Latency[3:0]),
        .O(Accum_i1_in[3:0]),
        .S(\Accum_i_reg[3]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__0 
       (.CI(\Accum_i0_inferred__0/i__carry_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__0_n_0 ,\Accum_i0_inferred__0/i__carry__0_n_1 ,\Accum_i0_inferred__0/i__carry__0_n_2 ,\Accum_i0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_Read_Latency[7:4]),
        .O(Accum_i1_in[7:4]),
        .S(\Accum_i_reg[7]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__1 
       (.CI(\Accum_i0_inferred__0/i__carry__0_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__1_n_0 ,\Accum_i0_inferred__0/i__carry__1_n_1 ,\Accum_i0_inferred__0/i__carry__1_n_2 ,\Accum_i0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_Read_Latency[11:8]),
        .O(Accum_i1_in[11:8]),
        .S(\Accum_i_reg[11]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__2 
       (.CI(\Accum_i0_inferred__0/i__carry__1_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__2_n_0 ,\Accum_i0_inferred__0/i__carry__2_n_1 ,\Accum_i0_inferred__0/i__carry__2_n_2 ,\Accum_i0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_Read_Latency[15:12]),
        .O(Accum_i1_in[15:12]),
        .S(\Accum_i_reg[15]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__3 
       (.CI(\Accum_i0_inferred__0/i__carry__2_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__3_n_0 ,\Accum_i0_inferred__0/i__carry__3_n_1 ,\Accum_i0_inferred__0/i__carry__3_n_2 ,\Accum_i0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_Read_Latency[19:16]),
        .O(Accum_i1_in[19:16]),
        .S(\Accum_i_reg[19]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__4 
       (.CI(\Accum_i0_inferred__0/i__carry__3_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__4_n_0 ,\Accum_i0_inferred__0/i__carry__4_n_1 ,\Accum_i0_inferred__0/i__carry__4_n_2 ,\Accum_i0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_Read_Latency[23:20]),
        .O(Accum_i1_in[23:20]),
        .S(\Accum_i_reg[23]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__5 
       (.CI(\Accum_i0_inferred__0/i__carry__4_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__5_n_0 ,\Accum_i0_inferred__0/i__carry__5_n_1 ,\Accum_i0_inferred__0/i__carry__5_n_2 ,\Accum_i0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_Read_Latency[27:24]),
        .O(Accum_i1_in[27:24]),
        .S(\Accum_i_reg[27]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__6 
       (.CI(\Accum_i0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED [3],\Accum_i0_inferred__0/i__carry__6_n_1 ,\Accum_i0_inferred__0/i__carry__6_n_2 ,\Accum_i0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,S1_Read_Latency[30:28]}),
        .O(Accum_i1_in[31:28]),
        .S(\Accum_i_reg[31]_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_18
   (\GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ,
    \Lat_Addr_11downto2_CDC_reg[7] ,
    \Lat_Addr_11downto2_CDC_reg[6] ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  input \Lat_Addr_11downto2_CDC_reg[7] ;
  input \Lat_Addr_11downto2_CDC_reg[6] ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input [31:0]\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire [31:0]\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire \Lat_Addr_11downto2_CDC_reg[6] ;
  wire \Lat_Addr_11downto2_CDC_reg[7] ;
  wire [0:0]SR;
  wire [31:0]\Sample_Metric_Cnt[12]_25 ;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;

  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_501 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [31]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_518 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [30]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_531 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [29]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_544 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [28]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_557 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [27]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_570 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [26]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_583 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [25]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_596 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [24]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_609 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [23]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_622 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [22]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_635 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [21]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_648 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [20]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_661 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [19]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_674 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [18]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_687 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [17]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_700 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [16]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_713 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [15]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_726 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [14]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_739 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [13]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_752 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [12]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_765 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [11]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_778 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [10]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_791 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [9]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_804 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [8]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_817 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [7]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_830 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [6]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_843 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [5]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_856 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [4]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_869 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [3]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_882 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [2]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_895 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [1]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_908 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[12]_25 [0]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\Sample_Metric_Cnt[12]_25 [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\Sample_Metric_Cnt[12]_25 [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\Sample_Metric_Cnt[12]_25 [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\Sample_Metric_Cnt[12]_25 [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\Sample_Metric_Cnt[12]_25 [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\Sample_Metric_Cnt[12]_25 [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\Sample_Metric_Cnt[12]_25 [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\Sample_Metric_Cnt[12]_25 [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\Sample_Metric_Cnt[12]_25 [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\Sample_Metric_Cnt[12]_25 [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\Sample_Metric_Cnt[12]_25 [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\Sample_Metric_Cnt[12]_25 [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\Sample_Metric_Cnt[12]_25 [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\Sample_Metric_Cnt[12]_25 [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\Sample_Metric_Cnt[12]_25 [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\Sample_Metric_Cnt[12]_25 [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\Sample_Metric_Cnt[12]_25 [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\Sample_Metric_Cnt[12]_25 [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\Sample_Metric_Cnt[12]_25 [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\Sample_Metric_Cnt[12]_25 [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\Sample_Metric_Cnt[12]_25 [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\Sample_Metric_Cnt[12]_25 [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\Sample_Metric_Cnt[12]_25 [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\Sample_Metric_Cnt[12]_25 [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\Sample_Metric_Cnt[12]_25 [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\Sample_Metric_Cnt[12]_25 [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\Sample_Metric_Cnt[12]_25 [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\Sample_Metric_Cnt[12]_25 [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\Sample_Metric_Cnt[12]_25 [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\Sample_Metric_Cnt[12]_25 [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\Sample_Metric_Cnt[12]_25 [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\Sample_Metric_Cnt[12]_25 [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_19
   (Q,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15 ,
    out,
    Wtrans_Cnt_En,
    \Lat_Addr_11downto2_CDC_reg[7] ,
    \Lat_Addr_11downto2_CDC_reg[6] ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output [31:0]Q;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  input \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 ;
  input [1:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14 ;
  input [2:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15 ;
  input [0:0]out;
  input [0:0]Wtrans_Cnt_En;
  input \Lat_Addr_11downto2_CDC_reg[7] ;
  input \Lat_Addr_11downto2_CDC_reg[6] ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire \Accum_i0_inferred__0/i__carry__0_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_3 ;
  wire \Accum_i0_inferred__0/i__carry_n_0 ;
  wire \Accum_i0_inferred__0/i__carry_n_1 ;
  wire \Accum_i0_inferred__0/i__carry_n_2 ;
  wire \Accum_i0_inferred__0/i__carry_n_3 ;
  wire [31:0]Accum_i1_in;
  wire \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14 ;
  wire [2:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire \Lat_Addr_11downto2_CDC_reg[6] ;
  wire \Lat_Addr_11downto2_CDC_reg[7] ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [31:0]\Sample_Metric_Cnt[13]_27 ;
  wire [0:0]Wtrans_Cnt_En;
  wire core_aclk;
  wire [0:0]out;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;
  wire [3:2]\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED ;

  CARRY4 \Accum_i0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\Accum_i0_inferred__0/i__carry_n_0 ,\Accum_i0_inferred__0/i__carry_n_1 ,\Accum_i0_inferred__0/i__carry_n_2 ,\Accum_i0_inferred__0/i__carry_n_3 }),
        .CYINIT(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg ),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ),
        .O(Accum_i1_in[4:1]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__0 
       (.CI(\Accum_i0_inferred__0/i__carry_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__0_n_0 ,\Accum_i0_inferred__0/i__carry__0_n_1 ,\Accum_i0_inferred__0/i__carry__0_n_2 ,\Accum_i0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ),
        .O(Accum_i1_in[8:5]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__1 
       (.CI(\Accum_i0_inferred__0/i__carry__0_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__1_n_0 ,\Accum_i0_inferred__0/i__carry__1_n_1 ,\Accum_i0_inferred__0/i__carry__1_n_2 ,\Accum_i0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ),
        .O(Accum_i1_in[12:9]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__2 
       (.CI(\Accum_i0_inferred__0/i__carry__1_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__2_n_0 ,\Accum_i0_inferred__0/i__carry__2_n_1 ,\Accum_i0_inferred__0/i__carry__2_n_2 ,\Accum_i0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ),
        .O(Accum_i1_in[16:13]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__3 
       (.CI(\Accum_i0_inferred__0/i__carry__2_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__3_n_0 ,\Accum_i0_inferred__0/i__carry__3_n_1 ,\Accum_i0_inferred__0/i__carry__3_n_2 ,\Accum_i0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ),
        .O(Accum_i1_in[20:17]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__4 
       (.CI(\Accum_i0_inferred__0/i__carry__3_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__4_n_0 ,\Accum_i0_inferred__0/i__carry__4_n_1 ,\Accum_i0_inferred__0/i__carry__4_n_2 ,\Accum_i0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ),
        .O(Accum_i1_in[24:21]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__5 
       (.CI(\Accum_i0_inferred__0/i__carry__4_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__5_n_0 ,\Accum_i0_inferred__0/i__carry__5_n_1 ,\Accum_i0_inferred__0/i__carry__5_n_2 ,\Accum_i0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 ),
        .O(Accum_i1_in[28:25]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__6 
       (.CI(\Accum_i0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED [3:2],\Accum_i0_inferred__0/i__carry__6_n_2 ,\Accum_i0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14 }),
        .O({\NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED [3],Accum_i1_in[31:29]}),
        .S({1'b0,\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15 }));
  LUT3 #(
    .INIT(8'h7F)) 
    \Accum_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(out),
        .I2(Wtrans_Cnt_En),
        .O(Accum_i1_in[0]));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[9]),
        .Q(Q[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_500 
       (.I0(Q[31]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [31]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_517 
       (.I0(Q[30]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [30]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_530 
       (.I0(Q[29]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [29]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_543 
       (.I0(Q[28]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [28]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_556 
       (.I0(Q[27]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [27]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_569 
       (.I0(Q[26]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [26]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_582 
       (.I0(Q[25]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [25]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_595 
       (.I0(Q[24]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [24]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_608 
       (.I0(Q[23]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [23]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_621 
       (.I0(Q[22]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [22]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_634 
       (.I0(Q[21]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [21]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_647 
       (.I0(Q[20]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [20]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_660 
       (.I0(Q[19]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [19]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_673 
       (.I0(Q[18]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [18]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_686 
       (.I0(Q[17]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [17]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_699 
       (.I0(Q[16]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [16]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_712 
       (.I0(Q[15]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [15]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_725 
       (.I0(Q[14]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [14]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_738 
       (.I0(Q[13]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [13]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_751 
       (.I0(Q[12]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [12]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_764 
       (.I0(Q[11]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [11]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_777 
       (.I0(Q[10]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [10]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_790 
       (.I0(Q[9]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [9]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_803 
       (.I0(Q[8]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [8]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_816 
       (.I0(Q[7]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [7]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_829 
       (.I0(Q[6]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [6]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_842 
       (.I0(Q[5]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [5]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_855 
       (.I0(Q[4]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [4]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_868 
       (.I0(Q[3]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [3]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_881 
       (.I0(Q[2]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [2]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_894 
       (.I0(Q[1]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [1]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_907 
       (.I0(Q[0]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[13]_27 [0]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[0]),
        .Q(\Sample_Metric_Cnt[13]_27 [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[10]),
        .Q(\Sample_Metric_Cnt[13]_27 [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[11]),
        .Q(\Sample_Metric_Cnt[13]_27 [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[12]),
        .Q(\Sample_Metric_Cnt[13]_27 [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[13]),
        .Q(\Sample_Metric_Cnt[13]_27 [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[14]),
        .Q(\Sample_Metric_Cnt[13]_27 [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[15]),
        .Q(\Sample_Metric_Cnt[13]_27 [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[16]),
        .Q(\Sample_Metric_Cnt[13]_27 [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[17]),
        .Q(\Sample_Metric_Cnt[13]_27 [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[18]),
        .Q(\Sample_Metric_Cnt[13]_27 [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[19]),
        .Q(\Sample_Metric_Cnt[13]_27 [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[1]),
        .Q(\Sample_Metric_Cnt[13]_27 [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[20]),
        .Q(\Sample_Metric_Cnt[13]_27 [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[21]),
        .Q(\Sample_Metric_Cnt[13]_27 [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[22]),
        .Q(\Sample_Metric_Cnt[13]_27 [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[23]),
        .Q(\Sample_Metric_Cnt[13]_27 [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[24]),
        .Q(\Sample_Metric_Cnt[13]_27 [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[25]),
        .Q(\Sample_Metric_Cnt[13]_27 [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[26]),
        .Q(\Sample_Metric_Cnt[13]_27 [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[27]),
        .Q(\Sample_Metric_Cnt[13]_27 [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[28]),
        .Q(\Sample_Metric_Cnt[13]_27 [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[29]),
        .Q(\Sample_Metric_Cnt[13]_27 [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[2]),
        .Q(\Sample_Metric_Cnt[13]_27 [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[30]),
        .Q(\Sample_Metric_Cnt[13]_27 [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[31]),
        .Q(\Sample_Metric_Cnt[13]_27 [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[3]),
        .Q(\Sample_Metric_Cnt[13]_27 [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[4]),
        .Q(\Sample_Metric_Cnt[13]_27 [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[5]),
        .Q(\Sample_Metric_Cnt[13]_27 [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[6]),
        .Q(\Sample_Metric_Cnt[13]_27 [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[7]),
        .Q(\Sample_Metric_Cnt[13]_27 [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[8]),
        .Q(\Sample_Metric_Cnt[13]_27 [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[9]),
        .Q(\Sample_Metric_Cnt[13]_27 [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_20
   (\GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ,
    \Write_Latency_Int_reg[30] ,
    \Accum_i_reg[3]_0 ,
    \Accum_i_reg[7]_0 ,
    \Accum_i_reg[11]_0 ,
    \Accum_i_reg[15]_0 ,
    \Accum_i_reg[19]_0 ,
    \Accum_i_reg[23]_0 ,
    \Accum_i_reg[27]_0 ,
    \Accum_i_reg[31]_0 ,
    \Lat_Addr_11downto2_CDC_reg[6] ,
    \Lat_Addr_11downto2_CDC_reg[7] ,
    \Accum_i_reg[0]_0 ,
    \Accum_i_reg[1]_0 ,
    \Accum_i_reg[2]_0 ,
    \Accum_i_reg[3]_1 ,
    \Accum_i_reg[4]_0 ,
    \Accum_i_reg[5]_0 ,
    \Accum_i_reg[6]_0 ,
    \Accum_i_reg[7]_1 ,
    \Accum_i_reg[8]_0 ,
    \Accum_i_reg[9]_0 ,
    \Accum_i_reg[10]_0 ,
    \Accum_i_reg[11]_1 ,
    \Accum_i_reg[12]_0 ,
    \Accum_i_reg[13]_0 ,
    \Accum_i_reg[14]_0 ,
    \Accum_i_reg[15]_1 ,
    \Accum_i_reg[16]_0 ,
    \Accum_i_reg[17]_0 ,
    \Accum_i_reg[18]_0 ,
    \Accum_i_reg[19]_1 ,
    \Accum_i_reg[20]_0 ,
    \Accum_i_reg[21]_0 ,
    \Accum_i_reg[22]_0 ,
    \Accum_i_reg[23]_1 ,
    \Accum_i_reg[24]_0 ,
    \Accum_i_reg[25]_0 ,
    \Accum_i_reg[26]_0 ,
    \Accum_i_reg[27]_1 ,
    \Accum_i_reg[28]_0 ,
    \Accum_i_reg[29]_0 ,
    \Accum_i_reg[30]_0 ,
    \Accum_i_reg[31]_1 ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  input [30:0]\Write_Latency_Int_reg[30] ;
  input [3:0]\Accum_i_reg[3]_0 ;
  input [3:0]\Accum_i_reg[7]_0 ;
  input [3:0]\Accum_i_reg[11]_0 ;
  input [3:0]\Accum_i_reg[15]_0 ;
  input [3:0]\Accum_i_reg[19]_0 ;
  input [3:0]\Accum_i_reg[23]_0 ;
  input [3:0]\Accum_i_reg[27]_0 ;
  input [3:0]\Accum_i_reg[31]_0 ;
  input \Lat_Addr_11downto2_CDC_reg[6] ;
  input \Lat_Addr_11downto2_CDC_reg[7] ;
  input \Accum_i_reg[0]_0 ;
  input \Accum_i_reg[1]_0 ;
  input \Accum_i_reg[2]_0 ;
  input \Accum_i_reg[3]_1 ;
  input \Accum_i_reg[4]_0 ;
  input \Accum_i_reg[5]_0 ;
  input \Accum_i_reg[6]_0 ;
  input \Accum_i_reg[7]_1 ;
  input \Accum_i_reg[8]_0 ;
  input \Accum_i_reg[9]_0 ;
  input \Accum_i_reg[10]_0 ;
  input \Accum_i_reg[11]_1 ;
  input \Accum_i_reg[12]_0 ;
  input \Accum_i_reg[13]_0 ;
  input \Accum_i_reg[14]_0 ;
  input \Accum_i_reg[15]_1 ;
  input \Accum_i_reg[16]_0 ;
  input \Accum_i_reg[17]_0 ;
  input \Accum_i_reg[18]_0 ;
  input \Accum_i_reg[19]_1 ;
  input \Accum_i_reg[20]_0 ;
  input \Accum_i_reg[21]_0 ;
  input \Accum_i_reg[22]_0 ;
  input \Accum_i_reg[23]_1 ;
  input \Accum_i_reg[24]_0 ;
  input \Accum_i_reg[25]_0 ;
  input \Accum_i_reg[26]_0 ;
  input \Accum_i_reg[27]_1 ;
  input \Accum_i_reg[28]_0 ;
  input \Accum_i_reg[29]_0 ;
  input \Accum_i_reg[30]_0 ;
  input \Accum_i_reg[31]_1 ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire \Accum_i0_inferred__0/i__carry__0_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_3 ;
  wire \Accum_i0_inferred__0/i__carry_n_0 ;
  wire \Accum_i0_inferred__0/i__carry_n_1 ;
  wire \Accum_i0_inferred__0/i__carry_n_2 ;
  wire \Accum_i0_inferred__0/i__carry_n_3 ;
  wire [31:0]Accum_i1_in;
  wire \Accum_i_reg[0]_0 ;
  wire \Accum_i_reg[10]_0 ;
  wire [3:0]\Accum_i_reg[11]_0 ;
  wire \Accum_i_reg[11]_1 ;
  wire \Accum_i_reg[12]_0 ;
  wire \Accum_i_reg[13]_0 ;
  wire \Accum_i_reg[14]_0 ;
  wire [3:0]\Accum_i_reg[15]_0 ;
  wire \Accum_i_reg[15]_1 ;
  wire \Accum_i_reg[16]_0 ;
  wire \Accum_i_reg[17]_0 ;
  wire \Accum_i_reg[18]_0 ;
  wire [3:0]\Accum_i_reg[19]_0 ;
  wire \Accum_i_reg[19]_1 ;
  wire \Accum_i_reg[1]_0 ;
  wire \Accum_i_reg[20]_0 ;
  wire \Accum_i_reg[21]_0 ;
  wire \Accum_i_reg[22]_0 ;
  wire [3:0]\Accum_i_reg[23]_0 ;
  wire \Accum_i_reg[23]_1 ;
  wire \Accum_i_reg[24]_0 ;
  wire \Accum_i_reg[25]_0 ;
  wire \Accum_i_reg[26]_0 ;
  wire [3:0]\Accum_i_reg[27]_0 ;
  wire \Accum_i_reg[27]_1 ;
  wire \Accum_i_reg[28]_0 ;
  wire \Accum_i_reg[29]_0 ;
  wire \Accum_i_reg[2]_0 ;
  wire \Accum_i_reg[30]_0 ;
  wire [3:0]\Accum_i_reg[31]_0 ;
  wire \Accum_i_reg[31]_1 ;
  wire [3:0]\Accum_i_reg[3]_0 ;
  wire \Accum_i_reg[3]_1 ;
  wire \Accum_i_reg[4]_0 ;
  wire \Accum_i_reg[5]_0 ;
  wire \Accum_i_reg[6]_0 ;
  wire [3:0]\Accum_i_reg[7]_0 ;
  wire \Accum_i_reg[7]_1 ;
  wire \Accum_i_reg[8]_0 ;
  wire \Accum_i_reg[9]_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire \Lat_Addr_11downto2_CDC_reg[6] ;
  wire \Lat_Addr_11downto2_CDC_reg[7] ;
  wire [0:0]SR;
  wire [31:0]\Sample_Metric_Cnt[14]_29 ;
  wire [30:0]\Write_Latency_Int_reg[30] ;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;
  wire [3:3]\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED ;

  CARRY4 \Accum_i0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\Accum_i0_inferred__0/i__carry_n_0 ,\Accum_i0_inferred__0/i__carry_n_1 ,\Accum_i0_inferred__0/i__carry_n_2 ,\Accum_i0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(\Write_Latency_Int_reg[30] [3:0]),
        .O(Accum_i1_in[3:0]),
        .S(\Accum_i_reg[3]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__0 
       (.CI(\Accum_i0_inferred__0/i__carry_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__0_n_0 ,\Accum_i0_inferred__0/i__carry__0_n_1 ,\Accum_i0_inferred__0/i__carry__0_n_2 ,\Accum_i0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\Write_Latency_Int_reg[30] [7:4]),
        .O(Accum_i1_in[7:4]),
        .S(\Accum_i_reg[7]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__1 
       (.CI(\Accum_i0_inferred__0/i__carry__0_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__1_n_0 ,\Accum_i0_inferred__0/i__carry__1_n_1 ,\Accum_i0_inferred__0/i__carry__1_n_2 ,\Accum_i0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\Write_Latency_Int_reg[30] [11:8]),
        .O(Accum_i1_in[11:8]),
        .S(\Accum_i_reg[11]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__2 
       (.CI(\Accum_i0_inferred__0/i__carry__1_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__2_n_0 ,\Accum_i0_inferred__0/i__carry__2_n_1 ,\Accum_i0_inferred__0/i__carry__2_n_2 ,\Accum_i0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\Write_Latency_Int_reg[30] [15:12]),
        .O(Accum_i1_in[15:12]),
        .S(\Accum_i_reg[15]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__3 
       (.CI(\Accum_i0_inferred__0/i__carry__2_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__3_n_0 ,\Accum_i0_inferred__0/i__carry__3_n_1 ,\Accum_i0_inferred__0/i__carry__3_n_2 ,\Accum_i0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\Write_Latency_Int_reg[30] [19:16]),
        .O(Accum_i1_in[19:16]),
        .S(\Accum_i_reg[19]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__4 
       (.CI(\Accum_i0_inferred__0/i__carry__3_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__4_n_0 ,\Accum_i0_inferred__0/i__carry__4_n_1 ,\Accum_i0_inferred__0/i__carry__4_n_2 ,\Accum_i0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\Write_Latency_Int_reg[30] [23:20]),
        .O(Accum_i1_in[23:20]),
        .S(\Accum_i_reg[23]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__5 
       (.CI(\Accum_i0_inferred__0/i__carry__4_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__5_n_0 ,\Accum_i0_inferred__0/i__carry__5_n_1 ,\Accum_i0_inferred__0/i__carry__5_n_2 ,\Accum_i0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\Write_Latency_Int_reg[30] [27:24]),
        .O(Accum_i1_in[27:24]),
        .S(\Accum_i_reg[27]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__6 
       (.CI(\Accum_i0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED [3],\Accum_i0_inferred__0/i__carry__6_n_1 ,\Accum_i0_inferred__0/i__carry__6_n_2 ,\Accum_i0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Write_Latency_Int_reg[30] [30:28]}),
        .O(Accum_i1_in[31:28]),
        .S(\Accum_i_reg[31]_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_173 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [31]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .I4(\Accum_i_reg[31]_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_183 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [30]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .I4(\Accum_i_reg[30]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_193 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [29]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .I4(\Accum_i_reg[29]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_203 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [28]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .I4(\Accum_i_reg[28]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_213 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [27]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .I4(\Accum_i_reg[27]_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_223 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [26]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .I4(\Accum_i_reg[26]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_233 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [25]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .I4(\Accum_i_reg[25]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_243 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [24]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .I4(\Accum_i_reg[24]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_253 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [23]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .I4(\Accum_i_reg[23]_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_263 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [22]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .I4(\Accum_i_reg[22]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_273 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [21]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .I4(\Accum_i_reg[21]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_283 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [20]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .I4(\Accum_i_reg[20]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_293 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [19]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .I4(\Accum_i_reg[19]_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_303 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [18]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .I4(\Accum_i_reg[18]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_313 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [17]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .I4(\Accum_i_reg[17]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_323 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [16]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .I4(\Accum_i_reg[16]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_333 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [15]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .I4(\Accum_i_reg[15]_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_343 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [14]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .I4(\Accum_i_reg[14]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_353 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [13]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .I4(\Accum_i_reg[13]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_363 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [12]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .I4(\Accum_i_reg[12]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_373 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [11]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .I4(\Accum_i_reg[11]_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_383 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [10]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .I4(\Accum_i_reg[10]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_393 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [9]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .I4(\Accum_i_reg[9]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_403 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [8]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .I4(\Accum_i_reg[8]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_413 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [7]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .I4(\Accum_i_reg[7]_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_423 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [6]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .I4(\Accum_i_reg[6]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_433 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [5]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .I4(\Accum_i_reg[5]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_443 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [4]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .I4(\Accum_i_reg[4]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_453 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [3]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .I4(\Accum_i_reg[3]_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_463 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [2]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .I4(\Accum_i_reg[2]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_473 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [1]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .I4(\Accum_i_reg[1]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_483 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[14]_29 [0]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .I4(\Accum_i_reg[0]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\Sample_Metric_Cnt[14]_29 [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\Sample_Metric_Cnt[14]_29 [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\Sample_Metric_Cnt[14]_29 [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\Sample_Metric_Cnt[14]_29 [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\Sample_Metric_Cnt[14]_29 [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\Sample_Metric_Cnt[14]_29 [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\Sample_Metric_Cnt[14]_29 [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\Sample_Metric_Cnt[14]_29 [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\Sample_Metric_Cnt[14]_29 [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\Sample_Metric_Cnt[14]_29 [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\Sample_Metric_Cnt[14]_29 [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\Sample_Metric_Cnt[14]_29 [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\Sample_Metric_Cnt[14]_29 [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\Sample_Metric_Cnt[14]_29 [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\Sample_Metric_Cnt[14]_29 [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\Sample_Metric_Cnt[14]_29 [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\Sample_Metric_Cnt[14]_29 [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\Sample_Metric_Cnt[14]_29 [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\Sample_Metric_Cnt[14]_29 [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\Sample_Metric_Cnt[14]_29 [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\Sample_Metric_Cnt[14]_29 [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\Sample_Metric_Cnt[14]_29 [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\Sample_Metric_Cnt[14]_29 [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\Sample_Metric_Cnt[14]_29 [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\Sample_Metric_Cnt[14]_29 [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\Sample_Metric_Cnt[14]_29 [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\Sample_Metric_Cnt[14]_29 [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\Sample_Metric_Cnt[14]_29 [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\Sample_Metric_Cnt[14]_29 [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\Sample_Metric_Cnt[14]_29 [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\Sample_Metric_Cnt[14]_29 [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\Sample_Metric_Cnt[14]_29 [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_21
   (\GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ,
    \Lat_Addr_11downto2_CDC_reg[6] ,
    \Lat_Addr_11downto2_CDC_reg[7] ,
    \Accum_i_reg[0]_0 ,
    \Accum_i_reg[1]_0 ,
    \Accum_i_reg[2]_0 ,
    \Accum_i_reg[3]_0 ,
    \Accum_i_reg[4]_0 ,
    \Accum_i_reg[5]_0 ,
    \Accum_i_reg[6]_0 ,
    \Accum_i_reg[7]_0 ,
    \Accum_i_reg[8]_0 ,
    \Accum_i_reg[9]_0 ,
    \Accum_i_reg[10]_0 ,
    \Accum_i_reg[11]_0 ,
    \Accum_i_reg[12]_0 ,
    \Accum_i_reg[13]_0 ,
    \Accum_i_reg[14]_0 ,
    \Accum_i_reg[15]_0 ,
    \Accum_i_reg[16]_0 ,
    \Accum_i_reg[17]_0 ,
    \Accum_i_reg[18]_0 ,
    \Accum_i_reg[19]_0 ,
    \Accum_i_reg[20]_0 ,
    \Accum_i_reg[21]_0 ,
    \Accum_i_reg[22]_0 ,
    \Accum_i_reg[23]_0 ,
    \Accum_i_reg[24]_0 ,
    \Accum_i_reg[25]_0 ,
    \Accum_i_reg[26]_0 ,
    \Accum_i_reg[27]_0 ,
    \Accum_i_reg[28]_0 ,
    \Accum_i_reg[29]_0 ,
    \Accum_i_reg[30]_0 ,
    \Accum_i_reg[31]_0 ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  input \Lat_Addr_11downto2_CDC_reg[6] ;
  input \Lat_Addr_11downto2_CDC_reg[7] ;
  input \Accum_i_reg[0]_0 ;
  input \Accum_i_reg[1]_0 ;
  input \Accum_i_reg[2]_0 ;
  input \Accum_i_reg[3]_0 ;
  input \Accum_i_reg[4]_0 ;
  input \Accum_i_reg[5]_0 ;
  input \Accum_i_reg[6]_0 ;
  input \Accum_i_reg[7]_0 ;
  input \Accum_i_reg[8]_0 ;
  input \Accum_i_reg[9]_0 ;
  input \Accum_i_reg[10]_0 ;
  input \Accum_i_reg[11]_0 ;
  input \Accum_i_reg[12]_0 ;
  input \Accum_i_reg[13]_0 ;
  input \Accum_i_reg[14]_0 ;
  input \Accum_i_reg[15]_0 ;
  input \Accum_i_reg[16]_0 ;
  input \Accum_i_reg[17]_0 ;
  input \Accum_i_reg[18]_0 ;
  input \Accum_i_reg[19]_0 ;
  input \Accum_i_reg[20]_0 ;
  input \Accum_i_reg[21]_0 ;
  input \Accum_i_reg[22]_0 ;
  input \Accum_i_reg[23]_0 ;
  input \Accum_i_reg[24]_0 ;
  input \Accum_i_reg[25]_0 ;
  input \Accum_i_reg[26]_0 ;
  input \Accum_i_reg[27]_0 ;
  input \Accum_i_reg[28]_0 ;
  input \Accum_i_reg[29]_0 ;
  input \Accum_i_reg[30]_0 ;
  input \Accum_i_reg[31]_0 ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input [31:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire \Accum_i_reg[0]_0 ;
  wire \Accum_i_reg[10]_0 ;
  wire \Accum_i_reg[11]_0 ;
  wire \Accum_i_reg[12]_0 ;
  wire \Accum_i_reg[13]_0 ;
  wire \Accum_i_reg[14]_0 ;
  wire \Accum_i_reg[15]_0 ;
  wire \Accum_i_reg[16]_0 ;
  wire \Accum_i_reg[17]_0 ;
  wire \Accum_i_reg[18]_0 ;
  wire \Accum_i_reg[19]_0 ;
  wire \Accum_i_reg[1]_0 ;
  wire \Accum_i_reg[20]_0 ;
  wire \Accum_i_reg[21]_0 ;
  wire \Accum_i_reg[22]_0 ;
  wire \Accum_i_reg[23]_0 ;
  wire \Accum_i_reg[24]_0 ;
  wire \Accum_i_reg[25]_0 ;
  wire \Accum_i_reg[26]_0 ;
  wire \Accum_i_reg[27]_0 ;
  wire \Accum_i_reg[28]_0 ;
  wire \Accum_i_reg[29]_0 ;
  wire \Accum_i_reg[2]_0 ;
  wire \Accum_i_reg[30]_0 ;
  wire \Accum_i_reg[31]_0 ;
  wire \Accum_i_reg[3]_0 ;
  wire \Accum_i_reg[4]_0 ;
  wire \Accum_i_reg[5]_0 ;
  wire \Accum_i_reg[6]_0 ;
  wire \Accum_i_reg[7]_0 ;
  wire \Accum_i_reg[8]_0 ;
  wire \Accum_i_reg[9]_0 ;
  wire [31:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire \Lat_Addr_11downto2_CDC_reg[6] ;
  wire \Lat_Addr_11downto2_CDC_reg[7] ;
  wire [0:0]SR;
  wire [31:0]\Sample_Metric_Cnt[15]_31 ;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;

  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_172 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [31]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .I4(\Accum_i_reg[31]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_182 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [30]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .I4(\Accum_i_reg[30]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_192 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [29]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .I4(\Accum_i_reg[29]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_202 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [28]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .I4(\Accum_i_reg[28]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_212 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [27]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .I4(\Accum_i_reg[27]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_222 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [26]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .I4(\Accum_i_reg[26]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_232 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [25]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .I4(\Accum_i_reg[25]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_242 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [24]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .I4(\Accum_i_reg[24]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_252 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [23]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .I4(\Accum_i_reg[23]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_262 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [22]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .I4(\Accum_i_reg[22]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_272 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [21]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .I4(\Accum_i_reg[21]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_282 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [20]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .I4(\Accum_i_reg[20]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_292 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [19]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .I4(\Accum_i_reg[19]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_302 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [18]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .I4(\Accum_i_reg[18]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_312 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [17]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .I4(\Accum_i_reg[17]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_322 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [16]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .I4(\Accum_i_reg[16]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_332 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [15]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .I4(\Accum_i_reg[15]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_342 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [14]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .I4(\Accum_i_reg[14]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_352 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [13]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .I4(\Accum_i_reg[13]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_362 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [12]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .I4(\Accum_i_reg[12]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_372 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [11]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .I4(\Accum_i_reg[11]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_382 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [10]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .I4(\Accum_i_reg[10]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_392 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [9]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .I4(\Accum_i_reg[9]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_402 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [8]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .I4(\Accum_i_reg[8]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_412 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [7]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .I4(\Accum_i_reg[7]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_422 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [6]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .I4(\Accum_i_reg[6]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_432 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [5]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .I4(\Accum_i_reg[5]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_442 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [4]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .I4(\Accum_i_reg[4]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_452 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [3]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .I4(\Accum_i_reg[3]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_462 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [2]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .I4(\Accum_i_reg[2]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_472 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [1]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .I4(\Accum_i_reg[1]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_482 
       (.I0(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I1(\Sample_Metric_Cnt[15]_31 [0]),
        .I2(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .I4(\Accum_i_reg[0]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\Sample_Metric_Cnt[15]_31 [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\Sample_Metric_Cnt[15]_31 [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\Sample_Metric_Cnt[15]_31 [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\Sample_Metric_Cnt[15]_31 [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\Sample_Metric_Cnt[15]_31 [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\Sample_Metric_Cnt[15]_31 [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\Sample_Metric_Cnt[15]_31 [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\Sample_Metric_Cnt[15]_31 [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\Sample_Metric_Cnt[15]_31 [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\Sample_Metric_Cnt[15]_31 [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\Sample_Metric_Cnt[15]_31 [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\Sample_Metric_Cnt[15]_31 [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\Sample_Metric_Cnt[15]_31 [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\Sample_Metric_Cnt[15]_31 [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\Sample_Metric_Cnt[15]_31 [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\Sample_Metric_Cnt[15]_31 [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\Sample_Metric_Cnt[15]_31 [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\Sample_Metric_Cnt[15]_31 [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\Sample_Metric_Cnt[15]_31 [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\Sample_Metric_Cnt[15]_31 [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\Sample_Metric_Cnt[15]_31 [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\Sample_Metric_Cnt[15]_31 [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\Sample_Metric_Cnt[15]_31 [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\Sample_Metric_Cnt[15]_31 [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\Sample_Metric_Cnt[15]_31 [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\Sample_Metric_Cnt[15]_31 [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\Sample_Metric_Cnt[15]_31 [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\Sample_Metric_Cnt[15]_31 [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\Sample_Metric_Cnt[15]_31 [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\Sample_Metric_Cnt[15]_31 [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\Sample_Metric_Cnt[15]_31 [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\Sample_Metric_Cnt[15]_31 [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_22
   (Q,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 ,
    out,
    Rtrans_Cnt_En,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output [31:0]Q;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  input \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ;
  input [1:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 ;
  input [2:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 ;
  input [0:0]out;
  input [0:0]Rtrans_Cnt_En;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire \Accum_i0_inferred__0/i__carry__0_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_3 ;
  wire \Accum_i0_inferred__0/i__carry_n_0 ;
  wire \Accum_i0_inferred__0/i__carry_n_1 ;
  wire \Accum_i0_inferred__0/i__carry_n_2 ;
  wire \Accum_i0_inferred__0/i__carry_n_3 ;
  wire [31:0]Accum_i1_in;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 ;
  wire [2:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire [31:0]Q;
  wire [0:0]Rtrans_Cnt_En;
  wire [0:0]SR;
  wire core_aclk;
  wire [0:0]out;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;
  wire [3:2]\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED ;

  CARRY4 \Accum_i0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\Accum_i0_inferred__0/i__carry_n_0 ,\Accum_i0_inferred__0/i__carry_n_1 ,\Accum_i0_inferred__0/i__carry_n_2 ,\Accum_i0_inferred__0/i__carry_n_3 }),
        .CYINIT(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ),
        .O(Accum_i1_in[4:1]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__0 
       (.CI(\Accum_i0_inferred__0/i__carry_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__0_n_0 ,\Accum_i0_inferred__0/i__carry__0_n_1 ,\Accum_i0_inferred__0/i__carry__0_n_2 ,\Accum_i0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ),
        .O(Accum_i1_in[8:5]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__1 
       (.CI(\Accum_i0_inferred__0/i__carry__0_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__1_n_0 ,\Accum_i0_inferred__0/i__carry__1_n_1 ,\Accum_i0_inferred__0/i__carry__1_n_2 ,\Accum_i0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ),
        .O(Accum_i1_in[12:9]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__2 
       (.CI(\Accum_i0_inferred__0/i__carry__1_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__2_n_0 ,\Accum_i0_inferred__0/i__carry__2_n_1 ,\Accum_i0_inferred__0/i__carry__2_n_2 ,\Accum_i0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ),
        .O(Accum_i1_in[16:13]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__3 
       (.CI(\Accum_i0_inferred__0/i__carry__2_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__3_n_0 ,\Accum_i0_inferred__0/i__carry__3_n_1 ,\Accum_i0_inferred__0/i__carry__3_n_2 ,\Accum_i0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ),
        .O(Accum_i1_in[20:17]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__4 
       (.CI(\Accum_i0_inferred__0/i__carry__3_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__4_n_0 ,\Accum_i0_inferred__0/i__carry__4_n_1 ,\Accum_i0_inferred__0/i__carry__4_n_2 ,\Accum_i0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ),
        .O(Accum_i1_in[24:21]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__5 
       (.CI(\Accum_i0_inferred__0/i__carry__4_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__5_n_0 ,\Accum_i0_inferred__0/i__carry__5_n_1 ,\Accum_i0_inferred__0/i__carry__5_n_2 ,\Accum_i0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ),
        .O(Accum_i1_in[28:25]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__6 
       (.CI(\Accum_i0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED [3:2],\Accum_i0_inferred__0/i__carry__6_n_2 ,\Accum_i0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 }),
        .O({\NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED [3],Accum_i1_in[31:29]}),
        .S({1'b0,\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 }));
  LUT3 #(
    .INIT(8'h7F)) 
    \Accum_i[0]_i_1__4 
       (.I0(Q[0]),
        .I1(out),
        .I2(Rtrans_Cnt_En),
        .O(Accum_i1_in[0]));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[9]),
        .Q(Q[9]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_23
   (\GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ,
    S2_Read_Latency,
    \Accum_i_reg[3]_0 ,
    \Accum_i_reg[7]_0 ,
    \Accum_i_reg[11]_0 ,
    \Accum_i_reg[15]_0 ,
    \Accum_i_reg[19]_0 ,
    \Accum_i_reg[23]_0 ,
    \Accum_i_reg[27]_0 ,
    \Accum_i_reg[31]_0 ,
    \Accum_i_reg[31]_1 ,
    \Lat_Addr_11downto2_CDC_reg[7] ,
    Lat_Addr_11downto2,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 ,
    \Lat_Addr_11downto2_CDC_reg[6] ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  input [30:0]S2_Read_Latency;
  input [3:0]\Accum_i_reg[3]_0 ;
  input [3:0]\Accum_i_reg[7]_0 ;
  input [3:0]\Accum_i_reg[11]_0 ;
  input [3:0]\Accum_i_reg[15]_0 ;
  input [3:0]\Accum_i_reg[19]_0 ;
  input [3:0]\Accum_i_reg[23]_0 ;
  input [3:0]\Accum_i_reg[27]_0 ;
  input [3:0]\Accum_i_reg[31]_0 ;
  input [31:0]\Accum_i_reg[31]_1 ;
  input \Lat_Addr_11downto2_CDC_reg[7] ;
  input [1:0]Lat_Addr_11downto2;
  input [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 ;
  input \Lat_Addr_11downto2_CDC_reg[6] ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire \Accum_i0_inferred__0/i__carry__0_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_3 ;
  wire \Accum_i0_inferred__0/i__carry_n_0 ;
  wire \Accum_i0_inferred__0/i__carry_n_1 ;
  wire \Accum_i0_inferred__0/i__carry_n_2 ;
  wire \Accum_i0_inferred__0/i__carry_n_3 ;
  wire [31:0]Accum_i1_in;
  wire [3:0]\Accum_i_reg[11]_0 ;
  wire [3:0]\Accum_i_reg[15]_0 ;
  wire [3:0]\Accum_i_reg[19]_0 ;
  wire [3:0]\Accum_i_reg[23]_0 ;
  wire [3:0]\Accum_i_reg[27]_0 ;
  wire [3:0]\Accum_i_reg[31]_0 ;
  wire [31:0]\Accum_i_reg[31]_1 ;
  wire [3:0]\Accum_i_reg[3]_0 ;
  wire [3:0]\Accum_i_reg[7]_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_497_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_516_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_529_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_542_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_555_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_568_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_581_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_594_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_607_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_620_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_633_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_646_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_659_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_672_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_685_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_698_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_711_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_724_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_737_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_750_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_763_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_776_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_789_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_802_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_815_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_828_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_841_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_854_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_867_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_880_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_893_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_906_n_0 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire [1:0]Lat_Addr_11downto2;
  wire \Lat_Addr_11downto2_CDC_reg[6] ;
  wire \Lat_Addr_11downto2_CDC_reg[7] ;
  wire [30:0]S2_Read_Latency;
  wire [0:0]SR;
  wire [31:0]\Sample_Metric_Cnt[17]_35 ;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;
  wire [3:3]\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED ;

  CARRY4 \Accum_i0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\Accum_i0_inferred__0/i__carry_n_0 ,\Accum_i0_inferred__0/i__carry_n_1 ,\Accum_i0_inferred__0/i__carry_n_2 ,\Accum_i0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(S2_Read_Latency[3:0]),
        .O(Accum_i1_in[3:0]),
        .S(\Accum_i_reg[3]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__0 
       (.CI(\Accum_i0_inferred__0/i__carry_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__0_n_0 ,\Accum_i0_inferred__0/i__carry__0_n_1 ,\Accum_i0_inferred__0/i__carry__0_n_2 ,\Accum_i0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(S2_Read_Latency[7:4]),
        .O(Accum_i1_in[7:4]),
        .S(\Accum_i_reg[7]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__1 
       (.CI(\Accum_i0_inferred__0/i__carry__0_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__1_n_0 ,\Accum_i0_inferred__0/i__carry__1_n_1 ,\Accum_i0_inferred__0/i__carry__1_n_2 ,\Accum_i0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(S2_Read_Latency[11:8]),
        .O(Accum_i1_in[11:8]),
        .S(\Accum_i_reg[11]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__2 
       (.CI(\Accum_i0_inferred__0/i__carry__1_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__2_n_0 ,\Accum_i0_inferred__0/i__carry__2_n_1 ,\Accum_i0_inferred__0/i__carry__2_n_2 ,\Accum_i0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(S2_Read_Latency[15:12]),
        .O(Accum_i1_in[15:12]),
        .S(\Accum_i_reg[15]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__3 
       (.CI(\Accum_i0_inferred__0/i__carry__2_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__3_n_0 ,\Accum_i0_inferred__0/i__carry__3_n_1 ,\Accum_i0_inferred__0/i__carry__3_n_2 ,\Accum_i0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(S2_Read_Latency[19:16]),
        .O(Accum_i1_in[19:16]),
        .S(\Accum_i_reg[19]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__4 
       (.CI(\Accum_i0_inferred__0/i__carry__3_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__4_n_0 ,\Accum_i0_inferred__0/i__carry__4_n_1 ,\Accum_i0_inferred__0/i__carry__4_n_2 ,\Accum_i0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(S2_Read_Latency[23:20]),
        .O(Accum_i1_in[23:20]),
        .S(\Accum_i_reg[23]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__5 
       (.CI(\Accum_i0_inferred__0/i__carry__4_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__5_n_0 ,\Accum_i0_inferred__0/i__carry__5_n_1 ,\Accum_i0_inferred__0/i__carry__5_n_2 ,\Accum_i0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(S2_Read_Latency[27:24]),
        .O(Accum_i1_in[27:24]),
        .S(\Accum_i_reg[27]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__6 
       (.CI(\Accum_i0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED [3],\Accum_i0_inferred__0/i__carry__6_n_1 ,\Accum_i0_inferred__0/i__carry__6_n_2 ,\Accum_i0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,S2_Read_Latency[30:28]}),
        .O(Accum_i1_in[31:28]),
        .S(\Accum_i_reg[31]_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_171 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_497_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .I2(\Accum_i_reg[31]_1 [31]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_181 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_516_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .I2(\Accum_i_reg[31]_1 [30]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_191 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_529_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .I2(\Accum_i_reg[31]_1 [29]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_201 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_542_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .I2(\Accum_i_reg[31]_1 [28]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_211 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_555_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .I2(\Accum_i_reg[31]_1 [27]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_221 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_568_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .I2(\Accum_i_reg[31]_1 [26]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_231 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_581_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .I2(\Accum_i_reg[31]_1 [25]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_241 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_594_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .I2(\Accum_i_reg[31]_1 [24]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_251 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_607_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .I2(\Accum_i_reg[31]_1 [23]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_261 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_620_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .I2(\Accum_i_reg[31]_1 [22]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_271 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_633_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .I2(\Accum_i_reg[31]_1 [21]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_281 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_646_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .I2(\Accum_i_reg[31]_1 [20]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_291 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_659_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .I2(\Accum_i_reg[31]_1 [19]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_301 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_672_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .I2(\Accum_i_reg[31]_1 [18]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_311 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_685_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .I2(\Accum_i_reg[31]_1 [17]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_321 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_698_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .I2(\Accum_i_reg[31]_1 [16]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_331 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_711_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .I2(\Accum_i_reg[31]_1 [15]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_341 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_724_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .I2(\Accum_i_reg[31]_1 [14]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_351 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_737_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .I2(\Accum_i_reg[31]_1 [13]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_361 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_750_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .I2(\Accum_i_reg[31]_1 [12]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_371 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_763_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .I2(\Accum_i_reg[31]_1 [11]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_381 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_776_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .I2(\Accum_i_reg[31]_1 [10]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_391 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_789_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .I2(\Accum_i_reg[31]_1 [9]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_401 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_802_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .I2(\Accum_i_reg[31]_1 [8]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_411 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_815_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .I2(\Accum_i_reg[31]_1 [7]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_421 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_828_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .I2(\Accum_i_reg[31]_1 [6]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_431 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_841_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .I2(\Accum_i_reg[31]_1 [5]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_441 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_854_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .I2(\Accum_i_reg[31]_1 [4]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_451 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_867_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .I2(\Accum_i_reg[31]_1 [3]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_461 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_880_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .I2(\Accum_i_reg[31]_1 [2]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_471 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_893_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .I2(\Accum_i_reg[31]_1 [1]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_481 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_906_n_0 ),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .I2(\Accum_i_reg[31]_1 [0]),
        .I3(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_497 
       (.I0(\Sample_Metric_Cnt[17]_35 [31]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [31]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_497_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_516 
       (.I0(\Sample_Metric_Cnt[17]_35 [30]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [30]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_516_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_529 
       (.I0(\Sample_Metric_Cnt[17]_35 [29]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [29]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_529_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_542 
       (.I0(\Sample_Metric_Cnt[17]_35 [28]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [28]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_542_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_555 
       (.I0(\Sample_Metric_Cnt[17]_35 [27]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [27]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_555_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_568 
       (.I0(\Sample_Metric_Cnt[17]_35 [26]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [26]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_568_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_581 
       (.I0(\Sample_Metric_Cnt[17]_35 [25]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [25]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_581_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_594 
       (.I0(\Sample_Metric_Cnt[17]_35 [24]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [24]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_594_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_607 
       (.I0(\Sample_Metric_Cnt[17]_35 [23]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [23]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_607_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_620 
       (.I0(\Sample_Metric_Cnt[17]_35 [22]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [22]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_620_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_633 
       (.I0(\Sample_Metric_Cnt[17]_35 [21]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [21]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_633_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_646 
       (.I0(\Sample_Metric_Cnt[17]_35 [20]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [20]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_646_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_659 
       (.I0(\Sample_Metric_Cnt[17]_35 [19]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [19]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_659_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_672 
       (.I0(\Sample_Metric_Cnt[17]_35 [18]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [18]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_672_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_685 
       (.I0(\Sample_Metric_Cnt[17]_35 [17]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [17]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_685_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_698 
       (.I0(\Sample_Metric_Cnt[17]_35 [16]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [16]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_698_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_711 
       (.I0(\Sample_Metric_Cnt[17]_35 [15]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [15]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_711_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_724 
       (.I0(\Sample_Metric_Cnt[17]_35 [14]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [14]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_724_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_737 
       (.I0(\Sample_Metric_Cnt[17]_35 [13]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [13]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_737_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_750 
       (.I0(\Sample_Metric_Cnt[17]_35 [12]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [12]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_750_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_763 
       (.I0(\Sample_Metric_Cnt[17]_35 [11]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [11]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_763_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_776 
       (.I0(\Sample_Metric_Cnt[17]_35 [10]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [10]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_776_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_789 
       (.I0(\Sample_Metric_Cnt[17]_35 [9]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [9]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_789_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_802 
       (.I0(\Sample_Metric_Cnt[17]_35 [8]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [8]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_802_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_815 
       (.I0(\Sample_Metric_Cnt[17]_35 [7]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [7]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_815_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_828 
       (.I0(\Sample_Metric_Cnt[17]_35 [6]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [6]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_828_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_841 
       (.I0(\Sample_Metric_Cnt[17]_35 [5]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [5]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_841_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_854 
       (.I0(\Sample_Metric_Cnt[17]_35 [4]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [4]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_854_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_867 
       (.I0(\Sample_Metric_Cnt[17]_35 [3]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [3]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_867_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_880 
       (.I0(\Sample_Metric_Cnt[17]_35 [2]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [2]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_880_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_893 
       (.I0(\Sample_Metric_Cnt[17]_35 [1]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [1]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_893_n_0 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_906 
       (.I0(\Sample_Metric_Cnt[17]_35 [0]),
        .I1(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [0]),
        .I2(\Lat_Addr_11downto2_CDC_reg[6] ),
        .I3(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_906_n_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\Sample_Metric_Cnt[17]_35 [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\Sample_Metric_Cnt[17]_35 [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\Sample_Metric_Cnt[17]_35 [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\Sample_Metric_Cnt[17]_35 [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\Sample_Metric_Cnt[17]_35 [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\Sample_Metric_Cnt[17]_35 [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\Sample_Metric_Cnt[17]_35 [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\Sample_Metric_Cnt[17]_35 [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\Sample_Metric_Cnt[17]_35 [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\Sample_Metric_Cnt[17]_35 [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\Sample_Metric_Cnt[17]_35 [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\Sample_Metric_Cnt[17]_35 [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\Sample_Metric_Cnt[17]_35 [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\Sample_Metric_Cnt[17]_35 [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\Sample_Metric_Cnt[17]_35 [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\Sample_Metric_Cnt[17]_35 [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\Sample_Metric_Cnt[17]_35 [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\Sample_Metric_Cnt[17]_35 [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\Sample_Metric_Cnt[17]_35 [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\Sample_Metric_Cnt[17]_35 [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\Sample_Metric_Cnt[17]_35 [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\Sample_Metric_Cnt[17]_35 [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\Sample_Metric_Cnt[17]_35 [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\Sample_Metric_Cnt[17]_35 [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\Sample_Metric_Cnt[17]_35 [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\Sample_Metric_Cnt[17]_35 [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\Sample_Metric_Cnt[17]_35 [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\Sample_Metric_Cnt[17]_35 [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\Sample_Metric_Cnt[17]_35 [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\Sample_Metric_Cnt[17]_35 [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\Sample_Metric_Cnt[17]_35 [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\Sample_Metric_Cnt[17]_35 [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_24
   (Q,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg ,
    DI,
    S,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 ,
    out,
    Wtrans_Cnt_En,
    \Lat_Addr_11downto2_CDC_reg[7] ,
    \Lat_Addr_11downto2_CDC_reg[6] ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output [31:0]Q;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  input \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ;
  input [1:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 ;
  input [2:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 ;
  input [0:0]out;
  input [0:0]Wtrans_Cnt_En;
  input \Lat_Addr_11downto2_CDC_reg[7] ;
  input \Lat_Addr_11downto2_CDC_reg[6] ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire \Accum_i0_inferred__0/i__carry__0_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_3 ;
  wire \Accum_i0_inferred__0/i__carry_n_0 ;
  wire \Accum_i0_inferred__0/i__carry_n_1 ;
  wire \Accum_i0_inferred__0/i__carry_n_2 ;
  wire \Accum_i0_inferred__0/i__carry_n_3 ;
  wire [31:0]Accum_i1_in;
  wire [3:0]DI;
  wire \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 ;
  wire [2:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire \Lat_Addr_11downto2_CDC_reg[6] ;
  wire \Lat_Addr_11downto2_CDC_reg[7] ;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [31:0]\Sample_Metric_Cnt[1]_3 ;
  wire [0:0]Wtrans_Cnt_En;
  wire core_aclk;
  wire [0:0]out;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;
  wire [3:2]\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED ;

  CARRY4 \Accum_i0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\Accum_i0_inferred__0/i__carry_n_0 ,\Accum_i0_inferred__0/i__carry_n_1 ,\Accum_i0_inferred__0/i__carry_n_2 ,\Accum_i0_inferred__0/i__carry_n_3 }),
        .CYINIT(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg ),
        .DI(DI),
        .O(Accum_i1_in[4:1]),
        .S(S));
  CARRY4 \Accum_i0_inferred__0/i__carry__0 
       (.CI(\Accum_i0_inferred__0/i__carry_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__0_n_0 ,\Accum_i0_inferred__0/i__carry__0_n_1 ,\Accum_i0_inferred__0/i__carry__0_n_2 ,\Accum_i0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ),
        .O(Accum_i1_in[8:5]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__1 
       (.CI(\Accum_i0_inferred__0/i__carry__0_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__1_n_0 ,\Accum_i0_inferred__0/i__carry__1_n_1 ,\Accum_i0_inferred__0/i__carry__1_n_2 ,\Accum_i0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ),
        .O(Accum_i1_in[12:9]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__2 
       (.CI(\Accum_i0_inferred__0/i__carry__1_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__2_n_0 ,\Accum_i0_inferred__0/i__carry__2_n_1 ,\Accum_i0_inferred__0/i__carry__2_n_2 ,\Accum_i0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ),
        .O(Accum_i1_in[16:13]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__3 
       (.CI(\Accum_i0_inferred__0/i__carry__2_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__3_n_0 ,\Accum_i0_inferred__0/i__carry__3_n_1 ,\Accum_i0_inferred__0/i__carry__3_n_2 ,\Accum_i0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ),
        .O(Accum_i1_in[20:17]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__4 
       (.CI(\Accum_i0_inferred__0/i__carry__3_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__4_n_0 ,\Accum_i0_inferred__0/i__carry__4_n_1 ,\Accum_i0_inferred__0/i__carry__4_n_2 ,\Accum_i0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ),
        .O(Accum_i1_in[24:21]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__5 
       (.CI(\Accum_i0_inferred__0/i__carry__4_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__5_n_0 ,\Accum_i0_inferred__0/i__carry__5_n_1 ,\Accum_i0_inferred__0/i__carry__5_n_2 ,\Accum_i0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ),
        .O(Accum_i1_in[28:25]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__6 
       (.CI(\Accum_i0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED [3:2],\Accum_i0_inferred__0/i__carry__6_n_2 ,\Accum_i0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 }),
        .O({\NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED [3],Accum_i1_in[31:29]}),
        .S({1'b0,\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 }));
  LUT3 #(
    .INIT(8'h7F)) 
    \Accum_i[0]_i_1 
       (.I0(Q[0]),
        .I1(out),
        .I2(Wtrans_Cnt_En),
        .O(Accum_i1_in[0]));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[9]),
        .Q(Q[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_507 
       (.I0(Q[31]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [31]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_521 
       (.I0(Q[30]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [30]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_534 
       (.I0(Q[29]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [29]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_547 
       (.I0(Q[28]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [28]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_560 
       (.I0(Q[27]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [27]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_573 
       (.I0(Q[26]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [26]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_586 
       (.I0(Q[25]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [25]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_599 
       (.I0(Q[24]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [24]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_612 
       (.I0(Q[23]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [23]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_625 
       (.I0(Q[22]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [22]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_638 
       (.I0(Q[21]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [21]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_651 
       (.I0(Q[20]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [20]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_664 
       (.I0(Q[19]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [19]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_677 
       (.I0(Q[18]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [18]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_690 
       (.I0(Q[17]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [17]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_703 
       (.I0(Q[16]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [16]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_716 
       (.I0(Q[15]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [15]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_729 
       (.I0(Q[14]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [14]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_742 
       (.I0(Q[13]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [13]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_755 
       (.I0(Q[12]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [12]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_768 
       (.I0(Q[11]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [11]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_781 
       (.I0(Q[10]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [10]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_794 
       (.I0(Q[9]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [9]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_807 
       (.I0(Q[8]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [8]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_820 
       (.I0(Q[7]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [7]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_833 
       (.I0(Q[6]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [6]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_846 
       (.I0(Q[5]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [5]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_859 
       (.I0(Q[4]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [4]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_872 
       (.I0(Q[3]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [3]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_885 
       (.I0(Q[2]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [2]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_898 
       (.I0(Q[1]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [1]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_911 
       (.I0(Q[0]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[1]_3 [0]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[0]),
        .Q(\Sample_Metric_Cnt[1]_3 [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[10]),
        .Q(\Sample_Metric_Cnt[1]_3 [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[11]),
        .Q(\Sample_Metric_Cnt[1]_3 [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[12]),
        .Q(\Sample_Metric_Cnt[1]_3 [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[13]),
        .Q(\Sample_Metric_Cnt[1]_3 [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[14]),
        .Q(\Sample_Metric_Cnt[1]_3 [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[15]),
        .Q(\Sample_Metric_Cnt[1]_3 [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[16]),
        .Q(\Sample_Metric_Cnt[1]_3 [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[17]),
        .Q(\Sample_Metric_Cnt[1]_3 [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[18]),
        .Q(\Sample_Metric_Cnt[1]_3 [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[19]),
        .Q(\Sample_Metric_Cnt[1]_3 [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[1]),
        .Q(\Sample_Metric_Cnt[1]_3 [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[20]),
        .Q(\Sample_Metric_Cnt[1]_3 [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[21]),
        .Q(\Sample_Metric_Cnt[1]_3 [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[22]),
        .Q(\Sample_Metric_Cnt[1]_3 [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[23]),
        .Q(\Sample_Metric_Cnt[1]_3 [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[24]),
        .Q(\Sample_Metric_Cnt[1]_3 [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[25]),
        .Q(\Sample_Metric_Cnt[1]_3 [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[26]),
        .Q(\Sample_Metric_Cnt[1]_3 [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[27]),
        .Q(\Sample_Metric_Cnt[1]_3 [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[28]),
        .Q(\Sample_Metric_Cnt[1]_3 [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[29]),
        .Q(\Sample_Metric_Cnt[1]_3 [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[2]),
        .Q(\Sample_Metric_Cnt[1]_3 [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[30]),
        .Q(\Sample_Metric_Cnt[1]_3 [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[31]),
        .Q(\Sample_Metric_Cnt[1]_3 [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[3]),
        .Q(\Sample_Metric_Cnt[1]_3 [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[4]),
        .Q(\Sample_Metric_Cnt[1]_3 [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[5]),
        .Q(\Sample_Metric_Cnt[1]_3 [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[6]),
        .Q(\Sample_Metric_Cnt[1]_3 [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[7]),
        .Q(\Sample_Metric_Cnt[1]_3 [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[8]),
        .Q(\Sample_Metric_Cnt[1]_3 [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[9]),
        .Q(\Sample_Metric_Cnt[1]_3 [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_25
   (\GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ,
    Q,
    \Accum_i_reg[3]_0 ,
    \Accum_i_reg[7]_0 ,
    \Accum_i_reg[11]_0 ,
    \Accum_i_reg[15]_0 ,
    \Accum_i_reg[19]_0 ,
    \Accum_i_reg[23]_0 ,
    \Accum_i_reg[27]_0 ,
    \Accum_i_reg[31]_0 ,
    \Lat_Addr_11downto2_CDC_reg[7] ,
    \Lat_Addr_11downto2_CDC_reg[6] ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  input [30:0]Q;
  input [3:0]\Accum_i_reg[3]_0 ;
  input [3:0]\Accum_i_reg[7]_0 ;
  input [3:0]\Accum_i_reg[11]_0 ;
  input [3:0]\Accum_i_reg[15]_0 ;
  input [3:0]\Accum_i_reg[19]_0 ;
  input [3:0]\Accum_i_reg[23]_0 ;
  input [3:0]\Accum_i_reg[27]_0 ;
  input [3:0]\Accum_i_reg[31]_0 ;
  input \Lat_Addr_11downto2_CDC_reg[7] ;
  input \Lat_Addr_11downto2_CDC_reg[6] ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire \Accum_i0_inferred__0/i__carry__0_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_3 ;
  wire \Accum_i0_inferred__0/i__carry_n_0 ;
  wire \Accum_i0_inferred__0/i__carry_n_1 ;
  wire \Accum_i0_inferred__0/i__carry_n_2 ;
  wire \Accum_i0_inferred__0/i__carry_n_3 ;
  wire [31:0]Accum_i1_in;
  wire [3:0]\Accum_i_reg[11]_0 ;
  wire [3:0]\Accum_i_reg[15]_0 ;
  wire [3:0]\Accum_i_reg[19]_0 ;
  wire [3:0]\Accum_i_reg[23]_0 ;
  wire [3:0]\Accum_i_reg[27]_0 ;
  wire [3:0]\Accum_i_reg[31]_0 ;
  wire [3:0]\Accum_i_reg[3]_0 ;
  wire [3:0]\Accum_i_reg[7]_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire \Lat_Addr_11downto2_CDC_reg[6] ;
  wire \Lat_Addr_11downto2_CDC_reg[7] ;
  wire [30:0]Q;
  wire [0:0]SR;
  wire [31:0]\Sample_Metric_Cnt[2]_5 ;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;
  wire [3:3]\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED ;

  CARRY4 \Accum_i0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\Accum_i0_inferred__0/i__carry_n_0 ,\Accum_i0_inferred__0/i__carry_n_1 ,\Accum_i0_inferred__0/i__carry_n_2 ,\Accum_i0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(Accum_i1_in[3:0]),
        .S(\Accum_i_reg[3]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__0 
       (.CI(\Accum_i0_inferred__0/i__carry_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__0_n_0 ,\Accum_i0_inferred__0/i__carry__0_n_1 ,\Accum_i0_inferred__0/i__carry__0_n_2 ,\Accum_i0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(Accum_i1_in[7:4]),
        .S(\Accum_i_reg[7]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__1 
       (.CI(\Accum_i0_inferred__0/i__carry__0_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__1_n_0 ,\Accum_i0_inferred__0/i__carry__1_n_1 ,\Accum_i0_inferred__0/i__carry__1_n_2 ,\Accum_i0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(Accum_i1_in[11:8]),
        .S(\Accum_i_reg[11]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__2 
       (.CI(\Accum_i0_inferred__0/i__carry__1_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__2_n_0 ,\Accum_i0_inferred__0/i__carry__2_n_1 ,\Accum_i0_inferred__0/i__carry__2_n_2 ,\Accum_i0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(Accum_i1_in[15:12]),
        .S(\Accum_i_reg[15]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__3 
       (.CI(\Accum_i0_inferred__0/i__carry__2_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__3_n_0 ,\Accum_i0_inferred__0/i__carry__3_n_1 ,\Accum_i0_inferred__0/i__carry__3_n_2 ,\Accum_i0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(Accum_i1_in[19:16]),
        .S(\Accum_i_reg[19]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__4 
       (.CI(\Accum_i0_inferred__0/i__carry__3_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__4_n_0 ,\Accum_i0_inferred__0/i__carry__4_n_1 ,\Accum_i0_inferred__0/i__carry__4_n_2 ,\Accum_i0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(Accum_i1_in[23:20]),
        .S(\Accum_i_reg[23]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__5 
       (.CI(\Accum_i0_inferred__0/i__carry__4_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__5_n_0 ,\Accum_i0_inferred__0/i__carry__5_n_1 ,\Accum_i0_inferred__0/i__carry__5_n_2 ,\Accum_i0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(Accum_i1_in[27:24]),
        .S(\Accum_i_reg[27]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__6 
       (.CI(\Accum_i0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED [3],\Accum_i0_inferred__0/i__carry__6_n_1 ,\Accum_i0_inferred__0/i__carry__6_n_2 ,\Accum_i0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[30:28]}),
        .O(Accum_i1_in[31:28]),
        .S(\Accum_i_reg[31]_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_512 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [31]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_525 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [30]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_538 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [29]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_551 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [28]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_564 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [27]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_577 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [26]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_590 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [25]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_603 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [24]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_616 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [23]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_629 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [22]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_642 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [21]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_655 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [20]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_668 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [19]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_681 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [18]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_694 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [17]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_707 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [16]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_720 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [15]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_733 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [14]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_746 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [13]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_759 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [12]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_772 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [11]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_785 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [10]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_798 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [9]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_811 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [8]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_824 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [7]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_837 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [6]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_850 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [5]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_863 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [4]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_876 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [3]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_889 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [2]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_902 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [1]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_915 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[2]_5 [0]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\Sample_Metric_Cnt[2]_5 [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\Sample_Metric_Cnt[2]_5 [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\Sample_Metric_Cnt[2]_5 [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\Sample_Metric_Cnt[2]_5 [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\Sample_Metric_Cnt[2]_5 [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\Sample_Metric_Cnt[2]_5 [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\Sample_Metric_Cnt[2]_5 [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\Sample_Metric_Cnt[2]_5 [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\Sample_Metric_Cnt[2]_5 [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\Sample_Metric_Cnt[2]_5 [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\Sample_Metric_Cnt[2]_5 [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\Sample_Metric_Cnt[2]_5 [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\Sample_Metric_Cnt[2]_5 [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\Sample_Metric_Cnt[2]_5 [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\Sample_Metric_Cnt[2]_5 [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\Sample_Metric_Cnt[2]_5 [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\Sample_Metric_Cnt[2]_5 [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\Sample_Metric_Cnt[2]_5 [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\Sample_Metric_Cnt[2]_5 [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\Sample_Metric_Cnt[2]_5 [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\Sample_Metric_Cnt[2]_5 [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\Sample_Metric_Cnt[2]_5 [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\Sample_Metric_Cnt[2]_5 [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\Sample_Metric_Cnt[2]_5 [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\Sample_Metric_Cnt[2]_5 [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\Sample_Metric_Cnt[2]_5 [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\Sample_Metric_Cnt[2]_5 [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\Sample_Metric_Cnt[2]_5 [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\Sample_Metric_Cnt[2]_5 [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\Sample_Metric_Cnt[2]_5 [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\Sample_Metric_Cnt[2]_5 [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\Sample_Metric_Cnt[2]_5 [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_26
   (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input [31:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire [31:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire [0:0]SR;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;

  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_27
   (Q,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 ,
    out,
    Rtrans_Cnt_En,
    \Lat_Addr_11downto2_CDC_reg[7] ,
    \Lat_Addr_11downto2_CDC_reg[6] ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output [31:0]Q;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  input \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ;
  input [1:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 ;
  input [2:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 ;
  input [0:0]out;
  input [0:0]Rtrans_Cnt_En;
  input \Lat_Addr_11downto2_CDC_reg[7] ;
  input \Lat_Addr_11downto2_CDC_reg[6] ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire \Accum_i0_inferred__0/i__carry__0_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_3 ;
  wire \Accum_i0_inferred__0/i__carry_n_0 ;
  wire \Accum_i0_inferred__0/i__carry_n_1 ;
  wire \Accum_i0_inferred__0/i__carry_n_2 ;
  wire \Accum_i0_inferred__0/i__carry_n_3 ;
  wire [31:0]Accum_i1_in;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 ;
  wire [2:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire \Lat_Addr_11downto2_CDC_reg[6] ;
  wire \Lat_Addr_11downto2_CDC_reg[7] ;
  wire [31:0]Q;
  wire [0:0]Rtrans_Cnt_En;
  wire [0:0]SR;
  wire [31:0]\Sample_Metric_Cnt[4]_9 ;
  wire core_aclk;
  wire [0:0]out;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;
  wire [3:2]\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED ;

  CARRY4 \Accum_i0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\Accum_i0_inferred__0/i__carry_n_0 ,\Accum_i0_inferred__0/i__carry_n_1 ,\Accum_i0_inferred__0/i__carry_n_2 ,\Accum_i0_inferred__0/i__carry_n_3 }),
        .CYINIT(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ),
        .O(Accum_i1_in[4:1]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__0 
       (.CI(\Accum_i0_inferred__0/i__carry_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__0_n_0 ,\Accum_i0_inferred__0/i__carry__0_n_1 ,\Accum_i0_inferred__0/i__carry__0_n_2 ,\Accum_i0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ),
        .O(Accum_i1_in[8:5]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__1 
       (.CI(\Accum_i0_inferred__0/i__carry__0_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__1_n_0 ,\Accum_i0_inferred__0/i__carry__1_n_1 ,\Accum_i0_inferred__0/i__carry__1_n_2 ,\Accum_i0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ),
        .O(Accum_i1_in[12:9]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__2 
       (.CI(\Accum_i0_inferred__0/i__carry__1_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__2_n_0 ,\Accum_i0_inferred__0/i__carry__2_n_1 ,\Accum_i0_inferred__0/i__carry__2_n_2 ,\Accum_i0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ),
        .O(Accum_i1_in[16:13]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__3 
       (.CI(\Accum_i0_inferred__0/i__carry__2_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__3_n_0 ,\Accum_i0_inferred__0/i__carry__3_n_1 ,\Accum_i0_inferred__0/i__carry__3_n_2 ,\Accum_i0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ),
        .O(Accum_i1_in[20:17]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__4 
       (.CI(\Accum_i0_inferred__0/i__carry__3_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__4_n_0 ,\Accum_i0_inferred__0/i__carry__4_n_1 ,\Accum_i0_inferred__0/i__carry__4_n_2 ,\Accum_i0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ),
        .O(Accum_i1_in[24:21]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__5 
       (.CI(\Accum_i0_inferred__0/i__carry__4_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__5_n_0 ,\Accum_i0_inferred__0/i__carry__5_n_1 ,\Accum_i0_inferred__0/i__carry__5_n_2 ,\Accum_i0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ),
        .O(Accum_i1_in[28:25]),
        .S(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__6 
       (.CI(\Accum_i0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED [3:2],\Accum_i0_inferred__0/i__carry__6_n_2 ,\Accum_i0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 }),
        .O({\NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED [3],Accum_i1_in[31:29]}),
        .S({1'b0,\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 }));
  LUT3 #(
    .INIT(8'h7F)) 
    \Accum_i[0]_i_1__0 
       (.I0(Q[0]),
        .I1(out),
        .I2(Rtrans_Cnt_En),
        .O(Accum_i1_in[0]));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[9]),
        .Q(Q[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_511 
       (.I0(Q[31]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [31]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_524 
       (.I0(Q[30]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [30]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_537 
       (.I0(Q[29]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [29]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_550 
       (.I0(Q[28]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [28]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_563 
       (.I0(Q[27]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [27]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_576 
       (.I0(Q[26]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [26]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_589 
       (.I0(Q[25]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [25]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_602 
       (.I0(Q[24]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [24]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_615 
       (.I0(Q[23]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [23]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_628 
       (.I0(Q[22]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [22]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_641 
       (.I0(Q[21]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [21]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_654 
       (.I0(Q[20]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [20]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_667 
       (.I0(Q[19]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [19]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_680 
       (.I0(Q[18]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [18]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_693 
       (.I0(Q[17]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [17]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_706 
       (.I0(Q[16]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [16]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_719 
       (.I0(Q[15]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [15]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_732 
       (.I0(Q[14]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [14]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_745 
       (.I0(Q[13]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [13]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_758 
       (.I0(Q[12]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [12]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_771 
       (.I0(Q[11]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [11]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_784 
       (.I0(Q[10]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [10]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_797 
       (.I0(Q[9]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [9]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_810 
       (.I0(Q[8]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [8]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_823 
       (.I0(Q[7]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [7]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_836 
       (.I0(Q[6]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [6]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_849 
       (.I0(Q[5]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [5]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_862 
       (.I0(Q[4]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [4]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_875 
       (.I0(Q[3]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [3]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_888 
       (.I0(Q[2]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [2]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_901 
       (.I0(Q[1]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [1]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_914 
       (.I0(Q[0]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[4]_9 [0]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[0]),
        .Q(\Sample_Metric_Cnt[4]_9 [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[10]),
        .Q(\Sample_Metric_Cnt[4]_9 [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[11]),
        .Q(\Sample_Metric_Cnt[4]_9 [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[12]),
        .Q(\Sample_Metric_Cnt[4]_9 [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[13]),
        .Q(\Sample_Metric_Cnt[4]_9 [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[14]),
        .Q(\Sample_Metric_Cnt[4]_9 [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[15]),
        .Q(\Sample_Metric_Cnt[4]_9 [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[16]),
        .Q(\Sample_Metric_Cnt[4]_9 [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[17]),
        .Q(\Sample_Metric_Cnt[4]_9 [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[18]),
        .Q(\Sample_Metric_Cnt[4]_9 [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[19]),
        .Q(\Sample_Metric_Cnt[4]_9 [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[1]),
        .Q(\Sample_Metric_Cnt[4]_9 [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[20]),
        .Q(\Sample_Metric_Cnt[4]_9 [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[21]),
        .Q(\Sample_Metric_Cnt[4]_9 [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[22]),
        .Q(\Sample_Metric_Cnt[4]_9 [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[23]),
        .Q(\Sample_Metric_Cnt[4]_9 [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[24]),
        .Q(\Sample_Metric_Cnt[4]_9 [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[25]),
        .Q(\Sample_Metric_Cnt[4]_9 [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[26]),
        .Q(\Sample_Metric_Cnt[4]_9 [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[27]),
        .Q(\Sample_Metric_Cnt[4]_9 [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[28]),
        .Q(\Sample_Metric_Cnt[4]_9 [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[29]),
        .Q(\Sample_Metric_Cnt[4]_9 [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[2]),
        .Q(\Sample_Metric_Cnt[4]_9 [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[30]),
        .Q(\Sample_Metric_Cnt[4]_9 [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[31]),
        .Q(\Sample_Metric_Cnt[4]_9 [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[3]),
        .Q(\Sample_Metric_Cnt[4]_9 [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[4]),
        .Q(\Sample_Metric_Cnt[4]_9 [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[5]),
        .Q(\Sample_Metric_Cnt[4]_9 [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[6]),
        .Q(\Sample_Metric_Cnt[4]_9 [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[7]),
        .Q(\Sample_Metric_Cnt[4]_9 [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[8]),
        .Q(\Sample_Metric_Cnt[4]_9 [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(Q[9]),
        .Q(\Sample_Metric_Cnt[4]_9 [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_28
   (\GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ,
    S0_Read_Latency,
    \Accum_i_reg[3]_0 ,
    \Accum_i_reg[7]_0 ,
    \Accum_i_reg[11]_0 ,
    \Accum_i_reg[15]_0 ,
    \Accum_i_reg[19]_0 ,
    \Accum_i_reg[23]_0 ,
    \Accum_i_reg[27]_0 ,
    \Accum_i_reg[31]_0 ,
    \Lat_Addr_11downto2_CDC_reg[7] ,
    \Lat_Addr_11downto2_CDC_reg[6] ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  input [30:0]S0_Read_Latency;
  input [3:0]\Accum_i_reg[3]_0 ;
  input [3:0]\Accum_i_reg[7]_0 ;
  input [3:0]\Accum_i_reg[11]_0 ;
  input [3:0]\Accum_i_reg[15]_0 ;
  input [3:0]\Accum_i_reg[19]_0 ;
  input [3:0]\Accum_i_reg[23]_0 ;
  input [3:0]\Accum_i_reg[27]_0 ;
  input [3:0]\Accum_i_reg[31]_0 ;
  input \Lat_Addr_11downto2_CDC_reg[7] ;
  input \Lat_Addr_11downto2_CDC_reg[6] ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire \Accum_i0_inferred__0/i__carry__0_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_3 ;
  wire \Accum_i0_inferred__0/i__carry_n_0 ;
  wire \Accum_i0_inferred__0/i__carry_n_1 ;
  wire \Accum_i0_inferred__0/i__carry_n_2 ;
  wire \Accum_i0_inferred__0/i__carry_n_3 ;
  wire [31:0]Accum_i1_in;
  wire [3:0]\Accum_i_reg[11]_0 ;
  wire [3:0]\Accum_i_reg[15]_0 ;
  wire [3:0]\Accum_i_reg[19]_0 ;
  wire [3:0]\Accum_i_reg[23]_0 ;
  wire [3:0]\Accum_i_reg[27]_0 ;
  wire [3:0]\Accum_i_reg[31]_0 ;
  wire [3:0]\Accum_i_reg[3]_0 ;
  wire [3:0]\Accum_i_reg[7]_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire \Lat_Addr_11downto2_CDC_reg[6] ;
  wire \Lat_Addr_11downto2_CDC_reg[7] ;
  wire [30:0]S0_Read_Latency;
  wire [0:0]SR;
  wire [31:0]\Sample_Metric_Cnt[5]_11 ;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;
  wire [3:3]\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED ;

  CARRY4 \Accum_i0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\Accum_i0_inferred__0/i__carry_n_0 ,\Accum_i0_inferred__0/i__carry_n_1 ,\Accum_i0_inferred__0/i__carry_n_2 ,\Accum_i0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(S0_Read_Latency[3:0]),
        .O(Accum_i1_in[3:0]),
        .S(\Accum_i_reg[3]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__0 
       (.CI(\Accum_i0_inferred__0/i__carry_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__0_n_0 ,\Accum_i0_inferred__0/i__carry__0_n_1 ,\Accum_i0_inferred__0/i__carry__0_n_2 ,\Accum_i0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(S0_Read_Latency[7:4]),
        .O(Accum_i1_in[7:4]),
        .S(\Accum_i_reg[7]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__1 
       (.CI(\Accum_i0_inferred__0/i__carry__0_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__1_n_0 ,\Accum_i0_inferred__0/i__carry__1_n_1 ,\Accum_i0_inferred__0/i__carry__1_n_2 ,\Accum_i0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(S0_Read_Latency[11:8]),
        .O(Accum_i1_in[11:8]),
        .S(\Accum_i_reg[11]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__2 
       (.CI(\Accum_i0_inferred__0/i__carry__1_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__2_n_0 ,\Accum_i0_inferred__0/i__carry__2_n_1 ,\Accum_i0_inferred__0/i__carry__2_n_2 ,\Accum_i0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(S0_Read_Latency[15:12]),
        .O(Accum_i1_in[15:12]),
        .S(\Accum_i_reg[15]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__3 
       (.CI(\Accum_i0_inferred__0/i__carry__2_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__3_n_0 ,\Accum_i0_inferred__0/i__carry__3_n_1 ,\Accum_i0_inferred__0/i__carry__3_n_2 ,\Accum_i0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(S0_Read_Latency[19:16]),
        .O(Accum_i1_in[19:16]),
        .S(\Accum_i_reg[19]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__4 
       (.CI(\Accum_i0_inferred__0/i__carry__3_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__4_n_0 ,\Accum_i0_inferred__0/i__carry__4_n_1 ,\Accum_i0_inferred__0/i__carry__4_n_2 ,\Accum_i0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(S0_Read_Latency[23:20]),
        .O(Accum_i1_in[23:20]),
        .S(\Accum_i_reg[23]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__5 
       (.CI(\Accum_i0_inferred__0/i__carry__4_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__5_n_0 ,\Accum_i0_inferred__0/i__carry__5_n_1 ,\Accum_i0_inferred__0/i__carry__5_n_2 ,\Accum_i0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(S0_Read_Latency[27:24]),
        .O(Accum_i1_in[27:24]),
        .S(\Accum_i_reg[27]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__6 
       (.CI(\Accum_i0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED [3],\Accum_i0_inferred__0/i__carry__6_n_1 ,\Accum_i0_inferred__0/i__carry__6_n_2 ,\Accum_i0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,S0_Read_Latency[30:28]}),
        .O(Accum_i1_in[31:28]),
        .S(\Accum_i_reg[31]_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_509 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [31]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_522 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [30]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_535 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [29]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_548 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [28]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_561 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [27]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_574 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [26]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_587 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [25]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_600 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [24]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_613 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [23]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_626 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [22]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_639 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [21]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_652 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [20]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_665 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [19]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_678 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [18]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_691 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [17]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_704 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [16]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_717 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [15]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_730 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [14]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_743 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [13]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_756 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [12]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_769 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [11]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_782 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [10]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_795 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [9]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_808 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [8]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_821 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [7]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_834 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [6]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_847 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [5]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_860 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [4]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_873 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [3]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_886 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [2]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_899 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [1]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_912 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[5]_11 [0]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\Sample_Metric_Cnt[5]_11 [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\Sample_Metric_Cnt[5]_11 [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\Sample_Metric_Cnt[5]_11 [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\Sample_Metric_Cnt[5]_11 [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\Sample_Metric_Cnt[5]_11 [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\Sample_Metric_Cnt[5]_11 [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\Sample_Metric_Cnt[5]_11 [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\Sample_Metric_Cnt[5]_11 [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\Sample_Metric_Cnt[5]_11 [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\Sample_Metric_Cnt[5]_11 [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\Sample_Metric_Cnt[5]_11 [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\Sample_Metric_Cnt[5]_11 [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\Sample_Metric_Cnt[5]_11 [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\Sample_Metric_Cnt[5]_11 [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\Sample_Metric_Cnt[5]_11 [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\Sample_Metric_Cnt[5]_11 [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\Sample_Metric_Cnt[5]_11 [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\Sample_Metric_Cnt[5]_11 [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\Sample_Metric_Cnt[5]_11 [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\Sample_Metric_Cnt[5]_11 [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\Sample_Metric_Cnt[5]_11 [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\Sample_Metric_Cnt[5]_11 [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\Sample_Metric_Cnt[5]_11 [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\Sample_Metric_Cnt[5]_11 [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\Sample_Metric_Cnt[5]_11 [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\Sample_Metric_Cnt[5]_11 [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\Sample_Metric_Cnt[5]_11 [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\Sample_Metric_Cnt[5]_11 [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\Sample_Metric_Cnt[5]_11 [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\Sample_Metric_Cnt[5]_11 [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\Sample_Metric_Cnt[5]_11 [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\Sample_Metric_Cnt[5]_11 [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_29
   (\GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ,
    \Accum_i_reg[0]_0 ,
    \Accum_i_reg[0]_1 ,
    \Accum_i_reg[0]_2 ,
    Lat_Addr_11downto2,
    \Lat_Addr_11downto2_CDC_reg[7] ,
    \Lat_Addr_11downto2_CDC_reg[6] ,
    \Accum_i_reg[1]_0 ,
    \Accum_i_reg[1]_1 ,
    \Accum_i_reg[1]_2 ,
    \Accum_i_reg[2]_0 ,
    \Accum_i_reg[2]_1 ,
    \Accum_i_reg[2]_2 ,
    \Accum_i_reg[3]_0 ,
    \Accum_i_reg[3]_1 ,
    \Accum_i_reg[3]_2 ,
    \Accum_i_reg[4]_0 ,
    \Accum_i_reg[4]_1 ,
    \Accum_i_reg[4]_2 ,
    \Accum_i_reg[5]_0 ,
    \Accum_i_reg[5]_1 ,
    \Accum_i_reg[5]_2 ,
    \Accum_i_reg[6]_0 ,
    \Accum_i_reg[6]_1 ,
    \Accum_i_reg[6]_2 ,
    \Accum_i_reg[7]_0 ,
    \Accum_i_reg[7]_1 ,
    \Accum_i_reg[7]_2 ,
    \Accum_i_reg[8]_0 ,
    \Accum_i_reg[8]_1 ,
    \Accum_i_reg[8]_2 ,
    \Accum_i_reg[9]_0 ,
    \Accum_i_reg[9]_1 ,
    \Accum_i_reg[9]_2 ,
    \Accum_i_reg[10]_0 ,
    \Accum_i_reg[10]_1 ,
    \Accum_i_reg[10]_2 ,
    \Accum_i_reg[11]_0 ,
    \Accum_i_reg[11]_1 ,
    \Accum_i_reg[11]_2 ,
    \Accum_i_reg[12]_0 ,
    \Accum_i_reg[12]_1 ,
    \Accum_i_reg[12]_2 ,
    \Accum_i_reg[13]_0 ,
    \Accum_i_reg[13]_1 ,
    \Accum_i_reg[13]_2 ,
    \Accum_i_reg[14]_0 ,
    \Accum_i_reg[14]_1 ,
    \Accum_i_reg[14]_2 ,
    \Accum_i_reg[15]_0 ,
    \Accum_i_reg[15]_1 ,
    \Accum_i_reg[15]_2 ,
    \Accum_i_reg[16]_0 ,
    \Accum_i_reg[16]_1 ,
    \Accum_i_reg[16]_2 ,
    \Accum_i_reg[17]_0 ,
    \Accum_i_reg[17]_1 ,
    \Accum_i_reg[17]_2 ,
    \Accum_i_reg[18]_0 ,
    \Accum_i_reg[18]_1 ,
    \Accum_i_reg[18]_2 ,
    \Accum_i_reg[19]_0 ,
    \Accum_i_reg[19]_1 ,
    \Accum_i_reg[19]_2 ,
    \Accum_i_reg[20]_0 ,
    \Accum_i_reg[20]_1 ,
    \Accum_i_reg[20]_2 ,
    \Accum_i_reg[21]_0 ,
    \Accum_i_reg[21]_1 ,
    \Accum_i_reg[21]_2 ,
    \Accum_i_reg[22]_0 ,
    \Accum_i_reg[22]_1 ,
    \Accum_i_reg[22]_2 ,
    \Accum_i_reg[23]_0 ,
    \Accum_i_reg[23]_1 ,
    \Accum_i_reg[23]_2 ,
    \Accum_i_reg[24]_0 ,
    \Accum_i_reg[24]_1 ,
    \Accum_i_reg[24]_2 ,
    \Accum_i_reg[25]_0 ,
    \Accum_i_reg[25]_1 ,
    \Accum_i_reg[25]_2 ,
    \Accum_i_reg[26]_0 ,
    \Accum_i_reg[26]_1 ,
    \Accum_i_reg[26]_2 ,
    \Accum_i_reg[27]_0 ,
    \Accum_i_reg[27]_1 ,
    \Accum_i_reg[27]_2 ,
    \Accum_i_reg[28]_0 ,
    \Accum_i_reg[28]_1 ,
    \Accum_i_reg[28]_2 ,
    \Accum_i_reg[29]_0 ,
    \Accum_i_reg[29]_1 ,
    \Accum_i_reg[29]_2 ,
    \Accum_i_reg[30]_0 ,
    \Accum_i_reg[30]_1 ,
    \Accum_i_reg[30]_2 ,
    \Accum_i_reg[31]_0 ,
    \Accum_i_reg[31]_1 ,
    \Accum_i_reg[31]_2 ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  input \Accum_i_reg[0]_0 ;
  input \Accum_i_reg[0]_1 ;
  input \Accum_i_reg[0]_2 ;
  input [1:0]Lat_Addr_11downto2;
  input \Lat_Addr_11downto2_CDC_reg[7] ;
  input \Lat_Addr_11downto2_CDC_reg[6] ;
  input \Accum_i_reg[1]_0 ;
  input \Accum_i_reg[1]_1 ;
  input \Accum_i_reg[1]_2 ;
  input \Accum_i_reg[2]_0 ;
  input \Accum_i_reg[2]_1 ;
  input \Accum_i_reg[2]_2 ;
  input \Accum_i_reg[3]_0 ;
  input \Accum_i_reg[3]_1 ;
  input \Accum_i_reg[3]_2 ;
  input \Accum_i_reg[4]_0 ;
  input \Accum_i_reg[4]_1 ;
  input \Accum_i_reg[4]_2 ;
  input \Accum_i_reg[5]_0 ;
  input \Accum_i_reg[5]_1 ;
  input \Accum_i_reg[5]_2 ;
  input \Accum_i_reg[6]_0 ;
  input \Accum_i_reg[6]_1 ;
  input \Accum_i_reg[6]_2 ;
  input \Accum_i_reg[7]_0 ;
  input \Accum_i_reg[7]_1 ;
  input \Accum_i_reg[7]_2 ;
  input \Accum_i_reg[8]_0 ;
  input \Accum_i_reg[8]_1 ;
  input \Accum_i_reg[8]_2 ;
  input \Accum_i_reg[9]_0 ;
  input \Accum_i_reg[9]_1 ;
  input \Accum_i_reg[9]_2 ;
  input \Accum_i_reg[10]_0 ;
  input \Accum_i_reg[10]_1 ;
  input \Accum_i_reg[10]_2 ;
  input \Accum_i_reg[11]_0 ;
  input \Accum_i_reg[11]_1 ;
  input \Accum_i_reg[11]_2 ;
  input \Accum_i_reg[12]_0 ;
  input \Accum_i_reg[12]_1 ;
  input \Accum_i_reg[12]_2 ;
  input \Accum_i_reg[13]_0 ;
  input \Accum_i_reg[13]_1 ;
  input \Accum_i_reg[13]_2 ;
  input \Accum_i_reg[14]_0 ;
  input \Accum_i_reg[14]_1 ;
  input \Accum_i_reg[14]_2 ;
  input \Accum_i_reg[15]_0 ;
  input \Accum_i_reg[15]_1 ;
  input \Accum_i_reg[15]_2 ;
  input \Accum_i_reg[16]_0 ;
  input \Accum_i_reg[16]_1 ;
  input \Accum_i_reg[16]_2 ;
  input \Accum_i_reg[17]_0 ;
  input \Accum_i_reg[17]_1 ;
  input \Accum_i_reg[17]_2 ;
  input \Accum_i_reg[18]_0 ;
  input \Accum_i_reg[18]_1 ;
  input \Accum_i_reg[18]_2 ;
  input \Accum_i_reg[19]_0 ;
  input \Accum_i_reg[19]_1 ;
  input \Accum_i_reg[19]_2 ;
  input \Accum_i_reg[20]_0 ;
  input \Accum_i_reg[20]_1 ;
  input \Accum_i_reg[20]_2 ;
  input \Accum_i_reg[21]_0 ;
  input \Accum_i_reg[21]_1 ;
  input \Accum_i_reg[21]_2 ;
  input \Accum_i_reg[22]_0 ;
  input \Accum_i_reg[22]_1 ;
  input \Accum_i_reg[22]_2 ;
  input \Accum_i_reg[23]_0 ;
  input \Accum_i_reg[23]_1 ;
  input \Accum_i_reg[23]_2 ;
  input \Accum_i_reg[24]_0 ;
  input \Accum_i_reg[24]_1 ;
  input \Accum_i_reg[24]_2 ;
  input \Accum_i_reg[25]_0 ;
  input \Accum_i_reg[25]_1 ;
  input \Accum_i_reg[25]_2 ;
  input \Accum_i_reg[26]_0 ;
  input \Accum_i_reg[26]_1 ;
  input \Accum_i_reg[26]_2 ;
  input \Accum_i_reg[27]_0 ;
  input \Accum_i_reg[27]_1 ;
  input \Accum_i_reg[27]_2 ;
  input \Accum_i_reg[28]_0 ;
  input \Accum_i_reg[28]_1 ;
  input \Accum_i_reg[28]_2 ;
  input \Accum_i_reg[29]_0 ;
  input \Accum_i_reg[29]_1 ;
  input \Accum_i_reg[29]_2 ;
  input \Accum_i_reg[30]_0 ;
  input \Accum_i_reg[30]_1 ;
  input \Accum_i_reg[30]_2 ;
  input \Accum_i_reg[31]_0 ;
  input \Accum_i_reg[31]_1 ;
  input \Accum_i_reg[31]_2 ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input [31:0]\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire \Accum_i_reg[0]_0 ;
  wire \Accum_i_reg[0]_1 ;
  wire \Accum_i_reg[0]_2 ;
  wire \Accum_i_reg[10]_0 ;
  wire \Accum_i_reg[10]_1 ;
  wire \Accum_i_reg[10]_2 ;
  wire \Accum_i_reg[11]_0 ;
  wire \Accum_i_reg[11]_1 ;
  wire \Accum_i_reg[11]_2 ;
  wire \Accum_i_reg[12]_0 ;
  wire \Accum_i_reg[12]_1 ;
  wire \Accum_i_reg[12]_2 ;
  wire \Accum_i_reg[13]_0 ;
  wire \Accum_i_reg[13]_1 ;
  wire \Accum_i_reg[13]_2 ;
  wire \Accum_i_reg[14]_0 ;
  wire \Accum_i_reg[14]_1 ;
  wire \Accum_i_reg[14]_2 ;
  wire \Accum_i_reg[15]_0 ;
  wire \Accum_i_reg[15]_1 ;
  wire \Accum_i_reg[15]_2 ;
  wire \Accum_i_reg[16]_0 ;
  wire \Accum_i_reg[16]_1 ;
  wire \Accum_i_reg[16]_2 ;
  wire \Accum_i_reg[17]_0 ;
  wire \Accum_i_reg[17]_1 ;
  wire \Accum_i_reg[17]_2 ;
  wire \Accum_i_reg[18]_0 ;
  wire \Accum_i_reg[18]_1 ;
  wire \Accum_i_reg[18]_2 ;
  wire \Accum_i_reg[19]_0 ;
  wire \Accum_i_reg[19]_1 ;
  wire \Accum_i_reg[19]_2 ;
  wire \Accum_i_reg[1]_0 ;
  wire \Accum_i_reg[1]_1 ;
  wire \Accum_i_reg[1]_2 ;
  wire \Accum_i_reg[20]_0 ;
  wire \Accum_i_reg[20]_1 ;
  wire \Accum_i_reg[20]_2 ;
  wire \Accum_i_reg[21]_0 ;
  wire \Accum_i_reg[21]_1 ;
  wire \Accum_i_reg[21]_2 ;
  wire \Accum_i_reg[22]_0 ;
  wire \Accum_i_reg[22]_1 ;
  wire \Accum_i_reg[22]_2 ;
  wire \Accum_i_reg[23]_0 ;
  wire \Accum_i_reg[23]_1 ;
  wire \Accum_i_reg[23]_2 ;
  wire \Accum_i_reg[24]_0 ;
  wire \Accum_i_reg[24]_1 ;
  wire \Accum_i_reg[24]_2 ;
  wire \Accum_i_reg[25]_0 ;
  wire \Accum_i_reg[25]_1 ;
  wire \Accum_i_reg[25]_2 ;
  wire \Accum_i_reg[26]_0 ;
  wire \Accum_i_reg[26]_1 ;
  wire \Accum_i_reg[26]_2 ;
  wire \Accum_i_reg[27]_0 ;
  wire \Accum_i_reg[27]_1 ;
  wire \Accum_i_reg[27]_2 ;
  wire \Accum_i_reg[28]_0 ;
  wire \Accum_i_reg[28]_1 ;
  wire \Accum_i_reg[28]_2 ;
  wire \Accum_i_reg[29]_0 ;
  wire \Accum_i_reg[29]_1 ;
  wire \Accum_i_reg[29]_2 ;
  wire \Accum_i_reg[2]_0 ;
  wire \Accum_i_reg[2]_1 ;
  wire \Accum_i_reg[2]_2 ;
  wire \Accum_i_reg[30]_0 ;
  wire \Accum_i_reg[30]_1 ;
  wire \Accum_i_reg[30]_2 ;
  wire \Accum_i_reg[31]_0 ;
  wire \Accum_i_reg[31]_1 ;
  wire \Accum_i_reg[31]_2 ;
  wire \Accum_i_reg[3]_0 ;
  wire \Accum_i_reg[3]_1 ;
  wire \Accum_i_reg[3]_2 ;
  wire \Accum_i_reg[4]_0 ;
  wire \Accum_i_reg[4]_1 ;
  wire \Accum_i_reg[4]_2 ;
  wire \Accum_i_reg[5]_0 ;
  wire \Accum_i_reg[5]_1 ;
  wire \Accum_i_reg[5]_2 ;
  wire \Accum_i_reg[6]_0 ;
  wire \Accum_i_reg[6]_1 ;
  wire \Accum_i_reg[6]_2 ;
  wire \Accum_i_reg[7]_0 ;
  wire \Accum_i_reg[7]_1 ;
  wire \Accum_i_reg[7]_2 ;
  wire \Accum_i_reg[8]_0 ;
  wire \Accum_i_reg[8]_1 ;
  wire \Accum_i_reg[8]_2 ;
  wire \Accum_i_reg[9]_0 ;
  wire \Accum_i_reg[9]_1 ;
  wire \Accum_i_reg[9]_2 ;
  wire [31:0]\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_510_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_523_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_536_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_549_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_562_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_575_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_588_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_601_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_614_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_627_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_640_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_653_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_666_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_679_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_692_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_705_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_718_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_731_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_744_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_757_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_770_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_783_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_796_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_809_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_822_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_835_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_848_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_861_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_874_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_887_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_900_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_913_n_0 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire [1:0]Lat_Addr_11downto2;
  wire \Lat_Addr_11downto2_CDC_reg[6] ;
  wire \Lat_Addr_11downto2_CDC_reg[7] ;
  wire [0:0]SR;
  wire [31:0]\Sample_Metric_Cnt[6]_13 ;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;

  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_178 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_510_n_0 ),
        .I1(\Accum_i_reg[31]_0 ),
        .I2(\Accum_i_reg[31]_1 ),
        .I3(\Accum_i_reg[31]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_188 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_523_n_0 ),
        .I1(\Accum_i_reg[30]_0 ),
        .I2(\Accum_i_reg[30]_1 ),
        .I3(\Accum_i_reg[30]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_198 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_536_n_0 ),
        .I1(\Accum_i_reg[29]_0 ),
        .I2(\Accum_i_reg[29]_1 ),
        .I3(\Accum_i_reg[29]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_208 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_549_n_0 ),
        .I1(\Accum_i_reg[28]_0 ),
        .I2(\Accum_i_reg[28]_1 ),
        .I3(\Accum_i_reg[28]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_218 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_562_n_0 ),
        .I1(\Accum_i_reg[27]_0 ),
        .I2(\Accum_i_reg[27]_1 ),
        .I3(\Accum_i_reg[27]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_228 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_575_n_0 ),
        .I1(\Accum_i_reg[26]_0 ),
        .I2(\Accum_i_reg[26]_1 ),
        .I3(\Accum_i_reg[26]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_238 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_588_n_0 ),
        .I1(\Accum_i_reg[25]_0 ),
        .I2(\Accum_i_reg[25]_1 ),
        .I3(\Accum_i_reg[25]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_248 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_601_n_0 ),
        .I1(\Accum_i_reg[24]_0 ),
        .I2(\Accum_i_reg[24]_1 ),
        .I3(\Accum_i_reg[24]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_258 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_614_n_0 ),
        .I1(\Accum_i_reg[23]_0 ),
        .I2(\Accum_i_reg[23]_1 ),
        .I3(\Accum_i_reg[23]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_268 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_627_n_0 ),
        .I1(\Accum_i_reg[22]_0 ),
        .I2(\Accum_i_reg[22]_1 ),
        .I3(\Accum_i_reg[22]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_278 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_640_n_0 ),
        .I1(\Accum_i_reg[21]_0 ),
        .I2(\Accum_i_reg[21]_1 ),
        .I3(\Accum_i_reg[21]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_288 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_653_n_0 ),
        .I1(\Accum_i_reg[20]_0 ),
        .I2(\Accum_i_reg[20]_1 ),
        .I3(\Accum_i_reg[20]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_298 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_666_n_0 ),
        .I1(\Accum_i_reg[19]_0 ),
        .I2(\Accum_i_reg[19]_1 ),
        .I3(\Accum_i_reg[19]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_308 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_679_n_0 ),
        .I1(\Accum_i_reg[18]_0 ),
        .I2(\Accum_i_reg[18]_1 ),
        .I3(\Accum_i_reg[18]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_318 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_692_n_0 ),
        .I1(\Accum_i_reg[17]_0 ),
        .I2(\Accum_i_reg[17]_1 ),
        .I3(\Accum_i_reg[17]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_328 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_705_n_0 ),
        .I1(\Accum_i_reg[16]_0 ),
        .I2(\Accum_i_reg[16]_1 ),
        .I3(\Accum_i_reg[16]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_338 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_718_n_0 ),
        .I1(\Accum_i_reg[15]_0 ),
        .I2(\Accum_i_reg[15]_1 ),
        .I3(\Accum_i_reg[15]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_348 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_731_n_0 ),
        .I1(\Accum_i_reg[14]_0 ),
        .I2(\Accum_i_reg[14]_1 ),
        .I3(\Accum_i_reg[14]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_358 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_744_n_0 ),
        .I1(\Accum_i_reg[13]_0 ),
        .I2(\Accum_i_reg[13]_1 ),
        .I3(\Accum_i_reg[13]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_368 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_757_n_0 ),
        .I1(\Accum_i_reg[12]_0 ),
        .I2(\Accum_i_reg[12]_1 ),
        .I3(\Accum_i_reg[12]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_378 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_770_n_0 ),
        .I1(\Accum_i_reg[11]_0 ),
        .I2(\Accum_i_reg[11]_1 ),
        .I3(\Accum_i_reg[11]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_388 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_783_n_0 ),
        .I1(\Accum_i_reg[10]_0 ),
        .I2(\Accum_i_reg[10]_1 ),
        .I3(\Accum_i_reg[10]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_398 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_796_n_0 ),
        .I1(\Accum_i_reg[9]_0 ),
        .I2(\Accum_i_reg[9]_1 ),
        .I3(\Accum_i_reg[9]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_408 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_809_n_0 ),
        .I1(\Accum_i_reg[8]_0 ),
        .I2(\Accum_i_reg[8]_1 ),
        .I3(\Accum_i_reg[8]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_418 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_822_n_0 ),
        .I1(\Accum_i_reg[7]_0 ),
        .I2(\Accum_i_reg[7]_1 ),
        .I3(\Accum_i_reg[7]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_428 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_835_n_0 ),
        .I1(\Accum_i_reg[6]_0 ),
        .I2(\Accum_i_reg[6]_1 ),
        .I3(\Accum_i_reg[6]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_438 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_848_n_0 ),
        .I1(\Accum_i_reg[5]_0 ),
        .I2(\Accum_i_reg[5]_1 ),
        .I3(\Accum_i_reg[5]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_448 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_861_n_0 ),
        .I1(\Accum_i_reg[4]_0 ),
        .I2(\Accum_i_reg[4]_1 ),
        .I3(\Accum_i_reg[4]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_458 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_874_n_0 ),
        .I1(\Accum_i_reg[3]_0 ),
        .I2(\Accum_i_reg[3]_1 ),
        .I3(\Accum_i_reg[3]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_468 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_887_n_0 ),
        .I1(\Accum_i_reg[2]_0 ),
        .I2(\Accum_i_reg[2]_1 ),
        .I3(\Accum_i_reg[2]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_478 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_900_n_0 ),
        .I1(\Accum_i_reg[1]_0 ),
        .I2(\Accum_i_reg[1]_1 ),
        .I3(\Accum_i_reg[1]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ));
  LUT6 #(
    .INIT(64'h0000EEEE0000FFF0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_488 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_913_n_0 ),
        .I1(\Accum_i_reg[0]_0 ),
        .I2(\Accum_i_reg[0]_1 ),
        .I3(\Accum_i_reg[0]_2 ),
        .I4(Lat_Addr_11downto2[0]),
        .I5(Lat_Addr_11downto2[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_510 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [31]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_510_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_523 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [30]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_523_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_536 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [29]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_536_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_549 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [28]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_549_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_562 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [27]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_562_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_575 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [26]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_575_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_588 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [25]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_588_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_601 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [24]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_601_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_614 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [23]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_614_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_627 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [22]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_627_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_640 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [21]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_640_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_653 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [20]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_653_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_666 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [19]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_666_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_679 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [18]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_679_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_692 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [17]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_692_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_705 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [16]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_705_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_718 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [15]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_718_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_731 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [14]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_731_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_744 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [13]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_744_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_757 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [12]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_757_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_770 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [11]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_770_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_783 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [10]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_783_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_796 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [9]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_796_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_809 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [8]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_809_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_822 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [7]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_822_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_835 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [6]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_835_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_848 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [5]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_848_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_861 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [4]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_861_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_874 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [3]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_874_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_887 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [2]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_887_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_900 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [1]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_900_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_913 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[6]_13 [0]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_913_n_0 ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\Sample_Metric_Cnt[6]_13 [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\Sample_Metric_Cnt[6]_13 [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\Sample_Metric_Cnt[6]_13 [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\Sample_Metric_Cnt[6]_13 [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\Sample_Metric_Cnt[6]_13 [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\Sample_Metric_Cnt[6]_13 [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\Sample_Metric_Cnt[6]_13 [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\Sample_Metric_Cnt[6]_13 [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\Sample_Metric_Cnt[6]_13 [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\Sample_Metric_Cnt[6]_13 [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\Sample_Metric_Cnt[6]_13 [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\Sample_Metric_Cnt[6]_13 [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\Sample_Metric_Cnt[6]_13 [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\Sample_Metric_Cnt[6]_13 [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\Sample_Metric_Cnt[6]_13 [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\Sample_Metric_Cnt[6]_13 [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\Sample_Metric_Cnt[6]_13 [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\Sample_Metric_Cnt[6]_13 [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\Sample_Metric_Cnt[6]_13 [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\Sample_Metric_Cnt[6]_13 [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\Sample_Metric_Cnt[6]_13 [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\Sample_Metric_Cnt[6]_13 [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\Sample_Metric_Cnt[6]_13 [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\Sample_Metric_Cnt[6]_13 [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\Sample_Metric_Cnt[6]_13 [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\Sample_Metric_Cnt[6]_13 [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\Sample_Metric_Cnt[6]_13 [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\Sample_Metric_Cnt[6]_13 [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\Sample_Metric_Cnt[6]_13 [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\Sample_Metric_Cnt[6]_13 [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\Sample_Metric_Cnt[6]_13 [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\Sample_Metric_Cnt[6]_13 [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_30
   (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15 ,
    out,
    Wtrans_Cnt_En,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  input \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 ;
  input [1:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14 ;
  input [2:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15 ;
  input [0:0]out;
  input [0:0]Wtrans_Cnt_En;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire \Accum_i0_inferred__0/i__carry__0_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_3 ;
  wire \Accum_i0_inferred__0/i__carry_n_0 ;
  wire \Accum_i0_inferred__0/i__carry_n_1 ;
  wire \Accum_i0_inferred__0/i__carry_n_2 ;
  wire \Accum_i0_inferred__0/i__carry_n_3 ;
  wire [31:0]Accum_i1_in;
  wire \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14 ;
  wire [2:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire [0:0]SR;
  wire [0:0]Wtrans_Cnt_En;
  wire core_aclk;
  wire [0:0]out;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;
  wire [3:2]\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED ;

  CARRY4 \Accum_i0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\Accum_i0_inferred__0/i__carry_n_0 ,\Accum_i0_inferred__0/i__carry_n_1 ,\Accum_i0_inferred__0/i__carry_n_2 ,\Accum_i0_inferred__0/i__carry_n_3 }),
        .CYINIT(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg ),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ),
        .O(Accum_i1_in[4:1]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__0 
       (.CI(\Accum_i0_inferred__0/i__carry_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__0_n_0 ,\Accum_i0_inferred__0/i__carry__0_n_1 ,\Accum_i0_inferred__0/i__carry__0_n_2 ,\Accum_i0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ),
        .O(Accum_i1_in[8:5]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__1 
       (.CI(\Accum_i0_inferred__0/i__carry__0_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__1_n_0 ,\Accum_i0_inferred__0/i__carry__1_n_1 ,\Accum_i0_inferred__0/i__carry__1_n_2 ,\Accum_i0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ),
        .O(Accum_i1_in[12:9]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__2 
       (.CI(\Accum_i0_inferred__0/i__carry__1_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__2_n_0 ,\Accum_i0_inferred__0/i__carry__2_n_1 ,\Accum_i0_inferred__0/i__carry__2_n_2 ,\Accum_i0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ),
        .O(Accum_i1_in[16:13]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__3 
       (.CI(\Accum_i0_inferred__0/i__carry__2_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__3_n_0 ,\Accum_i0_inferred__0/i__carry__3_n_1 ,\Accum_i0_inferred__0/i__carry__3_n_2 ,\Accum_i0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ),
        .O(Accum_i1_in[20:17]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__4 
       (.CI(\Accum_i0_inferred__0/i__carry__3_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__4_n_0 ,\Accum_i0_inferred__0/i__carry__4_n_1 ,\Accum_i0_inferred__0/i__carry__4_n_2 ,\Accum_i0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ),
        .O(Accum_i1_in[24:21]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__5 
       (.CI(\Accum_i0_inferred__0/i__carry__4_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__5_n_0 ,\Accum_i0_inferred__0/i__carry__5_n_1 ,\Accum_i0_inferred__0/i__carry__5_n_2 ,\Accum_i0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 ),
        .O(Accum_i1_in[28:25]),
        .S(\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__6 
       (.CI(\Accum_i0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED [3:2],\Accum_i0_inferred__0/i__carry__6_n_2 ,\Accum_i0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14 }),
        .O({\NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED [3],Accum_i1_in[31:29]}),
        .S({1'b0,\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15 }));
  LUT3 #(
    .INIT(8'h7F)) 
    \Accum_i[0]_i_1__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .I1(out),
        .I2(Wtrans_Cnt_En),
        .O(Accum_i1_in[0]));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_31
   (\GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ,
    \Write_Latency_Int_reg[30] ,
    \Accum_i_reg[3]_0 ,
    \Accum_i_reg[7]_0 ,
    \Accum_i_reg[11]_0 ,
    \Accum_i_reg[15]_0 ,
    \Accum_i_reg[19]_0 ,
    \Accum_i_reg[23]_0 ,
    \Accum_i_reg[27]_0 ,
    \Accum_i_reg[31]_0 ,
    \Lat_Addr_11downto2_CDC_reg[7] ,
    \Lat_Addr_11downto2_CDC_reg[6] ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  input [30:0]\Write_Latency_Int_reg[30] ;
  input [3:0]\Accum_i_reg[3]_0 ;
  input [3:0]\Accum_i_reg[7]_0 ;
  input [3:0]\Accum_i_reg[11]_0 ;
  input [3:0]\Accum_i_reg[15]_0 ;
  input [3:0]\Accum_i_reg[19]_0 ;
  input [3:0]\Accum_i_reg[23]_0 ;
  input [3:0]\Accum_i_reg[27]_0 ;
  input [3:0]\Accum_i_reg[31]_0 ;
  input \Lat_Addr_11downto2_CDC_reg[7] ;
  input \Lat_Addr_11downto2_CDC_reg[6] ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire \Accum_i0_inferred__0/i__carry__0_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__0_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__1_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__2_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__3_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__4_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_0 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__5_n_3 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_1 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_2 ;
  wire \Accum_i0_inferred__0/i__carry__6_n_3 ;
  wire \Accum_i0_inferred__0/i__carry_n_0 ;
  wire \Accum_i0_inferred__0/i__carry_n_1 ;
  wire \Accum_i0_inferred__0/i__carry_n_2 ;
  wire \Accum_i0_inferred__0/i__carry_n_3 ;
  wire [31:0]Accum_i1_in;
  wire [3:0]\Accum_i_reg[11]_0 ;
  wire [3:0]\Accum_i_reg[15]_0 ;
  wire [3:0]\Accum_i_reg[19]_0 ;
  wire [3:0]\Accum_i_reg[23]_0 ;
  wire [3:0]\Accum_i_reg[27]_0 ;
  wire [3:0]\Accum_i_reg[31]_0 ;
  wire [3:0]\Accum_i_reg[3]_0 ;
  wire [3:0]\Accum_i_reg[7]_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire \Lat_Addr_11downto2_CDC_reg[6] ;
  wire \Lat_Addr_11downto2_CDC_reg[7] ;
  wire [0:0]SR;
  wire [31:0]\Sample_Metric_Cnt[8]_17 ;
  wire [30:0]\Write_Latency_Int_reg[30] ;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;
  wire [3:3]\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED ;

  CARRY4 \Accum_i0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\Accum_i0_inferred__0/i__carry_n_0 ,\Accum_i0_inferred__0/i__carry_n_1 ,\Accum_i0_inferred__0/i__carry_n_2 ,\Accum_i0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(\Write_Latency_Int_reg[30] [3:0]),
        .O(Accum_i1_in[3:0]),
        .S(\Accum_i_reg[3]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__0 
       (.CI(\Accum_i0_inferred__0/i__carry_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__0_n_0 ,\Accum_i0_inferred__0/i__carry__0_n_1 ,\Accum_i0_inferred__0/i__carry__0_n_2 ,\Accum_i0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\Write_Latency_Int_reg[30] [7:4]),
        .O(Accum_i1_in[7:4]),
        .S(\Accum_i_reg[7]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__1 
       (.CI(\Accum_i0_inferred__0/i__carry__0_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__1_n_0 ,\Accum_i0_inferred__0/i__carry__1_n_1 ,\Accum_i0_inferred__0/i__carry__1_n_2 ,\Accum_i0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\Write_Latency_Int_reg[30] [11:8]),
        .O(Accum_i1_in[11:8]),
        .S(\Accum_i_reg[11]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__2 
       (.CI(\Accum_i0_inferred__0/i__carry__1_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__2_n_0 ,\Accum_i0_inferred__0/i__carry__2_n_1 ,\Accum_i0_inferred__0/i__carry__2_n_2 ,\Accum_i0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\Write_Latency_Int_reg[30] [15:12]),
        .O(Accum_i1_in[15:12]),
        .S(\Accum_i_reg[15]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__3 
       (.CI(\Accum_i0_inferred__0/i__carry__2_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__3_n_0 ,\Accum_i0_inferred__0/i__carry__3_n_1 ,\Accum_i0_inferred__0/i__carry__3_n_2 ,\Accum_i0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\Write_Latency_Int_reg[30] [19:16]),
        .O(Accum_i1_in[19:16]),
        .S(\Accum_i_reg[19]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__4 
       (.CI(\Accum_i0_inferred__0/i__carry__3_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__4_n_0 ,\Accum_i0_inferred__0/i__carry__4_n_1 ,\Accum_i0_inferred__0/i__carry__4_n_2 ,\Accum_i0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\Write_Latency_Int_reg[30] [23:20]),
        .O(Accum_i1_in[23:20]),
        .S(\Accum_i_reg[23]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__5 
       (.CI(\Accum_i0_inferred__0/i__carry__4_n_0 ),
        .CO({\Accum_i0_inferred__0/i__carry__5_n_0 ,\Accum_i0_inferred__0/i__carry__5_n_1 ,\Accum_i0_inferred__0/i__carry__5_n_2 ,\Accum_i0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\Write_Latency_Int_reg[30] [27:24]),
        .O(Accum_i1_in[27:24]),
        .S(\Accum_i_reg[27]_0 ));
  CARRY4 \Accum_i0_inferred__0/i__carry__6 
       (.CI(\Accum_i0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED [3],\Accum_i0_inferred__0/i__carry__6_n_1 ,\Accum_i0_inferred__0/i__carry__6_n_2 ,\Accum_i0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Write_Latency_Int_reg[30] [30:28]}),
        .O(Accum_i1_in[31:28]),
        .S(\Accum_i_reg[31]_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(Accum_i1_in[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_503 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [31]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_519 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [30]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_532 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [29]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_545 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [28]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_558 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [27]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_571 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [26]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_584 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [25]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_597 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [24]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_610 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [23]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_623 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [22]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_636 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [21]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_649 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [20]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_662 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [19]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_675 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [18]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_688 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [17]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_701 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [16]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_714 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [15]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_727 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [14]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_740 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [13]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_753 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [12]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_766 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [11]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_779 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [10]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_792 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [9]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_805 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [8]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_818 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [7]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_831 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [6]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_844 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [5]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_857 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [4]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_870 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [3]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_883 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [2]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_896 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [1]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_909 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[8]_17 [0]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\Sample_Metric_Cnt[8]_17 [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\Sample_Metric_Cnt[8]_17 [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\Sample_Metric_Cnt[8]_17 [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\Sample_Metric_Cnt[8]_17 [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\Sample_Metric_Cnt[8]_17 [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\Sample_Metric_Cnt[8]_17 [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\Sample_Metric_Cnt[8]_17 [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\Sample_Metric_Cnt[8]_17 [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\Sample_Metric_Cnt[8]_17 [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\Sample_Metric_Cnt[8]_17 [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\Sample_Metric_Cnt[8]_17 [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\Sample_Metric_Cnt[8]_17 [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\Sample_Metric_Cnt[8]_17 [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\Sample_Metric_Cnt[8]_17 [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\Sample_Metric_Cnt[8]_17 [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\Sample_Metric_Cnt[8]_17 [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\Sample_Metric_Cnt[8]_17 [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\Sample_Metric_Cnt[8]_17 [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\Sample_Metric_Cnt[8]_17 [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\Sample_Metric_Cnt[8]_17 [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\Sample_Metric_Cnt[8]_17 [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\Sample_Metric_Cnt[8]_17 [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\Sample_Metric_Cnt[8]_17 [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\Sample_Metric_Cnt[8]_17 [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\Sample_Metric_Cnt[8]_17 [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\Sample_Metric_Cnt[8]_17 [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\Sample_Metric_Cnt[8]_17 [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\Sample_Metric_Cnt[8]_17 [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\Sample_Metric_Cnt[8]_17 [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\Sample_Metric_Cnt[8]_17 [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\Sample_Metric_Cnt[8]_17 [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\Sample_Metric_Cnt[8]_17 [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_32
   (\GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ,
    \Lat_Addr_11downto2_CDC_reg[7] ,
    \Lat_Addr_11downto2_CDC_reg[6] ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  input \Lat_Addr_11downto2_CDC_reg[7] ;
  input \Lat_Addr_11downto2_CDC_reg[6] ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input [31:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire [31:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire \Lat_Addr_11downto2_CDC_reg[6] ;
  wire \Lat_Addr_11downto2_CDC_reg[7] ;
  wire [0:0]SR;
  wire [31:0]\Sample_Metric_Cnt[9]_19 ;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;

  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_505 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [31]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_520 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [30]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_533 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [29]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_546 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [28]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_559 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [27]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_572 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [26]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_585 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [25]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_598 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [24]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_611 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [23]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_624 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [22]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_637 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [21]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_650 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [20]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_663 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [19]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_676 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [18]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_689 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [17]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_702 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [16]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_715 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [15]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_728 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [14]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_741 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [13]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_754 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [12]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_767 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [11]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_780 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [10]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_793 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [9]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_806 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [8]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_819 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [7]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_832 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [6]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_845 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [5]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_858 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [4]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_871 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [3]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_884 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [2]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_897 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [1]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_910 
       (.I0(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .I1(\Lat_Addr_11downto2_CDC_reg[7] ),
        .I2(\Sample_Metric_Cnt[9]_19 [0]),
        .I3(\Lat_Addr_11downto2_CDC_reg[6] ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\Sample_Metric_Cnt[9]_19 [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\Sample_Metric_Cnt[9]_19 [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\Sample_Metric_Cnt[9]_19 [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\Sample_Metric_Cnt[9]_19 [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\Sample_Metric_Cnt[9]_19 [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\Sample_Metric_Cnt[9]_19 [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\Sample_Metric_Cnt[9]_19 [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\Sample_Metric_Cnt[9]_19 [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\Sample_Metric_Cnt[9]_19 [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\Sample_Metric_Cnt[9]_19 [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\Sample_Metric_Cnt[9]_19 [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\Sample_Metric_Cnt[9]_19 [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\Sample_Metric_Cnt[9]_19 [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\Sample_Metric_Cnt[9]_19 [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\Sample_Metric_Cnt[9]_19 [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\Sample_Metric_Cnt[9]_19 [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\Sample_Metric_Cnt[9]_19 [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\Sample_Metric_Cnt[9]_19 [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\Sample_Metric_Cnt[9]_19 [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\Sample_Metric_Cnt[9]_19 [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\Sample_Metric_Cnt[9]_19 [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\Sample_Metric_Cnt[9]_19 [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\Sample_Metric_Cnt[9]_19 [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\Sample_Metric_Cnt[9]_19 [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\Sample_Metric_Cnt[9]_19 [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\Sample_Metric_Cnt[9]_19 [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\Sample_Metric_Cnt[9]_19 [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\Sample_Metric_Cnt[9]_19 [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\Sample_Metric_Cnt[9]_19 [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\Sample_Metric_Cnt[9]_19 [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\Sample_Metric_Cnt[9]_19 [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\Sample_Metric_Cnt[9]_19 [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_33
   (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    \Max_Write_Latency_Int_reg[15] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input [31:0]\Max_Write_Latency_Int_reg[15] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire [31:0]\Max_Write_Latency_Int_reg[15] ;
  wire [0:0]SR;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;

  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_34
   (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    \Max_Read_Latency_Int_reg[15] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input [31:0]\Max_Read_Latency_Int_reg[15] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire [31:0]\Max_Read_Latency_Int_reg[15] ;
  wire [0:0]SR;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;

  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_35
   (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    \Max_Write_Latency_Int_reg[15] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input [31:0]\Max_Write_Latency_Int_reg[15] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire [31:0]\Max_Write_Latency_Int_reg[15] ;
  wire [0:0]SR;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;

  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_36
   (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    \Max_Read_Latency_Int_reg[15] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input [31:0]\Max_Read_Latency_Int_reg[15] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire [31:0]\Max_Read_Latency_Int_reg[15] ;
  wire [0:0]SR;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;

  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_37
   (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    \Max_Write_Latency_Int_reg[15] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input [31:0]\Max_Write_Latency_Int_reg[15] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire [31:0]\Max_Write_Latency_Int_reg[15] ;
  wire [0:0]SR;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;

  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Write_Latency_Int_reg[15] [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_sample_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_38
   (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    SR,
    \s_level_out_bus_d4_reg[0] ,
    \Max_Read_Latency_Int_reg[15] ,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg );
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  input [0:0]SR;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input [31:0]\Max_Read_Latency_Int_reg[15] ;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;

  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire [31:0]\Max_Read_Latency_Int_reg[15] ;
  wire [0:0]SR;
  wire core_aclk;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;

  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [0]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .R(SR));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [10]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .R(SR));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [11]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .R(SR));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [12]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .R(SR));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [13]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .R(SR));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [14]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .R(SR));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [15]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .R(SR));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [16]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .R(SR));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [17]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .R(SR));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [18]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .R(SR));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [19]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .R(SR));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [1]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .R(SR));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [20]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .R(SR));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [21]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .R(SR));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [22]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .R(SR));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [23]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .R(SR));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [24]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .R(SR));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [25]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .R(SR));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [26]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .R(SR));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [27]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .R(SR));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [28]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .R(SR));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [29]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .R(SR));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [2]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .R(SR));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [30]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .R(SR));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [31]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .R(SR));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [3]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .R(SR));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [4]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .R(SR));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [5]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .R(SR));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [6]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .R(SR));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [7]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .R(SR));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [8]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .R(SR));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\s_level_out_bus_d4_reg[0] ),
        .D(\Max_Read_Latency_Int_reg[15] [9]),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .R(SR));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [0]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [10]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [11]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [12]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [13]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [14]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [15]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [16]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [17]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [18]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [19]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [1]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [20]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [21]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [22]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [23]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [24]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [25]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [26]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [27]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [28]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [29]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [2]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [30]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [31]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [3]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [4]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [5]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [6]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [7]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [8]),
        .R(\s_level_out_bus_d4_reg[1] ));
  FDRE \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .D(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [9]),
        .R(\s_level_out_bus_d4_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_axi_interface" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_axi_interface
   (Bus2IP_RdCE,
    s_axi_rvalid,
    s_axi_arready,
    s_axi_awready,
    s_axi_bvalid,
    Q,
    Lat_Intr_Reg_GIE_Rd_En_reg,
    Intr_Reg_Set_Rd_En,
    Lat_Intr_Reg_IER_Rd_En_reg,
    Lat_Intr_Reg_ISR_Rd_En_reg,
    s_axi_wready,
    Global_Intr_En_reg,
    E,
    \Trace_ctrl_reg_reg[30] ,
    Addr_3downto0_is_0x8,
    Control_Set_Wr_En,
    Event_Log_Set_Rd_En,
    Addr_3downto0_is_0x4,
    Trace_Filter_Rd_En,
    Samp_Metric_Cnt_Reg_Set_Rd_En,
    Status_Reg_WIF_Rd_En,
    Status_Reg_Set_Rd_En,
    Status_Reg_FOC_Rd_En,
    Lat_Sample_Reg_Rd_En_reg,
    p_14_in,
    Metric_Cnt_Reg_Set_Rd_En,
    Control_Set_Rd_En,
    Addr_3downto0_is_0xC,
    Global_Intr_En_reg_0,
    \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg ,
    \GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg ,
    \GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg ,
    s_axi_rdata,
    s_level_out_bus_d6,
    s_axi_aclk,
    IP2Bus_DataValid_reg,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wvalid,
    s_axi_rready,
    s_axi_aresetn,
    s_axi_bready,
    s_axi_wdata,
    Global_Intr_En,
    \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0 ,
    IP2Bus_DataValid_reg_0,
    D);
  output Bus2IP_RdCE;
  output s_axi_rvalid;
  output s_axi_arready;
  output s_axi_awready;
  output s_axi_bvalid;
  output [9:0]Q;
  output Lat_Intr_Reg_GIE_Rd_En_reg;
  output Intr_Reg_Set_Rd_En;
  output Lat_Intr_Reg_IER_Rd_En_reg;
  output Lat_Intr_Reg_ISR_Rd_En_reg;
  output s_axi_wready;
  output Global_Intr_En_reg;
  output [0:0]E;
  output [0:0]\Trace_ctrl_reg_reg[30] ;
  output Addr_3downto0_is_0x8;
  output Control_Set_Wr_En;
  output Event_Log_Set_Rd_En;
  output Addr_3downto0_is_0x4;
  output Trace_Filter_Rd_En;
  output Samp_Metric_Cnt_Reg_Set_Rd_En;
  output Status_Reg_WIF_Rd_En;
  output Status_Reg_Set_Rd_En;
  output Status_Reg_FOC_Rd_En;
  output [0:0]Lat_Sample_Reg_Rd_En_reg;
  output p_14_in;
  output Metric_Cnt_Reg_Set_Rd_En;
  output Control_Set_Rd_En;
  output Addr_3downto0_is_0xC;
  output Global_Intr_En_reg_0;
  output \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg ;
  output \GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg ;
  output \GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg ;
  output [31:0]s_axi_rdata;
  input [0:0]s_level_out_bus_d6;
  input s_axi_aclk;
  input IP2Bus_DataValid_reg;
  input [15:0]s_axi_araddr;
  input [15:0]s_axi_awaddr;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_wvalid;
  input s_axi_rready;
  input s_axi_aresetn;
  input s_axi_bready;
  input [2:0]s_axi_wdata;
  input Global_Intr_En;
  input [2:0]\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0 ;
  input [0:0]IP2Bus_DataValid_reg_0;
  input [31:0]D;

  wire Addr_3downto0_is_0x4;
  wire Addr_3downto0_is_0x8;
  wire Addr_3downto0_is_0xC;
  wire [15:0]Bus2IP_Addr;
  wire Bus2IP_RdCE;
  wire Bus2IP_WrCE;
  wire Control_Set_Rd_En;
  wire Control_Set_Wr_En;
  wire [31:0]D;
  wire [0:0]E;
  wire Event_Log_Set_Rd_En;
  wire \GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg ;
  wire \GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg ;
  wire \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg ;
  wire [2:0]\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0 ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC[31]_i_2_n_0 ;
  wire Global_Intr_En;
  wire Global_Intr_En_reg;
  wire Global_Intr_En_reg_0;
  wire IP2Bus_DataValid_reg;
  wire [0:0]IP2Bus_DataValid_reg_0;
  wire Intr_Reg_Set_Rd_En;
  wire Lat_Control_Set_Rd_En_i_2_n_0;
  wire Lat_Intr_Reg_GIE_Rd_En_reg;
  wire Lat_Intr_Reg_IER_Rd_En_reg;
  wire Lat_Intr_Reg_ISR_Rd_En_reg;
  wire Lat_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0;
  wire Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0;
  wire Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3_n_0;
  wire Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_4_n_0;
  wire [0:0]Lat_Sample_Reg_Rd_En_reg;
  wire Lat_Status_Reg_Set_Rd_En_i_2_n_0;
  wire Lat_Trace_Filter_Rd_En_i_2_n_0;
  wire Metric_Cnt_Reg_Set_Rd_En;
  wire Metrics_Cnt_En_i_2_n_0;
  wire Metrics_Cnt_En_i_3_n_0;
  wire [9:0]Q;
  wire Samp_Metric_Cnt_Reg_Set_Rd_En;
  wire Status_Reg_FOC_Rd_En;
  wire Status_Reg_Set_Rd_En;
  wire Status_Reg_WIF_Rd_En;
  wire Trace_Filter_Rd_En;
  wire \Trace_ctrl_reg[30]_i_2_n_0 ;
  wire \Trace_ctrl_reg[30]_i_3_n_0 ;
  wire [0:0]\Trace_ctrl_reg_reg[30] ;
  wire arready_i0;
  wire arready_i_i_1_n_0;
  wire awready_i_i_1_n_0;
  wire \bus2ip_addr_i[15]_i_1_n_0 ;
  wire bvalid_i_2_n_0;
  wire p_14_in;
  wire p_1_out_i_2_n_0;
  wire [15:0]p_2_in;
  wire p_4_in;
  wire rd_in_progress;
  wire rd_in_progress_i_1_n_0;
  wire \register_module_inst/Interval_Cnt_En_int0 ;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [2:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [0:0]s_level_out_bus_d6;
  wire wr_req_pend;
  wire [15:0]wr_req_pend_addr;
  wire wr_req_pend_i_1_n_0;
  wire wr_req_pend_pulse;
  wire write_req;
  wire write_req_i_1_n_0;

  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\register_module_inst/Interval_Cnt_En_int0 ),
        .I2(\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0 [0]),
        .O(\GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_i_2 
       (.I0(Q[0]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[1]),
        .I4(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC[31]_i_2_n_0 ),
        .O(\register_module_inst/Interval_Cnt_En_int0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\register_module_inst/Interval_Cnt_En_int0 ),
        .I2(\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0 [1]),
        .O(\GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(\register_module_inst/Interval_Cnt_En_int0 ),
        .I2(\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0 [2]),
        .O(\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC[31]_i_1 
       (.I0(Bus2IP_Addr[0]),
        .I1(Bus2IP_Addr[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC[31]_i_2_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC[31]_i_2 
       (.I0(p_1_out_i_2_n_0),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    Global_Intr_En_i_1
       (.I0(s_axi_wdata[0]),
        .I1(Metrics_Cnt_En_i_2_n_0),
        .I2(Global_Intr_En_reg),
        .I3(Global_Intr_En),
        .O(Global_Intr_En_reg_0));
  FDRE \IP2Bus_Data_sampled_reg[0] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[0]),
        .Q(s_axi_rdata[0]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[10] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[10]),
        .Q(s_axi_rdata[10]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[11] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[11]),
        .Q(s_axi_rdata[11]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[12] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[12]),
        .Q(s_axi_rdata[12]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[13] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[13]),
        .Q(s_axi_rdata[13]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[14] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[14]),
        .Q(s_axi_rdata[14]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[15] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[15]),
        .Q(s_axi_rdata[15]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[16] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[16]),
        .Q(s_axi_rdata[16]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[17] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[17]),
        .Q(s_axi_rdata[17]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[18] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[18]),
        .Q(s_axi_rdata[18]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[19] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[19]),
        .Q(s_axi_rdata[19]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[1] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[1]),
        .Q(s_axi_rdata[1]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[20] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[20]),
        .Q(s_axi_rdata[20]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[21] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[21]),
        .Q(s_axi_rdata[21]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[22] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[22]),
        .Q(s_axi_rdata[22]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[23] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[23]),
        .Q(s_axi_rdata[23]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[24] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[24]),
        .Q(s_axi_rdata[24]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[25] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[25]),
        .Q(s_axi_rdata[25]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[26] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[26]),
        .Q(s_axi_rdata[26]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[27] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[27]),
        .Q(s_axi_rdata[27]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[28] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[28]),
        .Q(s_axi_rdata[28]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[29] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[29]),
        .Q(s_axi_rdata[29]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[2] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[2]),
        .Q(s_axi_rdata[2]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[30] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[30]),
        .Q(s_axi_rdata[30]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[31] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[31]),
        .Q(s_axi_rdata[31]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[3] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[3]),
        .Q(s_axi_rdata[3]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[4] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[4]),
        .Q(s_axi_rdata[4]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[5] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[5]),
        .Q(s_axi_rdata[5]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[6] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[6]),
        .Q(s_axi_rdata[6]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[7] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[7]),
        .Q(s_axi_rdata[7]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[8] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[8]),
        .Q(s_axi_rdata[8]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[9] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(D[9]),
        .Q(s_axi_rdata[9]),
        .R(s_level_out_bus_d6));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    Lat_Addr_3downto0_is_0x4_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Bus2IP_Addr[0]),
        .O(Addr_3downto0_is_0x4));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    Lat_Addr_3downto0_is_0x8_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Q[0]),
        .O(Addr_3downto0_is_0x8));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    Lat_Addr_3downto0_is_0xC_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Bus2IP_Addr[0]),
        .O(Addr_3downto0_is_0xC));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    Lat_Control_Set_Rd_En_i_1
       (.I0(Bus2IP_RdCE),
        .I1(Lat_Control_Set_Rd_En_i_2_n_0),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(Lat_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0),
        .O(Control_Set_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    Lat_Control_Set_Rd_En_i_2
       (.I0(Metrics_Cnt_En_i_2_n_0),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(Lat_Control_Set_Rd_En_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    Lat_Event_Log_Set_Rd_En_i_1
       (.I0(Lat_Trace_Filter_Rd_En_i_2_n_0),
        .I1(Addr_3downto0_is_0x4),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(Event_Log_Set_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    Lat_Intr_Reg_GIE_Rd_En_i_1
       (.I0(Q[0]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[1]),
        .I4(Intr_Reg_Set_Rd_En),
        .O(Lat_Intr_Reg_GIE_Rd_En_reg));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    Lat_Intr_Reg_IER_Rd_En_i_1
       (.I0(Bus2IP_Addr[0]),
        .I1(Bus2IP_Addr[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Intr_Reg_Set_Rd_En),
        .O(Lat_Intr_Reg_IER_Rd_En_reg));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    Lat_Intr_Reg_ISR_Rd_En_i_1
       (.I0(Q[0]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[1]),
        .I4(Intr_Reg_Set_Rd_En),
        .O(Lat_Intr_Reg_ISR_Rd_En_reg));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    Lat_Intr_Reg_Set_Rd_En_i_1
       (.I0(Lat_Status_Reg_Set_Rd_En_i_2_n_0),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .O(Intr_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'h0000000008000888)) 
    Lat_Metric_Cnt_Reg_Set_Rd_En_i_1
       (.I0(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0),
        .I1(Bus2IP_RdCE),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(Lat_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0),
        .O(Metric_Cnt_Reg_Set_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    Lat_Metric_Cnt_Reg_Set_Rd_En_i_2
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[15]),
        .I2(Bus2IP_Addr[12]),
        .I3(Bus2IP_Addr[14]),
        .I4(Q[6]),
        .O(Lat_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000002220)) 
    Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_1
       (.I0(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0),
        .I1(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3_n_0),
        .I2(Q[9]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_4_n_0),
        .O(Samp_Metric_Cnt_Reg_Set_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hBAAAAAEA)) 
    Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2
       (.I0(Metrics_Cnt_En_i_2_n_0),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[3]),
        .O(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[12]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[13]),
        .O(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3_n_0));
  LUT3 #(
    .INIT(8'h8F)) 
    Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_4
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Bus2IP_RdCE),
        .O(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    Lat_Sample_Interval_Rd_En_i_1
       (.I0(Lat_Status_Reg_Set_Rd_En_i_2_n_0),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    Lat_Sample_Reg_Rd_En_i_1
       (.I0(p_14_in),
        .I1(Bus2IP_Addr[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(Lat_Sample_Reg_Rd_En_reg));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    Lat_Status_Reg_FOC_Rd_En_i_1
       (.I0(Status_Reg_Set_Rd_En),
        .I1(Q[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Bus2IP_Addr[0]),
        .I4(Q[1]),
        .O(Status_Reg_FOC_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    Lat_Status_Reg_Set_Rd_En_i_1
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Lat_Status_Reg_Set_Rd_En_i_2_n_0),
        .O(Status_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    Lat_Status_Reg_Set_Rd_En_i_2
       (.I0(Q[7]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3_n_0),
        .I5(Bus2IP_RdCE),
        .O(Lat_Status_Reg_Set_Rd_En_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    Lat_Status_Reg_WIF_Rd_En_i_1
       (.I0(Bus2IP_Addr[0]),
        .I1(Bus2IP_Addr[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Status_Reg_Set_Rd_En),
        .O(Status_Reg_WIF_Rd_En));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    Lat_Trace_Filter_Rd_En_i_1
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Addr_3downto0_is_0x8),
        .I5(Lat_Trace_Filter_Rd_En_i_2_n_0),
        .O(Trace_Filter_Rd_En));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    Lat_Trace_Filter_Rd_En_i_2
       (.I0(Bus2IP_RdCE),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3_n_0),
        .O(Lat_Trace_Filter_Rd_En_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    Metrics_Cnt_En_i_1
       (.I0(\Trace_ctrl_reg[30]_i_2_n_0 ),
        .I1(Metrics_Cnt_En_i_2_n_0),
        .I2(s_axi_wvalid),
        .I3(write_req),
        .I4(Metrics_Cnt_En_i_3_n_0),
        .O(Control_Set_Wr_En));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    Metrics_Cnt_En_i_2
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Q[0]),
        .O(Metrics_Cnt_En_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    Metrics_Cnt_En_i_3
       (.I0(Q[6]),
        .I1(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3_n_0),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(Metrics_Cnt_En_i_3_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    \Trace_ctrl_reg[30]_i_1 
       (.I0(\Trace_ctrl_reg[30]_i_2_n_0 ),
        .I1(Addr_3downto0_is_0x8),
        .I2(s_axi_wvalid),
        .I3(write_req),
        .I4(\Trace_ctrl_reg[30]_i_3_n_0 ),
        .O(\Trace_ctrl_reg_reg[30] ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Trace_ctrl_reg[30]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(\Trace_ctrl_reg[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \Trace_ctrl_reg[30]_i_3 
       (.I0(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3_n_0),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[7]),
        .O(\Trace_ctrl_reg[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    arready_i_i_1
       (.I0(rd_in_progress),
        .I1(Bus2IP_RdCE),
        .I2(s_axi_awvalid),
        .I3(write_req),
        .I4(s_axi_aresetn),
        .I5(arready_i0),
        .O(arready_i_i_1_n_0));
  FDRE arready_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(arready_i_i_1_n_0),
        .Q(s_axi_arready),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    awready_i_i_1
       (.I0(s_axi_rvalid),
        .I1(s_axi_arvalid),
        .I2(Bus2IP_RdCE),
        .I3(write_req),
        .I4(s_axi_aresetn),
        .I5(p_4_in),
        .O(awready_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    awready_i_i_2
       (.I0(s_axi_awready),
        .I1(s_axi_awvalid),
        .O(p_4_in));
  FDRE awready_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(awready_i_i_1_n_0),
        .Q(s_axi_awready),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[0]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[0]),
        .I5(arready_i0),
        .O(p_2_in[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[10]_i_1 
       (.I0(s_axi_araddr[10]),
        .I1(s_axi_awaddr[10]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[10]),
        .I5(arready_i0),
        .O(p_2_in[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[11]_i_1 
       (.I0(s_axi_araddr[11]),
        .I1(s_axi_awaddr[11]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[11]),
        .I5(arready_i0),
        .O(p_2_in[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[12]_i_1 
       (.I0(s_axi_araddr[12]),
        .I1(s_axi_awaddr[12]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[12]),
        .I5(arready_i0),
        .O(p_2_in[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[13]_i_1 
       (.I0(s_axi_araddr[13]),
        .I1(s_axi_awaddr[13]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[13]),
        .I5(arready_i0),
        .O(p_2_in[13]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[14]_i_1 
       (.I0(s_axi_araddr[14]),
        .I1(s_axi_awaddr[14]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[14]),
        .I5(arready_i0),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus2ip_addr_i[15]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_awready),
        .I2(s_axi_arready),
        .I3(s_axi_arvalid),
        .I4(wr_req_pend),
        .O(\bus2ip_addr_i[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[15]_i_2 
       (.I0(s_axi_araddr[15]),
        .I1(s_axi_awaddr[15]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[15]),
        .I5(arready_i0),
        .O(p_2_in[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[1]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[1]),
        .I5(arready_i0),
        .O(p_2_in[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[2]),
        .I5(arready_i0),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_awaddr[3]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[3]),
        .I5(arready_i0),
        .O(p_2_in[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[4]_i_1 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_awaddr[4]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[4]),
        .I5(arready_i0),
        .O(p_2_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_awaddr[5]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[5]),
        .I5(arready_i0),
        .O(p_2_in[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_awaddr[6]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[6]),
        .I5(arready_i0),
        .O(p_2_in[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[7]_i_1 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[7]),
        .I5(arready_i0),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_awaddr[8]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[8]),
        .I5(arready_i0),
        .O(p_2_in[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[9]_i_1 
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_awaddr[9]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[9]),
        .I5(arready_i0),
        .O(p_2_in[9]));
  FDRE \bus2ip_addr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[0]),
        .Q(Bus2IP_Addr[0]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[10]),
        .Q(Q[8]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[11]),
        .Q(Q[9]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[12]),
        .Q(Bus2IP_Addr[12]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[13]),
        .Q(Bus2IP_Addr[13]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[14]),
        .Q(Bus2IP_Addr[14]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[15]),
        .Q(Bus2IP_Addr[15]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[1]),
        .Q(Bus2IP_Addr[1]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(Q[0]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(Q[1]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(Q[2]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[5]),
        .Q(Q[3]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[6]),
        .Q(Q[4]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[7]),
        .Q(Q[5]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[8]),
        .Q(Q[6]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[9]),
        .Q(Q[7]),
        .R(s_level_out_bus_d6));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    bvalid_i_2
       (.I0(write_req),
        .I1(Bus2IP_RdCE),
        .I2(s_axi_wvalid),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid),
        .O(bvalid_i_2_n_0));
  FDRE bvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bvalid_i_2_n_0),
        .Q(s_axi_bvalid),
        .R(s_level_out_bus_d6));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    p_1_out_i_1
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(p_1_out_i_2_n_0),
        .O(Global_Intr_En_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    p_1_out_i_2
       (.I0(Q[7]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3_n_0),
        .I5(Bus2IP_WrCE),
        .O(p_1_out_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    p_1_out_i_3
       (.I0(s_axi_wvalid),
        .I1(write_req),
        .O(Bus2IP_WrCE));
  LUT4 #(
    .INIT(16'hBFAA)) 
    rd_in_progress_i_1
       (.I0(Bus2IP_RdCE),
        .I1(s_axi_rvalid),
        .I2(s_axi_rready),
        .I3(rd_in_progress),
        .O(rd_in_progress_i_1_n_0));
  FDRE rd_in_progress_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_in_progress_i_1_n_0),
        .Q(rd_in_progress),
        .R(s_level_out_bus_d6));
  LUT2 #(
    .INIT(4'h8)) 
    read_req_i_1
       (.I0(s_axi_arready),
        .I1(s_axi_arvalid),
        .O(arready_i0));
  FDRE read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(arready_i0),
        .Q(Bus2IP_RdCE),
        .R(s_level_out_bus_d6));
  FDRE rvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IP2Bus_DataValid_reg),
        .Q(s_axi_rvalid),
        .R(s_level_out_bus_d6));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_wready_INST_0
       (.I0(write_req),
        .I1(Bus2IP_RdCE),
        .O(s_axi_wready));
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_req_pend_addr[15]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_arready),
        .I2(s_axi_awvalid),
        .I3(s_axi_awready),
        .O(wr_req_pend_pulse));
  FDRE \wr_req_pend_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[0]),
        .Q(wr_req_pend_addr[0]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[10]),
        .Q(wr_req_pend_addr[10]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[11] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[11]),
        .Q(wr_req_pend_addr[11]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[12] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[12]),
        .Q(wr_req_pend_addr[12]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[13] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[13]),
        .Q(wr_req_pend_addr[13]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[14] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[14]),
        .Q(wr_req_pend_addr[14]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[15] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[15]),
        .Q(wr_req_pend_addr[15]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[1]),
        .Q(wr_req_pend_addr[1]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[2]),
        .Q(wr_req_pend_addr[2]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[3]),
        .Q(wr_req_pend_addr[3]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[4]),
        .Q(wr_req_pend_addr[4]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[5]),
        .Q(wr_req_pend_addr[5]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[6]),
        .Q(wr_req_pend_addr[6]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[7]),
        .Q(wr_req_pend_addr[7]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[8]),
        .Q(wr_req_pend_addr[8]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[9] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[9]),
        .Q(wr_req_pend_addr[9]),
        .R(s_level_out_bus_d6));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    wr_req_pend_i_1
       (.I0(s_axi_awready),
        .I1(s_axi_awvalid),
        .I2(s_axi_arready),
        .I3(s_axi_arvalid),
        .I4(Bus2IP_RdCE),
        .I5(wr_req_pend),
        .O(wr_req_pend_i_1_n_0));
  FDRE wr_req_pend_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_req_pend_i_1_n_0),
        .Q(wr_req_pend),
        .R(s_level_out_bus_d6));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    write_req_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_awready),
        .I2(write_req),
        .I3(s_axi_wvalid),
        .O(write_req_i_1_n_0));
  FDRE write_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_req_i_1_n_0),
        .Q(write_req),
        .R(s_level_out_bus_d6));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync
   (out,
    p_in_d1_cdc_from_reg0,
    SR,
    s_axi_aclk,
    core_aresetn,
    core_aclk,
    Bus2IP_RdCE,
    p_in_d1_cdc_from_reg_0);
  output out;
  output p_in_d1_cdc_from_reg0;
  input [0:0]SR;
  input s_axi_aclk;
  input [0:0]core_aresetn;
  input core_aclk;
  input Bus2IP_RdCE;
  input p_in_d1_cdc_from_reg_0;

  wire Bus2IP_RdCE;
  wire [0:0]SR;
  wire core_aclk;
  wire [0:0]core_aresetn;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg0;
  wire p_in_d1_cdc_from_reg0_0;
  wire p_in_d1_cdc_from_reg_0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign out = scndry_out_int_d1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT2 #(
    .INIT(4'h6)) 
    p_in_d1_cdc_from_i_1
       (.I0(p_in_d1_cdc_from),
        .I1(Bus2IP_RdCE),
        .O(p_in_d1_cdc_from_reg0_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_in_d1_cdc_from_i_1__0
       (.I0(scndry_out_int_d1),
        .I1(p_in_d1_cdc_from_reg_0),
        .O(p_in_d1_cdc_from_reg0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from_reg0_0),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(core_aresetn));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(core_aresetn));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_3
   (out,
    IP2Bus_DataValid_reg,
    \IP2Bus_Data_reg[4] ,
    \IP2Bus_Data_reg[1] ,
    \IP2Bus_Data_reg[5] ,
    \IP2Bus_Data_reg[6] ,
    core_aresetn,
    p_in_d1_cdc_from_reg0,
    core_aclk,
    SR,
    s_axi_aclk,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[4] ,
    Lat_Intr_Reg_Set_Rd_En,
    Wr_Lat_Start_CDC_reg,
    Lat_Control_Set_Rd_En,
    Lat_Sample_Interval_Rd_En,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[5] ,
    Wr_Lat_End,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[6] ,
    Rd_Lat_Start_CDC_reg,
    s_axi_aresetn);
  output out;
  output IP2Bus_DataValid_reg;
  output \IP2Bus_Data_reg[4] ;
  output \IP2Bus_Data_reg[1] ;
  output \IP2Bus_Data_reg[5] ;
  output \IP2Bus_Data_reg[6] ;
  input [0:0]core_aresetn;
  input p_in_d1_cdc_from_reg0;
  input core_aclk;
  input [0:0]SR;
  input s_axi_aclk;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[4] ;
  input Lat_Intr_Reg_Set_Rd_En;
  input Wr_Lat_Start_CDC_reg;
  input Lat_Control_Set_Rd_En;
  input Lat_Sample_Interval_Rd_En;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[5] ;
  input Wr_Lat_End;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[6] ;
  input Rd_Lat_Start_CDC_reg;
  input s_axi_aresetn;

  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[4] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[5] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[6] ;
  wire \IP2Bus_Data_reg[1] ;
  wire \IP2Bus_Data_reg[4] ;
  wire \IP2Bus_Data_reg[5] ;
  wire \IP2Bus_Data_reg[6] ;
  wire Lat_Control_Set_Rd_En;
  wire Lat_Intr_Reg_Set_Rd_En;
  wire Lat_Sample_Interval_Rd_En;
  wire Rd_Lat_Start_CDC_reg;
  wire [0:0]SR;
  wire Wr_Lat_End;
  wire Wr_Lat_Start_CDC_reg;
  wire core_aclk;
  wire [0:0]core_aresetn;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign IP2Bus_DataValid_reg = scndry_out_int_d1;
  assign out = p_in_d1_cdc_from;
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[31]_i_1 
       (.I0(s_axi_aresetn),
        .I1(scndry_out_int_d1),
        .O(\IP2Bus_Data_reg[1] ));
  LUT6 #(
    .INIT(64'hF5F5F5F5F0FFFCFC)) 
    \IP2Bus_Data[4]_i_4 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[4] ),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(\IP2Bus_Data_reg[1] ),
        .I3(Wr_Lat_Start_CDC_reg),
        .I4(Lat_Control_Set_Rd_En),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data_reg[4] ));
  LUT6 #(
    .INIT(64'hF5F5F5F5F0FFFCFC)) 
    \IP2Bus_Data[5]_i_4 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[5] ),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(\IP2Bus_Data_reg[1] ),
        .I3(Wr_Lat_End),
        .I4(Lat_Control_Set_Rd_En),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data_reg[5] ));
  LUT6 #(
    .INIT(64'hF5F5F5F5F0FFFCFC)) 
    \IP2Bus_Data[6]_i_5 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[6] ),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(\IP2Bus_Data_reg[1] ),
        .I3(Rd_Lat_Start_CDC_reg),
        .I4(Lat_Control_Set_Rd_En),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data_reg[6] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from_reg0),
        .Q(p_in_d1_cdc_from),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__0
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_39
   (out,
    Intr_In_sync,
    core_aresetn,
    p_in_d1_cdc_from_reg0,
    core_aclk,
    s_level_out_bus_d6,
    s_axi_aclk);
  output out;
  output [0:0]Intr_In_sync;
  input [0:0]core_aresetn;
  input p_in_d1_cdc_from_reg0;
  input core_aclk;
  input [0:0]s_level_out_bus_d6;
  input s_axi_aclk;

  wire core_aclk;
  wire [0:0]core_aresetn;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  wire [0:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_bus_d6_0;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign Intr_In_sync[0] = scndry_out_int_d1;
  assign out = p_in_d1_cdc_from;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from_reg0),
        .Q(p_in_d1_cdc_from),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(s_level_out_bus_d6));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(s_level_out_bus_d6));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(s_level_out_bus_d6));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(s_level_out_bus_d6));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(s_level_out_bus_d6));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(s_level_out_bus_d6));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(s_level_out_bus_d6));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__1
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(s_level_out_bus_d6));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_40
   (Intr_In_sync,
    core_aresetn,
    core_aclk,
    s_level_out_bus_d6,
    s_axi_aclk);
  output [0:0]Intr_In_sync;
  input [0:0]core_aresetn;
  input core_aclk;
  input [0:0]s_level_out_bus_d6;
  input s_axi_aclk;

  wire core_aclk;
  wire [0:0]core_aresetn;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  wire [0:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_bus_d6_0;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign Intr_In_sync[0] = scndry_out_int_d1;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(p_in_d1_cdc_from),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(s_level_out_bus_d6));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(s_level_out_bus_d6));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(s_level_out_bus_d6));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(s_level_out_bus_d6));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(s_level_out_bus_d6));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(s_level_out_bus_d6));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(s_level_out_bus_d6));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__2
       (.I0(s_out_d4),
        .I1(s_out_d5),
        .O(s_out_re));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(s_level_out_bus_d6));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized0
   (out,
    SR,
    rst_int_n_reg,
    Wtrans_Cnt_En0,
    Rtrans_Cnt_En0,
    Write_Beat_Cnt_En10,
    E,
    Wtrans_Cnt_En0_0,
    Rtrans_Cnt_En0_1,
    Write_Beat_Cnt_En10_2,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ,
    Wtrans_Cnt_En0_3,
    Rtrans_Cnt_En0_4,
    Write_Beat_Cnt_En10_5,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ,
    \Accum_i_reg[0] ,
    \Accum_i_reg[0]_0 ,
    \Accum_i_reg[0]_1 ,
    \Accum_i_reg[0]_2 ,
    \Accum_i_reg[0]_3 ,
    \Accum_i_reg[0]_4 ,
    \Accum_i_reg[0]_5 ,
    \Accum_i_reg[0]_6 ,
    \Accum_i_reg[0]_7 ,
    \Accum_i_reg[0]_8 ,
    \Accum_i_reg[0]_9 ,
    \Accum_i_reg[0]_10 ,
    \Accum_i_reg[0]_11 ,
    \Accum_i_reg[0]_12 ,
    \Accum_i_reg[0]_13 ,
    \Accum_i_reg[0]_14 ,
    \Accum_i_reg[0]_15 ,
    \Accum_i_reg[0]_16 ,
    \Accum_i_reg[0]_17 ,
    \Accum_i_reg[0]_18 ,
    \Accum_i_reg[0]_19 ,
    \Accum_i_reg[0]_20 ,
    \Accum_i_reg[0]_21 ,
    \Accum_i_reg[0]_22 ,
    \s_level_out_bus_d5_reg[0]_0 ,
    core_aresetn,
    reset_event_sync,
    slot_0_axi_awready,
    slot_0_axi_awvalid,
    Ext_Trig_Metric_en,
    slot_0_axi_arvalid,
    slot_0_axi_arready,
    slot_0_axi_wvalid,
    slot_0_axi_wready,
    slot_1_axi_awready,
    slot_1_axi_awvalid,
    Ext_Trig_Metric_en_6,
    slot_1_axi_arvalid,
    slot_1_axi_arready,
    slot_1_axi_wvalid,
    slot_1_axi_wready,
    slot_2_axi_awready,
    slot_2_axi_awvalid,
    Ext_Trig_Metric_en_7,
    slot_2_axi_arvalid,
    slot_2_axi_arready,
    slot_2_axi_wvalid,
    slot_2_axi_wready,
    Write_Beat_Cnt_En,
    Wtrans_Cnt_En,
    Write_Latency_En,
    S0_Read_Byte_Cnt_En,
    Rtrans_Cnt_En,
    Read_Latency_En,
    S1_Read_Byte_Cnt_En,
    S2_Read_Byte_Cnt_En,
    Q,
    \MinMax_Read_Latency_En_reg[2] ,
    D,
    core_aclk);
  output [2:0]out;
  output [0:0]SR;
  output rst_int_n_reg;
  output Wtrans_Cnt_En0;
  output Rtrans_Cnt_En0;
  output Write_Beat_Cnt_En10;
  output [0:0]E;
  output Wtrans_Cnt_En0_0;
  output Rtrans_Cnt_En0_1;
  output Write_Beat_Cnt_En10_2;
  output [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ;
  output Wtrans_Cnt_En0_3;
  output Rtrans_Cnt_En0_4;
  output Write_Beat_Cnt_En10_5;
  output [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ;
  output [0:0]\Accum_i_reg[0] ;
  output [0:0]\Accum_i_reg[0]_0 ;
  output [0:0]\Accum_i_reg[0]_1 ;
  output [0:0]\Accum_i_reg[0]_2 ;
  output [0:0]\Accum_i_reg[0]_3 ;
  output [0:0]\Accum_i_reg[0]_4 ;
  output [0:0]\Accum_i_reg[0]_5 ;
  output [0:0]\Accum_i_reg[0]_6 ;
  output [0:0]\Accum_i_reg[0]_7 ;
  output [0:0]\Accum_i_reg[0]_8 ;
  output [0:0]\Accum_i_reg[0]_9 ;
  output [0:0]\Accum_i_reg[0]_10 ;
  output [0:0]\Accum_i_reg[0]_11 ;
  output [0:0]\Accum_i_reg[0]_12 ;
  output [0:0]\Accum_i_reg[0]_13 ;
  output [0:0]\Accum_i_reg[0]_14 ;
  output [0:0]\Accum_i_reg[0]_15 ;
  output [0:0]\Accum_i_reg[0]_16 ;
  output [0:0]\Accum_i_reg[0]_17 ;
  output [0:0]\Accum_i_reg[0]_18 ;
  output [0:0]\Accum_i_reg[0]_19 ;
  output [0:0]\Accum_i_reg[0]_20 ;
  output [0:0]\Accum_i_reg[0]_21 ;
  output [0:0]\Accum_i_reg[0]_22 ;
  output [0:0]\s_level_out_bus_d5_reg[0]_0 ;
  input core_aresetn;
  input reset_event_sync;
  input slot_0_axi_awready;
  input slot_0_axi_awvalid;
  input Ext_Trig_Metric_en;
  input slot_0_axi_arvalid;
  input slot_0_axi_arready;
  input slot_0_axi_wvalid;
  input slot_0_axi_wready;
  input slot_1_axi_awready;
  input slot_1_axi_awvalid;
  input Ext_Trig_Metric_en_6;
  input slot_1_axi_arvalid;
  input slot_1_axi_arready;
  input slot_1_axi_wvalid;
  input slot_1_axi_wready;
  input slot_2_axi_awready;
  input slot_2_axi_awvalid;
  input Ext_Trig_Metric_en_7;
  input slot_2_axi_arvalid;
  input slot_2_axi_arready;
  input slot_2_axi_wvalid;
  input slot_2_axi_wready;
  input [2:0]Write_Beat_Cnt_En;
  input [2:0]Wtrans_Cnt_En;
  input [2:0]Write_Latency_En;
  input S0_Read_Byte_Cnt_En;
  input [2:0]Rtrans_Cnt_En;
  input [2:0]Read_Latency_En;
  input S1_Read_Byte_Cnt_En;
  input S2_Read_Byte_Cnt_En;
  input [2:0]Q;
  input [2:0]\MinMax_Read_Latency_En_reg[2] ;
  input [5:0]D;
  input core_aclk;

  wire [0:0]\Accum_i_reg[0] ;
  wire [0:0]\Accum_i_reg[0]_0 ;
  wire [0:0]\Accum_i_reg[0]_1 ;
  wire [0:0]\Accum_i_reg[0]_10 ;
  wire [0:0]\Accum_i_reg[0]_11 ;
  wire [0:0]\Accum_i_reg[0]_12 ;
  wire [0:0]\Accum_i_reg[0]_13 ;
  wire [0:0]\Accum_i_reg[0]_14 ;
  wire [0:0]\Accum_i_reg[0]_15 ;
  wire [0:0]\Accum_i_reg[0]_16 ;
  wire [0:0]\Accum_i_reg[0]_17 ;
  wire [0:0]\Accum_i_reg[0]_18 ;
  wire [0:0]\Accum_i_reg[0]_19 ;
  wire [0:0]\Accum_i_reg[0]_2 ;
  wire [0:0]\Accum_i_reg[0]_20 ;
  wire [0:0]\Accum_i_reg[0]_21 ;
  wire [0:0]\Accum_i_reg[0]_22 ;
  wire [0:0]\Accum_i_reg[0]_3 ;
  wire [0:0]\Accum_i_reg[0]_4 ;
  wire [0:0]\Accum_i_reg[0]_5 ;
  wire [0:0]\Accum_i_reg[0]_6 ;
  wire [0:0]\Accum_i_reg[0]_7 ;
  wire [0:0]\Accum_i_reg[0]_8 ;
  wire [0:0]\Accum_i_reg[0]_9 ;
  wire [5:0]D;
  wire [0:0]E;
  wire Ext_Trig_Metric_en;
  wire Ext_Trig_Metric_en_6;
  wire Ext_Trig_Metric_en_7;
  wire [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ;
  wire [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ;
  wire [2:0]\MinMax_Read_Latency_En_reg[2] ;
  wire [2:0]Q;
  wire [2:0]Read_Latency_En;
  wire [2:0]Rtrans_Cnt_En;
  wire Rtrans_Cnt_En0;
  wire Rtrans_Cnt_En0_1;
  wire Rtrans_Cnt_En0_4;
  wire S0_Read_Byte_Cnt_En;
  wire S1_Read_Byte_Cnt_En;
  wire S2_Read_Byte_Cnt_En;
  wire [0:0]SR;
  wire [2:0]Write_Beat_Cnt_En;
  wire Write_Beat_Cnt_En10;
  wire Write_Beat_Cnt_En10_2;
  wire Write_Beat_Cnt_En10_5;
  wire [2:0]Write_Latency_En;
  wire [2:0]Wtrans_Cnt_En;
  wire Wtrans_Cnt_En0;
  wire Wtrans_Cnt_En0_0;
  wire Wtrans_Cnt_En0_3;
  wire core_aclk;
  wire core_aresetn;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire reset_event_sync;
  wire rst_int_n_reg;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d5;
  wire [0:0]\s_level_out_bus_d5_reg[0]_0 ;
  (* async_reg = "true" *) wire [5:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;
  wire slot_0_axi_arready;
  wire slot_0_axi_arvalid;
  wire slot_0_axi_awready;
  wire slot_0_axi_awvalid;
  wire slot_0_axi_wready;
  wire slot_0_axi_wvalid;
  wire slot_1_axi_arready;
  wire slot_1_axi_arvalid;
  wire slot_1_axi_awready;
  wire slot_1_axi_awvalid;
  wire slot_1_axi_wready;
  wire slot_1_axi_wvalid;
  wire slot_2_axi_arready;
  wire slot_2_axi_arvalid;
  wire slot_2_axi_awready;
  wire slot_2_axi_awvalid;
  wire slot_2_axi_wready;
  wire slot_2_axi_wvalid;

  assign out[2] = s_level_out_bus_d4[4];
  assign out[1:0] = s_level_out_bus_d4[1:0];
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Wtrans_Cnt_En[0]),
        .O(\Accum_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__0 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Write_Latency_En[0]),
        .O(\Accum_i_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__1 
       (.I0(s_level_out_bus_d4[0]),
        .I1(S0_Read_Byte_Cnt_En),
        .O(\Accum_i_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__10 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Write_Beat_Cnt_En[2]),
        .O(\Accum_i_reg[0]_11 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__11 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Wtrans_Cnt_En[2]),
        .O(\Accum_i_reg[0]_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__12 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Write_Latency_En[2]),
        .O(\Accum_i_reg[0]_13 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__13 
       (.I0(s_level_out_bus_d4[0]),
        .I1(S2_Read_Byte_Cnt_En),
        .O(\Accum_i_reg[0]_14 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__14 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Rtrans_Cnt_En[2]),
        .O(\Accum_i_reg[0]_15 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__15 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Read_Latency_En[2]),
        .O(\Accum_i_reg[0]_16 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__16 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Q[0]),
        .O(\Accum_i_reg[0]_17 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__17 
       (.I0(s_level_out_bus_d4[0]),
        .I1(\MinMax_Read_Latency_En_reg[2] [0]),
        .O(\Accum_i_reg[0]_18 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__18 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Q[1]),
        .O(\Accum_i_reg[0]_19 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__19 
       (.I0(s_level_out_bus_d4[0]),
        .I1(\MinMax_Read_Latency_En_reg[2] [1]),
        .O(\Accum_i_reg[0]_20 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__2 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Rtrans_Cnt_En[0]),
        .O(\Accum_i_reg[0]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__20 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Q[2]),
        .O(\Accum_i_reg[0]_21 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__21 
       (.I0(s_level_out_bus_d4[0]),
        .I1(\MinMax_Read_Latency_En_reg[2] [2]),
        .O(\Accum_i_reg[0]_22 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__3 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Read_Latency_En[0]),
        .O(\Accum_i_reg[0]_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__4 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Write_Beat_Cnt_En[1]),
        .O(\Accum_i_reg[0]_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__5 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Wtrans_Cnt_En[1]),
        .O(\Accum_i_reg[0]_6 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__6 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Write_Latency_En[1]),
        .O(\Accum_i_reg[0]_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__7 
       (.I0(s_level_out_bus_d4[0]),
        .I1(S1_Read_Byte_Cnt_En),
        .O(\Accum_i_reg[0]_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__8 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Rtrans_Cnt_En[1]),
        .O(\Accum_i_reg[0]_9 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_1__9 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Read_Latency_En[1]),
        .O(\Accum_i_reg[0]_10 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[31]_i_2 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Write_Beat_Cnt_En[0]),
        .O(\Accum_i_reg[0] ));
  LUT3 #(
    .INIT(8'hA2)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_1 
       (.I0(s_level_out_bus_d4[0]),
        .I1(s_level_out_bus_d4[4]),
        .I2(Ext_Trig_Metric_en),
        .O(E));
  LUT3 #(
    .INIT(8'hA2)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_1__0 
       (.I0(s_level_out_bus_d4[0]),
        .I1(s_level_out_bus_d4[4]),
        .I2(Ext_Trig_Metric_en_6),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ));
  LUT3 #(
    .INIT(8'hA2)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_1__1 
       (.I0(s_level_out_bus_d4[0]),
        .I1(s_level_out_bus_d4[4]),
        .I2(Ext_Trig_Metric_en_7),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h80880000)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_1 
       (.I0(slot_0_axi_arvalid),
        .I1(slot_0_axi_arready),
        .I2(Ext_Trig_Metric_en),
        .I3(s_level_out_bus_d4[4]),
        .I4(s_level_out_bus_d4[0]),
        .O(Rtrans_Cnt_En0));
  LUT5 #(
    .INIT(32'h80880000)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_1__0 
       (.I0(slot_1_axi_arvalid),
        .I1(slot_1_axi_arready),
        .I2(Ext_Trig_Metric_en_6),
        .I3(s_level_out_bus_d4[4]),
        .I4(s_level_out_bus_d4[0]),
        .O(Rtrans_Cnt_En0_1));
  LUT5 #(
    .INIT(32'h80880000)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_1__1 
       (.I0(slot_2_axi_arvalid),
        .I1(slot_2_axi_arready),
        .I2(Ext_Trig_Metric_en_7),
        .I3(s_level_out_bus_d4[4]),
        .I4(s_level_out_bus_d4[0]),
        .O(Rtrans_Cnt_En0_4));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En1_i_1 
       (.I0(Ext_Trig_Metric_en),
        .I1(s_level_out_bus_d4[4]),
        .I2(s_level_out_bus_d4[0]),
        .I3(slot_0_axi_wvalid),
        .I4(slot_0_axi_wready),
        .O(Write_Beat_Cnt_En10));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En1_i_1__0 
       (.I0(Ext_Trig_Metric_en_6),
        .I1(s_level_out_bus_d4[4]),
        .I2(s_level_out_bus_d4[0]),
        .I3(slot_1_axi_wvalid),
        .I4(slot_1_axi_wready),
        .O(Write_Beat_Cnt_En10_2));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En1_i_1__1 
       (.I0(Ext_Trig_Metric_en_7),
        .I1(s_level_out_bus_d4[4]),
        .I2(s_level_out_bus_d4[0]),
        .I3(slot_2_axi_wvalid),
        .I4(slot_2_axi_wready),
        .O(Write_Beat_Cnt_En10_5));
  LUT5 #(
    .INIT(32'h80880000)) 
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_1 
       (.I0(slot_0_axi_awready),
        .I1(slot_0_axi_awvalid),
        .I2(Ext_Trig_Metric_en),
        .I3(s_level_out_bus_d4[4]),
        .I4(s_level_out_bus_d4[0]),
        .O(Wtrans_Cnt_En0));
  LUT5 #(
    .INIT(32'h80880000)) 
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_1__0 
       (.I0(slot_1_axi_awready),
        .I1(slot_1_axi_awvalid),
        .I2(Ext_Trig_Metric_en_6),
        .I3(s_level_out_bus_d4[4]),
        .I4(s_level_out_bus_d4[0]),
        .O(Wtrans_Cnt_En0_0));
  LUT5 #(
    .INIT(32'h80880000)) 
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_1__1 
       (.I0(slot_2_axi_awready),
        .I1(slot_2_axi_awvalid),
        .I2(Ext_Trig_Metric_en_7),
        .I3(s_level_out_bus_d4[4]),
        .I4(s_level_out_bus_d4[0]),
        .O(Wtrans_Cnt_En0_3));
  LUT3 #(
    .INIT(8'hFD)) 
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[31]_i_1 
       (.I0(core_aresetn),
        .I1(s_level_out_bus_d4[1]),
        .I2(reset_event_sync),
        .O(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  LUT2 #(
    .INIT(4'h2)) 
    rst_int_n_i_1
       (.I0(core_aresetn),
        .I1(s_level_out_bus_d4[1]),
        .O(rst_int_n_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(\s_level_out_bus_d5_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    trigger_in_ack_r_i_1
       (.I0(core_aresetn),
        .O(\s_level_out_bus_d5_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized1
   (D,
    Ext_Trig_Metric_en_reg,
    Q,
    out,
    rst_int_n,
    Ext_Trig_Metric_en_reg_0,
    SR,
    UNCONN_IN,
    core_aclk);
  output [1:0]D;
  output Ext_Trig_Metric_en_reg;
  input [1:0]Q;
  input [0:0]out;
  input rst_int_n;
  input Ext_Trig_Metric_en_reg_0;
  input [0:0]SR;
  input [1:0]UNCONN_IN;
  input core_aclk;

  wire Ext_Trig_Metric_en_i_2__1_n_0;
  wire Ext_Trig_Metric_en_reg;
  wire Ext_Trig_Metric_en_reg_0;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [1:0]UNCONN_IN;
  wire core_aclk;
  wire [0:0]out;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire rst_int_n;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign D[1:0] = s_level_out_bus_d4;
  LUT4 #(
    .INIT(16'h00AE)) 
    Ext_Trig_Metric_en_i_1__1
       (.I0(Ext_Trig_Metric_en_reg_0),
        .I1(s_level_out_bus_d4[0]),
        .I2(Q[0]),
        .I3(Ext_Trig_Metric_en_i_2__1_n_0),
        .O(Ext_Trig_Metric_en_reg));
  LUT4 #(
    .INIT(16'h4FFF)) 
    Ext_Trig_Metric_en_i_2__1
       (.I0(Q[1]),
        .I1(s_level_out_bus_d4[1]),
        .I2(out),
        .I3(rst_int_n),
        .O(Ext_Trig_Metric_en_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(UNCONN_IN[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(UNCONN_IN[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized1_11
   (D,
    Ext_Trig_Metric_en_reg,
    Q,
    out,
    rst_int_n,
    Ext_Trig_Metric_en_reg_0,
    SR,
    UNCONN_IN,
    core_aclk);
  output [1:0]D;
  output Ext_Trig_Metric_en_reg;
  input [1:0]Q;
  input [0:0]out;
  input rst_int_n;
  input Ext_Trig_Metric_en_reg_0;
  input [0:0]SR;
  input [1:0]UNCONN_IN;
  input core_aclk;

  wire Ext_Trig_Metric_en_i_2_n_0;
  wire Ext_Trig_Metric_en_reg;
  wire Ext_Trig_Metric_en_reg_0;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [1:0]UNCONN_IN;
  wire core_aclk;
  wire [0:0]out;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire rst_int_n;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign D[1:0] = s_level_out_bus_d4;
  LUT4 #(
    .INIT(16'h00AE)) 
    Ext_Trig_Metric_en_i_1
       (.I0(Ext_Trig_Metric_en_reg_0),
        .I1(s_level_out_bus_d4[0]),
        .I2(Q[0]),
        .I3(Ext_Trig_Metric_en_i_2_n_0),
        .O(Ext_Trig_Metric_en_reg));
  LUT4 #(
    .INIT(16'h4FFF)) 
    Ext_Trig_Metric_en_i_2
       (.I0(Q[1]),
        .I1(s_level_out_bus_d4[1]),
        .I2(out),
        .I3(rst_int_n),
        .O(Ext_Trig_Metric_en_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(UNCONN_IN[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(UNCONN_IN[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized2
   (D,
    Ext_Trig_Metric_en_reg,
    Q,
    out,
    rst_int_n,
    Ext_Trig_Metric_en_reg_0,
    SR,
    UNCONN_IN,
    core_aclk);
  output [1:0]D;
  output Ext_Trig_Metric_en_reg;
  input [1:0]Q;
  input [0:0]out;
  input rst_int_n;
  input Ext_Trig_Metric_en_reg_0;
  input [0:0]SR;
  input [1:0]UNCONN_IN;
  input core_aclk;

  wire Ext_Trig_Metric_en_i_2__0_n_0;
  wire Ext_Trig_Metric_en_reg;
  wire Ext_Trig_Metric_en_reg_0;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [1:0]UNCONN_IN;
  wire core_aclk;
  wire [0:0]out;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire rst_int_n;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign D[1:0] = s_level_out_bus_d4;
  LUT4 #(
    .INIT(16'h00AE)) 
    Ext_Trig_Metric_en_i_1__0
       (.I0(Ext_Trig_Metric_en_reg_0),
        .I1(s_level_out_bus_d4[0]),
        .I2(Q[0]),
        .I3(Ext_Trig_Metric_en_i_2__0_n_0),
        .O(Ext_Trig_Metric_en_reg));
  LUT4 #(
    .INIT(16'h4FFF)) 
    Ext_Trig_Metric_en_i_2__0
       (.I0(Q[1]),
        .I1(s_level_out_bus_d4[1]),
        .I2(out),
        .I3(rst_int_n),
        .O(Ext_Trig_Metric_en_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(UNCONN_IN[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(UNCONN_IN[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized3
   (D,
    E,
    Sample_Cnt_Ld,
    Sample_Interval_Cnt_Lapse,
    out,
    SR,
    \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg ,
    core_aclk);
  output [2:0]D;
  output [0:0]E;
  output Sample_Cnt_Ld;
  input Sample_Interval_Cnt_Lapse;
  input [0:0]out;
  input [0:0]SR;
  input [2:0]\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg ;
  input core_aclk;

  wire [0:0]E;
  wire [2:0]\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg ;
  wire [0:0]SR;
  wire Sample_Cnt_Ld;
  wire Sample_Interval_Cnt_Lapse;
  wire core_aclk;
  wire [0:0]out;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  (* async_reg = "true" *) wire [2:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [2:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [2:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [2:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [2:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [2:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign D[2:0] = s_level_out_bus_d4;
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Count_Out_i[31]_i_1 
       (.I0(Sample_Interval_Cnt_Lapse),
        .I1(s_level_out_bus_d4[1]),
        .I2(out),
        .I3(s_level_out_bus_d4[0]),
        .O(E));
  LUT2 #(
    .INIT(4'hE)) 
    \Count_Out_i[32]_i_2 
       (.I0(s_level_out_bus_d4[1]),
        .I1(Sample_Interval_Cnt_Lapse),
        .O(Sample_Cnt_Ld));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg [0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg [1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg [2]),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized4
   (out,
    SR,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] ,
    core_aresetn_0,
    Lat_Sample_Reg_Rd_En,
    core_aclk,
    \s_level_out_bus_d4_reg[2] ,
    Sample_Interval_Cnt_Lapse,
    Lat_Sample_Reg_Rd_En_d3,
    \s_level_out_bus_d4_reg[1] ,
    core_aresetn,
    capture_event_sync);
  output out;
  output [0:0]SR;
  output [0:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] ;
  input [0:0]core_aresetn_0;
  input Lat_Sample_Reg_Rd_En;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[2] ;
  input Sample_Interval_Cnt_Lapse;
  input Lat_Sample_Reg_Rd_En_d3;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input core_aresetn;
  input capture_event_sync;

  wire [0:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] ;
  wire Lat_Sample_Reg_Rd_En;
  wire Lat_Sample_Reg_Rd_En_d3;
  wire [0:0]SR;
  wire Sample_Interval_Cnt_Lapse;
  wire capture_event_sync;
  wire core_aclk;
  wire core_aresetn;
  wire [0:0]core_aresetn_0;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;
  wire [0:0]\s_level_out_bus_d4_reg[2] ;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign out = s_level_out_d4;
  LUT6 #(
    .INIT(64'hFFFF88A8FFFFFFFF)) 
    \Accum_i[31]_i_1__22 
       (.I0(\s_level_out_bus_d4_reg[2] ),
        .I1(Sample_Interval_Cnt_Lapse),
        .I2(s_level_out_d4),
        .I3(Lat_Sample_Reg_Rd_En_d3),
        .I4(\s_level_out_bus_d4_reg[1] ),
        .I5(core_aresetn),
        .O(SR));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[31]_i_2 
       (.I0(Lat_Sample_Reg_Rd_En_d3),
        .I1(s_level_out_d4),
        .I2(capture_event_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Lat_Sample_Reg_Rd_En),
        .Q(s_level_out_d1_cdc_to),
        .R(core_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(core_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(core_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(core_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(core_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(core_aresetn_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized5
   (SR,
    D,
    \IP2Bus_Data_reg[2] ,
    \IP2Bus_Data_reg[1] ,
    \IP2Bus_Data_reg[8] ,
    \IP2Bus_Data_reg[9] ,
    \IP2Bus_Data_reg[10] ,
    \IP2Bus_Data_reg[12] ,
    \IP2Bus_Data_reg[13] ,
    \IP2Bus_Data_reg[14] ,
    \IP2Bus_Data_reg[16] ,
    \IP2Bus_Data_reg[17] ,
    \IP2Bus_Data_reg[18] ,
    \IP2Bus_Data_reg[20] ,
    \IP2Bus_Data_reg[21] ,
    \IP2Bus_Data_reg[22] ,
    \IP2Bus_Data_reg[24] ,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[26] ,
    \IP2Bus_Data_reg[28] ,
    \IP2Bus_Data_reg[29] ,
    \IP2Bus_Data_reg[30] ,
    \IP2Bus_Data_reg[3] ,
    \IP2Bus_Data_reg[11] ,
    \IP2Bus_Data_reg[15] ,
    \IP2Bus_Data_reg[19] ,
    \IP2Bus_Data_reg[23] ,
    \IP2Bus_Data_reg[27] ,
    \IP2Bus_Data_reg[31] ,
    s_axi_aresetn,
    Lat_Addr_3downto0_is_0xC_reg,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    Lat_Sample_Interval_Rd_En,
    scndry_out_int_d1_reg,
    Q,
    Lat_Event_Log_Set_Rd_En_reg,
    Lat_Sample_Interval_Rd_En_reg,
    Lat_Intr_Reg_Set_Rd_En_reg,
    Lat_Sample_Interval_Rd_En_reg_0,
    Lat_Intr_Reg_Set_Rd_En_reg_0,
    Lat_Sample_Interval_Rd_En_reg_1,
    Lat_Intr_Reg_Set_Rd_En_reg_1,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[7] ,
    Lat_Control_Set_Rd_En,
    Rd_Lat_End,
    scndry_out_int_d1_reg_0,
    Lat_Addr_3downto0_is_0xC_reg_0,
    \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31] ,
    Lat_Status_Reg_Set_Rd_En_reg,
    \GEN_ISR_REG[1].ISR_reg[1] ,
    Lat_Addr_3downto0_is_0xC_reg_1,
    Use_Ext_Trigger_reg,
    Lat_Intr_Reg_GIE_Rd_En_reg,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    Lat_Status_Reg_WIF_Rd_En,
    Lat_Status_Reg_Set_Rd_En,
    Lat_Status_Reg_FOC_Rd_En,
    Lat_Control_Set_Rd_En_reg,
    DOADO,
    Lat_Event_Log_Set_Rd_En,
    IP2Bus_Data1,
    Lat_Control_Set_Rd_En_reg_0,
    Lat_Trace_Filter_Rd_En_reg,
    Lat_Control_Set_Rd_En_reg_1,
    Lat_Addr_3downto0_is_0xC_reg_2,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[9] ,
    Lat_Trace_Filter_Rd_En_reg_0,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[10] ,
    Lat_Trace_Filter_Rd_En_reg_1,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[12] ,
    Lat_Trace_Filter_Rd_En_reg_2,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[13] ,
    Lat_Trace_Filter_Rd_En_reg_3,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[14] ,
    Lat_Trace_Filter_Rd_En_reg_4,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[16] ,
    Lat_Trace_Filter_Rd_En_reg_5,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[17] ,
    Lat_Trace_Filter_Rd_En_reg_6,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[18] ,
    Lat_Trace_Filter_Rd_En_reg_7,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[20] ,
    Lat_Trace_Filter_Rd_En_reg_8,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[21] ,
    Lat_Trace_Filter_Rd_En_reg_9,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[22] ,
    Lat_Trace_Filter_Rd_En_reg_10,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[24] ,
    Lat_Trace_Filter_Rd_En_reg_11,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[25] ,
    Lat_Trace_Filter_Rd_En_reg_12,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[26] ,
    Lat_Trace_Filter_Rd_En_reg_13,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[28] ,
    Lat_Trace_Filter_Rd_En_reg_14,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[29] ,
    Lat_Trace_Filter_Rd_En_reg_15,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[30] ,
    Lat_Trace_Filter_Rd_En_reg_16,
    Lat_Addr_3downto0_is_0x4,
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31] ,
    Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg,
    Lat_Metric_Cnt_Reg_Set_Rd_En_reg,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    Lat_Intr_Reg_Set_Rd_En,
    Metrics_Cnt_En_reg,
    s_axi_aclk);
  output [0:0]SR;
  output [4:0]D;
  output \IP2Bus_Data_reg[2] ;
  output \IP2Bus_Data_reg[1] ;
  output \IP2Bus_Data_reg[8] ;
  output \IP2Bus_Data_reg[9] ;
  output \IP2Bus_Data_reg[10] ;
  output \IP2Bus_Data_reg[12] ;
  output \IP2Bus_Data_reg[13] ;
  output \IP2Bus_Data_reg[14] ;
  output \IP2Bus_Data_reg[16] ;
  output \IP2Bus_Data_reg[17] ;
  output \IP2Bus_Data_reg[18] ;
  output \IP2Bus_Data_reg[20] ;
  output \IP2Bus_Data_reg[21] ;
  output \IP2Bus_Data_reg[22] ;
  output \IP2Bus_Data_reg[24] ;
  output \IP2Bus_Data_reg[25] ;
  output \IP2Bus_Data_reg[26] ;
  output \IP2Bus_Data_reg[28] ;
  output \IP2Bus_Data_reg[29] ;
  output \IP2Bus_Data_reg[30] ;
  output \IP2Bus_Data_reg[3] ;
  output \IP2Bus_Data_reg[11] ;
  output \IP2Bus_Data_reg[15] ;
  output \IP2Bus_Data_reg[19] ;
  output \IP2Bus_Data_reg[23] ;
  output \IP2Bus_Data_reg[27] ;
  output \IP2Bus_Data_reg[31] ;
  input s_axi_aresetn;
  input Lat_Addr_3downto0_is_0xC_reg;
  input \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  input Lat_Sample_Interval_Rd_En;
  input scndry_out_int_d1_reg;
  input [2:0]Q;
  input Lat_Event_Log_Set_Rd_En_reg;
  input Lat_Sample_Interval_Rd_En_reg;
  input Lat_Intr_Reg_Set_Rd_En_reg;
  input Lat_Sample_Interval_Rd_En_reg_0;
  input Lat_Intr_Reg_Set_Rd_En_reg_0;
  input Lat_Sample_Interval_Rd_En_reg_1;
  input Lat_Intr_Reg_Set_Rd_En_reg_1;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[7] ;
  input Lat_Control_Set_Rd_En;
  input Rd_Lat_End;
  input scndry_out_int_d1_reg_0;
  input Lat_Addr_3downto0_is_0xC_reg_0;
  input [7:0]\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31] ;
  input Lat_Status_Reg_Set_Rd_En_reg;
  input \GEN_ISR_REG[1].ISR_reg[1] ;
  input Lat_Addr_3downto0_is_0xC_reg_1;
  input [1:0]Use_Ext_Trigger_reg;
  input Lat_Intr_Reg_GIE_Rd_En_reg;
  input \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  input Lat_Status_Reg_WIF_Rd_En;
  input Lat_Status_Reg_Set_Rd_En;
  input Lat_Status_Reg_FOC_Rd_En;
  input Lat_Control_Set_Rd_En_reg;
  input [9:0]DOADO;
  input Lat_Event_Log_Set_Rd_En;
  input IP2Bus_Data1;
  input Lat_Control_Set_Rd_En_reg_0;
  input Lat_Trace_Filter_Rd_En_reg;
  input Lat_Control_Set_Rd_En_reg_1;
  input Lat_Addr_3downto0_is_0xC_reg_2;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[9] ;
  input Lat_Trace_Filter_Rd_En_reg_0;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[10] ;
  input Lat_Trace_Filter_Rd_En_reg_1;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[12] ;
  input Lat_Trace_Filter_Rd_En_reg_2;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[13] ;
  input Lat_Trace_Filter_Rd_En_reg_3;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[14] ;
  input Lat_Trace_Filter_Rd_En_reg_4;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[16] ;
  input Lat_Trace_Filter_Rd_En_reg_5;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[17] ;
  input Lat_Trace_Filter_Rd_En_reg_6;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[18] ;
  input Lat_Trace_Filter_Rd_En_reg_7;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[20] ;
  input Lat_Trace_Filter_Rd_En_reg_8;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[21] ;
  input Lat_Trace_Filter_Rd_En_reg_9;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[22] ;
  input Lat_Trace_Filter_Rd_En_reg_10;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[24] ;
  input Lat_Trace_Filter_Rd_En_reg_11;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[25] ;
  input Lat_Trace_Filter_Rd_En_reg_12;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[26] ;
  input Lat_Trace_Filter_Rd_En_reg_13;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[28] ;
  input Lat_Trace_Filter_Rd_En_reg_14;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[29] ;
  input Lat_Trace_Filter_Rd_En_reg_15;
  input \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[30] ;
  input Lat_Trace_Filter_Rd_En_reg_16;
  input Lat_Addr_3downto0_is_0x4;
  input [7:0]\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31] ;
  input Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg;
  input Lat_Metric_Cnt_Reg_Set_Rd_En_reg;
  input \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  input Lat_Intr_Reg_Set_Rd_En;
  input Metrics_Cnt_En_reg;
  input s_axi_aclk;

  wire [4:0]D;
  wire [9:0]DOADO;
  wire \GEN_ISR_REG[1].ISR_reg[1] ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[10] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[12] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[13] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[14] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[16] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[17] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[18] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[20] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[21] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[22] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[24] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[25] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[26] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[28] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[29] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[30] ;
  wire [7:0]\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[7] ;
  wire \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[9] ;
  wire [7:0]\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31] ;
  wire IP2Bus_Data1;
  wire \IP2Bus_Data[0]_i_4_n_0 ;
  wire \IP2Bus_Data[11]_i_2_n_0 ;
  wire \IP2Bus_Data[15]_i_2_n_0 ;
  wire \IP2Bus_Data[19]_i_2_n_0 ;
  wire \IP2Bus_Data[1]_i_2_n_0 ;
  wire \IP2Bus_Data[23]_i_2_n_0 ;
  wire \IP2Bus_Data[27]_i_2_n_0 ;
  wire \IP2Bus_Data[2]_i_2_n_0 ;
  wire \IP2Bus_Data[2]_i_5_n_0 ;
  wire \IP2Bus_Data[31]_i_4_n_0 ;
  wire \IP2Bus_Data[3]_i_2_n_0 ;
  wire \IP2Bus_Data[4]_i_3_n_0 ;
  wire \IP2Bus_Data[5]_i_3_n_0 ;
  wire \IP2Bus_Data[6]_i_4_n_0 ;
  wire \IP2Bus_Data[7]_i_3_n_0 ;
  wire \IP2Bus_Data_reg[10] ;
  wire \IP2Bus_Data_reg[11] ;
  wire \IP2Bus_Data_reg[12] ;
  wire \IP2Bus_Data_reg[13] ;
  wire \IP2Bus_Data_reg[14] ;
  wire \IP2Bus_Data_reg[15] ;
  wire \IP2Bus_Data_reg[16] ;
  wire \IP2Bus_Data_reg[17] ;
  wire \IP2Bus_Data_reg[18] ;
  wire \IP2Bus_Data_reg[19] ;
  wire \IP2Bus_Data_reg[1] ;
  wire \IP2Bus_Data_reg[20] ;
  wire \IP2Bus_Data_reg[21] ;
  wire \IP2Bus_Data_reg[22] ;
  wire \IP2Bus_Data_reg[23] ;
  wire \IP2Bus_Data_reg[24] ;
  wire \IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[26] ;
  wire \IP2Bus_Data_reg[27] ;
  wire \IP2Bus_Data_reg[28] ;
  wire \IP2Bus_Data_reg[29] ;
  wire \IP2Bus_Data_reg[2] ;
  wire \IP2Bus_Data_reg[30] ;
  wire \IP2Bus_Data_reg[31] ;
  wire \IP2Bus_Data_reg[3] ;
  wire \IP2Bus_Data_reg[8] ;
  wire \IP2Bus_Data_reg[9] ;
  wire Lat_Addr_3downto0_is_0x4;
  wire Lat_Addr_3downto0_is_0xC_reg;
  wire Lat_Addr_3downto0_is_0xC_reg_0;
  wire Lat_Addr_3downto0_is_0xC_reg_1;
  wire Lat_Addr_3downto0_is_0xC_reg_2;
  wire Lat_Control_Set_Rd_En;
  wire Lat_Control_Set_Rd_En_reg;
  wire Lat_Control_Set_Rd_En_reg_0;
  wire Lat_Control_Set_Rd_En_reg_1;
  wire Lat_Event_Log_Set_Rd_En;
  wire Lat_Event_Log_Set_Rd_En_reg;
  wire Lat_Intr_Reg_GIE_Rd_En_reg;
  wire Lat_Intr_Reg_Set_Rd_En;
  wire Lat_Intr_Reg_Set_Rd_En_reg;
  wire Lat_Intr_Reg_Set_Rd_En_reg_0;
  wire Lat_Intr_Reg_Set_Rd_En_reg_1;
  wire Lat_Metric_Cnt_Reg_Set_Rd_En_reg;
  wire Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg;
  wire Lat_Sample_Interval_Rd_En;
  wire Lat_Sample_Interval_Rd_En_reg;
  wire Lat_Sample_Interval_Rd_En_reg_0;
  wire Lat_Sample_Interval_Rd_En_reg_1;
  wire Lat_Status_Reg_FOC_Rd_En;
  wire Lat_Status_Reg_Set_Rd_En;
  wire Lat_Status_Reg_Set_Rd_En_reg;
  wire Lat_Status_Reg_WIF_Rd_En;
  wire Lat_Trace_Filter_Rd_En_reg;
  wire Lat_Trace_Filter_Rd_En_reg_0;
  wire Lat_Trace_Filter_Rd_En_reg_1;
  wire Lat_Trace_Filter_Rd_En_reg_10;
  wire Lat_Trace_Filter_Rd_En_reg_11;
  wire Lat_Trace_Filter_Rd_En_reg_12;
  wire Lat_Trace_Filter_Rd_En_reg_13;
  wire Lat_Trace_Filter_Rd_En_reg_14;
  wire Lat_Trace_Filter_Rd_En_reg_15;
  wire Lat_Trace_Filter_Rd_En_reg_16;
  wire Lat_Trace_Filter_Rd_En_reg_2;
  wire Lat_Trace_Filter_Rd_En_reg_3;
  wire Lat_Trace_Filter_Rd_En_reg_4;
  wire Lat_Trace_Filter_Rd_En_reg_5;
  wire Lat_Trace_Filter_Rd_En_reg_6;
  wire Lat_Trace_Filter_Rd_En_reg_7;
  wire Lat_Trace_Filter_Rd_En_reg_8;
  wire Lat_Trace_Filter_Rd_En_reg_9;
  wire Metrics_Cnt_En_reg;
  wire [2:0]Q;
  wire Rd_Lat_End;
  wire [0:0]SR;
  wire [1:0]Use_Ext_Trigger_reg;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;
  wire scndry_out_int_d1_reg;
  wire scndry_out_int_d1_reg_0;

  LUT6 #(
    .INIT(64'hAA3F000000000000)) 
    \IP2Bus_Data[0]_i_1 
       (.I0(Lat_Addr_3downto0_is_0xC_reg),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg ),
        .I2(\IP2Bus_Data[0]_i_4_n_0 ),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(s_axi_aresetn),
        .I5(scndry_out_int_d1_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000FFFFFF7F)) 
    \IP2Bus_Data[0]_i_4 
       (.I0(s_level_out_bus_d4[0]),
        .I1(Lat_Status_Reg_FOC_Rd_En),
        .I2(Lat_Status_Reg_Set_Rd_En),
        .I3(Lat_Intr_Reg_Set_Rd_En),
        .I4(Lat_Control_Set_Rd_En),
        .I5(Metrics_Cnt_En_reg),
        .O(\IP2Bus_Data[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[10]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[10] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_1),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[10]),
        .O(\IP2Bus_Data_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \IP2Bus_Data[11]_i_1 
       (.I0(Lat_Addr_3downto0_is_0xC_reg_0),
        .I1(\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31] [2]),
        .I2(Lat_Addr_3downto0_is_0x4),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31] [2]),
        .I5(\IP2Bus_Data[11]_i_2_n_0 ),
        .O(\IP2Bus_Data_reg[11] ));
  LUT6 #(
    .INIT(64'h8888F8FF88888888)) 
    \IP2Bus_Data[11]_i_2 
       (.I0(s_level_out_bus_d4[11]),
        .I1(Lat_Control_Set_Rd_En_reg_1),
        .I2(DOADO[4]),
        .I3(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En_reg),
        .I5(Lat_Control_Set_Rd_En_reg_0),
        .O(\IP2Bus_Data[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[12]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[12] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_2),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[12]),
        .O(\IP2Bus_Data_reg[12] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[13]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[13] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_3),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[13]),
        .O(\IP2Bus_Data_reg[13] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[14]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[14] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_4),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[14]),
        .O(\IP2Bus_Data_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \IP2Bus_Data[15]_i_1 
       (.I0(Lat_Addr_3downto0_is_0xC_reg_0),
        .I1(\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31] [3]),
        .I2(Lat_Addr_3downto0_is_0x4),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31] [3]),
        .I5(\IP2Bus_Data[15]_i_2_n_0 ),
        .O(\IP2Bus_Data_reg[15] ));
  LUT6 #(
    .INIT(64'h8888F8FF88888888)) 
    \IP2Bus_Data[15]_i_2 
       (.I0(s_level_out_bus_d4[15]),
        .I1(Lat_Control_Set_Rd_En_reg_1),
        .I2(DOADO[5]),
        .I3(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En_reg),
        .I5(Lat_Control_Set_Rd_En_reg_0),
        .O(\IP2Bus_Data[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[16]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[16] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_5),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[16]),
        .O(\IP2Bus_Data_reg[16] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[17]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[17] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_6),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[17]),
        .O(\IP2Bus_Data_reg[17] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[18]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[18] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_7),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[18]),
        .O(\IP2Bus_Data_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \IP2Bus_Data[19]_i_1 
       (.I0(Lat_Addr_3downto0_is_0xC_reg_0),
        .I1(\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31] [4]),
        .I2(Lat_Addr_3downto0_is_0x4),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31] [4]),
        .I5(\IP2Bus_Data[19]_i_2_n_0 ),
        .O(\IP2Bus_Data_reg[19] ));
  LUT6 #(
    .INIT(64'h8888F8FF88888888)) 
    \IP2Bus_Data[19]_i_2 
       (.I0(s_level_out_bus_d4[19]),
        .I1(Lat_Control_Set_Rd_En_reg_1),
        .I2(DOADO[6]),
        .I3(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En_reg),
        .I5(Lat_Control_Set_Rd_En_reg_0),
        .O(\IP2Bus_Data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEAEAEA)) 
    \IP2Bus_Data[1]_i_1 
       (.I0(\IP2Bus_Data[1]_i_2_n_0 ),
        .I1(Lat_Addr_3downto0_is_0xC_reg_1),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(Lat_Control_Set_Rd_En),
        .I4(Use_Ext_Trigger_reg[0]),
        .I5(Lat_Intr_Reg_GIE_Rd_En_reg),
        .O(\IP2Bus_Data_reg[1] ));
  LUT6 #(
    .INIT(64'hEEAAFAAA00000000)) 
    \IP2Bus_Data[1]_i_2 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I1(s_level_out_bus_d4[1]),
        .I2(Lat_Status_Reg_WIF_Rd_En),
        .I3(Lat_Status_Reg_Set_Rd_En),
        .I4(Lat_Status_Reg_FOC_Rd_En),
        .I5(Lat_Control_Set_Rd_En_reg),
        .O(\IP2Bus_Data[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[20]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[20] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_8),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[20]),
        .O(\IP2Bus_Data_reg[20] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[21]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[21] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_9),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[21]),
        .O(\IP2Bus_Data_reg[21] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[22]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[22] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_10),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[22]),
        .O(\IP2Bus_Data_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \IP2Bus_Data[23]_i_1 
       (.I0(Lat_Addr_3downto0_is_0xC_reg_0),
        .I1(\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31] [5]),
        .I2(Lat_Addr_3downto0_is_0x4),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31] [5]),
        .I5(\IP2Bus_Data[23]_i_2_n_0 ),
        .O(\IP2Bus_Data_reg[23] ));
  LUT6 #(
    .INIT(64'h8888F8FF88888888)) 
    \IP2Bus_Data[23]_i_2 
       (.I0(s_level_out_bus_d4[23]),
        .I1(Lat_Control_Set_Rd_En_reg_1),
        .I2(DOADO[7]),
        .I3(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En_reg),
        .I5(Lat_Control_Set_Rd_En_reg_0),
        .O(\IP2Bus_Data[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[24]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[24] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_11),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[24]),
        .O(\IP2Bus_Data_reg[24] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[25]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[25] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_12),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[25]),
        .O(\IP2Bus_Data_reg[25] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[26]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[26] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_13),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[26]),
        .O(\IP2Bus_Data_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \IP2Bus_Data[27]_i_1 
       (.I0(Lat_Addr_3downto0_is_0xC_reg_0),
        .I1(\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31] [6]),
        .I2(Lat_Addr_3downto0_is_0x4),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31] [6]),
        .I5(\IP2Bus_Data[27]_i_2_n_0 ),
        .O(\IP2Bus_Data_reg[27] ));
  LUT6 #(
    .INIT(64'h8888F8FF88888888)) 
    \IP2Bus_Data[27]_i_2 
       (.I0(s_level_out_bus_d4[27]),
        .I1(Lat_Control_Set_Rd_En_reg_1),
        .I2(DOADO[8]),
        .I3(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En_reg),
        .I5(Lat_Control_Set_Rd_En_reg_0),
        .O(\IP2Bus_Data[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[28]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[28] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_14),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[28]),
        .O(\IP2Bus_Data_reg[28] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[29]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[29] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_15),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[29]),
        .O(\IP2Bus_Data_reg[29] ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \IP2Bus_Data[2]_i_1 
       (.I0(Lat_Addr_3downto0_is_0xC_reg_0),
        .I1(\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31] [0]),
        .I2(\IP2Bus_Data[2]_i_2_n_0 ),
        .I3(Lat_Status_Reg_Set_Rd_En_reg),
        .I4(\GEN_ISR_REG[1].ISR_reg[1] ),
        .O(\IP2Bus_Data_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEA404040)) 
    \IP2Bus_Data[2]_i_2 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Control_Set_Rd_En),
        .I2(Use_Ext_Trigger_reg[1]),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31] [0]),
        .I5(\IP2Bus_Data[2]_i_5_n_0 ),
        .O(\IP2Bus_Data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \IP2Bus_Data[2]_i_5 
       (.I0(Lat_Status_Reg_Set_Rd_En),
        .I1(Lat_Status_Reg_FOC_Rd_En),
        .I2(s_level_out_bus_d4[2]),
        .I3(Lat_Intr_Reg_Set_Rd_En),
        .I4(Lat_Sample_Interval_Rd_En),
        .I5(Lat_Control_Set_Rd_En),
        .O(\IP2Bus_Data[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[30]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[30] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_16),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[30]),
        .O(\IP2Bus_Data_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \IP2Bus_Data[31]_i_2 
       (.I0(Lat_Addr_3downto0_is_0xC_reg_0),
        .I1(\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31] [7]),
        .I2(Lat_Addr_3downto0_is_0x4),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31] [7]),
        .I5(\IP2Bus_Data[31]_i_4_n_0 ),
        .O(\IP2Bus_Data_reg[31] ));
  LUT6 #(
    .INIT(64'h8888F8FF88888888)) 
    \IP2Bus_Data[31]_i_4 
       (.I0(s_level_out_bus_d4[31]),
        .I1(Lat_Control_Set_Rd_En_reg_1),
        .I2(DOADO[9]),
        .I3(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En_reg),
        .I5(Lat_Control_Set_Rd_En_reg_0),
        .O(\IP2Bus_Data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \IP2Bus_Data[3]_i_1 
       (.I0(Lat_Addr_3downto0_is_0xC_reg_0),
        .I1(\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31] [1]),
        .I2(Lat_Addr_3downto0_is_0x4),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31] [1]),
        .I5(\IP2Bus_Data[3]_i_2_n_0 ),
        .O(\IP2Bus_Data_reg[3] ));
  LUT6 #(
    .INIT(64'h8888F8FF88888888)) 
    \IP2Bus_Data[3]_i_2 
       (.I0(s_level_out_bus_d4[3]),
        .I1(Lat_Control_Set_Rd_En_reg_1),
        .I2(DOADO[0]),
        .I3(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En_reg),
        .I5(Lat_Control_Set_Rd_En_reg_0),
        .O(\IP2Bus_Data[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFF8)) 
    \IP2Bus_Data[4]_i_1 
       (.I0(Q[0]),
        .I1(Lat_Event_Log_Set_Rd_En_reg),
        .I2(Lat_Sample_Interval_Rd_En_reg),
        .I3(\IP2Bus_Data[4]_i_3_n_0 ),
        .I4(Lat_Intr_Reg_Set_Rd_En_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h888800F088880000)) 
    \IP2Bus_Data[4]_i_3 
       (.I0(Lat_Status_Reg_FOC_Rd_En),
        .I1(s_level_out_bus_d4[4]),
        .I2(DOADO[1]),
        .I3(Lat_Event_Log_Set_Rd_En),
        .I4(Lat_Status_Reg_Set_Rd_En),
        .I5(IP2Bus_Data1),
        .O(\IP2Bus_Data[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFF8)) 
    \IP2Bus_Data[5]_i_1 
       (.I0(Q[1]),
        .I1(Lat_Event_Log_Set_Rd_En_reg),
        .I2(Lat_Sample_Interval_Rd_En_reg_0),
        .I3(\IP2Bus_Data[5]_i_3_n_0 ),
        .I4(Lat_Intr_Reg_Set_Rd_En_reg_0),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h888800F088880000)) 
    \IP2Bus_Data[5]_i_3 
       (.I0(Lat_Status_Reg_FOC_Rd_En),
        .I1(s_level_out_bus_d4[5]),
        .I2(DOADO[2]),
        .I3(Lat_Event_Log_Set_Rd_En),
        .I4(Lat_Status_Reg_Set_Rd_En),
        .I5(IP2Bus_Data1),
        .O(\IP2Bus_Data[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFF8)) 
    \IP2Bus_Data[6]_i_1 
       (.I0(Q[2]),
        .I1(Lat_Event_Log_Set_Rd_En_reg),
        .I2(Lat_Sample_Interval_Rd_En_reg_1),
        .I3(\IP2Bus_Data[6]_i_4_n_0 ),
        .I4(Lat_Intr_Reg_Set_Rd_En_reg_1),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h888800F088880000)) 
    \IP2Bus_Data[6]_i_4 
       (.I0(Lat_Status_Reg_FOC_Rd_En),
        .I1(s_level_out_bus_d4[6]),
        .I2(DOADO[3]),
        .I3(Lat_Event_Log_Set_Rd_En),
        .I4(Lat_Status_Reg_Set_Rd_En),
        .I5(IP2Bus_Data1),
        .O(\IP2Bus_Data[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000FCCC)) 
    \IP2Bus_Data[7]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[7] ),
        .I1(\IP2Bus_Data[7]_i_3_n_0 ),
        .I2(Lat_Control_Set_Rd_En),
        .I3(Rd_Lat_End),
        .I4(scndry_out_int_d1_reg_0),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h000000880000000F)) 
    \IP2Bus_Data[7]_i_3 
       (.I0(s_level_out_bus_d4[7]),
        .I1(Lat_Status_Reg_FOC_Rd_En),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .I3(Lat_Intr_Reg_Set_Rd_En),
        .I4(Lat_Control_Set_Rd_En),
        .I5(Lat_Status_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \IP2Bus_Data[8]_i_1 
       (.I0(Lat_Control_Set_Rd_En_reg_0),
        .I1(Lat_Trace_Filter_Rd_En_reg),
        .I2(Lat_Control_Set_Rd_En_reg_1),
        .I3(s_level_out_bus_d4[8]),
        .I4(Lat_Sample_Interval_Rd_En),
        .I5(Lat_Addr_3downto0_is_0xC_reg_2),
        .O(\IP2Bus_Data_reg[8] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \IP2Bus_Data[9]_i_1 
       (.I0(\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[9] ),
        .I1(Lat_Control_Set_Rd_En_reg_0),
        .I2(Lat_Trace_Filter_Rd_En_reg_0),
        .I3(Lat_Control_Set_Rd_En_reg_1),
        .I4(s_level_out_bus_d4[9]),
        .O(\IP2Bus_Data_reg[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    bvalid_i_1
       (.I0(s_axi_aresetn),
        .O(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[16]),
        .Q(s_level_out_bus_d2[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[17]),
        .Q(s_level_out_bus_d2[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[18]),
        .Q(s_level_out_bus_d2[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[19]),
        .Q(s_level_out_bus_d2[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[20]),
        .Q(s_level_out_bus_d2[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[21]),
        .Q(s_level_out_bus_d2[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[22]),
        .Q(s_level_out_bus_d2[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[23]),
        .Q(s_level_out_bus_d2[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[24]),
        .Q(s_level_out_bus_d2[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[25]),
        .Q(s_level_out_bus_d2[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[26]),
        .Q(s_level_out_bus_d2[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[27]),
        .Q(s_level_out_bus_d2[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[28]),
        .Q(s_level_out_bus_d2[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[29]),
        .Q(s_level_out_bus_d2[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[30]),
        .Q(s_level_out_bus_d2[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[31]),
        .Q(s_level_out_bus_d2[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[16]),
        .Q(s_level_out_bus_d3[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[17]),
        .Q(s_level_out_bus_d3[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[18]),
        .Q(s_level_out_bus_d3[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[19]),
        .Q(s_level_out_bus_d3[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[20]),
        .Q(s_level_out_bus_d3[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[21]),
        .Q(s_level_out_bus_d3[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[22]),
        .Q(s_level_out_bus_d3[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[23]),
        .Q(s_level_out_bus_d3[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[24]),
        .Q(s_level_out_bus_d3[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[25]),
        .Q(s_level_out_bus_d3[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[26]),
        .Q(s_level_out_bus_d3[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[27]),
        .Q(s_level_out_bus_d3[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[28]),
        .Q(s_level_out_bus_d3[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[29]),
        .Q(s_level_out_bus_d3[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[30]),
        .Q(s_level_out_bus_d3[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[31]),
        .Q(s_level_out_bus_d3[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[16]),
        .Q(s_level_out_bus_d4[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[17]),
        .Q(s_level_out_bus_d4[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[18]),
        .Q(s_level_out_bus_d4[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[19]),
        .Q(s_level_out_bus_d4[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[20]),
        .Q(s_level_out_bus_d4[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[21]),
        .Q(s_level_out_bus_d4[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[22]),
        .Q(s_level_out_bus_d4[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[23]),
        .Q(s_level_out_bus_d4[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[24]),
        .Q(s_level_out_bus_d4[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[25]),
        .Q(s_level_out_bus_d4[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[26]),
        .Q(s_level_out_bus_d4[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[27]),
        .Q(s_level_out_bus_d4[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[28]),
        .Q(s_level_out_bus_d4[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[29]),
        .Q(s_level_out_bus_d4[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[30]),
        .Q(s_level_out_bus_d4[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[31]),
        .Q(s_level_out_bus_d4[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[16]),
        .Q(s_level_out_bus_d5[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[17]),
        .Q(s_level_out_bus_d5[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[18]),
        .Q(s_level_out_bus_d5[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[19]),
        .Q(s_level_out_bus_d5[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[20]),
        .Q(s_level_out_bus_d5[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[21]),
        .Q(s_level_out_bus_d5[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[22]),
        .Q(s_level_out_bus_d5[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[23]),
        .Q(s_level_out_bus_d5[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[24]),
        .Q(s_level_out_bus_d5[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[25]),
        .Q(s_level_out_bus_d5[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[26]),
        .Q(s_level_out_bus_d5[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[27]),
        .Q(s_level_out_bus_d5[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[28]),
        .Q(s_level_out_bus_d5[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[29]),
        .Q(s_level_out_bus_d5[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[30]),
        .Q(s_level_out_bus_d5[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[31]),
        .Q(s_level_out_bus_d5[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[16]),
        .Q(s_level_out_bus_d6[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[17]),
        .Q(s_level_out_bus_d6[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[18]),
        .Q(s_level_out_bus_d6[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[19]),
        .Q(s_level_out_bus_d6[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[20]),
        .Q(s_level_out_bus_d6[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[21]),
        .Q(s_level_out_bus_d6[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[22]),
        .Q(s_level_out_bus_d6[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[23]),
        .Q(s_level_out_bus_d6[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[24]),
        .Q(s_level_out_bus_d6[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[25]),
        .Q(s_level_out_bus_d6[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[26]),
        .Q(s_level_out_bus_d6[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[27]),
        .Q(s_level_out_bus_d6[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[28]),
        .Q(s_level_out_bus_d6[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[29]),
        .Q(s_level_out_bus_d6[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[30]),
        .Q(s_level_out_bus_d6[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[31]),
        .Q(s_level_out_bus_d6[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized6
   (out,
    core_aresetn,
    trigger_in,
    core_aclk);
  output out;
  input [0:0]core_aresetn;
  input trigger_in;
  input core_aclk;

  wire core_aclk;
  wire [0:0]core_aresetn;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;
  wire trigger_in;

  assign out = s_level_out_d4;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(trigger_in),
        .Q(s_level_out_d1_cdc_to),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(core_aresetn));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized7
   (out,
    p_0_in,
    q_reg,
    core_aclk);
  output out;
  input p_0_in;
  input q_reg;
  input core_aclk;

  wire core_aclk;
  wire p_0_in;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire q_reg;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign out = s_level_out_d4;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(q_reg),
        .Q(s_level_out_d1_cdc_to),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized8
   (out,
    p_0_in,
    q_reg,
    core_aclk);
  output out;
  input p_0_in;
  input q_reg;
  input core_aclk;

  wire core_aclk;
  wire p_0_in;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire q_reg;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign out = s_level_out_d4;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(q_reg),
        .Q(s_level_out_d1_cdc_to),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(p_0_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_counter" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter
   (Q,
    SR,
    E,
    s_axi_aclk);
  output [31:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input s_axi_aclk;

  wire [31:0]Count_Out_i;
  wire \Count_Out_i[12]_i_2_n_0 ;
  wire \Count_Out_i[12]_i_3_n_0 ;
  wire \Count_Out_i[12]_i_4_n_0 ;
  wire \Count_Out_i[12]_i_5_n_0 ;
  wire \Count_Out_i[16]_i_2_n_0 ;
  wire \Count_Out_i[16]_i_3_n_0 ;
  wire \Count_Out_i[16]_i_4_n_0 ;
  wire \Count_Out_i[16]_i_5_n_0 ;
  wire \Count_Out_i[20]_i_2_n_0 ;
  wire \Count_Out_i[20]_i_3_n_0 ;
  wire \Count_Out_i[20]_i_4_n_0 ;
  wire \Count_Out_i[20]_i_5_n_0 ;
  wire \Count_Out_i[24]_i_2_n_0 ;
  wire \Count_Out_i[24]_i_3_n_0 ;
  wire \Count_Out_i[24]_i_4_n_0 ;
  wire \Count_Out_i[24]_i_5_n_0 ;
  wire \Count_Out_i[28]_i_2_n_0 ;
  wire \Count_Out_i[28]_i_3_n_0 ;
  wire \Count_Out_i[28]_i_4_n_0 ;
  wire \Count_Out_i[28]_i_5_n_0 ;
  wire \Count_Out_i[31]_i_2_n_0 ;
  wire \Count_Out_i[31]_i_3_n_0 ;
  wire \Count_Out_i[31]_i_4_n_0 ;
  wire \Count_Out_i[4]_i_2_n_0 ;
  wire \Count_Out_i[4]_i_3_n_0 ;
  wire \Count_Out_i[4]_i_4_n_0 ;
  wire \Count_Out_i[4]_i_5_n_0 ;
  wire \Count_Out_i[8]_i_2_n_0 ;
  wire \Count_Out_i[8]_i_3_n_0 ;
  wire \Count_Out_i[8]_i_4_n_0 ;
  wire \Count_Out_i[8]_i_5_n_0 ;
  wire \Count_Out_i_reg[12]_i_1_n_0 ;
  wire \Count_Out_i_reg[12]_i_1_n_1 ;
  wire \Count_Out_i_reg[12]_i_1_n_2 ;
  wire \Count_Out_i_reg[12]_i_1_n_3 ;
  wire \Count_Out_i_reg[16]_i_1_n_0 ;
  wire \Count_Out_i_reg[16]_i_1_n_1 ;
  wire \Count_Out_i_reg[16]_i_1_n_2 ;
  wire \Count_Out_i_reg[16]_i_1_n_3 ;
  wire \Count_Out_i_reg[20]_i_1_n_0 ;
  wire \Count_Out_i_reg[20]_i_1_n_1 ;
  wire \Count_Out_i_reg[20]_i_1_n_2 ;
  wire \Count_Out_i_reg[20]_i_1_n_3 ;
  wire \Count_Out_i_reg[24]_i_1_n_0 ;
  wire \Count_Out_i_reg[24]_i_1_n_1 ;
  wire \Count_Out_i_reg[24]_i_1_n_2 ;
  wire \Count_Out_i_reg[24]_i_1_n_3 ;
  wire \Count_Out_i_reg[28]_i_1_n_0 ;
  wire \Count_Out_i_reg[28]_i_1_n_1 ;
  wire \Count_Out_i_reg[28]_i_1_n_2 ;
  wire \Count_Out_i_reg[28]_i_1_n_3 ;
  wire \Count_Out_i_reg[31]_i_1_n_2 ;
  wire \Count_Out_i_reg[31]_i_1_n_3 ;
  wire \Count_Out_i_reg[4]_i_1_n_0 ;
  wire \Count_Out_i_reg[4]_i_1_n_1 ;
  wire \Count_Out_i_reg[4]_i_1_n_2 ;
  wire \Count_Out_i_reg[4]_i_1_n_3 ;
  wire \Count_Out_i_reg[8]_i_1_n_0 ;
  wire \Count_Out_i_reg[8]_i_1_n_1 ;
  wire \Count_Out_i_reg[8]_i_1_n_2 ;
  wire \Count_Out_i_reg[8]_i_1_n_3 ;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]SR;
  wire s_axi_aclk;
  wire [3:2]\NLW_Count_Out_i_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Count_Out_i_reg[31]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \Count_Out_i[0]_i_1 
       (.I0(Q[0]),
        .O(Count_Out_i[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[12]_i_2 
       (.I0(Q[12]),
        .O(\Count_Out_i[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[12]_i_3 
       (.I0(Q[11]),
        .O(\Count_Out_i[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[12]_i_4 
       (.I0(Q[10]),
        .O(\Count_Out_i[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[12]_i_5 
       (.I0(Q[9]),
        .O(\Count_Out_i[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[16]_i_2 
       (.I0(Q[16]),
        .O(\Count_Out_i[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[16]_i_3 
       (.I0(Q[15]),
        .O(\Count_Out_i[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[16]_i_4 
       (.I0(Q[14]),
        .O(\Count_Out_i[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[16]_i_5 
       (.I0(Q[13]),
        .O(\Count_Out_i[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[20]_i_2 
       (.I0(Q[20]),
        .O(\Count_Out_i[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[20]_i_3 
       (.I0(Q[19]),
        .O(\Count_Out_i[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[20]_i_4 
       (.I0(Q[18]),
        .O(\Count_Out_i[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[20]_i_5 
       (.I0(Q[17]),
        .O(\Count_Out_i[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[24]_i_2 
       (.I0(Q[24]),
        .O(\Count_Out_i[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[24]_i_3 
       (.I0(Q[23]),
        .O(\Count_Out_i[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[24]_i_4 
       (.I0(Q[22]),
        .O(\Count_Out_i[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[24]_i_5 
       (.I0(Q[21]),
        .O(\Count_Out_i[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[28]_i_2 
       (.I0(Q[28]),
        .O(\Count_Out_i[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[28]_i_3 
       (.I0(Q[27]),
        .O(\Count_Out_i[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[28]_i_4 
       (.I0(Q[26]),
        .O(\Count_Out_i[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[28]_i_5 
       (.I0(Q[25]),
        .O(\Count_Out_i[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[31]_i_2 
       (.I0(Q[31]),
        .O(\Count_Out_i[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[31]_i_3 
       (.I0(Q[30]),
        .O(\Count_Out_i[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[31]_i_4 
       (.I0(Q[29]),
        .O(\Count_Out_i[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[4]_i_2 
       (.I0(Q[4]),
        .O(\Count_Out_i[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[4]_i_3 
       (.I0(Q[3]),
        .O(\Count_Out_i[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[4]_i_4 
       (.I0(Q[2]),
        .O(\Count_Out_i[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[4]_i_5 
       (.I0(Q[1]),
        .O(\Count_Out_i[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[8]_i_2 
       (.I0(Q[8]),
        .O(\Count_Out_i[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[8]_i_3 
       (.I0(Q[7]),
        .O(\Count_Out_i[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[8]_i_4 
       (.I0(Q[6]),
        .O(\Count_Out_i[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[8]_i_5 
       (.I0(Q[5]),
        .O(\Count_Out_i[8]_i_5_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[12]),
        .Q(Q[12]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Count_Out_i_reg[12]_i_1 
       (.CI(\Count_Out_i_reg[8]_i_1_n_0 ),
        .CO({\Count_Out_i_reg[12]_i_1_n_0 ,\Count_Out_i_reg[12]_i_1_n_1 ,\Count_Out_i_reg[12]_i_1_n_2 ,\Count_Out_i_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[12:9]),
        .S({\Count_Out_i[12]_i_2_n_0 ,\Count_Out_i[12]_i_3_n_0 ,\Count_Out_i[12]_i_4_n_0 ,\Count_Out_i[12]_i_5_n_0 }));
  FDRE \Count_Out_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[16]),
        .Q(Q[16]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Count_Out_i_reg[16]_i_1 
       (.CI(\Count_Out_i_reg[12]_i_1_n_0 ),
        .CO({\Count_Out_i_reg[16]_i_1_n_0 ,\Count_Out_i_reg[16]_i_1_n_1 ,\Count_Out_i_reg[16]_i_1_n_2 ,\Count_Out_i_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[16:13]),
        .S({\Count_Out_i[16]_i_2_n_0 ,\Count_Out_i[16]_i_3_n_0 ,\Count_Out_i[16]_i_4_n_0 ,\Count_Out_i[16]_i_5_n_0 }));
  FDRE \Count_Out_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[20]),
        .Q(Q[20]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Count_Out_i_reg[20]_i_1 
       (.CI(\Count_Out_i_reg[16]_i_1_n_0 ),
        .CO({\Count_Out_i_reg[20]_i_1_n_0 ,\Count_Out_i_reg[20]_i_1_n_1 ,\Count_Out_i_reg[20]_i_1_n_2 ,\Count_Out_i_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[20:17]),
        .S({\Count_Out_i[20]_i_2_n_0 ,\Count_Out_i[20]_i_3_n_0 ,\Count_Out_i[20]_i_4_n_0 ,\Count_Out_i[20]_i_5_n_0 }));
  FDRE \Count_Out_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[24]),
        .Q(Q[24]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Count_Out_i_reg[24]_i_1 
       (.CI(\Count_Out_i_reg[20]_i_1_n_0 ),
        .CO({\Count_Out_i_reg[24]_i_1_n_0 ,\Count_Out_i_reg[24]_i_1_n_1 ,\Count_Out_i_reg[24]_i_1_n_2 ,\Count_Out_i_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[24:21]),
        .S({\Count_Out_i[24]_i_2_n_0 ,\Count_Out_i[24]_i_3_n_0 ,\Count_Out_i[24]_i_4_n_0 ,\Count_Out_i[24]_i_5_n_0 }));
  FDRE \Count_Out_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[28]),
        .Q(Q[28]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Count_Out_i_reg[28]_i_1 
       (.CI(\Count_Out_i_reg[24]_i_1_n_0 ),
        .CO({\Count_Out_i_reg[28]_i_1_n_0 ,\Count_Out_i_reg[28]_i_1_n_1 ,\Count_Out_i_reg[28]_i_1_n_2 ,\Count_Out_i_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[28:25]),
        .S({\Count_Out_i[28]_i_2_n_0 ,\Count_Out_i[28]_i_3_n_0 ,\Count_Out_i[28]_i_4_n_0 ,\Count_Out_i[28]_i_5_n_0 }));
  FDRE \Count_Out_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[31]),
        .Q(Q[31]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Count_Out_i_reg[31]_i_1 
       (.CI(\Count_Out_i_reg[28]_i_1_n_0 ),
        .CO({\NLW_Count_Out_i_reg[31]_i_1_CO_UNCONNECTED [3:2],\Count_Out_i_reg[31]_i_1_n_2 ,\Count_Out_i_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Count_Out_i_reg[31]_i_1_O_UNCONNECTED [3],Count_Out_i[31:29]}),
        .S({1'b0,\Count_Out_i[31]_i_2_n_0 ,\Count_Out_i[31]_i_3_n_0 ,\Count_Out_i[31]_i_4_n_0 }));
  FDRE \Count_Out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[4]),
        .Q(Q[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Count_Out_i_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\Count_Out_i_reg[4]_i_1_n_0 ,\Count_Out_i_reg[4]_i_1_n_1 ,\Count_Out_i_reg[4]_i_1_n_2 ,\Count_Out_i_reg[4]_i_1_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[4:1]),
        .S({\Count_Out_i[4]_i_2_n_0 ,\Count_Out_i[4]_i_3_n_0 ,\Count_Out_i[4]_i_4_n_0 ,\Count_Out_i[4]_i_5_n_0 }));
  FDRE \Count_Out_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[8]),
        .Q(Q[8]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Count_Out_i_reg[8]_i_1 
       (.CI(\Count_Out_i_reg[4]_i_1_n_0 ),
        .CO({\Count_Out_i_reg[8]_i_1_n_0 ,\Count_Out_i_reg[8]_i_1_n_1 ,\Count_Out_i_reg[8]_i_1_n_2 ,\Count_Out_i_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[8:5]),
        .S({\Count_Out_i[8]_i_2_n_0 ,\Count_Out_i[8]_i_3_n_0 ,\Count_Out_i[8]_i_4_n_0 ,\Count_Out_i[8]_i_5_n_0 }));
  FDRE \Count_Out_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Count_Out_i[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_counter" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_15
   (p_in_d1_cdc_from_reg,
    p_in_d1_cdc_from_reg0,
    core_aresetn_0,
    core_aclk,
    out,
    E,
    D,
    \s_level_out_bus_d4_reg[0] ,
    core_aresetn,
    Sample_Cnt_Ld,
    Sample_Interval);
  output p_in_d1_cdc_from_reg;
  output p_in_d1_cdc_from_reg0;
  input [0:0]core_aresetn_0;
  input core_aclk;
  input out;
  input [0:0]E;
  input [1:0]D;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input core_aresetn;
  input Sample_Cnt_Ld;
  input [31:0]Sample_Interval;

  wire Carry_Out_i_1_n_0;
  wire [32:1]Count_Out_i;
  wire Count_Out_i0_carry__0_i_1_n_0;
  wire Count_Out_i0_carry__0_i_2_n_0;
  wire Count_Out_i0_carry__0_i_3_n_0;
  wire Count_Out_i0_carry__0_i_4_n_0;
  wire Count_Out_i0_carry__0_n_0;
  wire Count_Out_i0_carry__0_n_1;
  wire Count_Out_i0_carry__0_n_2;
  wire Count_Out_i0_carry__0_n_3;
  wire Count_Out_i0_carry__1_i_1_n_0;
  wire Count_Out_i0_carry__1_i_2_n_0;
  wire Count_Out_i0_carry__1_i_3_n_0;
  wire Count_Out_i0_carry__1_i_4_n_0;
  wire Count_Out_i0_carry__1_n_0;
  wire Count_Out_i0_carry__1_n_1;
  wire Count_Out_i0_carry__1_n_2;
  wire Count_Out_i0_carry__1_n_3;
  wire Count_Out_i0_carry__2_i_1_n_0;
  wire Count_Out_i0_carry__2_i_2_n_0;
  wire Count_Out_i0_carry__2_i_3_n_0;
  wire Count_Out_i0_carry__2_i_4_n_0;
  wire Count_Out_i0_carry__2_n_0;
  wire Count_Out_i0_carry__2_n_1;
  wire Count_Out_i0_carry__2_n_2;
  wire Count_Out_i0_carry__2_n_3;
  wire Count_Out_i0_carry__3_i_1_n_0;
  wire Count_Out_i0_carry__3_i_2_n_0;
  wire Count_Out_i0_carry__3_i_3_n_0;
  wire Count_Out_i0_carry__3_i_4_n_0;
  wire Count_Out_i0_carry__3_n_0;
  wire Count_Out_i0_carry__3_n_1;
  wire Count_Out_i0_carry__3_n_2;
  wire Count_Out_i0_carry__3_n_3;
  wire Count_Out_i0_carry__4_i_1_n_0;
  wire Count_Out_i0_carry__4_i_2_n_0;
  wire Count_Out_i0_carry__4_i_3_n_0;
  wire Count_Out_i0_carry__4_i_4_n_0;
  wire Count_Out_i0_carry__4_n_0;
  wire Count_Out_i0_carry__4_n_1;
  wire Count_Out_i0_carry__4_n_2;
  wire Count_Out_i0_carry__4_n_3;
  wire Count_Out_i0_carry__5_i_1_n_0;
  wire Count_Out_i0_carry__5_i_2_n_0;
  wire Count_Out_i0_carry__5_i_3_n_0;
  wire Count_Out_i0_carry__5_i_4_n_0;
  wire Count_Out_i0_carry__5_n_0;
  wire Count_Out_i0_carry__5_n_1;
  wire Count_Out_i0_carry__5_n_2;
  wire Count_Out_i0_carry__5_n_3;
  wire Count_Out_i0_carry__6_i_1_n_0;
  wire Count_Out_i0_carry__6_i_2_n_0;
  wire Count_Out_i0_carry__6_i_3_n_0;
  wire Count_Out_i0_carry__6_i_4_n_0;
  wire Count_Out_i0_carry__6_n_1;
  wire Count_Out_i0_carry__6_n_2;
  wire Count_Out_i0_carry__6_n_3;
  wire Count_Out_i0_carry_i_1_n_0;
  wire Count_Out_i0_carry_i_2_n_0;
  wire Count_Out_i0_carry_i_3_n_0;
  wire Count_Out_i0_carry_i_4_n_0;
  wire Count_Out_i0_carry_n_0;
  wire Count_Out_i0_carry_n_1;
  wire Count_Out_i0_carry_n_2;
  wire Count_Out_i0_carry_n_3;
  wire \Count_Out_i[32]_i_1_n_0 ;
  wire \Count_Out_i_reg_n_0_[0] ;
  wire \Count_Out_i_reg_n_0_[10] ;
  wire \Count_Out_i_reg_n_0_[11] ;
  wire \Count_Out_i_reg_n_0_[12] ;
  wire \Count_Out_i_reg_n_0_[13] ;
  wire \Count_Out_i_reg_n_0_[14] ;
  wire \Count_Out_i_reg_n_0_[15] ;
  wire \Count_Out_i_reg_n_0_[16] ;
  wire \Count_Out_i_reg_n_0_[17] ;
  wire \Count_Out_i_reg_n_0_[18] ;
  wire \Count_Out_i_reg_n_0_[19] ;
  wire \Count_Out_i_reg_n_0_[1] ;
  wire \Count_Out_i_reg_n_0_[20] ;
  wire \Count_Out_i_reg_n_0_[21] ;
  wire \Count_Out_i_reg_n_0_[22] ;
  wire \Count_Out_i_reg_n_0_[23] ;
  wire \Count_Out_i_reg_n_0_[24] ;
  wire \Count_Out_i_reg_n_0_[25] ;
  wire \Count_Out_i_reg_n_0_[26] ;
  wire \Count_Out_i_reg_n_0_[27] ;
  wire \Count_Out_i_reg_n_0_[28] ;
  wire \Count_Out_i_reg_n_0_[29] ;
  wire \Count_Out_i_reg_n_0_[2] ;
  wire \Count_Out_i_reg_n_0_[30] ;
  wire \Count_Out_i_reg_n_0_[31] ;
  wire \Count_Out_i_reg_n_0_[3] ;
  wire \Count_Out_i_reg_n_0_[4] ;
  wire \Count_Out_i_reg_n_0_[5] ;
  wire \Count_Out_i_reg_n_0_[6] ;
  wire \Count_Out_i_reg_n_0_[7] ;
  wire \Count_Out_i_reg_n_0_[8] ;
  wire \Count_Out_i_reg_n_0_[9] ;
  wire [1:0]D;
  wire [0:0]E;
  wire Overflow;
  wire Overflow_D1;
  wire Sample_Cnt_Ld;
  wire [31:0]Sample_Interval;
  wire core_aclk;
  wire core_aresetn;
  wire [0:0]core_aresetn_0;
  wire out;
  wire [31:0]p_1_in;
  wire p_in_d1_cdc_from_reg;
  wire p_in_d1_cdc_from_reg0;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [3:3]NLW_Count_Out_i0_carry__6_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    Carry_Out_i_1
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Carry_Out_i_1_n_0));
  FDRE Carry_Out_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Carry_Out_i_1_n_0),
        .Q(p_in_d1_cdc_from_reg),
        .R(core_aresetn_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry
       (.CI(1'b0),
        .CO({Count_Out_i0_carry_n_0,Count_Out_i0_carry_n_1,Count_Out_i0_carry_n_2,Count_Out_i0_carry_n_3}),
        .CYINIT(\Count_Out_i_reg_n_0_[0] ),
        .DI({\Count_Out_i_reg_n_0_[4] ,\Count_Out_i_reg_n_0_[3] ,\Count_Out_i_reg_n_0_[2] ,\Count_Out_i_reg_n_0_[1] }),
        .O(Count_Out_i[4:1]),
        .S({Count_Out_i0_carry_i_1_n_0,Count_Out_i0_carry_i_2_n_0,Count_Out_i0_carry_i_3_n_0,Count_Out_i0_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__0
       (.CI(Count_Out_i0_carry_n_0),
        .CO({Count_Out_i0_carry__0_n_0,Count_Out_i0_carry__0_n_1,Count_Out_i0_carry__0_n_2,Count_Out_i0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\Count_Out_i_reg_n_0_[8] ,\Count_Out_i_reg_n_0_[7] ,\Count_Out_i_reg_n_0_[6] ,\Count_Out_i_reg_n_0_[5] }),
        .O(Count_Out_i[8:5]),
        .S({Count_Out_i0_carry__0_i_1_n_0,Count_Out_i0_carry__0_i_2_n_0,Count_Out_i0_carry__0_i_3_n_0,Count_Out_i0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_1
       (.I0(\Count_Out_i_reg_n_0_[8] ),
        .O(Count_Out_i0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_2
       (.I0(\Count_Out_i_reg_n_0_[7] ),
        .O(Count_Out_i0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_3
       (.I0(\Count_Out_i_reg_n_0_[6] ),
        .O(Count_Out_i0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_4
       (.I0(\Count_Out_i_reg_n_0_[5] ),
        .O(Count_Out_i0_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__1
       (.CI(Count_Out_i0_carry__0_n_0),
        .CO({Count_Out_i0_carry__1_n_0,Count_Out_i0_carry__1_n_1,Count_Out_i0_carry__1_n_2,Count_Out_i0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\Count_Out_i_reg_n_0_[12] ,\Count_Out_i_reg_n_0_[11] ,\Count_Out_i_reg_n_0_[10] ,\Count_Out_i_reg_n_0_[9] }),
        .O(Count_Out_i[12:9]),
        .S({Count_Out_i0_carry__1_i_1_n_0,Count_Out_i0_carry__1_i_2_n_0,Count_Out_i0_carry__1_i_3_n_0,Count_Out_i0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_1
       (.I0(\Count_Out_i_reg_n_0_[12] ),
        .O(Count_Out_i0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_2
       (.I0(\Count_Out_i_reg_n_0_[11] ),
        .O(Count_Out_i0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_3
       (.I0(\Count_Out_i_reg_n_0_[10] ),
        .O(Count_Out_i0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_4
       (.I0(\Count_Out_i_reg_n_0_[9] ),
        .O(Count_Out_i0_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__2
       (.CI(Count_Out_i0_carry__1_n_0),
        .CO({Count_Out_i0_carry__2_n_0,Count_Out_i0_carry__2_n_1,Count_Out_i0_carry__2_n_2,Count_Out_i0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\Count_Out_i_reg_n_0_[16] ,\Count_Out_i_reg_n_0_[15] ,\Count_Out_i_reg_n_0_[14] ,\Count_Out_i_reg_n_0_[13] }),
        .O(Count_Out_i[16:13]),
        .S({Count_Out_i0_carry__2_i_1_n_0,Count_Out_i0_carry__2_i_2_n_0,Count_Out_i0_carry__2_i_3_n_0,Count_Out_i0_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_1
       (.I0(\Count_Out_i_reg_n_0_[16] ),
        .O(Count_Out_i0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_2
       (.I0(\Count_Out_i_reg_n_0_[15] ),
        .O(Count_Out_i0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_3
       (.I0(\Count_Out_i_reg_n_0_[14] ),
        .O(Count_Out_i0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_4
       (.I0(\Count_Out_i_reg_n_0_[13] ),
        .O(Count_Out_i0_carry__2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__3
       (.CI(Count_Out_i0_carry__2_n_0),
        .CO({Count_Out_i0_carry__3_n_0,Count_Out_i0_carry__3_n_1,Count_Out_i0_carry__3_n_2,Count_Out_i0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\Count_Out_i_reg_n_0_[20] ,\Count_Out_i_reg_n_0_[19] ,\Count_Out_i_reg_n_0_[18] ,\Count_Out_i_reg_n_0_[17] }),
        .O(Count_Out_i[20:17]),
        .S({Count_Out_i0_carry__3_i_1_n_0,Count_Out_i0_carry__3_i_2_n_0,Count_Out_i0_carry__3_i_3_n_0,Count_Out_i0_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__3_i_1
       (.I0(\Count_Out_i_reg_n_0_[20] ),
        .O(Count_Out_i0_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__3_i_2
       (.I0(\Count_Out_i_reg_n_0_[19] ),
        .O(Count_Out_i0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__3_i_3
       (.I0(\Count_Out_i_reg_n_0_[18] ),
        .O(Count_Out_i0_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__3_i_4
       (.I0(\Count_Out_i_reg_n_0_[17] ),
        .O(Count_Out_i0_carry__3_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__4
       (.CI(Count_Out_i0_carry__3_n_0),
        .CO({Count_Out_i0_carry__4_n_0,Count_Out_i0_carry__4_n_1,Count_Out_i0_carry__4_n_2,Count_Out_i0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\Count_Out_i_reg_n_0_[24] ,\Count_Out_i_reg_n_0_[23] ,\Count_Out_i_reg_n_0_[22] ,\Count_Out_i_reg_n_0_[21] }),
        .O(Count_Out_i[24:21]),
        .S({Count_Out_i0_carry__4_i_1_n_0,Count_Out_i0_carry__4_i_2_n_0,Count_Out_i0_carry__4_i_3_n_0,Count_Out_i0_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__4_i_1
       (.I0(\Count_Out_i_reg_n_0_[24] ),
        .O(Count_Out_i0_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__4_i_2
       (.I0(\Count_Out_i_reg_n_0_[23] ),
        .O(Count_Out_i0_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__4_i_3
       (.I0(\Count_Out_i_reg_n_0_[22] ),
        .O(Count_Out_i0_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__4_i_4
       (.I0(\Count_Out_i_reg_n_0_[21] ),
        .O(Count_Out_i0_carry__4_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__5
       (.CI(Count_Out_i0_carry__4_n_0),
        .CO({Count_Out_i0_carry__5_n_0,Count_Out_i0_carry__5_n_1,Count_Out_i0_carry__5_n_2,Count_Out_i0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\Count_Out_i_reg_n_0_[28] ,\Count_Out_i_reg_n_0_[27] ,\Count_Out_i_reg_n_0_[26] ,\Count_Out_i_reg_n_0_[25] }),
        .O(Count_Out_i[28:25]),
        .S({Count_Out_i0_carry__5_i_1_n_0,Count_Out_i0_carry__5_i_2_n_0,Count_Out_i0_carry__5_i_3_n_0,Count_Out_i0_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__5_i_1
       (.I0(\Count_Out_i_reg_n_0_[28] ),
        .O(Count_Out_i0_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__5_i_2
       (.I0(\Count_Out_i_reg_n_0_[27] ),
        .O(Count_Out_i0_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__5_i_3
       (.I0(\Count_Out_i_reg_n_0_[26] ),
        .O(Count_Out_i0_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__5_i_4
       (.I0(\Count_Out_i_reg_n_0_[25] ),
        .O(Count_Out_i0_carry__5_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__6
       (.CI(Count_Out_i0_carry__5_n_0),
        .CO({NLW_Count_Out_i0_carry__6_CO_UNCONNECTED[3],Count_Out_i0_carry__6_n_1,Count_Out_i0_carry__6_n_2,Count_Out_i0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\Count_Out_i_reg_n_0_[31] ,\Count_Out_i_reg_n_0_[30] ,\Count_Out_i_reg_n_0_[29] }),
        .O(Count_Out_i[32:29]),
        .S({Count_Out_i0_carry__6_i_1_n_0,Count_Out_i0_carry__6_i_2_n_0,Count_Out_i0_carry__6_i_3_n_0,Count_Out_i0_carry__6_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__6_i_1
       (.I0(Overflow),
        .O(Count_Out_i0_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__6_i_2
       (.I0(\Count_Out_i_reg_n_0_[31] ),
        .O(Count_Out_i0_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__6_i_3
       (.I0(\Count_Out_i_reg_n_0_[30] ),
        .O(Count_Out_i0_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__6_i_4
       (.I0(\Count_Out_i_reg_n_0_[29] ),
        .O(Count_Out_i0_carry__6_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_1
       (.I0(\Count_Out_i_reg_n_0_[4] ),
        .O(Count_Out_i0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_2
       (.I0(\Count_Out_i_reg_n_0_[3] ),
        .O(Count_Out_i0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_3
       (.I0(\Count_Out_i_reg_n_0_[2] ),
        .O(Count_Out_i0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_4
       (.I0(\Count_Out_i_reg_n_0_[1] ),
        .O(Count_Out_i0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hAAA3)) 
    \Count_Out_i[0]_i_1 
       (.I0(Sample_Interval[0]),
        .I1(\Count_Out_i_reg_n_0_[0] ),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[10]_i_1 
       (.I0(Sample_Interval[10]),
        .I1(Count_Out_i[10]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[11]_i_1 
       (.I0(Sample_Interval[11]),
        .I1(Count_Out_i[11]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[11]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[12]_i_1 
       (.I0(Sample_Interval[12]),
        .I1(Count_Out_i[12]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[12]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[13]_i_1 
       (.I0(Sample_Interval[13]),
        .I1(Count_Out_i[13]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[13]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[14]_i_1 
       (.I0(Sample_Interval[14]),
        .I1(Count_Out_i[14]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[15]_i_1 
       (.I0(Sample_Interval[15]),
        .I1(Count_Out_i[15]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[16]_i_1 
       (.I0(Sample_Interval[16]),
        .I1(Count_Out_i[16]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[16]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[17]_i_1 
       (.I0(Sample_Interval[17]),
        .I1(Count_Out_i[17]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[17]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[18]_i_1 
       (.I0(Sample_Interval[18]),
        .I1(Count_Out_i[18]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[18]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[19]_i_1 
       (.I0(Sample_Interval[19]),
        .I1(Count_Out_i[19]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[19]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[1]_i_1 
       (.I0(Sample_Interval[1]),
        .I1(Count_Out_i[1]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[20]_i_1 
       (.I0(Sample_Interval[20]),
        .I1(Count_Out_i[20]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[20]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[21]_i_1 
       (.I0(Sample_Interval[21]),
        .I1(Count_Out_i[21]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[21]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[22]_i_1 
       (.I0(Sample_Interval[22]),
        .I1(Count_Out_i[22]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[22]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[23]_i_1 
       (.I0(Sample_Interval[23]),
        .I1(Count_Out_i[23]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[24]_i_1 
       (.I0(Sample_Interval[24]),
        .I1(Count_Out_i[24]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[24]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[25]_i_1 
       (.I0(Sample_Interval[25]),
        .I1(Count_Out_i[25]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[25]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[26]_i_1 
       (.I0(Sample_Interval[26]),
        .I1(Count_Out_i[26]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[26]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[27]_i_1 
       (.I0(Sample_Interval[27]),
        .I1(Count_Out_i[27]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[27]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[28]_i_1 
       (.I0(Sample_Interval[28]),
        .I1(Count_Out_i[28]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[28]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[29]_i_1 
       (.I0(Sample_Interval[29]),
        .I1(Count_Out_i[29]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[29]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[2]_i_1 
       (.I0(Sample_Interval[2]),
        .I1(Count_Out_i[2]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[30]_i_1 
       (.I0(Sample_Interval[30]),
        .I1(Count_Out_i[30]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[30]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[31]_i_2 
       (.I0(Sample_Interval[31]),
        .I1(Count_Out_i[31]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'h00000000EA2A0000)) 
    \Count_Out_i[32]_i_1 
       (.I0(Overflow),
        .I1(D[0]),
        .I2(\s_level_out_bus_d4_reg[0] ),
        .I3(Count_Out_i[32]),
        .I4(core_aresetn),
        .I5(Sample_Cnt_Ld),
        .O(\Count_Out_i[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[3]_i_1 
       (.I0(Sample_Interval[3]),
        .I1(Count_Out_i[3]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[4]_i_1 
       (.I0(Sample_Interval[4]),
        .I1(Count_Out_i[4]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[5]_i_1 
       (.I0(Sample_Interval[5]),
        .I1(Count_Out_i[5]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[6]_i_1 
       (.I0(Sample_Interval[6]),
        .I1(Count_Out_i[6]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[7]_i_1 
       (.I0(Sample_Interval[7]),
        .I1(Count_Out_i[7]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[8]_i_1 
       (.I0(Sample_Interval[8]),
        .I1(Count_Out_i[8]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[9]_i_1 
       (.I0(Sample_Interval[9]),
        .I1(Count_Out_i[9]),
        .I2(D[1]),
        .I3(p_in_d1_cdc_from_reg),
        .O(p_1_in[9]));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[0]),
        .Q(\Count_Out_i_reg_n_0_[0] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[10]),
        .Q(\Count_Out_i_reg_n_0_[10] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[11]),
        .Q(\Count_Out_i_reg_n_0_[11] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[12]),
        .Q(\Count_Out_i_reg_n_0_[12] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[13]),
        .Q(\Count_Out_i_reg_n_0_[13] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[14]),
        .Q(\Count_Out_i_reg_n_0_[14] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[15]),
        .Q(\Count_Out_i_reg_n_0_[15] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[16]),
        .Q(\Count_Out_i_reg_n_0_[16] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[17]),
        .Q(\Count_Out_i_reg_n_0_[17] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[18]),
        .Q(\Count_Out_i_reg_n_0_[18] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[19]),
        .Q(\Count_Out_i_reg_n_0_[19] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[1]),
        .Q(\Count_Out_i_reg_n_0_[1] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[20]),
        .Q(\Count_Out_i_reg_n_0_[20] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[21]),
        .Q(\Count_Out_i_reg_n_0_[21] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[22]),
        .Q(\Count_Out_i_reg_n_0_[22] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[23]),
        .Q(\Count_Out_i_reg_n_0_[23] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[24]),
        .Q(\Count_Out_i_reg_n_0_[24] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[25]),
        .Q(\Count_Out_i_reg_n_0_[25] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[26]),
        .Q(\Count_Out_i_reg_n_0_[26] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[27]),
        .Q(\Count_Out_i_reg_n_0_[27] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[28]),
        .Q(\Count_Out_i_reg_n_0_[28] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[29]),
        .Q(\Count_Out_i_reg_n_0_[29] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[2]),
        .Q(\Count_Out_i_reg_n_0_[2] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[30]),
        .Q(\Count_Out_i_reg_n_0_[30] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[31]),
        .Q(\Count_Out_i_reg_n_0_[31] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i[32]_i_1_n_0 ),
        .Q(Overflow),
        .R(1'b0));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[3]),
        .Q(\Count_Out_i_reg_n_0_[3] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[4]),
        .Q(\Count_Out_i_reg_n_0_[4] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[5]),
        .Q(\Count_Out_i_reg_n_0_[5] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[6]),
        .Q(\Count_Out_i_reg_n_0_[6] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[7]),
        .Q(\Count_Out_i_reg_n_0_[7] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[8]),
        .Q(\Count_Out_i_reg_n_0_[8] ),
        .R(core_aresetn_0));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(p_1_in[9]),
        .Q(\Count_Out_i_reg_n_0_[9] ),
        .R(core_aresetn_0));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(core_aresetn_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    p_in_d1_cdc_from_i_1__1
       (.I0(p_in_d1_cdc_from_reg),
        .I1(out),
        .O(p_in_d1_cdc_from_reg0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_counter_ovf" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf
   (Q,
    Rd_Lat_Start,
    Data_valid_reg,
    out,
    Ext_Trig_Metric_en_reg,
    rst_int_n,
    SR,
    core_aclk);
  output [32:0]Q;
  input Rd_Lat_Start;
  input Data_valid_reg;
  input [1:0]out;
  input Ext_Trig_Metric_en_reg;
  input rst_int_n;
  input [0:0]SR;
  input core_aclk;

  wire Count_Out_i0_carry__0_i_1__5_n_0;
  wire Count_Out_i0_carry__0_i_2__5_n_0;
  wire Count_Out_i0_carry__0_i_3__5_n_0;
  wire Count_Out_i0_carry__0_i_4__5_n_0;
  wire Count_Out_i0_carry__0_n_0;
  wire Count_Out_i0_carry__0_n_1;
  wire Count_Out_i0_carry__0_n_2;
  wire Count_Out_i0_carry__0_n_3;
  wire Count_Out_i0_carry__0_n_4;
  wire Count_Out_i0_carry__0_n_5;
  wire Count_Out_i0_carry__0_n_6;
  wire Count_Out_i0_carry__0_n_7;
  wire Count_Out_i0_carry__1_i_1__5_n_0;
  wire Count_Out_i0_carry__1_i_2__5_n_0;
  wire Count_Out_i0_carry__1_i_3__5_n_0;
  wire Count_Out_i0_carry__1_i_4__5_n_0;
  wire Count_Out_i0_carry__1_n_0;
  wire Count_Out_i0_carry__1_n_1;
  wire Count_Out_i0_carry__1_n_2;
  wire Count_Out_i0_carry__1_n_3;
  wire Count_Out_i0_carry__1_n_4;
  wire Count_Out_i0_carry__1_n_5;
  wire Count_Out_i0_carry__1_n_6;
  wire Count_Out_i0_carry__1_n_7;
  wire Count_Out_i0_carry__2_i_1__5_n_0;
  wire Count_Out_i0_carry__2_i_2__5_n_0;
  wire Count_Out_i0_carry__2_i_3__5_n_0;
  wire Count_Out_i0_carry__2_i_4__5_n_0;
  wire Count_Out_i0_carry__2_n_0;
  wire Count_Out_i0_carry__2_n_1;
  wire Count_Out_i0_carry__2_n_2;
  wire Count_Out_i0_carry__2_n_3;
  wire Count_Out_i0_carry__2_n_4;
  wire Count_Out_i0_carry__2_n_5;
  wire Count_Out_i0_carry__2_n_6;
  wire Count_Out_i0_carry__2_n_7;
  wire Count_Out_i0_carry__3_i_1__5_n_0;
  wire Count_Out_i0_carry__3_i_2__5_n_0;
  wire Count_Out_i0_carry__3_i_3__5_n_0;
  wire Count_Out_i0_carry__3_i_4__5_n_0;
  wire Count_Out_i0_carry__3_n_0;
  wire Count_Out_i0_carry__3_n_1;
  wire Count_Out_i0_carry__3_n_2;
  wire Count_Out_i0_carry__3_n_3;
  wire Count_Out_i0_carry__3_n_4;
  wire Count_Out_i0_carry__3_n_5;
  wire Count_Out_i0_carry__3_n_6;
  wire Count_Out_i0_carry__3_n_7;
  wire Count_Out_i0_carry__4_i_1__5_n_0;
  wire Count_Out_i0_carry__4_i_2__5_n_0;
  wire Count_Out_i0_carry__4_i_3__5_n_0;
  wire Count_Out_i0_carry__4_i_4__5_n_0;
  wire Count_Out_i0_carry__4_n_0;
  wire Count_Out_i0_carry__4_n_1;
  wire Count_Out_i0_carry__4_n_2;
  wire Count_Out_i0_carry__4_n_3;
  wire Count_Out_i0_carry__4_n_4;
  wire Count_Out_i0_carry__4_n_5;
  wire Count_Out_i0_carry__4_n_6;
  wire Count_Out_i0_carry__4_n_7;
  wire Count_Out_i0_carry__5_i_1__5_n_0;
  wire Count_Out_i0_carry__5_i_2__5_n_0;
  wire Count_Out_i0_carry__5_i_3__5_n_0;
  wire Count_Out_i0_carry__5_i_4__5_n_0;
  wire Count_Out_i0_carry__5_n_0;
  wire Count_Out_i0_carry__5_n_1;
  wire Count_Out_i0_carry__5_n_2;
  wire Count_Out_i0_carry__5_n_3;
  wire Count_Out_i0_carry__5_n_4;
  wire Count_Out_i0_carry__5_n_5;
  wire Count_Out_i0_carry__5_n_6;
  wire Count_Out_i0_carry__5_n_7;
  wire Count_Out_i0_carry__6_i_1__5_n_0;
  wire Count_Out_i0_carry__6_i_2__5_n_0;
  wire Count_Out_i0_carry__6_i_3__5_n_0;
  wire Count_Out_i0_carry__6_i_4__5_n_0;
  wire Count_Out_i0_carry__6_n_1;
  wire Count_Out_i0_carry__6_n_2;
  wire Count_Out_i0_carry__6_n_3;
  wire Count_Out_i0_carry__6_n_4;
  wire Count_Out_i0_carry__6_n_5;
  wire Count_Out_i0_carry__6_n_6;
  wire Count_Out_i0_carry__6_n_7;
  wire Count_Out_i0_carry_i_1__5_n_0;
  wire Count_Out_i0_carry_i_2__5_n_0;
  wire Count_Out_i0_carry_i_3__5_n_0;
  wire Count_Out_i0_carry_i_4__5_n_0;
  wire Count_Out_i0_carry_n_0;
  wire Count_Out_i0_carry_n_1;
  wire Count_Out_i0_carry_n_2;
  wire Count_Out_i0_carry_n_3;
  wire Count_Out_i0_carry_n_4;
  wire Count_Out_i0_carry_n_5;
  wire Count_Out_i0_carry_n_6;
  wire Count_Out_i0_carry_n_7;
  wire \Count_Out_i[0]_i_1__4_n_0 ;
  wire \Count_Out_i[10]_i_1__3_n_0 ;
  wire \Count_Out_i[11]_i_1__3_n_0 ;
  wire \Count_Out_i[12]_i_1__3_n_0 ;
  wire \Count_Out_i[13]_i_1__3_n_0 ;
  wire \Count_Out_i[14]_i_1__3_n_0 ;
  wire \Count_Out_i[15]_i_1__3_n_0 ;
  wire \Count_Out_i[16]_i_1__3_n_0 ;
  wire \Count_Out_i[17]_i_1__3_n_0 ;
  wire \Count_Out_i[18]_i_1__3_n_0 ;
  wire \Count_Out_i[19]_i_1__3_n_0 ;
  wire \Count_Out_i[1]_i_1__3_n_0 ;
  wire \Count_Out_i[20]_i_1__3_n_0 ;
  wire \Count_Out_i[21]_i_1__3_n_0 ;
  wire \Count_Out_i[22]_i_1__3_n_0 ;
  wire \Count_Out_i[23]_i_1__3_n_0 ;
  wire \Count_Out_i[24]_i_1__3_n_0 ;
  wire \Count_Out_i[25]_i_1__3_n_0 ;
  wire \Count_Out_i[26]_i_1__3_n_0 ;
  wire \Count_Out_i[27]_i_1__3_n_0 ;
  wire \Count_Out_i[28]_i_1__3_n_0 ;
  wire \Count_Out_i[29]_i_1__3_n_0 ;
  wire \Count_Out_i[2]_i_1__3_n_0 ;
  wire \Count_Out_i[30]_i_1__3_n_0 ;
  wire \Count_Out_i[31]_i_1__4_n_0 ;
  wire \Count_Out_i[32]_i_1__3_n_0 ;
  wire \Count_Out_i[32]_i_2__4_n_0 ;
  wire \Count_Out_i[3]_i_1__3_n_0 ;
  wire \Count_Out_i[4]_i_1__3_n_0 ;
  wire \Count_Out_i[5]_i_1__3_n_0 ;
  wire \Count_Out_i[6]_i_1__3_n_0 ;
  wire \Count_Out_i[7]_i_1__3_n_0 ;
  wire \Count_Out_i[8]_i_1__3_n_0 ;
  wire \Count_Out_i[9]_i_1__3_n_0 ;
  wire Data_valid_reg;
  wire Ext_Trig_Metric_en_reg;
  wire [32:0]Q;
  wire Rd_Lat_Start;
  wire [0:0]SR;
  wire core_aclk;
  wire [1:0]out;
  wire rst_int_n;
  wire [3:3]NLW_Count_Out_i0_carry__6_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry
       (.CI(1'b0),
        .CO({Count_Out_i0_carry_n_0,Count_Out_i0_carry_n_1,Count_Out_i0_carry_n_2,Count_Out_i0_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry_n_4,Count_Out_i0_carry_n_5,Count_Out_i0_carry_n_6,Count_Out_i0_carry_n_7}),
        .S({Count_Out_i0_carry_i_1__5_n_0,Count_Out_i0_carry_i_2__5_n_0,Count_Out_i0_carry_i_3__5_n_0,Count_Out_i0_carry_i_4__5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__0
       (.CI(Count_Out_i0_carry_n_0),
        .CO({Count_Out_i0_carry__0_n_0,Count_Out_i0_carry__0_n_1,Count_Out_i0_carry__0_n_2,Count_Out_i0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__0_n_4,Count_Out_i0_carry__0_n_5,Count_Out_i0_carry__0_n_6,Count_Out_i0_carry__0_n_7}),
        .S({Count_Out_i0_carry__0_i_1__5_n_0,Count_Out_i0_carry__0_i_2__5_n_0,Count_Out_i0_carry__0_i_3__5_n_0,Count_Out_i0_carry__0_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_1__5
       (.I0(Q[8]),
        .O(Count_Out_i0_carry__0_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_2__5
       (.I0(Q[7]),
        .O(Count_Out_i0_carry__0_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_3__5
       (.I0(Q[6]),
        .O(Count_Out_i0_carry__0_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_4__5
       (.I0(Q[5]),
        .O(Count_Out_i0_carry__0_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__1
       (.CI(Count_Out_i0_carry__0_n_0),
        .CO({Count_Out_i0_carry__1_n_0,Count_Out_i0_carry__1_n_1,Count_Out_i0_carry__1_n_2,Count_Out_i0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__1_n_4,Count_Out_i0_carry__1_n_5,Count_Out_i0_carry__1_n_6,Count_Out_i0_carry__1_n_7}),
        .S({Count_Out_i0_carry__1_i_1__5_n_0,Count_Out_i0_carry__1_i_2__5_n_0,Count_Out_i0_carry__1_i_3__5_n_0,Count_Out_i0_carry__1_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_1__5
       (.I0(Q[12]),
        .O(Count_Out_i0_carry__1_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_2__5
       (.I0(Q[11]),
        .O(Count_Out_i0_carry__1_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_3__5
       (.I0(Q[10]),
        .O(Count_Out_i0_carry__1_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_4__5
       (.I0(Q[9]),
        .O(Count_Out_i0_carry__1_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__2
       (.CI(Count_Out_i0_carry__1_n_0),
        .CO({Count_Out_i0_carry__2_n_0,Count_Out_i0_carry__2_n_1,Count_Out_i0_carry__2_n_2,Count_Out_i0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__2_n_4,Count_Out_i0_carry__2_n_5,Count_Out_i0_carry__2_n_6,Count_Out_i0_carry__2_n_7}),
        .S({Count_Out_i0_carry__2_i_1__5_n_0,Count_Out_i0_carry__2_i_2__5_n_0,Count_Out_i0_carry__2_i_3__5_n_0,Count_Out_i0_carry__2_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_1__5
       (.I0(Q[16]),
        .O(Count_Out_i0_carry__2_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_2__5
       (.I0(Q[15]),
        .O(Count_Out_i0_carry__2_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_3__5
       (.I0(Q[14]),
        .O(Count_Out_i0_carry__2_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_4__5
       (.I0(Q[13]),
        .O(Count_Out_i0_carry__2_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__3
       (.CI(Count_Out_i0_carry__2_n_0),
        .CO({Count_Out_i0_carry__3_n_0,Count_Out_i0_carry__3_n_1,Count_Out_i0_carry__3_n_2,Count_Out_i0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__3_n_4,Count_Out_i0_carry__3_n_5,Count_Out_i0_carry__3_n_6,Count_Out_i0_carry__3_n_7}),
        .S({Count_Out_i0_carry__3_i_1__5_n_0,Count_Out_i0_carry__3_i_2__5_n_0,Count_Out_i0_carry__3_i_3__5_n_0,Count_Out_i0_carry__3_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_1__5
       (.I0(Q[20]),
        .O(Count_Out_i0_carry__3_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_2__5
       (.I0(Q[19]),
        .O(Count_Out_i0_carry__3_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_3__5
       (.I0(Q[18]),
        .O(Count_Out_i0_carry__3_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_4__5
       (.I0(Q[17]),
        .O(Count_Out_i0_carry__3_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__4
       (.CI(Count_Out_i0_carry__3_n_0),
        .CO({Count_Out_i0_carry__4_n_0,Count_Out_i0_carry__4_n_1,Count_Out_i0_carry__4_n_2,Count_Out_i0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__4_n_4,Count_Out_i0_carry__4_n_5,Count_Out_i0_carry__4_n_6,Count_Out_i0_carry__4_n_7}),
        .S({Count_Out_i0_carry__4_i_1__5_n_0,Count_Out_i0_carry__4_i_2__5_n_0,Count_Out_i0_carry__4_i_3__5_n_0,Count_Out_i0_carry__4_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_1__5
       (.I0(Q[24]),
        .O(Count_Out_i0_carry__4_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_2__5
       (.I0(Q[23]),
        .O(Count_Out_i0_carry__4_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_3__5
       (.I0(Q[22]),
        .O(Count_Out_i0_carry__4_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_4__5
       (.I0(Q[21]),
        .O(Count_Out_i0_carry__4_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__5
       (.CI(Count_Out_i0_carry__4_n_0),
        .CO({Count_Out_i0_carry__5_n_0,Count_Out_i0_carry__5_n_1,Count_Out_i0_carry__5_n_2,Count_Out_i0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__5_n_4,Count_Out_i0_carry__5_n_5,Count_Out_i0_carry__5_n_6,Count_Out_i0_carry__5_n_7}),
        .S({Count_Out_i0_carry__5_i_1__5_n_0,Count_Out_i0_carry__5_i_2__5_n_0,Count_Out_i0_carry__5_i_3__5_n_0,Count_Out_i0_carry__5_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_1__5
       (.I0(Q[28]),
        .O(Count_Out_i0_carry__5_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_2__5
       (.I0(Q[27]),
        .O(Count_Out_i0_carry__5_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_3__5
       (.I0(Q[26]),
        .O(Count_Out_i0_carry__5_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_4__5
       (.I0(Q[25]),
        .O(Count_Out_i0_carry__5_i_4__5_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__6
       (.CI(Count_Out_i0_carry__5_n_0),
        .CO({NLW_Count_Out_i0_carry__6_CO_UNCONNECTED[3],Count_Out_i0_carry__6_n_1,Count_Out_i0_carry__6_n_2,Count_Out_i0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__6_n_4,Count_Out_i0_carry__6_n_5,Count_Out_i0_carry__6_n_6,Count_Out_i0_carry__6_n_7}),
        .S({Count_Out_i0_carry__6_i_1__5_n_0,Count_Out_i0_carry__6_i_2__5_n_0,Count_Out_i0_carry__6_i_3__5_n_0,Count_Out_i0_carry__6_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_1__5
       (.I0(Q[32]),
        .O(Count_Out_i0_carry__6_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_2__5
       (.I0(Q[31]),
        .O(Count_Out_i0_carry__6_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_3__5
       (.I0(Q[30]),
        .O(Count_Out_i0_carry__6_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_4__5
       (.I0(Q[29]),
        .O(Count_Out_i0_carry__6_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_1__5
       (.I0(Q[4]),
        .O(Count_Out_i0_carry_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_2__5
       (.I0(Q[3]),
        .O(Count_Out_i0_carry_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_3__5
       (.I0(Q[2]),
        .O(Count_Out_i0_carry_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_4__5
       (.I0(Q[1]),
        .O(Count_Out_i0_carry_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    \Count_Out_i[0]_i_1__4 
       (.I0(Q[0]),
        .I1(rst_int_n),
        .O(\Count_Out_i[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[10]_i_1__3 
       (.I0(Count_Out_i0_carry__1_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[10]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[11]_i_1__3 
       (.I0(Count_Out_i0_carry__1_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[11]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[12]_i_1__3 
       (.I0(Count_Out_i0_carry__1_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[12]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[13]_i_1__3 
       (.I0(Count_Out_i0_carry__2_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[13]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[14]_i_1__3 
       (.I0(Count_Out_i0_carry__2_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[14]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[15]_i_1__3 
       (.I0(Count_Out_i0_carry__2_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[15]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[16]_i_1__3 
       (.I0(Count_Out_i0_carry__2_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[16]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[17]_i_1__3 
       (.I0(Count_Out_i0_carry__3_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[17]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[18]_i_1__3 
       (.I0(Count_Out_i0_carry__3_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[18]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[19]_i_1__3 
       (.I0(Count_Out_i0_carry__3_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[19]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[1]_i_1__3 
       (.I0(Count_Out_i0_carry_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[20]_i_1__3 
       (.I0(Count_Out_i0_carry__3_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[20]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[21]_i_1__3 
       (.I0(Count_Out_i0_carry__4_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[21]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[22]_i_1__3 
       (.I0(Count_Out_i0_carry__4_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[22]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[23]_i_1__3 
       (.I0(Count_Out_i0_carry__4_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[23]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[24]_i_1__3 
       (.I0(Count_Out_i0_carry__4_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[24]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[25]_i_1__3 
       (.I0(Count_Out_i0_carry__5_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[25]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[26]_i_1__3 
       (.I0(Count_Out_i0_carry__5_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[26]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[27]_i_1__3 
       (.I0(Count_Out_i0_carry__5_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[27]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[28]_i_1__3 
       (.I0(Count_Out_i0_carry__5_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[28]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[29]_i_1__3 
       (.I0(Count_Out_i0_carry__6_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[29]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[2]_i_1__3 
       (.I0(Count_Out_i0_carry_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[30]_i_1__3 
       (.I0(Count_Out_i0_carry__6_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[30]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[31]_i_1__4 
       (.I0(Count_Out_i0_carry__6_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[31]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hE0E000E0FFFFFFFF)) 
    \Count_Out_i[32]_i_1__3 
       (.I0(Rd_Lat_Start),
        .I1(Data_valid_reg),
        .I2(out[0]),
        .I3(out[1]),
        .I4(Ext_Trig_Metric_en_reg),
        .I5(rst_int_n),
        .O(\Count_Out_i[32]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[32]_i_2__4 
       (.I0(Count_Out_i0_carry__6_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[32]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[3]_i_1__3 
       (.I0(Count_Out_i0_carry_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[4]_i_1__3 
       (.I0(Count_Out_i0_carry_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[5]_i_1__3 
       (.I0(Count_Out_i0_carry__0_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[6]_i_1__3 
       (.I0(Count_Out_i0_carry__0_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[7]_i_1__3 
       (.I0(Count_Out_i0_carry__0_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[8]_i_1__3 
       (.I0(Count_Out_i0_carry__0_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[8]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[9]_i_1__3 
       (.I0(Count_Out_i0_carry__1_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[9]_i_1__3_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[10]_i_1__3_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[11]_i_1__3_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[12]_i_1__3_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[13]_i_1__3_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[14]_i_1__3_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[15]_i_1__3_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[16]_i_1__3_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[17]_i_1__3_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[18]_i_1__3_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[19]_i_1__3_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[20]_i_1__3_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[21]_i_1__3_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[22]_i_1__3_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[23]_i_1__3_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[24]_i_1__3_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[25]_i_1__3_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[26]_i_1__3_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[27]_i_1__3_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[28]_i_1__3_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[29]_i_1__3_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[30]_i_1__3_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[31]_i_1__4_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[32]_i_2__4_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[7]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[8]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__3_n_0 ),
        .D(\Count_Out_i[9]_i_1__3_n_0 ),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_counter_ovf" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_12
   (Q,
    Rd_Lat_Start,
    Data_valid_reg,
    out,
    Ext_Trig_Metric_en_reg,
    rst_int_n,
    SR,
    core_aclk);
  output [32:0]Q;
  input Rd_Lat_Start;
  input Data_valid_reg;
  input [1:0]out;
  input Ext_Trig_Metric_en_reg;
  input rst_int_n;
  input [0:0]SR;
  input core_aclk;

  wire Count_Out_i0_carry__0_i_1__1_n_0;
  wire Count_Out_i0_carry__0_i_2__1_n_0;
  wire Count_Out_i0_carry__0_i_3__1_n_0;
  wire Count_Out_i0_carry__0_i_4__1_n_0;
  wire Count_Out_i0_carry__0_n_0;
  wire Count_Out_i0_carry__0_n_1;
  wire Count_Out_i0_carry__0_n_2;
  wire Count_Out_i0_carry__0_n_3;
  wire Count_Out_i0_carry__0_n_4;
  wire Count_Out_i0_carry__0_n_5;
  wire Count_Out_i0_carry__0_n_6;
  wire Count_Out_i0_carry__0_n_7;
  wire Count_Out_i0_carry__1_i_1__1_n_0;
  wire Count_Out_i0_carry__1_i_2__1_n_0;
  wire Count_Out_i0_carry__1_i_3__1_n_0;
  wire Count_Out_i0_carry__1_i_4__1_n_0;
  wire Count_Out_i0_carry__1_n_0;
  wire Count_Out_i0_carry__1_n_1;
  wire Count_Out_i0_carry__1_n_2;
  wire Count_Out_i0_carry__1_n_3;
  wire Count_Out_i0_carry__1_n_4;
  wire Count_Out_i0_carry__1_n_5;
  wire Count_Out_i0_carry__1_n_6;
  wire Count_Out_i0_carry__1_n_7;
  wire Count_Out_i0_carry__2_i_1__1_n_0;
  wire Count_Out_i0_carry__2_i_2__1_n_0;
  wire Count_Out_i0_carry__2_i_3__1_n_0;
  wire Count_Out_i0_carry__2_i_4__1_n_0;
  wire Count_Out_i0_carry__2_n_0;
  wire Count_Out_i0_carry__2_n_1;
  wire Count_Out_i0_carry__2_n_2;
  wire Count_Out_i0_carry__2_n_3;
  wire Count_Out_i0_carry__2_n_4;
  wire Count_Out_i0_carry__2_n_5;
  wire Count_Out_i0_carry__2_n_6;
  wire Count_Out_i0_carry__2_n_7;
  wire Count_Out_i0_carry__3_i_1__1_n_0;
  wire Count_Out_i0_carry__3_i_2__1_n_0;
  wire Count_Out_i0_carry__3_i_3__1_n_0;
  wire Count_Out_i0_carry__3_i_4__1_n_0;
  wire Count_Out_i0_carry__3_n_0;
  wire Count_Out_i0_carry__3_n_1;
  wire Count_Out_i0_carry__3_n_2;
  wire Count_Out_i0_carry__3_n_3;
  wire Count_Out_i0_carry__3_n_4;
  wire Count_Out_i0_carry__3_n_5;
  wire Count_Out_i0_carry__3_n_6;
  wire Count_Out_i0_carry__3_n_7;
  wire Count_Out_i0_carry__4_i_1__1_n_0;
  wire Count_Out_i0_carry__4_i_2__1_n_0;
  wire Count_Out_i0_carry__4_i_3__1_n_0;
  wire Count_Out_i0_carry__4_i_4__1_n_0;
  wire Count_Out_i0_carry__4_n_0;
  wire Count_Out_i0_carry__4_n_1;
  wire Count_Out_i0_carry__4_n_2;
  wire Count_Out_i0_carry__4_n_3;
  wire Count_Out_i0_carry__4_n_4;
  wire Count_Out_i0_carry__4_n_5;
  wire Count_Out_i0_carry__4_n_6;
  wire Count_Out_i0_carry__4_n_7;
  wire Count_Out_i0_carry__5_i_1__1_n_0;
  wire Count_Out_i0_carry__5_i_2__1_n_0;
  wire Count_Out_i0_carry__5_i_3__1_n_0;
  wire Count_Out_i0_carry__5_i_4__1_n_0;
  wire Count_Out_i0_carry__5_n_0;
  wire Count_Out_i0_carry__5_n_1;
  wire Count_Out_i0_carry__5_n_2;
  wire Count_Out_i0_carry__5_n_3;
  wire Count_Out_i0_carry__5_n_4;
  wire Count_Out_i0_carry__5_n_5;
  wire Count_Out_i0_carry__5_n_6;
  wire Count_Out_i0_carry__5_n_7;
  wire Count_Out_i0_carry__6_i_1__1_n_0;
  wire Count_Out_i0_carry__6_i_2__1_n_0;
  wire Count_Out_i0_carry__6_i_3__1_n_0;
  wire Count_Out_i0_carry__6_i_4__1_n_0;
  wire Count_Out_i0_carry__6_n_1;
  wire Count_Out_i0_carry__6_n_2;
  wire Count_Out_i0_carry__6_n_3;
  wire Count_Out_i0_carry__6_n_4;
  wire Count_Out_i0_carry__6_n_5;
  wire Count_Out_i0_carry__6_n_6;
  wire Count_Out_i0_carry__6_n_7;
  wire Count_Out_i0_carry_i_1__1_n_0;
  wire Count_Out_i0_carry_i_2__1_n_0;
  wire Count_Out_i0_carry_i_3__1_n_0;
  wire Count_Out_i0_carry_i_4__1_n_0;
  wire Count_Out_i0_carry_n_0;
  wire Count_Out_i0_carry_n_1;
  wire Count_Out_i0_carry_n_2;
  wire Count_Out_i0_carry_n_3;
  wire Count_Out_i0_carry_n_4;
  wire Count_Out_i0_carry_n_5;
  wire Count_Out_i0_carry_n_6;
  wire Count_Out_i0_carry_n_7;
  wire \Count_Out_i[0]_i_1__0_n_0 ;
  wire \Count_Out_i[10]_i_1_n_0 ;
  wire \Count_Out_i[11]_i_1_n_0 ;
  wire \Count_Out_i[12]_i_1_n_0 ;
  wire \Count_Out_i[13]_i_1_n_0 ;
  wire \Count_Out_i[14]_i_1_n_0 ;
  wire \Count_Out_i[15]_i_1_n_0 ;
  wire \Count_Out_i[16]_i_1_n_0 ;
  wire \Count_Out_i[17]_i_1_n_0 ;
  wire \Count_Out_i[18]_i_1_n_0 ;
  wire \Count_Out_i[19]_i_1_n_0 ;
  wire \Count_Out_i[1]_i_1_n_0 ;
  wire \Count_Out_i[20]_i_1_n_0 ;
  wire \Count_Out_i[21]_i_1_n_0 ;
  wire \Count_Out_i[22]_i_1_n_0 ;
  wire \Count_Out_i[23]_i_1_n_0 ;
  wire \Count_Out_i[24]_i_1_n_0 ;
  wire \Count_Out_i[25]_i_1_n_0 ;
  wire \Count_Out_i[26]_i_1_n_0 ;
  wire \Count_Out_i[27]_i_1_n_0 ;
  wire \Count_Out_i[28]_i_1_n_0 ;
  wire \Count_Out_i[29]_i_1_n_0 ;
  wire \Count_Out_i[2]_i_1_n_0 ;
  wire \Count_Out_i[30]_i_1_n_0 ;
  wire \Count_Out_i[31]_i_1__0_n_0 ;
  wire \Count_Out_i[32]_i_1_n_0 ;
  wire \Count_Out_i[32]_i_2__0_n_0 ;
  wire \Count_Out_i[3]_i_1_n_0 ;
  wire \Count_Out_i[4]_i_1_n_0 ;
  wire \Count_Out_i[5]_i_1_n_0 ;
  wire \Count_Out_i[6]_i_1_n_0 ;
  wire \Count_Out_i[7]_i_1_n_0 ;
  wire \Count_Out_i[8]_i_1_n_0 ;
  wire \Count_Out_i[9]_i_1_n_0 ;
  wire Data_valid_reg;
  wire Ext_Trig_Metric_en_reg;
  wire [32:0]Q;
  wire Rd_Lat_Start;
  wire [0:0]SR;
  wire core_aclk;
  wire [1:0]out;
  wire rst_int_n;
  wire [3:3]NLW_Count_Out_i0_carry__6_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry
       (.CI(1'b0),
        .CO({Count_Out_i0_carry_n_0,Count_Out_i0_carry_n_1,Count_Out_i0_carry_n_2,Count_Out_i0_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry_n_4,Count_Out_i0_carry_n_5,Count_Out_i0_carry_n_6,Count_Out_i0_carry_n_7}),
        .S({Count_Out_i0_carry_i_1__1_n_0,Count_Out_i0_carry_i_2__1_n_0,Count_Out_i0_carry_i_3__1_n_0,Count_Out_i0_carry_i_4__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__0
       (.CI(Count_Out_i0_carry_n_0),
        .CO({Count_Out_i0_carry__0_n_0,Count_Out_i0_carry__0_n_1,Count_Out_i0_carry__0_n_2,Count_Out_i0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__0_n_4,Count_Out_i0_carry__0_n_5,Count_Out_i0_carry__0_n_6,Count_Out_i0_carry__0_n_7}),
        .S({Count_Out_i0_carry__0_i_1__1_n_0,Count_Out_i0_carry__0_i_2__1_n_0,Count_Out_i0_carry__0_i_3__1_n_0,Count_Out_i0_carry__0_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_1__1
       (.I0(Q[8]),
        .O(Count_Out_i0_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_2__1
       (.I0(Q[7]),
        .O(Count_Out_i0_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_3__1
       (.I0(Q[6]),
        .O(Count_Out_i0_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_4__1
       (.I0(Q[5]),
        .O(Count_Out_i0_carry__0_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__1
       (.CI(Count_Out_i0_carry__0_n_0),
        .CO({Count_Out_i0_carry__1_n_0,Count_Out_i0_carry__1_n_1,Count_Out_i0_carry__1_n_2,Count_Out_i0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__1_n_4,Count_Out_i0_carry__1_n_5,Count_Out_i0_carry__1_n_6,Count_Out_i0_carry__1_n_7}),
        .S({Count_Out_i0_carry__1_i_1__1_n_0,Count_Out_i0_carry__1_i_2__1_n_0,Count_Out_i0_carry__1_i_3__1_n_0,Count_Out_i0_carry__1_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_1__1
       (.I0(Q[12]),
        .O(Count_Out_i0_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_2__1
       (.I0(Q[11]),
        .O(Count_Out_i0_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_3__1
       (.I0(Q[10]),
        .O(Count_Out_i0_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_4__1
       (.I0(Q[9]),
        .O(Count_Out_i0_carry__1_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__2
       (.CI(Count_Out_i0_carry__1_n_0),
        .CO({Count_Out_i0_carry__2_n_0,Count_Out_i0_carry__2_n_1,Count_Out_i0_carry__2_n_2,Count_Out_i0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__2_n_4,Count_Out_i0_carry__2_n_5,Count_Out_i0_carry__2_n_6,Count_Out_i0_carry__2_n_7}),
        .S({Count_Out_i0_carry__2_i_1__1_n_0,Count_Out_i0_carry__2_i_2__1_n_0,Count_Out_i0_carry__2_i_3__1_n_0,Count_Out_i0_carry__2_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_1__1
       (.I0(Q[16]),
        .O(Count_Out_i0_carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_2__1
       (.I0(Q[15]),
        .O(Count_Out_i0_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_3__1
       (.I0(Q[14]),
        .O(Count_Out_i0_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_4__1
       (.I0(Q[13]),
        .O(Count_Out_i0_carry__2_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__3
       (.CI(Count_Out_i0_carry__2_n_0),
        .CO({Count_Out_i0_carry__3_n_0,Count_Out_i0_carry__3_n_1,Count_Out_i0_carry__3_n_2,Count_Out_i0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__3_n_4,Count_Out_i0_carry__3_n_5,Count_Out_i0_carry__3_n_6,Count_Out_i0_carry__3_n_7}),
        .S({Count_Out_i0_carry__3_i_1__1_n_0,Count_Out_i0_carry__3_i_2__1_n_0,Count_Out_i0_carry__3_i_3__1_n_0,Count_Out_i0_carry__3_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_1__1
       (.I0(Q[20]),
        .O(Count_Out_i0_carry__3_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_2__1
       (.I0(Q[19]),
        .O(Count_Out_i0_carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_3__1
       (.I0(Q[18]),
        .O(Count_Out_i0_carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_4__1
       (.I0(Q[17]),
        .O(Count_Out_i0_carry__3_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__4
       (.CI(Count_Out_i0_carry__3_n_0),
        .CO({Count_Out_i0_carry__4_n_0,Count_Out_i0_carry__4_n_1,Count_Out_i0_carry__4_n_2,Count_Out_i0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__4_n_4,Count_Out_i0_carry__4_n_5,Count_Out_i0_carry__4_n_6,Count_Out_i0_carry__4_n_7}),
        .S({Count_Out_i0_carry__4_i_1__1_n_0,Count_Out_i0_carry__4_i_2__1_n_0,Count_Out_i0_carry__4_i_3__1_n_0,Count_Out_i0_carry__4_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_1__1
       (.I0(Q[24]),
        .O(Count_Out_i0_carry__4_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_2__1
       (.I0(Q[23]),
        .O(Count_Out_i0_carry__4_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_3__1
       (.I0(Q[22]),
        .O(Count_Out_i0_carry__4_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_4__1
       (.I0(Q[21]),
        .O(Count_Out_i0_carry__4_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__5
       (.CI(Count_Out_i0_carry__4_n_0),
        .CO({Count_Out_i0_carry__5_n_0,Count_Out_i0_carry__5_n_1,Count_Out_i0_carry__5_n_2,Count_Out_i0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__5_n_4,Count_Out_i0_carry__5_n_5,Count_Out_i0_carry__5_n_6,Count_Out_i0_carry__5_n_7}),
        .S({Count_Out_i0_carry__5_i_1__1_n_0,Count_Out_i0_carry__5_i_2__1_n_0,Count_Out_i0_carry__5_i_3__1_n_0,Count_Out_i0_carry__5_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_1__1
       (.I0(Q[28]),
        .O(Count_Out_i0_carry__5_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_2__1
       (.I0(Q[27]),
        .O(Count_Out_i0_carry__5_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_3__1
       (.I0(Q[26]),
        .O(Count_Out_i0_carry__5_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_4__1
       (.I0(Q[25]),
        .O(Count_Out_i0_carry__5_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__6
       (.CI(Count_Out_i0_carry__5_n_0),
        .CO({NLW_Count_Out_i0_carry__6_CO_UNCONNECTED[3],Count_Out_i0_carry__6_n_1,Count_Out_i0_carry__6_n_2,Count_Out_i0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__6_n_4,Count_Out_i0_carry__6_n_5,Count_Out_i0_carry__6_n_6,Count_Out_i0_carry__6_n_7}),
        .S({Count_Out_i0_carry__6_i_1__1_n_0,Count_Out_i0_carry__6_i_2__1_n_0,Count_Out_i0_carry__6_i_3__1_n_0,Count_Out_i0_carry__6_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_1__1
       (.I0(Q[32]),
        .O(Count_Out_i0_carry__6_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_2__1
       (.I0(Q[31]),
        .O(Count_Out_i0_carry__6_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_3__1
       (.I0(Q[30]),
        .O(Count_Out_i0_carry__6_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_4__1
       (.I0(Q[29]),
        .O(Count_Out_i0_carry__6_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_1__1
       (.I0(Q[4]),
        .O(Count_Out_i0_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_2__1
       (.I0(Q[3]),
        .O(Count_Out_i0_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_3__1
       (.I0(Q[2]),
        .O(Count_Out_i0_carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_4__1
       (.I0(Q[1]),
        .O(Count_Out_i0_carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    \Count_Out_i[0]_i_1__0 
       (.I0(Q[0]),
        .I1(rst_int_n),
        .O(\Count_Out_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[10]_i_1 
       (.I0(Count_Out_i0_carry__1_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[11]_i_1 
       (.I0(Count_Out_i0_carry__1_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[12]_i_1 
       (.I0(Count_Out_i0_carry__1_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[13]_i_1 
       (.I0(Count_Out_i0_carry__2_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[14]_i_1 
       (.I0(Count_Out_i0_carry__2_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[15]_i_1 
       (.I0(Count_Out_i0_carry__2_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[16]_i_1 
       (.I0(Count_Out_i0_carry__2_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[17]_i_1 
       (.I0(Count_Out_i0_carry__3_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[18]_i_1 
       (.I0(Count_Out_i0_carry__3_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[19]_i_1 
       (.I0(Count_Out_i0_carry__3_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[1]_i_1 
       (.I0(Count_Out_i0_carry_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[20]_i_1 
       (.I0(Count_Out_i0_carry__3_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[21]_i_1 
       (.I0(Count_Out_i0_carry__4_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[22]_i_1 
       (.I0(Count_Out_i0_carry__4_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[23]_i_1 
       (.I0(Count_Out_i0_carry__4_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[24]_i_1 
       (.I0(Count_Out_i0_carry__4_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[25]_i_1 
       (.I0(Count_Out_i0_carry__5_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[26]_i_1 
       (.I0(Count_Out_i0_carry__5_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[27]_i_1 
       (.I0(Count_Out_i0_carry__5_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[28]_i_1 
       (.I0(Count_Out_i0_carry__5_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[29]_i_1 
       (.I0(Count_Out_i0_carry__6_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[2]_i_1 
       (.I0(Count_Out_i0_carry_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[30]_i_1 
       (.I0(Count_Out_i0_carry__6_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[31]_i_1__0 
       (.I0(Count_Out_i0_carry__6_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0E000E0FFFFFFFF)) 
    \Count_Out_i[32]_i_1 
       (.I0(Rd_Lat_Start),
        .I1(Data_valid_reg),
        .I2(out[0]),
        .I3(out[1]),
        .I4(Ext_Trig_Metric_en_reg),
        .I5(rst_int_n),
        .O(\Count_Out_i[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[32]_i_2__0 
       (.I0(Count_Out_i0_carry__6_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[32]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[3]_i_1 
       (.I0(Count_Out_i0_carry_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[4]_i_1 
       (.I0(Count_Out_i0_carry_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[5]_i_1 
       (.I0(Count_Out_i0_carry__0_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[6]_i_1 
       (.I0(Count_Out_i0_carry__0_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[7]_i_1 
       (.I0(Count_Out_i0_carry__0_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[8]_i_1 
       (.I0(Count_Out_i0_carry__0_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[9]_i_1 
       (.I0(Count_Out_i0_carry__1_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[9]_i_1_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[31]_i_1__0_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[32]_i_2__0_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1_n_0 ),
        .D(\Count_Out_i[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_counter_ovf" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_14
   (Q,
    SR,
    E,
    Data_valid_reg,
    Wr_Lat_Start,
    Data_valid_reg1,
    rst_int_n,
    core_aclk);
  output [32:0]Q;
  output [0:0]SR;
  input [0:0]E;
  input Data_valid_reg;
  input Wr_Lat_Start;
  input Data_valid_reg1;
  input rst_int_n;
  input core_aclk;

  wire [32:1]Count_Out_i;
  wire Count_Out_i0_carry__0_i_1__0_n_0;
  wire Count_Out_i0_carry__0_i_2__0_n_0;
  wire Count_Out_i0_carry__0_i_3__0_n_0;
  wire Count_Out_i0_carry__0_i_4__0_n_0;
  wire Count_Out_i0_carry__0_n_0;
  wire Count_Out_i0_carry__0_n_1;
  wire Count_Out_i0_carry__0_n_2;
  wire Count_Out_i0_carry__0_n_3;
  wire Count_Out_i0_carry__1_i_1__0_n_0;
  wire Count_Out_i0_carry__1_i_2__0_n_0;
  wire Count_Out_i0_carry__1_i_3__0_n_0;
  wire Count_Out_i0_carry__1_i_4__0_n_0;
  wire Count_Out_i0_carry__1_n_0;
  wire Count_Out_i0_carry__1_n_1;
  wire Count_Out_i0_carry__1_n_2;
  wire Count_Out_i0_carry__1_n_3;
  wire Count_Out_i0_carry__2_i_1__0_n_0;
  wire Count_Out_i0_carry__2_i_2__0_n_0;
  wire Count_Out_i0_carry__2_i_3__0_n_0;
  wire Count_Out_i0_carry__2_i_4__0_n_0;
  wire Count_Out_i0_carry__2_n_0;
  wire Count_Out_i0_carry__2_n_1;
  wire Count_Out_i0_carry__2_n_2;
  wire Count_Out_i0_carry__2_n_3;
  wire Count_Out_i0_carry__3_i_1__0_n_0;
  wire Count_Out_i0_carry__3_i_2__0_n_0;
  wire Count_Out_i0_carry__3_i_3__0_n_0;
  wire Count_Out_i0_carry__3_i_4__0_n_0;
  wire Count_Out_i0_carry__3_n_0;
  wire Count_Out_i0_carry__3_n_1;
  wire Count_Out_i0_carry__3_n_2;
  wire Count_Out_i0_carry__3_n_3;
  wire Count_Out_i0_carry__4_i_1__0_n_0;
  wire Count_Out_i0_carry__4_i_2__0_n_0;
  wire Count_Out_i0_carry__4_i_3__0_n_0;
  wire Count_Out_i0_carry__4_i_4__0_n_0;
  wire Count_Out_i0_carry__4_n_0;
  wire Count_Out_i0_carry__4_n_1;
  wire Count_Out_i0_carry__4_n_2;
  wire Count_Out_i0_carry__4_n_3;
  wire Count_Out_i0_carry__5_i_1__0_n_0;
  wire Count_Out_i0_carry__5_i_2__0_n_0;
  wire Count_Out_i0_carry__5_i_3__0_n_0;
  wire Count_Out_i0_carry__5_i_4__0_n_0;
  wire Count_Out_i0_carry__5_n_0;
  wire Count_Out_i0_carry__5_n_1;
  wire Count_Out_i0_carry__5_n_2;
  wire Count_Out_i0_carry__5_n_3;
  wire Count_Out_i0_carry__6_i_1__0_n_0;
  wire Count_Out_i0_carry__6_i_2__0_n_0;
  wire Count_Out_i0_carry__6_i_3__0_n_0;
  wire Count_Out_i0_carry__6_i_4__0_n_0;
  wire Count_Out_i0_carry__6_n_1;
  wire Count_Out_i0_carry__6_n_2;
  wire Count_Out_i0_carry__6_n_3;
  wire Count_Out_i0_carry_i_1__0_n_0;
  wire Count_Out_i0_carry_i_2__0_n_0;
  wire Count_Out_i0_carry_i_3__0_n_0;
  wire Count_Out_i0_carry_i_4__0_n_0;
  wire Count_Out_i0_carry_n_0;
  wire Count_Out_i0_carry_n_1;
  wire Count_Out_i0_carry_n_2;
  wire Count_Out_i0_carry_n_3;
  wire \Count_Out_i[0]_i_1_n_0 ;
  wire \Count_Out_i[10]_i_1__0_n_0 ;
  wire \Count_Out_i[11]_i_1__0_n_0 ;
  wire \Count_Out_i[12]_i_1__0_n_0 ;
  wire \Count_Out_i[13]_i_1__0_n_0 ;
  wire \Count_Out_i[14]_i_1__0_n_0 ;
  wire \Count_Out_i[15]_i_1__0_n_0 ;
  wire \Count_Out_i[16]_i_1__0_n_0 ;
  wire \Count_Out_i[17]_i_1__0_n_0 ;
  wire \Count_Out_i[18]_i_1__0_n_0 ;
  wire \Count_Out_i[19]_i_1__0_n_0 ;
  wire \Count_Out_i[1]_i_1__0_n_0 ;
  wire \Count_Out_i[20]_i_1__0_n_0 ;
  wire \Count_Out_i[21]_i_1__0_n_0 ;
  wire \Count_Out_i[22]_i_1__0_n_0 ;
  wire \Count_Out_i[23]_i_1__0_n_0 ;
  wire \Count_Out_i[24]_i_1__0_n_0 ;
  wire \Count_Out_i[25]_i_1__0_n_0 ;
  wire \Count_Out_i[26]_i_1__0_n_0 ;
  wire \Count_Out_i[27]_i_1__0_n_0 ;
  wire \Count_Out_i[28]_i_1__0_n_0 ;
  wire \Count_Out_i[29]_i_1__0_n_0 ;
  wire \Count_Out_i[2]_i_1__0_n_0 ;
  wire \Count_Out_i[30]_i_1__0_n_0 ;
  wire \Count_Out_i[31]_i_1__1_n_0 ;
  wire \Count_Out_i[32]_i_1__0_n_0 ;
  wire \Count_Out_i[32]_i_2__1_n_0 ;
  wire \Count_Out_i[3]_i_1__0_n_0 ;
  wire \Count_Out_i[4]_i_1__0_n_0 ;
  wire \Count_Out_i[5]_i_1__0_n_0 ;
  wire \Count_Out_i[6]_i_1__0_n_0 ;
  wire \Count_Out_i[7]_i_1__0_n_0 ;
  wire \Count_Out_i[8]_i_1__0_n_0 ;
  wire \Count_Out_i[9]_i_1__0_n_0 ;
  wire Data_valid_reg;
  wire Data_valid_reg1;
  wire [0:0]E;
  wire [32:0]Q;
  wire [0:0]SR;
  wire Wr_Lat_Start;
  wire core_aclk;
  wire rst_int_n;
  wire [3:3]NLW_Count_Out_i0_carry__6_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry
       (.CI(1'b0),
        .CO({Count_Out_i0_carry_n_0,Count_Out_i0_carry_n_1,Count_Out_i0_carry_n_2,Count_Out_i0_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[4:1]),
        .S({Count_Out_i0_carry_i_1__0_n_0,Count_Out_i0_carry_i_2__0_n_0,Count_Out_i0_carry_i_3__0_n_0,Count_Out_i0_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__0
       (.CI(Count_Out_i0_carry_n_0),
        .CO({Count_Out_i0_carry__0_n_0,Count_Out_i0_carry__0_n_1,Count_Out_i0_carry__0_n_2,Count_Out_i0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[8:5]),
        .S({Count_Out_i0_carry__0_i_1__0_n_0,Count_Out_i0_carry__0_i_2__0_n_0,Count_Out_i0_carry__0_i_3__0_n_0,Count_Out_i0_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_1__0
       (.I0(Q[8]),
        .O(Count_Out_i0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_2__0
       (.I0(Q[7]),
        .O(Count_Out_i0_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_3__0
       (.I0(Q[6]),
        .O(Count_Out_i0_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_4__0
       (.I0(Q[5]),
        .O(Count_Out_i0_carry__0_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__1
       (.CI(Count_Out_i0_carry__0_n_0),
        .CO({Count_Out_i0_carry__1_n_0,Count_Out_i0_carry__1_n_1,Count_Out_i0_carry__1_n_2,Count_Out_i0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[12:9]),
        .S({Count_Out_i0_carry__1_i_1__0_n_0,Count_Out_i0_carry__1_i_2__0_n_0,Count_Out_i0_carry__1_i_3__0_n_0,Count_Out_i0_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_1__0
       (.I0(Q[12]),
        .O(Count_Out_i0_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_2__0
       (.I0(Q[11]),
        .O(Count_Out_i0_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_3__0
       (.I0(Q[10]),
        .O(Count_Out_i0_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_4__0
       (.I0(Q[9]),
        .O(Count_Out_i0_carry__1_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__2
       (.CI(Count_Out_i0_carry__1_n_0),
        .CO({Count_Out_i0_carry__2_n_0,Count_Out_i0_carry__2_n_1,Count_Out_i0_carry__2_n_2,Count_Out_i0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[16:13]),
        .S({Count_Out_i0_carry__2_i_1__0_n_0,Count_Out_i0_carry__2_i_2__0_n_0,Count_Out_i0_carry__2_i_3__0_n_0,Count_Out_i0_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_1__0
       (.I0(Q[16]),
        .O(Count_Out_i0_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_2__0
       (.I0(Q[15]),
        .O(Count_Out_i0_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_3__0
       (.I0(Q[14]),
        .O(Count_Out_i0_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_4__0
       (.I0(Q[13]),
        .O(Count_Out_i0_carry__2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__3
       (.CI(Count_Out_i0_carry__2_n_0),
        .CO({Count_Out_i0_carry__3_n_0,Count_Out_i0_carry__3_n_1,Count_Out_i0_carry__3_n_2,Count_Out_i0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[20:17]),
        .S({Count_Out_i0_carry__3_i_1__0_n_0,Count_Out_i0_carry__3_i_2__0_n_0,Count_Out_i0_carry__3_i_3__0_n_0,Count_Out_i0_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_1__0
       (.I0(Q[20]),
        .O(Count_Out_i0_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_2__0
       (.I0(Q[19]),
        .O(Count_Out_i0_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_3__0
       (.I0(Q[18]),
        .O(Count_Out_i0_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_4__0
       (.I0(Q[17]),
        .O(Count_Out_i0_carry__3_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__4
       (.CI(Count_Out_i0_carry__3_n_0),
        .CO({Count_Out_i0_carry__4_n_0,Count_Out_i0_carry__4_n_1,Count_Out_i0_carry__4_n_2,Count_Out_i0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[24:21]),
        .S({Count_Out_i0_carry__4_i_1__0_n_0,Count_Out_i0_carry__4_i_2__0_n_0,Count_Out_i0_carry__4_i_3__0_n_0,Count_Out_i0_carry__4_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_1__0
       (.I0(Q[24]),
        .O(Count_Out_i0_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_2__0
       (.I0(Q[23]),
        .O(Count_Out_i0_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_3__0
       (.I0(Q[22]),
        .O(Count_Out_i0_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_4__0
       (.I0(Q[21]),
        .O(Count_Out_i0_carry__4_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__5
       (.CI(Count_Out_i0_carry__4_n_0),
        .CO({Count_Out_i0_carry__5_n_0,Count_Out_i0_carry__5_n_1,Count_Out_i0_carry__5_n_2,Count_Out_i0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[28:25]),
        .S({Count_Out_i0_carry__5_i_1__0_n_0,Count_Out_i0_carry__5_i_2__0_n_0,Count_Out_i0_carry__5_i_3__0_n_0,Count_Out_i0_carry__5_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_1__0
       (.I0(Q[28]),
        .O(Count_Out_i0_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_2__0
       (.I0(Q[27]),
        .O(Count_Out_i0_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_3__0
       (.I0(Q[26]),
        .O(Count_Out_i0_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_4__0
       (.I0(Q[25]),
        .O(Count_Out_i0_carry__5_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__6
       (.CI(Count_Out_i0_carry__5_n_0),
        .CO({NLW_Count_Out_i0_carry__6_CO_UNCONNECTED[3],Count_Out_i0_carry__6_n_1,Count_Out_i0_carry__6_n_2,Count_Out_i0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[32:29]),
        .S({Count_Out_i0_carry__6_i_1__0_n_0,Count_Out_i0_carry__6_i_2__0_n_0,Count_Out_i0_carry__6_i_3__0_n_0,Count_Out_i0_carry__6_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_1__0
       (.I0(Q[32]),
        .O(Count_Out_i0_carry__6_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_2__0
       (.I0(Q[31]),
        .O(Count_Out_i0_carry__6_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_3__0
       (.I0(Q[30]),
        .O(Count_Out_i0_carry__6_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_4__0
       (.I0(Q[29]),
        .O(Count_Out_i0_carry__6_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_1__0
       (.I0(Q[4]),
        .O(Count_Out_i0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_2__0
       (.I0(Q[3]),
        .O(Count_Out_i0_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_3__0
       (.I0(Q[2]),
        .O(Count_Out_i0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_4__0
       (.I0(Q[1]),
        .O(Count_Out_i0_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    \Count_Out_i[0]_i_1 
       (.I0(Q[0]),
        .I1(rst_int_n),
        .O(\Count_Out_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[10]_i_1__0 
       (.I0(Count_Out_i[10]),
        .I1(rst_int_n),
        .O(\Count_Out_i[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[11]_i_1__0 
       (.I0(Count_Out_i[11]),
        .I1(rst_int_n),
        .O(\Count_Out_i[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[12]_i_1__0 
       (.I0(Count_Out_i[12]),
        .I1(rst_int_n),
        .O(\Count_Out_i[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[13]_i_1__0 
       (.I0(Count_Out_i[13]),
        .I1(rst_int_n),
        .O(\Count_Out_i[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[14]_i_1__0 
       (.I0(Count_Out_i[14]),
        .I1(rst_int_n),
        .O(\Count_Out_i[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[15]_i_1__0 
       (.I0(Count_Out_i[15]),
        .I1(rst_int_n),
        .O(\Count_Out_i[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[16]_i_1__0 
       (.I0(Count_Out_i[16]),
        .I1(rst_int_n),
        .O(\Count_Out_i[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[17]_i_1__0 
       (.I0(Count_Out_i[17]),
        .I1(rst_int_n),
        .O(\Count_Out_i[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[18]_i_1__0 
       (.I0(Count_Out_i[18]),
        .I1(rst_int_n),
        .O(\Count_Out_i[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[19]_i_1__0 
       (.I0(Count_Out_i[19]),
        .I1(rst_int_n),
        .O(\Count_Out_i[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[1]_i_1__0 
       (.I0(Count_Out_i[1]),
        .I1(rst_int_n),
        .O(\Count_Out_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[20]_i_1__0 
       (.I0(Count_Out_i[20]),
        .I1(rst_int_n),
        .O(\Count_Out_i[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[21]_i_1__0 
       (.I0(Count_Out_i[21]),
        .I1(rst_int_n),
        .O(\Count_Out_i[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[22]_i_1__0 
       (.I0(Count_Out_i[22]),
        .I1(rst_int_n),
        .O(\Count_Out_i[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[23]_i_1__0 
       (.I0(Count_Out_i[23]),
        .I1(rst_int_n),
        .O(\Count_Out_i[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[24]_i_1__0 
       (.I0(Count_Out_i[24]),
        .I1(rst_int_n),
        .O(\Count_Out_i[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[25]_i_1__0 
       (.I0(Count_Out_i[25]),
        .I1(rst_int_n),
        .O(\Count_Out_i[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[26]_i_1__0 
       (.I0(Count_Out_i[26]),
        .I1(rst_int_n),
        .O(\Count_Out_i[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[27]_i_1__0 
       (.I0(Count_Out_i[27]),
        .I1(rst_int_n),
        .O(\Count_Out_i[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[28]_i_1__0 
       (.I0(Count_Out_i[28]),
        .I1(rst_int_n),
        .O(\Count_Out_i[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[29]_i_1__0 
       (.I0(Count_Out_i[29]),
        .I1(rst_int_n),
        .O(\Count_Out_i[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[2]_i_1__0 
       (.I0(Count_Out_i[2]),
        .I1(rst_int_n),
        .O(\Count_Out_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[30]_i_1__0 
       (.I0(Count_Out_i[30]),
        .I1(rst_int_n),
        .O(\Count_Out_i[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[31]_i_1__1 
       (.I0(Count_Out_i[31]),
        .I1(rst_int_n),
        .O(\Count_Out_i[31]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h8A80FFFF)) 
    \Count_Out_i[32]_i_1__0 
       (.I0(E),
        .I1(Data_valid_reg),
        .I2(Wr_Lat_Start),
        .I3(Data_valid_reg1),
        .I4(rst_int_n),
        .O(\Count_Out_i[32]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[32]_i_2__1 
       (.I0(Count_Out_i[32]),
        .I1(rst_int_n),
        .O(\Count_Out_i[32]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[3]_i_1__0 
       (.I0(Count_Out_i[3]),
        .I1(rst_int_n),
        .O(\Count_Out_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[4]_i_1__0 
       (.I0(Count_Out_i[4]),
        .I1(rst_int_n),
        .O(\Count_Out_i[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[5]_i_1__0 
       (.I0(Count_Out_i[5]),
        .I1(rst_int_n),
        .O(\Count_Out_i[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[6]_i_1__0 
       (.I0(Count_Out_i[6]),
        .I1(rst_int_n),
        .O(\Count_Out_i[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[7]_i_1__0 
       (.I0(Count_Out_i[7]),
        .I1(rst_int_n),
        .O(\Count_Out_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[8]_i_1__0 
       (.I0(Count_Out_i[8]),
        .I1(rst_int_n),
        .O(\Count_Out_i[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[9]_i_1__0 
       (.I0(Count_Out_i[9]),
        .I1(rst_int_n),
        .O(\Count_Out_i[9]_i_1__0_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[12]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[13]_i_1__0_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[14]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[15]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[16]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[17]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[18]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[19]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[20]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[21]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[22]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[23]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[24]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[25]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[26]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[27]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[28]_i_1__0_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[29]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[30]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[31]_i_1__1_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[32]_i_2__1_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \s_level_out_bus_d1_cdc_to[1]_i_1 
       (.I0(rst_int_n),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_counter_ovf" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_4
   (Q,
    SR,
    E,
    Data_valid_reg,
    Wr_Lat_Start,
    Data_valid_reg1,
    rst_int_n,
    core_aclk);
  output [32:0]Q;
  output [0:0]SR;
  input [0:0]E;
  input Data_valid_reg;
  input Wr_Lat_Start;
  input Data_valid_reg1;
  input rst_int_n;
  input core_aclk;

  wire [32:1]Count_Out_i;
  wire Count_Out_i0_carry__0_i_1__4_n_0;
  wire Count_Out_i0_carry__0_i_2__4_n_0;
  wire Count_Out_i0_carry__0_i_3__4_n_0;
  wire Count_Out_i0_carry__0_i_4__4_n_0;
  wire Count_Out_i0_carry__0_n_0;
  wire Count_Out_i0_carry__0_n_1;
  wire Count_Out_i0_carry__0_n_2;
  wire Count_Out_i0_carry__0_n_3;
  wire Count_Out_i0_carry__1_i_1__4_n_0;
  wire Count_Out_i0_carry__1_i_2__4_n_0;
  wire Count_Out_i0_carry__1_i_3__4_n_0;
  wire Count_Out_i0_carry__1_i_4__4_n_0;
  wire Count_Out_i0_carry__1_n_0;
  wire Count_Out_i0_carry__1_n_1;
  wire Count_Out_i0_carry__1_n_2;
  wire Count_Out_i0_carry__1_n_3;
  wire Count_Out_i0_carry__2_i_1__4_n_0;
  wire Count_Out_i0_carry__2_i_2__4_n_0;
  wire Count_Out_i0_carry__2_i_3__4_n_0;
  wire Count_Out_i0_carry__2_i_4__4_n_0;
  wire Count_Out_i0_carry__2_n_0;
  wire Count_Out_i0_carry__2_n_1;
  wire Count_Out_i0_carry__2_n_2;
  wire Count_Out_i0_carry__2_n_3;
  wire Count_Out_i0_carry__3_i_1__4_n_0;
  wire Count_Out_i0_carry__3_i_2__4_n_0;
  wire Count_Out_i0_carry__3_i_3__4_n_0;
  wire Count_Out_i0_carry__3_i_4__4_n_0;
  wire Count_Out_i0_carry__3_n_0;
  wire Count_Out_i0_carry__3_n_1;
  wire Count_Out_i0_carry__3_n_2;
  wire Count_Out_i0_carry__3_n_3;
  wire Count_Out_i0_carry__4_i_1__4_n_0;
  wire Count_Out_i0_carry__4_i_2__4_n_0;
  wire Count_Out_i0_carry__4_i_3__4_n_0;
  wire Count_Out_i0_carry__4_i_4__4_n_0;
  wire Count_Out_i0_carry__4_n_0;
  wire Count_Out_i0_carry__4_n_1;
  wire Count_Out_i0_carry__4_n_2;
  wire Count_Out_i0_carry__4_n_3;
  wire Count_Out_i0_carry__5_i_1__4_n_0;
  wire Count_Out_i0_carry__5_i_2__4_n_0;
  wire Count_Out_i0_carry__5_i_3__4_n_0;
  wire Count_Out_i0_carry__5_i_4__4_n_0;
  wire Count_Out_i0_carry__5_n_0;
  wire Count_Out_i0_carry__5_n_1;
  wire Count_Out_i0_carry__5_n_2;
  wire Count_Out_i0_carry__5_n_3;
  wire Count_Out_i0_carry__6_i_1__4_n_0;
  wire Count_Out_i0_carry__6_i_2__4_n_0;
  wire Count_Out_i0_carry__6_i_3__4_n_0;
  wire Count_Out_i0_carry__6_i_4__4_n_0;
  wire Count_Out_i0_carry__6_n_1;
  wire Count_Out_i0_carry__6_n_2;
  wire Count_Out_i0_carry__6_n_3;
  wire Count_Out_i0_carry_i_1__4_n_0;
  wire Count_Out_i0_carry_i_2__4_n_0;
  wire Count_Out_i0_carry_i_3__4_n_0;
  wire Count_Out_i0_carry_i_4__4_n_0;
  wire Count_Out_i0_carry_n_0;
  wire Count_Out_i0_carry_n_1;
  wire Count_Out_i0_carry_n_2;
  wire Count_Out_i0_carry_n_3;
  wire \Count_Out_i[0]_i_1__3_n_0 ;
  wire \Count_Out_i[10]_i_1__4_n_0 ;
  wire \Count_Out_i[11]_i_1__4_n_0 ;
  wire \Count_Out_i[12]_i_1__4_n_0 ;
  wire \Count_Out_i[13]_i_1__4_n_0 ;
  wire \Count_Out_i[14]_i_1__4_n_0 ;
  wire \Count_Out_i[15]_i_1__4_n_0 ;
  wire \Count_Out_i[16]_i_1__4_n_0 ;
  wire \Count_Out_i[17]_i_1__4_n_0 ;
  wire \Count_Out_i[18]_i_1__4_n_0 ;
  wire \Count_Out_i[19]_i_1__4_n_0 ;
  wire \Count_Out_i[1]_i_1__4_n_0 ;
  wire \Count_Out_i[20]_i_1__4_n_0 ;
  wire \Count_Out_i[21]_i_1__4_n_0 ;
  wire \Count_Out_i[22]_i_1__4_n_0 ;
  wire \Count_Out_i[23]_i_1__4_n_0 ;
  wire \Count_Out_i[24]_i_1__4_n_0 ;
  wire \Count_Out_i[25]_i_1__4_n_0 ;
  wire \Count_Out_i[26]_i_1__4_n_0 ;
  wire \Count_Out_i[27]_i_1__4_n_0 ;
  wire \Count_Out_i[28]_i_1__4_n_0 ;
  wire \Count_Out_i[29]_i_1__4_n_0 ;
  wire \Count_Out_i[2]_i_1__4_n_0 ;
  wire \Count_Out_i[30]_i_1__4_n_0 ;
  wire \Count_Out_i[31]_i_1__5_n_0 ;
  wire \Count_Out_i[32]_i_1__4_n_0 ;
  wire \Count_Out_i[32]_i_2__5_n_0 ;
  wire \Count_Out_i[3]_i_1__4_n_0 ;
  wire \Count_Out_i[4]_i_1__4_n_0 ;
  wire \Count_Out_i[5]_i_1__4_n_0 ;
  wire \Count_Out_i[6]_i_1__4_n_0 ;
  wire \Count_Out_i[7]_i_1__4_n_0 ;
  wire \Count_Out_i[8]_i_1__4_n_0 ;
  wire \Count_Out_i[9]_i_1__4_n_0 ;
  wire Data_valid_reg;
  wire Data_valid_reg1;
  wire [0:0]E;
  wire [32:0]Q;
  wire [0:0]SR;
  wire Wr_Lat_Start;
  wire core_aclk;
  wire rst_int_n;
  wire [3:3]NLW_Count_Out_i0_carry__6_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry
       (.CI(1'b0),
        .CO({Count_Out_i0_carry_n_0,Count_Out_i0_carry_n_1,Count_Out_i0_carry_n_2,Count_Out_i0_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[4:1]),
        .S({Count_Out_i0_carry_i_1__4_n_0,Count_Out_i0_carry_i_2__4_n_0,Count_Out_i0_carry_i_3__4_n_0,Count_Out_i0_carry_i_4__4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__0
       (.CI(Count_Out_i0_carry_n_0),
        .CO({Count_Out_i0_carry__0_n_0,Count_Out_i0_carry__0_n_1,Count_Out_i0_carry__0_n_2,Count_Out_i0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[8:5]),
        .S({Count_Out_i0_carry__0_i_1__4_n_0,Count_Out_i0_carry__0_i_2__4_n_0,Count_Out_i0_carry__0_i_3__4_n_0,Count_Out_i0_carry__0_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_1__4
       (.I0(Q[8]),
        .O(Count_Out_i0_carry__0_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_2__4
       (.I0(Q[7]),
        .O(Count_Out_i0_carry__0_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_3__4
       (.I0(Q[6]),
        .O(Count_Out_i0_carry__0_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_4__4
       (.I0(Q[5]),
        .O(Count_Out_i0_carry__0_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__1
       (.CI(Count_Out_i0_carry__0_n_0),
        .CO({Count_Out_i0_carry__1_n_0,Count_Out_i0_carry__1_n_1,Count_Out_i0_carry__1_n_2,Count_Out_i0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[12:9]),
        .S({Count_Out_i0_carry__1_i_1__4_n_0,Count_Out_i0_carry__1_i_2__4_n_0,Count_Out_i0_carry__1_i_3__4_n_0,Count_Out_i0_carry__1_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_1__4
       (.I0(Q[12]),
        .O(Count_Out_i0_carry__1_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_2__4
       (.I0(Q[11]),
        .O(Count_Out_i0_carry__1_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_3__4
       (.I0(Q[10]),
        .O(Count_Out_i0_carry__1_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_4__4
       (.I0(Q[9]),
        .O(Count_Out_i0_carry__1_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__2
       (.CI(Count_Out_i0_carry__1_n_0),
        .CO({Count_Out_i0_carry__2_n_0,Count_Out_i0_carry__2_n_1,Count_Out_i0_carry__2_n_2,Count_Out_i0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[16:13]),
        .S({Count_Out_i0_carry__2_i_1__4_n_0,Count_Out_i0_carry__2_i_2__4_n_0,Count_Out_i0_carry__2_i_3__4_n_0,Count_Out_i0_carry__2_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_1__4
       (.I0(Q[16]),
        .O(Count_Out_i0_carry__2_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_2__4
       (.I0(Q[15]),
        .O(Count_Out_i0_carry__2_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_3__4
       (.I0(Q[14]),
        .O(Count_Out_i0_carry__2_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_4__4
       (.I0(Q[13]),
        .O(Count_Out_i0_carry__2_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__3
       (.CI(Count_Out_i0_carry__2_n_0),
        .CO({Count_Out_i0_carry__3_n_0,Count_Out_i0_carry__3_n_1,Count_Out_i0_carry__3_n_2,Count_Out_i0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[20:17]),
        .S({Count_Out_i0_carry__3_i_1__4_n_0,Count_Out_i0_carry__3_i_2__4_n_0,Count_Out_i0_carry__3_i_3__4_n_0,Count_Out_i0_carry__3_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_1__4
       (.I0(Q[20]),
        .O(Count_Out_i0_carry__3_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_2__4
       (.I0(Q[19]),
        .O(Count_Out_i0_carry__3_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_3__4
       (.I0(Q[18]),
        .O(Count_Out_i0_carry__3_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_4__4
       (.I0(Q[17]),
        .O(Count_Out_i0_carry__3_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__4
       (.CI(Count_Out_i0_carry__3_n_0),
        .CO({Count_Out_i0_carry__4_n_0,Count_Out_i0_carry__4_n_1,Count_Out_i0_carry__4_n_2,Count_Out_i0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[24:21]),
        .S({Count_Out_i0_carry__4_i_1__4_n_0,Count_Out_i0_carry__4_i_2__4_n_0,Count_Out_i0_carry__4_i_3__4_n_0,Count_Out_i0_carry__4_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_1__4
       (.I0(Q[24]),
        .O(Count_Out_i0_carry__4_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_2__4
       (.I0(Q[23]),
        .O(Count_Out_i0_carry__4_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_3__4
       (.I0(Q[22]),
        .O(Count_Out_i0_carry__4_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_4__4
       (.I0(Q[21]),
        .O(Count_Out_i0_carry__4_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__5
       (.CI(Count_Out_i0_carry__4_n_0),
        .CO({Count_Out_i0_carry__5_n_0,Count_Out_i0_carry__5_n_1,Count_Out_i0_carry__5_n_2,Count_Out_i0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[28:25]),
        .S({Count_Out_i0_carry__5_i_1__4_n_0,Count_Out_i0_carry__5_i_2__4_n_0,Count_Out_i0_carry__5_i_3__4_n_0,Count_Out_i0_carry__5_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_1__4
       (.I0(Q[28]),
        .O(Count_Out_i0_carry__5_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_2__4
       (.I0(Q[27]),
        .O(Count_Out_i0_carry__5_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_3__4
       (.I0(Q[26]),
        .O(Count_Out_i0_carry__5_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_4__4
       (.I0(Q[25]),
        .O(Count_Out_i0_carry__5_i_4__4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__6
       (.CI(Count_Out_i0_carry__5_n_0),
        .CO({NLW_Count_Out_i0_carry__6_CO_UNCONNECTED[3],Count_Out_i0_carry__6_n_1,Count_Out_i0_carry__6_n_2,Count_Out_i0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[32:29]),
        .S({Count_Out_i0_carry__6_i_1__4_n_0,Count_Out_i0_carry__6_i_2__4_n_0,Count_Out_i0_carry__6_i_3__4_n_0,Count_Out_i0_carry__6_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_1__4
       (.I0(Q[32]),
        .O(Count_Out_i0_carry__6_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_2__4
       (.I0(Q[31]),
        .O(Count_Out_i0_carry__6_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_3__4
       (.I0(Q[30]),
        .O(Count_Out_i0_carry__6_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_4__4
       (.I0(Q[29]),
        .O(Count_Out_i0_carry__6_i_4__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_1__4
       (.I0(Q[4]),
        .O(Count_Out_i0_carry_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_2__4
       (.I0(Q[3]),
        .O(Count_Out_i0_carry_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_3__4
       (.I0(Q[2]),
        .O(Count_Out_i0_carry_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_4__4
       (.I0(Q[1]),
        .O(Count_Out_i0_carry_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    \Count_Out_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(rst_int_n),
        .O(\Count_Out_i[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[10]_i_1__4 
       (.I0(Count_Out_i[10]),
        .I1(rst_int_n),
        .O(\Count_Out_i[10]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[11]_i_1__4 
       (.I0(Count_Out_i[11]),
        .I1(rst_int_n),
        .O(\Count_Out_i[11]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[12]_i_1__4 
       (.I0(Count_Out_i[12]),
        .I1(rst_int_n),
        .O(\Count_Out_i[12]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[13]_i_1__4 
       (.I0(Count_Out_i[13]),
        .I1(rst_int_n),
        .O(\Count_Out_i[13]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[14]_i_1__4 
       (.I0(Count_Out_i[14]),
        .I1(rst_int_n),
        .O(\Count_Out_i[14]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[15]_i_1__4 
       (.I0(Count_Out_i[15]),
        .I1(rst_int_n),
        .O(\Count_Out_i[15]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[16]_i_1__4 
       (.I0(Count_Out_i[16]),
        .I1(rst_int_n),
        .O(\Count_Out_i[16]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[17]_i_1__4 
       (.I0(Count_Out_i[17]),
        .I1(rst_int_n),
        .O(\Count_Out_i[17]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[18]_i_1__4 
       (.I0(Count_Out_i[18]),
        .I1(rst_int_n),
        .O(\Count_Out_i[18]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[19]_i_1__4 
       (.I0(Count_Out_i[19]),
        .I1(rst_int_n),
        .O(\Count_Out_i[19]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[1]_i_1__4 
       (.I0(Count_Out_i[1]),
        .I1(rst_int_n),
        .O(\Count_Out_i[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[20]_i_1__4 
       (.I0(Count_Out_i[20]),
        .I1(rst_int_n),
        .O(\Count_Out_i[20]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[21]_i_1__4 
       (.I0(Count_Out_i[21]),
        .I1(rst_int_n),
        .O(\Count_Out_i[21]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[22]_i_1__4 
       (.I0(Count_Out_i[22]),
        .I1(rst_int_n),
        .O(\Count_Out_i[22]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[23]_i_1__4 
       (.I0(Count_Out_i[23]),
        .I1(rst_int_n),
        .O(\Count_Out_i[23]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[24]_i_1__4 
       (.I0(Count_Out_i[24]),
        .I1(rst_int_n),
        .O(\Count_Out_i[24]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[25]_i_1__4 
       (.I0(Count_Out_i[25]),
        .I1(rst_int_n),
        .O(\Count_Out_i[25]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[26]_i_1__4 
       (.I0(Count_Out_i[26]),
        .I1(rst_int_n),
        .O(\Count_Out_i[26]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[27]_i_1__4 
       (.I0(Count_Out_i[27]),
        .I1(rst_int_n),
        .O(\Count_Out_i[27]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[28]_i_1__4 
       (.I0(Count_Out_i[28]),
        .I1(rst_int_n),
        .O(\Count_Out_i[28]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[29]_i_1__4 
       (.I0(Count_Out_i[29]),
        .I1(rst_int_n),
        .O(\Count_Out_i[29]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[2]_i_1__4 
       (.I0(Count_Out_i[2]),
        .I1(rst_int_n),
        .O(\Count_Out_i[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[30]_i_1__4 
       (.I0(Count_Out_i[30]),
        .I1(rst_int_n),
        .O(\Count_Out_i[30]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[31]_i_1__5 
       (.I0(Count_Out_i[31]),
        .I1(rst_int_n),
        .O(\Count_Out_i[31]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h8A80FFFF)) 
    \Count_Out_i[32]_i_1__4 
       (.I0(E),
        .I1(Data_valid_reg),
        .I2(Wr_Lat_Start),
        .I3(Data_valid_reg1),
        .I4(rst_int_n),
        .O(\Count_Out_i[32]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[32]_i_2__5 
       (.I0(Count_Out_i[32]),
        .I1(rst_int_n),
        .O(\Count_Out_i[32]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[3]_i_1__4 
       (.I0(Count_Out_i[3]),
        .I1(rst_int_n),
        .O(\Count_Out_i[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[4]_i_1__4 
       (.I0(Count_Out_i[4]),
        .I1(rst_int_n),
        .O(\Count_Out_i[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[5]_i_1__4 
       (.I0(Count_Out_i[5]),
        .I1(rst_int_n),
        .O(\Count_Out_i[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[6]_i_1__4 
       (.I0(Count_Out_i[6]),
        .I1(rst_int_n),
        .O(\Count_Out_i[6]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[7]_i_1__4 
       (.I0(Count_Out_i[7]),
        .I1(rst_int_n),
        .O(\Count_Out_i[7]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[8]_i_1__4 
       (.I0(Count_Out_i[8]),
        .I1(rst_int_n),
        .O(\Count_Out_i[8]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[9]_i_1__4 
       (.I0(Count_Out_i[9]),
        .I1(rst_int_n),
        .O(\Count_Out_i[9]_i_1__4_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[10]_i_1__4_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[11]_i_1__4_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[12]_i_1__4_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[13]_i_1__4_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[14]_i_1__4_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[15]_i_1__4_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[16]_i_1__4_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[17]_i_1__4_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[18]_i_1__4_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[19]_i_1__4_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[1]_i_1__4_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[20]_i_1__4_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[21]_i_1__4_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[22]_i_1__4_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[23]_i_1__4_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[24]_i_1__4_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[25]_i_1__4_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[26]_i_1__4_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[27]_i_1__4_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[28]_i_1__4_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[29]_i_1__4_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[2]_i_1__4_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[30]_i_1__4_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[31]_i_1__5_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[32]_i_2__5_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[3]_i_1__4_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[4]_i_1__4_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[5]_i_1__4_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[6]_i_1__4_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[7]_i_1__4_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[8]_i_1__4_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__4_n_0 ),
        .D(\Count_Out_i[9]_i_1__4_n_0 ),
        .Q(Q[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \s_level_out_bus_d1_cdc_to[1]_i_1__1 
       (.I0(rst_int_n),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_counter_ovf" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_6
   (Q,
    Rd_Lat_Start,
    Data_valid_reg,
    out,
    Ext_Trig_Metric_en_reg,
    rst_int_n,
    SR,
    core_aclk);
  output [32:0]Q;
  input Rd_Lat_Start;
  input Data_valid_reg;
  input [1:0]out;
  input Ext_Trig_Metric_en_reg;
  input rst_int_n;
  input [0:0]SR;
  input core_aclk;

  wire Count_Out_i0_carry__0_i_1__3_n_0;
  wire Count_Out_i0_carry__0_i_2__3_n_0;
  wire Count_Out_i0_carry__0_i_3__3_n_0;
  wire Count_Out_i0_carry__0_i_4__3_n_0;
  wire Count_Out_i0_carry__0_n_0;
  wire Count_Out_i0_carry__0_n_1;
  wire Count_Out_i0_carry__0_n_2;
  wire Count_Out_i0_carry__0_n_3;
  wire Count_Out_i0_carry__0_n_4;
  wire Count_Out_i0_carry__0_n_5;
  wire Count_Out_i0_carry__0_n_6;
  wire Count_Out_i0_carry__0_n_7;
  wire Count_Out_i0_carry__1_i_1__3_n_0;
  wire Count_Out_i0_carry__1_i_2__3_n_0;
  wire Count_Out_i0_carry__1_i_3__3_n_0;
  wire Count_Out_i0_carry__1_i_4__3_n_0;
  wire Count_Out_i0_carry__1_n_0;
  wire Count_Out_i0_carry__1_n_1;
  wire Count_Out_i0_carry__1_n_2;
  wire Count_Out_i0_carry__1_n_3;
  wire Count_Out_i0_carry__1_n_4;
  wire Count_Out_i0_carry__1_n_5;
  wire Count_Out_i0_carry__1_n_6;
  wire Count_Out_i0_carry__1_n_7;
  wire Count_Out_i0_carry__2_i_1__3_n_0;
  wire Count_Out_i0_carry__2_i_2__3_n_0;
  wire Count_Out_i0_carry__2_i_3__3_n_0;
  wire Count_Out_i0_carry__2_i_4__3_n_0;
  wire Count_Out_i0_carry__2_n_0;
  wire Count_Out_i0_carry__2_n_1;
  wire Count_Out_i0_carry__2_n_2;
  wire Count_Out_i0_carry__2_n_3;
  wire Count_Out_i0_carry__2_n_4;
  wire Count_Out_i0_carry__2_n_5;
  wire Count_Out_i0_carry__2_n_6;
  wire Count_Out_i0_carry__2_n_7;
  wire Count_Out_i0_carry__3_i_1__3_n_0;
  wire Count_Out_i0_carry__3_i_2__3_n_0;
  wire Count_Out_i0_carry__3_i_3__3_n_0;
  wire Count_Out_i0_carry__3_i_4__3_n_0;
  wire Count_Out_i0_carry__3_n_0;
  wire Count_Out_i0_carry__3_n_1;
  wire Count_Out_i0_carry__3_n_2;
  wire Count_Out_i0_carry__3_n_3;
  wire Count_Out_i0_carry__3_n_4;
  wire Count_Out_i0_carry__3_n_5;
  wire Count_Out_i0_carry__3_n_6;
  wire Count_Out_i0_carry__3_n_7;
  wire Count_Out_i0_carry__4_i_1__3_n_0;
  wire Count_Out_i0_carry__4_i_2__3_n_0;
  wire Count_Out_i0_carry__4_i_3__3_n_0;
  wire Count_Out_i0_carry__4_i_4__3_n_0;
  wire Count_Out_i0_carry__4_n_0;
  wire Count_Out_i0_carry__4_n_1;
  wire Count_Out_i0_carry__4_n_2;
  wire Count_Out_i0_carry__4_n_3;
  wire Count_Out_i0_carry__4_n_4;
  wire Count_Out_i0_carry__4_n_5;
  wire Count_Out_i0_carry__4_n_6;
  wire Count_Out_i0_carry__4_n_7;
  wire Count_Out_i0_carry__5_i_1__3_n_0;
  wire Count_Out_i0_carry__5_i_2__3_n_0;
  wire Count_Out_i0_carry__5_i_3__3_n_0;
  wire Count_Out_i0_carry__5_i_4__3_n_0;
  wire Count_Out_i0_carry__5_n_0;
  wire Count_Out_i0_carry__5_n_1;
  wire Count_Out_i0_carry__5_n_2;
  wire Count_Out_i0_carry__5_n_3;
  wire Count_Out_i0_carry__5_n_4;
  wire Count_Out_i0_carry__5_n_5;
  wire Count_Out_i0_carry__5_n_6;
  wire Count_Out_i0_carry__5_n_7;
  wire Count_Out_i0_carry__6_i_1__3_n_0;
  wire Count_Out_i0_carry__6_i_2__3_n_0;
  wire Count_Out_i0_carry__6_i_3__3_n_0;
  wire Count_Out_i0_carry__6_i_4__3_n_0;
  wire Count_Out_i0_carry__6_n_1;
  wire Count_Out_i0_carry__6_n_2;
  wire Count_Out_i0_carry__6_n_3;
  wire Count_Out_i0_carry__6_n_4;
  wire Count_Out_i0_carry__6_n_5;
  wire Count_Out_i0_carry__6_n_6;
  wire Count_Out_i0_carry__6_n_7;
  wire Count_Out_i0_carry_i_1__3_n_0;
  wire Count_Out_i0_carry_i_2__3_n_0;
  wire Count_Out_i0_carry_i_3__3_n_0;
  wire Count_Out_i0_carry_i_4__3_n_0;
  wire Count_Out_i0_carry_n_0;
  wire Count_Out_i0_carry_n_1;
  wire Count_Out_i0_carry_n_2;
  wire Count_Out_i0_carry_n_3;
  wire Count_Out_i0_carry_n_4;
  wire Count_Out_i0_carry_n_5;
  wire Count_Out_i0_carry_n_6;
  wire Count_Out_i0_carry_n_7;
  wire \Count_Out_i[0]_i_1__2_n_0 ;
  wire \Count_Out_i[10]_i_1__1_n_0 ;
  wire \Count_Out_i[11]_i_1__1_n_0 ;
  wire \Count_Out_i[12]_i_1__1_n_0 ;
  wire \Count_Out_i[13]_i_1__1_n_0 ;
  wire \Count_Out_i[14]_i_1__1_n_0 ;
  wire \Count_Out_i[15]_i_1__1_n_0 ;
  wire \Count_Out_i[16]_i_1__1_n_0 ;
  wire \Count_Out_i[17]_i_1__1_n_0 ;
  wire \Count_Out_i[18]_i_1__1_n_0 ;
  wire \Count_Out_i[19]_i_1__1_n_0 ;
  wire \Count_Out_i[1]_i_1__1_n_0 ;
  wire \Count_Out_i[20]_i_1__1_n_0 ;
  wire \Count_Out_i[21]_i_1__1_n_0 ;
  wire \Count_Out_i[22]_i_1__1_n_0 ;
  wire \Count_Out_i[23]_i_1__1_n_0 ;
  wire \Count_Out_i[24]_i_1__1_n_0 ;
  wire \Count_Out_i[25]_i_1__1_n_0 ;
  wire \Count_Out_i[26]_i_1__1_n_0 ;
  wire \Count_Out_i[27]_i_1__1_n_0 ;
  wire \Count_Out_i[28]_i_1__1_n_0 ;
  wire \Count_Out_i[29]_i_1__1_n_0 ;
  wire \Count_Out_i[2]_i_1__1_n_0 ;
  wire \Count_Out_i[30]_i_1__1_n_0 ;
  wire \Count_Out_i[31]_i_1__2_n_0 ;
  wire \Count_Out_i[32]_i_1__1_n_0 ;
  wire \Count_Out_i[32]_i_2__2_n_0 ;
  wire \Count_Out_i[3]_i_1__1_n_0 ;
  wire \Count_Out_i[4]_i_1__1_n_0 ;
  wire \Count_Out_i[5]_i_1__1_n_0 ;
  wire \Count_Out_i[6]_i_1__1_n_0 ;
  wire \Count_Out_i[7]_i_1__1_n_0 ;
  wire \Count_Out_i[8]_i_1__1_n_0 ;
  wire \Count_Out_i[9]_i_1__1_n_0 ;
  wire Data_valid_reg;
  wire Ext_Trig_Metric_en_reg;
  wire [32:0]Q;
  wire Rd_Lat_Start;
  wire [0:0]SR;
  wire core_aclk;
  wire [1:0]out;
  wire rst_int_n;
  wire [3:3]NLW_Count_Out_i0_carry__6_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry
       (.CI(1'b0),
        .CO({Count_Out_i0_carry_n_0,Count_Out_i0_carry_n_1,Count_Out_i0_carry_n_2,Count_Out_i0_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry_n_4,Count_Out_i0_carry_n_5,Count_Out_i0_carry_n_6,Count_Out_i0_carry_n_7}),
        .S({Count_Out_i0_carry_i_1__3_n_0,Count_Out_i0_carry_i_2__3_n_0,Count_Out_i0_carry_i_3__3_n_0,Count_Out_i0_carry_i_4__3_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__0
       (.CI(Count_Out_i0_carry_n_0),
        .CO({Count_Out_i0_carry__0_n_0,Count_Out_i0_carry__0_n_1,Count_Out_i0_carry__0_n_2,Count_Out_i0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__0_n_4,Count_Out_i0_carry__0_n_5,Count_Out_i0_carry__0_n_6,Count_Out_i0_carry__0_n_7}),
        .S({Count_Out_i0_carry__0_i_1__3_n_0,Count_Out_i0_carry__0_i_2__3_n_0,Count_Out_i0_carry__0_i_3__3_n_0,Count_Out_i0_carry__0_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_1__3
       (.I0(Q[8]),
        .O(Count_Out_i0_carry__0_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_2__3
       (.I0(Q[7]),
        .O(Count_Out_i0_carry__0_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_3__3
       (.I0(Q[6]),
        .O(Count_Out_i0_carry__0_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_4__3
       (.I0(Q[5]),
        .O(Count_Out_i0_carry__0_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__1
       (.CI(Count_Out_i0_carry__0_n_0),
        .CO({Count_Out_i0_carry__1_n_0,Count_Out_i0_carry__1_n_1,Count_Out_i0_carry__1_n_2,Count_Out_i0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__1_n_4,Count_Out_i0_carry__1_n_5,Count_Out_i0_carry__1_n_6,Count_Out_i0_carry__1_n_7}),
        .S({Count_Out_i0_carry__1_i_1__3_n_0,Count_Out_i0_carry__1_i_2__3_n_0,Count_Out_i0_carry__1_i_3__3_n_0,Count_Out_i0_carry__1_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_1__3
       (.I0(Q[12]),
        .O(Count_Out_i0_carry__1_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_2__3
       (.I0(Q[11]),
        .O(Count_Out_i0_carry__1_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_3__3
       (.I0(Q[10]),
        .O(Count_Out_i0_carry__1_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_4__3
       (.I0(Q[9]),
        .O(Count_Out_i0_carry__1_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__2
       (.CI(Count_Out_i0_carry__1_n_0),
        .CO({Count_Out_i0_carry__2_n_0,Count_Out_i0_carry__2_n_1,Count_Out_i0_carry__2_n_2,Count_Out_i0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__2_n_4,Count_Out_i0_carry__2_n_5,Count_Out_i0_carry__2_n_6,Count_Out_i0_carry__2_n_7}),
        .S({Count_Out_i0_carry__2_i_1__3_n_0,Count_Out_i0_carry__2_i_2__3_n_0,Count_Out_i0_carry__2_i_3__3_n_0,Count_Out_i0_carry__2_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_1__3
       (.I0(Q[16]),
        .O(Count_Out_i0_carry__2_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_2__3
       (.I0(Q[15]),
        .O(Count_Out_i0_carry__2_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_3__3
       (.I0(Q[14]),
        .O(Count_Out_i0_carry__2_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_4__3
       (.I0(Q[13]),
        .O(Count_Out_i0_carry__2_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__3
       (.CI(Count_Out_i0_carry__2_n_0),
        .CO({Count_Out_i0_carry__3_n_0,Count_Out_i0_carry__3_n_1,Count_Out_i0_carry__3_n_2,Count_Out_i0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__3_n_4,Count_Out_i0_carry__3_n_5,Count_Out_i0_carry__3_n_6,Count_Out_i0_carry__3_n_7}),
        .S({Count_Out_i0_carry__3_i_1__3_n_0,Count_Out_i0_carry__3_i_2__3_n_0,Count_Out_i0_carry__3_i_3__3_n_0,Count_Out_i0_carry__3_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_1__3
       (.I0(Q[20]),
        .O(Count_Out_i0_carry__3_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_2__3
       (.I0(Q[19]),
        .O(Count_Out_i0_carry__3_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_3__3
       (.I0(Q[18]),
        .O(Count_Out_i0_carry__3_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_4__3
       (.I0(Q[17]),
        .O(Count_Out_i0_carry__3_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__4
       (.CI(Count_Out_i0_carry__3_n_0),
        .CO({Count_Out_i0_carry__4_n_0,Count_Out_i0_carry__4_n_1,Count_Out_i0_carry__4_n_2,Count_Out_i0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__4_n_4,Count_Out_i0_carry__4_n_5,Count_Out_i0_carry__4_n_6,Count_Out_i0_carry__4_n_7}),
        .S({Count_Out_i0_carry__4_i_1__3_n_0,Count_Out_i0_carry__4_i_2__3_n_0,Count_Out_i0_carry__4_i_3__3_n_0,Count_Out_i0_carry__4_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_1__3
       (.I0(Q[24]),
        .O(Count_Out_i0_carry__4_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_2__3
       (.I0(Q[23]),
        .O(Count_Out_i0_carry__4_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_3__3
       (.I0(Q[22]),
        .O(Count_Out_i0_carry__4_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_4__3
       (.I0(Q[21]),
        .O(Count_Out_i0_carry__4_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__5
       (.CI(Count_Out_i0_carry__4_n_0),
        .CO({Count_Out_i0_carry__5_n_0,Count_Out_i0_carry__5_n_1,Count_Out_i0_carry__5_n_2,Count_Out_i0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__5_n_4,Count_Out_i0_carry__5_n_5,Count_Out_i0_carry__5_n_6,Count_Out_i0_carry__5_n_7}),
        .S({Count_Out_i0_carry__5_i_1__3_n_0,Count_Out_i0_carry__5_i_2__3_n_0,Count_Out_i0_carry__5_i_3__3_n_0,Count_Out_i0_carry__5_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_1__3
       (.I0(Q[28]),
        .O(Count_Out_i0_carry__5_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_2__3
       (.I0(Q[27]),
        .O(Count_Out_i0_carry__5_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_3__3
       (.I0(Q[26]),
        .O(Count_Out_i0_carry__5_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_4__3
       (.I0(Q[25]),
        .O(Count_Out_i0_carry__5_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__6
       (.CI(Count_Out_i0_carry__5_n_0),
        .CO({NLW_Count_Out_i0_carry__6_CO_UNCONNECTED[3],Count_Out_i0_carry__6_n_1,Count_Out_i0_carry__6_n_2,Count_Out_i0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__6_n_4,Count_Out_i0_carry__6_n_5,Count_Out_i0_carry__6_n_6,Count_Out_i0_carry__6_n_7}),
        .S({Count_Out_i0_carry__6_i_1__3_n_0,Count_Out_i0_carry__6_i_2__3_n_0,Count_Out_i0_carry__6_i_3__3_n_0,Count_Out_i0_carry__6_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_1__3
       (.I0(Q[32]),
        .O(Count_Out_i0_carry__6_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_2__3
       (.I0(Q[31]),
        .O(Count_Out_i0_carry__6_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_3__3
       (.I0(Q[30]),
        .O(Count_Out_i0_carry__6_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_4__3
       (.I0(Q[29]),
        .O(Count_Out_i0_carry__6_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_1__3
       (.I0(Q[4]),
        .O(Count_Out_i0_carry_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_2__3
       (.I0(Q[3]),
        .O(Count_Out_i0_carry_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_3__3
       (.I0(Q[2]),
        .O(Count_Out_i0_carry_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_4__3
       (.I0(Q[1]),
        .O(Count_Out_i0_carry_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    \Count_Out_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(rst_int_n),
        .O(\Count_Out_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[10]_i_1__1 
       (.I0(Count_Out_i0_carry__1_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[11]_i_1__1 
       (.I0(Count_Out_i0_carry__1_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[12]_i_1__1 
       (.I0(Count_Out_i0_carry__1_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[13]_i_1__1 
       (.I0(Count_Out_i0_carry__2_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[14]_i_1__1 
       (.I0(Count_Out_i0_carry__2_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[15]_i_1__1 
       (.I0(Count_Out_i0_carry__2_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[16]_i_1__1 
       (.I0(Count_Out_i0_carry__2_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[17]_i_1__1 
       (.I0(Count_Out_i0_carry__3_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[18]_i_1__1 
       (.I0(Count_Out_i0_carry__3_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[19]_i_1__1 
       (.I0(Count_Out_i0_carry__3_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[1]_i_1__1 
       (.I0(Count_Out_i0_carry_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[20]_i_1__1 
       (.I0(Count_Out_i0_carry__3_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[21]_i_1__1 
       (.I0(Count_Out_i0_carry__4_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[22]_i_1__1 
       (.I0(Count_Out_i0_carry__4_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[23]_i_1__1 
       (.I0(Count_Out_i0_carry__4_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[24]_i_1__1 
       (.I0(Count_Out_i0_carry__4_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[25]_i_1__1 
       (.I0(Count_Out_i0_carry__5_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[26]_i_1__1 
       (.I0(Count_Out_i0_carry__5_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[27]_i_1__1 
       (.I0(Count_Out_i0_carry__5_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[28]_i_1__1 
       (.I0(Count_Out_i0_carry__5_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[29]_i_1__1 
       (.I0(Count_Out_i0_carry__6_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[2]_i_1__1 
       (.I0(Count_Out_i0_carry_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[30]_i_1__1 
       (.I0(Count_Out_i0_carry__6_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[30]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[31]_i_1__2 
       (.I0(Count_Out_i0_carry__6_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[31]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E000E0FFFFFFFF)) 
    \Count_Out_i[32]_i_1__1 
       (.I0(Rd_Lat_Start),
        .I1(Data_valid_reg),
        .I2(out[0]),
        .I3(out[1]),
        .I4(Ext_Trig_Metric_en_reg),
        .I5(rst_int_n),
        .O(\Count_Out_i[32]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[32]_i_2__2 
       (.I0(Count_Out_i0_carry__6_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[32]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[3]_i_1__1 
       (.I0(Count_Out_i0_carry_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[4]_i_1__1 
       (.I0(Count_Out_i0_carry_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[5]_i_1__1 
       (.I0(Count_Out_i0_carry__0_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[6]_i_1__1 
       (.I0(Count_Out_i0_carry__0_n_6),
        .I1(rst_int_n),
        .O(\Count_Out_i[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[7]_i_1__1 
       (.I0(Count_Out_i0_carry__0_n_5),
        .I1(rst_int_n),
        .O(\Count_Out_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[8]_i_1__1 
       (.I0(Count_Out_i0_carry__0_n_4),
        .I1(rst_int_n),
        .O(\Count_Out_i[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[9]_i_1__1 
       (.I0(Count_Out_i0_carry__1_n_7),
        .I1(rst_int_n),
        .O(\Count_Out_i[9]_i_1__1_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[10]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[11]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[12]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[13]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[14]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[15]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[16]_i_1__1_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[17]_i_1__1_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[18]_i_1__1_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[19]_i_1__1_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[20]_i_1__1_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[21]_i_1__1_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[22]_i_1__1_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[23]_i_1__1_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[24]_i_1__1_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[25]_i_1__1_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[26]_i_1__1_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[27]_i_1__1_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[28]_i_1__1_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[29]_i_1__1_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[30]_i_1__1_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[31]_i_1__2_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[32]_i_2__2_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__1_n_0 ),
        .D(\Count_Out_i[9]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_counter_ovf" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_7
   (Q,
    SR,
    E,
    Data_valid_reg,
    Wr_Lat_Start,
    Data_valid_reg1,
    rst_int_n,
    core_aclk);
  output [32:0]Q;
  output [0:0]SR;
  input [0:0]E;
  input Data_valid_reg;
  input Wr_Lat_Start;
  input Data_valid_reg1;
  input rst_int_n;
  input core_aclk;

  wire [32:1]Count_Out_i;
  wire Count_Out_i0_carry__0_i_1__2_n_0;
  wire Count_Out_i0_carry__0_i_2__2_n_0;
  wire Count_Out_i0_carry__0_i_3__2_n_0;
  wire Count_Out_i0_carry__0_i_4__2_n_0;
  wire Count_Out_i0_carry__0_n_0;
  wire Count_Out_i0_carry__0_n_1;
  wire Count_Out_i0_carry__0_n_2;
  wire Count_Out_i0_carry__0_n_3;
  wire Count_Out_i0_carry__1_i_1__2_n_0;
  wire Count_Out_i0_carry__1_i_2__2_n_0;
  wire Count_Out_i0_carry__1_i_3__2_n_0;
  wire Count_Out_i0_carry__1_i_4__2_n_0;
  wire Count_Out_i0_carry__1_n_0;
  wire Count_Out_i0_carry__1_n_1;
  wire Count_Out_i0_carry__1_n_2;
  wire Count_Out_i0_carry__1_n_3;
  wire Count_Out_i0_carry__2_i_1__2_n_0;
  wire Count_Out_i0_carry__2_i_2__2_n_0;
  wire Count_Out_i0_carry__2_i_3__2_n_0;
  wire Count_Out_i0_carry__2_i_4__2_n_0;
  wire Count_Out_i0_carry__2_n_0;
  wire Count_Out_i0_carry__2_n_1;
  wire Count_Out_i0_carry__2_n_2;
  wire Count_Out_i0_carry__2_n_3;
  wire Count_Out_i0_carry__3_i_1__2_n_0;
  wire Count_Out_i0_carry__3_i_2__2_n_0;
  wire Count_Out_i0_carry__3_i_3__2_n_0;
  wire Count_Out_i0_carry__3_i_4__2_n_0;
  wire Count_Out_i0_carry__3_n_0;
  wire Count_Out_i0_carry__3_n_1;
  wire Count_Out_i0_carry__3_n_2;
  wire Count_Out_i0_carry__3_n_3;
  wire Count_Out_i0_carry__4_i_1__2_n_0;
  wire Count_Out_i0_carry__4_i_2__2_n_0;
  wire Count_Out_i0_carry__4_i_3__2_n_0;
  wire Count_Out_i0_carry__4_i_4__2_n_0;
  wire Count_Out_i0_carry__4_n_0;
  wire Count_Out_i0_carry__4_n_1;
  wire Count_Out_i0_carry__4_n_2;
  wire Count_Out_i0_carry__4_n_3;
  wire Count_Out_i0_carry__5_i_1__2_n_0;
  wire Count_Out_i0_carry__5_i_2__2_n_0;
  wire Count_Out_i0_carry__5_i_3__2_n_0;
  wire Count_Out_i0_carry__5_i_4__2_n_0;
  wire Count_Out_i0_carry__5_n_0;
  wire Count_Out_i0_carry__5_n_1;
  wire Count_Out_i0_carry__5_n_2;
  wire Count_Out_i0_carry__5_n_3;
  wire Count_Out_i0_carry__6_i_1__2_n_0;
  wire Count_Out_i0_carry__6_i_2__2_n_0;
  wire Count_Out_i0_carry__6_i_3__2_n_0;
  wire Count_Out_i0_carry__6_i_4__2_n_0;
  wire Count_Out_i0_carry__6_n_1;
  wire Count_Out_i0_carry__6_n_2;
  wire Count_Out_i0_carry__6_n_3;
  wire Count_Out_i0_carry_i_1__2_n_0;
  wire Count_Out_i0_carry_i_2__2_n_0;
  wire Count_Out_i0_carry_i_3__2_n_0;
  wire Count_Out_i0_carry_i_4__2_n_0;
  wire Count_Out_i0_carry_n_0;
  wire Count_Out_i0_carry_n_1;
  wire Count_Out_i0_carry_n_2;
  wire Count_Out_i0_carry_n_3;
  wire \Count_Out_i[0]_i_1__1_n_0 ;
  wire \Count_Out_i[10]_i_1__2_n_0 ;
  wire \Count_Out_i[11]_i_1__2_n_0 ;
  wire \Count_Out_i[12]_i_1__2_n_0 ;
  wire \Count_Out_i[13]_i_1__2_n_0 ;
  wire \Count_Out_i[14]_i_1__2_n_0 ;
  wire \Count_Out_i[15]_i_1__2_n_0 ;
  wire \Count_Out_i[16]_i_1__2_n_0 ;
  wire \Count_Out_i[17]_i_1__2_n_0 ;
  wire \Count_Out_i[18]_i_1__2_n_0 ;
  wire \Count_Out_i[19]_i_1__2_n_0 ;
  wire \Count_Out_i[1]_i_1__2_n_0 ;
  wire \Count_Out_i[20]_i_1__2_n_0 ;
  wire \Count_Out_i[21]_i_1__2_n_0 ;
  wire \Count_Out_i[22]_i_1__2_n_0 ;
  wire \Count_Out_i[23]_i_1__2_n_0 ;
  wire \Count_Out_i[24]_i_1__2_n_0 ;
  wire \Count_Out_i[25]_i_1__2_n_0 ;
  wire \Count_Out_i[26]_i_1__2_n_0 ;
  wire \Count_Out_i[27]_i_1__2_n_0 ;
  wire \Count_Out_i[28]_i_1__2_n_0 ;
  wire \Count_Out_i[29]_i_1__2_n_0 ;
  wire \Count_Out_i[2]_i_1__2_n_0 ;
  wire \Count_Out_i[30]_i_1__2_n_0 ;
  wire \Count_Out_i[31]_i_1__3_n_0 ;
  wire \Count_Out_i[32]_i_1__2_n_0 ;
  wire \Count_Out_i[32]_i_2__3_n_0 ;
  wire \Count_Out_i[3]_i_1__2_n_0 ;
  wire \Count_Out_i[4]_i_1__2_n_0 ;
  wire \Count_Out_i[5]_i_1__2_n_0 ;
  wire \Count_Out_i[6]_i_1__2_n_0 ;
  wire \Count_Out_i[7]_i_1__2_n_0 ;
  wire \Count_Out_i[8]_i_1__2_n_0 ;
  wire \Count_Out_i[9]_i_1__2_n_0 ;
  wire Data_valid_reg;
  wire Data_valid_reg1;
  wire [0:0]E;
  wire [32:0]Q;
  wire [0:0]SR;
  wire Wr_Lat_Start;
  wire core_aclk;
  wire rst_int_n;
  wire [3:3]NLW_Count_Out_i0_carry__6_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry
       (.CI(1'b0),
        .CO({Count_Out_i0_carry_n_0,Count_Out_i0_carry_n_1,Count_Out_i0_carry_n_2,Count_Out_i0_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[4:1]),
        .S({Count_Out_i0_carry_i_1__2_n_0,Count_Out_i0_carry_i_2__2_n_0,Count_Out_i0_carry_i_3__2_n_0,Count_Out_i0_carry_i_4__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__0
       (.CI(Count_Out_i0_carry_n_0),
        .CO({Count_Out_i0_carry__0_n_0,Count_Out_i0_carry__0_n_1,Count_Out_i0_carry__0_n_2,Count_Out_i0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[8:5]),
        .S({Count_Out_i0_carry__0_i_1__2_n_0,Count_Out_i0_carry__0_i_2__2_n_0,Count_Out_i0_carry__0_i_3__2_n_0,Count_Out_i0_carry__0_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_1__2
       (.I0(Q[8]),
        .O(Count_Out_i0_carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_2__2
       (.I0(Q[7]),
        .O(Count_Out_i0_carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_3__2
       (.I0(Q[6]),
        .O(Count_Out_i0_carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_4__2
       (.I0(Q[5]),
        .O(Count_Out_i0_carry__0_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__1
       (.CI(Count_Out_i0_carry__0_n_0),
        .CO({Count_Out_i0_carry__1_n_0,Count_Out_i0_carry__1_n_1,Count_Out_i0_carry__1_n_2,Count_Out_i0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[12:9]),
        .S({Count_Out_i0_carry__1_i_1__2_n_0,Count_Out_i0_carry__1_i_2__2_n_0,Count_Out_i0_carry__1_i_3__2_n_0,Count_Out_i0_carry__1_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_1__2
       (.I0(Q[12]),
        .O(Count_Out_i0_carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_2__2
       (.I0(Q[11]),
        .O(Count_Out_i0_carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_3__2
       (.I0(Q[10]),
        .O(Count_Out_i0_carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_4__2
       (.I0(Q[9]),
        .O(Count_Out_i0_carry__1_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__2
       (.CI(Count_Out_i0_carry__1_n_0),
        .CO({Count_Out_i0_carry__2_n_0,Count_Out_i0_carry__2_n_1,Count_Out_i0_carry__2_n_2,Count_Out_i0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[16:13]),
        .S({Count_Out_i0_carry__2_i_1__2_n_0,Count_Out_i0_carry__2_i_2__2_n_0,Count_Out_i0_carry__2_i_3__2_n_0,Count_Out_i0_carry__2_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_1__2
       (.I0(Q[16]),
        .O(Count_Out_i0_carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_2__2
       (.I0(Q[15]),
        .O(Count_Out_i0_carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_3__2
       (.I0(Q[14]),
        .O(Count_Out_i0_carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_4__2
       (.I0(Q[13]),
        .O(Count_Out_i0_carry__2_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__3
       (.CI(Count_Out_i0_carry__2_n_0),
        .CO({Count_Out_i0_carry__3_n_0,Count_Out_i0_carry__3_n_1,Count_Out_i0_carry__3_n_2,Count_Out_i0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[20:17]),
        .S({Count_Out_i0_carry__3_i_1__2_n_0,Count_Out_i0_carry__3_i_2__2_n_0,Count_Out_i0_carry__3_i_3__2_n_0,Count_Out_i0_carry__3_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_1__2
       (.I0(Q[20]),
        .O(Count_Out_i0_carry__3_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_2__2
       (.I0(Q[19]),
        .O(Count_Out_i0_carry__3_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_3__2
       (.I0(Q[18]),
        .O(Count_Out_i0_carry__3_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__3_i_4__2
       (.I0(Q[17]),
        .O(Count_Out_i0_carry__3_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__4
       (.CI(Count_Out_i0_carry__3_n_0),
        .CO({Count_Out_i0_carry__4_n_0,Count_Out_i0_carry__4_n_1,Count_Out_i0_carry__4_n_2,Count_Out_i0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[24:21]),
        .S({Count_Out_i0_carry__4_i_1__2_n_0,Count_Out_i0_carry__4_i_2__2_n_0,Count_Out_i0_carry__4_i_3__2_n_0,Count_Out_i0_carry__4_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_1__2
       (.I0(Q[24]),
        .O(Count_Out_i0_carry__4_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_2__2
       (.I0(Q[23]),
        .O(Count_Out_i0_carry__4_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_3__2
       (.I0(Q[22]),
        .O(Count_Out_i0_carry__4_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__4_i_4__2
       (.I0(Q[21]),
        .O(Count_Out_i0_carry__4_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__5
       (.CI(Count_Out_i0_carry__4_n_0),
        .CO({Count_Out_i0_carry__5_n_0,Count_Out_i0_carry__5_n_1,Count_Out_i0_carry__5_n_2,Count_Out_i0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[28:25]),
        .S({Count_Out_i0_carry__5_i_1__2_n_0,Count_Out_i0_carry__5_i_2__2_n_0,Count_Out_i0_carry__5_i_3__2_n_0,Count_Out_i0_carry__5_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_1__2
       (.I0(Q[28]),
        .O(Count_Out_i0_carry__5_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_2__2
       (.I0(Q[27]),
        .O(Count_Out_i0_carry__5_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_3__2
       (.I0(Q[26]),
        .O(Count_Out_i0_carry__5_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__5_i_4__2
       (.I0(Q[25]),
        .O(Count_Out_i0_carry__5_i_4__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 Count_Out_i0_carry__6
       (.CI(Count_Out_i0_carry__5_n_0),
        .CO({NLW_Count_Out_i0_carry__6_CO_UNCONNECTED[3],Count_Out_i0_carry__6_n_1,Count_Out_i0_carry__6_n_2,Count_Out_i0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[32:29]),
        .S({Count_Out_i0_carry__6_i_1__2_n_0,Count_Out_i0_carry__6_i_2__2_n_0,Count_Out_i0_carry__6_i_3__2_n_0,Count_Out_i0_carry__6_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_1__2
       (.I0(Q[32]),
        .O(Count_Out_i0_carry__6_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_2__2
       (.I0(Q[31]),
        .O(Count_Out_i0_carry__6_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_3__2
       (.I0(Q[30]),
        .O(Count_Out_i0_carry__6_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__6_i_4__2
       (.I0(Q[29]),
        .O(Count_Out_i0_carry__6_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_1__2
       (.I0(Q[4]),
        .O(Count_Out_i0_carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_2__2
       (.I0(Q[3]),
        .O(Count_Out_i0_carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_3__2
       (.I0(Q[2]),
        .O(Count_Out_i0_carry_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_4__2
       (.I0(Q[1]),
        .O(Count_Out_i0_carry_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    \Count_Out_i[0]_i_1__1 
       (.I0(Q[0]),
        .I1(rst_int_n),
        .O(\Count_Out_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[10]_i_1__2 
       (.I0(Count_Out_i[10]),
        .I1(rst_int_n),
        .O(\Count_Out_i[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[11]_i_1__2 
       (.I0(Count_Out_i[11]),
        .I1(rst_int_n),
        .O(\Count_Out_i[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[12]_i_1__2 
       (.I0(Count_Out_i[12]),
        .I1(rst_int_n),
        .O(\Count_Out_i[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[13]_i_1__2 
       (.I0(Count_Out_i[13]),
        .I1(rst_int_n),
        .O(\Count_Out_i[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[14]_i_1__2 
       (.I0(Count_Out_i[14]),
        .I1(rst_int_n),
        .O(\Count_Out_i[14]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[15]_i_1__2 
       (.I0(Count_Out_i[15]),
        .I1(rst_int_n),
        .O(\Count_Out_i[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[16]_i_1__2 
       (.I0(Count_Out_i[16]),
        .I1(rst_int_n),
        .O(\Count_Out_i[16]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[17]_i_1__2 
       (.I0(Count_Out_i[17]),
        .I1(rst_int_n),
        .O(\Count_Out_i[17]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[18]_i_1__2 
       (.I0(Count_Out_i[18]),
        .I1(rst_int_n),
        .O(\Count_Out_i[18]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[19]_i_1__2 
       (.I0(Count_Out_i[19]),
        .I1(rst_int_n),
        .O(\Count_Out_i[19]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[1]_i_1__2 
       (.I0(Count_Out_i[1]),
        .I1(rst_int_n),
        .O(\Count_Out_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[20]_i_1__2 
       (.I0(Count_Out_i[20]),
        .I1(rst_int_n),
        .O(\Count_Out_i[20]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[21]_i_1__2 
       (.I0(Count_Out_i[21]),
        .I1(rst_int_n),
        .O(\Count_Out_i[21]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[22]_i_1__2 
       (.I0(Count_Out_i[22]),
        .I1(rst_int_n),
        .O(\Count_Out_i[22]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[23]_i_1__2 
       (.I0(Count_Out_i[23]),
        .I1(rst_int_n),
        .O(\Count_Out_i[23]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[24]_i_1__2 
       (.I0(Count_Out_i[24]),
        .I1(rst_int_n),
        .O(\Count_Out_i[24]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[25]_i_1__2 
       (.I0(Count_Out_i[25]),
        .I1(rst_int_n),
        .O(\Count_Out_i[25]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[26]_i_1__2 
       (.I0(Count_Out_i[26]),
        .I1(rst_int_n),
        .O(\Count_Out_i[26]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[27]_i_1__2 
       (.I0(Count_Out_i[27]),
        .I1(rst_int_n),
        .O(\Count_Out_i[27]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[28]_i_1__2 
       (.I0(Count_Out_i[28]),
        .I1(rst_int_n),
        .O(\Count_Out_i[28]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[29]_i_1__2 
       (.I0(Count_Out_i[29]),
        .I1(rst_int_n),
        .O(\Count_Out_i[29]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[2]_i_1__2 
       (.I0(Count_Out_i[2]),
        .I1(rst_int_n),
        .O(\Count_Out_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[30]_i_1__2 
       (.I0(Count_Out_i[30]),
        .I1(rst_int_n),
        .O(\Count_Out_i[30]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[31]_i_1__3 
       (.I0(Count_Out_i[31]),
        .I1(rst_int_n),
        .O(\Count_Out_i[31]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h8A80FFFF)) 
    \Count_Out_i[32]_i_1__2 
       (.I0(E),
        .I1(Data_valid_reg),
        .I2(Wr_Lat_Start),
        .I3(Data_valid_reg1),
        .I4(rst_int_n),
        .O(\Count_Out_i[32]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[32]_i_2__3 
       (.I0(Count_Out_i[32]),
        .I1(rst_int_n),
        .O(\Count_Out_i[32]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[3]_i_1__2 
       (.I0(Count_Out_i[3]),
        .I1(rst_int_n),
        .O(\Count_Out_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[4]_i_1__2 
       (.I0(Count_Out_i[4]),
        .I1(rst_int_n),
        .O(\Count_Out_i[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[5]_i_1__2 
       (.I0(Count_Out_i[5]),
        .I1(rst_int_n),
        .O(\Count_Out_i[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[6]_i_1__2 
       (.I0(Count_Out_i[6]),
        .I1(rst_int_n),
        .O(\Count_Out_i[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[7]_i_1__2 
       (.I0(Count_Out_i[7]),
        .I1(rst_int_n),
        .O(\Count_Out_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[8]_i_1__2 
       (.I0(Count_Out_i[8]),
        .I1(rst_int_n),
        .O(\Count_Out_i[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[9]_i_1__2 
       (.I0(Count_Out_i[9]),
        .I1(rst_int_n),
        .O(\Count_Out_i[9]_i_1__2_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[10]_i_1__2_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[11]_i_1__2_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[12]_i_1__2_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[13]_i_1__2_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[14]_i_1__2_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[15]_i_1__2_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[16]_i_1__2_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[17]_i_1__2_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[18]_i_1__2_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[19]_i_1__2_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[20]_i_1__2_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[21]_i_1__2_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[22]_i_1__2_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[23]_i_1__2_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[24]_i_1__2_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[25]_i_1__2_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[26]_i_1__2_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[27]_i_1__2_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[28]_i_1__2_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[29]_i_1__2_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[30]_i_1__2_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[31]_i_1__3_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[32]_i_2__3_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[8]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__2_n_0 ),
        .D(\Count_Out_i[9]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \s_level_out_bus_d1_cdc_to[1]_i_1__0 
       (.I0(rst_int_n),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_dff_async_reset" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset
   (out,
    core_aclk,
    capture_event);
  output out;
  input core_aclk;
  input capture_event;

  wire capture_event;
  wire core_aclk;
  (* async_reg = "true" *) wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE q_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(capture_event),
        .Q(out));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_dff_async_reset" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_0
   (out,
    core_aclk,
    reset_event);
  output out;
  input core_aclk;
  input reset_event;

  wire core_aclk;
  (* async_reg = "true" *) wire out;
  wire reset_event;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE q_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(reset_event),
        .Q(out));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_dff_async_reset" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_1
   (out,
    q_reg_0,
    core_aclk,
    capture_event);
  output out;
  input q_reg_0;
  input core_aclk;
  input capture_event;

  wire capture_event;
  wire core_aclk;
  (* async_reg = "true" *) wire out;
  wire q_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE q_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(q_reg_0),
        .PRE(capture_event),
        .Q(out));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_dff_async_reset" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_2
   (out,
    q_reg_0,
    core_aclk,
    reset_event);
  output out;
  input q_reg_0;
  input core_aclk;
  input reset_event;

  wire core_aclk;
  (* async_reg = "true" *) wire out;
  wire q_reg_0;
  wire reset_event;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE q_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(q_reg_0),
        .PRE(reset_event),
        .Q(out));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_interrupt_module" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_interrupt_module
   (Intr_Reg_ISR,
    interrupt,
    \IER_reg[0]_0 ,
    s_axi_aclk,
    s_level_out_bus_d6,
    s_axi_wdata,
    Addr_3downto0_is_0x4,
    \bus2ip_addr_i_reg[4] ,
    Addr_3downto0_is_0x8,
    s_axi_aresetn,
    Intr_In_sync,
    Global_Intr_En);
  output [1:0]Intr_Reg_ISR;
  output interrupt;
  output [0:0]\IER_reg[0]_0 ;
  input s_axi_aclk;
  input [0:0]s_level_out_bus_d6;
  input [1:0]s_axi_wdata;
  input Addr_3downto0_is_0x4;
  input \bus2ip_addr_i_reg[4] ;
  input Addr_3downto0_is_0x8;
  input s_axi_aresetn;
  input [1:0]Intr_In_sync;
  input Global_Intr_En;

  wire Addr_3downto0_is_0x4;
  wire Addr_3downto0_is_0x8;
  wire Global_Intr_En;
  wire \IER[0]_i_1_n_0 ;
  wire \IER[1]_i_1_n_0 ;
  wire [0:0]\IER_reg[0]_0 ;
  wire Interrupt0;
  wire [1:0]Intr_In_sync;
  wire [1:1]Intr_Reg_IER;
  wire [1:0]Intr_Reg_ISR;
  wire \bus2ip_addr_i_reg[4] ;
  wire interrupt;
  wire p_0_out__0;
  wire p_1_out__0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]s_axi_wdata;
  wire [0:0]s_level_out_bus_d6;

  FDRE \GEN_ISR_REG[0].ISR_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out__0),
        .Q(Intr_Reg_ISR[0]),
        .R(1'b0));
  FDRE \GEN_ISR_REG[1].ISR_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out__0),
        .Q(Intr_Reg_ISR[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \IER[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(Addr_3downto0_is_0x4),
        .I2(\bus2ip_addr_i_reg[4] ),
        .I3(\IER_reg[0]_0 ),
        .O(\IER[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \IER[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(Addr_3downto0_is_0x4),
        .I2(\bus2ip_addr_i_reg[4] ),
        .I3(Intr_Reg_IER),
        .O(\IER[1]_i_1_n_0 ));
  FDRE \IER_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IER[0]_i_1_n_0 ),
        .Q(\IER_reg[0]_0 ),
        .R(s_level_out_bus_d6));
  FDRE \IER_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IER[1]_i_1_n_0 ),
        .Q(Intr_Reg_IER),
        .R(s_level_out_bus_d6));
  LUT5 #(
    .INIT(32'hF8880000)) 
    Interrupt_i_1
       (.I0(Intr_Reg_ISR[0]),
        .I1(\IER_reg[0]_0 ),
        .I2(Intr_Reg_ISR[1]),
        .I3(Intr_Reg_IER),
        .I4(Global_Intr_En),
        .O(Interrupt0));
  FDRE Interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Interrupt0),
        .Q(interrupt),
        .R(s_level_out_bus_d6));
  LUT6 #(
    .INIT(64'hBF00BF00BF000000)) 
    p_0_out
       (.I0(\bus2ip_addr_i_reg[4] ),
        .I1(Addr_3downto0_is_0x8),
        .I2(s_axi_wdata[1]),
        .I3(s_axi_aresetn),
        .I4(Intr_In_sync[1]),
        .I5(Intr_Reg_ISR[1]),
        .O(p_0_out__0));
  LUT6 #(
    .INIT(64'hBF00BF00BF000000)) 
    p_1_out
       (.I0(\bus2ip_addr_i_reg[4] ),
        .I1(Addr_3downto0_is_0x8),
        .I2(s_axi_wdata[0]),
        .I3(s_axi_aresetn),
        .I4(Intr_In_sync[0]),
        .I5(Intr_Reg_ISR[0]),
        .O(p_1_out__0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_intr_sync" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_intr_sync
   (out,
    Intr_In_sync,
    core_aresetn,
    p_in_d1_cdc_from_reg0,
    core_aclk,
    s_level_out_bus_d6,
    s_axi_aclk);
  output out;
  output [1:0]Intr_In_sync;
  input [0:0]core_aresetn;
  input p_in_d1_cdc_from_reg0;
  input core_aclk;
  input [0:0]s_level_out_bus_d6;
  input s_axi_aclk;

  wire [1:0]Intr_In_sync;
  wire core_aclk;
  wire [0:0]core_aresetn;
  wire out;
  wire p_in_d1_cdc_from_reg0;
  wire s_axi_aclk;
  wire [0:0]s_level_out_bus_d6;

  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_39 \GEN_SYNC[0].cdc_sync_inst 
       (.Intr_In_sync(Intr_In_sync[0]),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .out(out),
        .p_in_d1_cdc_from_reg0(p_in_d1_cdc_from_reg0),
        .s_axi_aclk(s_axi_aclk),
        .s_level_out_bus_d6(s_level_out_bus_d6));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_40 \GEN_SYNC[1].cdc_sync_inst 
       (.Intr_In_sync(Intr_In_sync[1]),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .s_axi_aclk(s_axi_aclk),
        .s_level_out_bus_d6(s_level_out_bus_d6));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_metric_calc_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile
   (Wtrans_Cnt_En,
    Rtrans_Cnt_En,
    Write_Beat_Cnt_En,
    Read_Latency_En,
    Write_Latency_En,
    Rd_Latency_Fifo_Wr_En_reg_0,
    wr_latency_start_d1_reg_0,
    S2_Read_Byte_Cnt_En,
    Ext_Trig_Metric_en,
    \Accum_i_reg[31] ,
    \Accum_i_reg[31]_0 ,
    \Accum_i_reg[28] ,
    \Accum_i_reg[24] ,
    \Accum_i_reg[20] ,
    \Accum_i_reg[16] ,
    \Accum_i_reg[12] ,
    \Accum_i_reg[8] ,
    \Accum_i_reg[4] ,
    \Accum_i_reg[4]_0 ,
    \Accum_i_reg[31]_1 ,
    Q,
    \Accum_i_reg[31]_2 ,
    \Accum_i_reg[31]_3 ,
    \Accum_i_reg[28]_0 ,
    \Accum_i_reg[24]_0 ,
    \Accum_i_reg[20]_0 ,
    \Accum_i_reg[16]_0 ,
    \Accum_i_reg[12]_0 ,
    \Accum_i_reg[8]_0 ,
    \Accum_i_reg[4]_1 ,
    \Accum_i_reg[4]_2 ,
    \Accum_i_reg[31]_4 ,
    \Max_Read_Latency_Int_reg[30]_0 ,
    \Accum_i_reg[4]_3 ,
    \Accum_i_reg[8]_1 ,
    \Accum_i_reg[12]_1 ,
    \Accum_i_reg[16]_1 ,
    \Accum_i_reg[20]_1 ,
    \Accum_i_reg[24]_1 ,
    \Accum_i_reg[28]_1 ,
    \Accum_i_reg[4]_4 ,
    \Accum_i_reg[8]_2 ,
    \Accum_i_reg[12]_2 ,
    \Accum_i_reg[16]_2 ,
    \Accum_i_reg[20]_2 ,
    \Accum_i_reg[24]_2 ,
    \Accum_i_reg[28]_2 ,
    \Accum_i_reg[31]_5 ,
    \Accum_i_reg[31]_6 ,
    \Accum_i_reg[3] ,
    \Accum_i_reg[7] ,
    \Accum_i_reg[11] ,
    \Accum_i_reg[15] ,
    \Accum_i_reg[19] ,
    \Accum_i_reg[23] ,
    \Accum_i_reg[27] ,
    \Accum_i_reg[3]_0 ,
    \Accum_i_reg[7]_0 ,
    \Accum_i_reg[11]_0 ,
    \Accum_i_reg[15]_0 ,
    \Accum_i_reg[19]_0 ,
    \Accum_i_reg[23]_0 ,
    \Accum_i_reg[27]_0 ,
    \Accum_i_reg[31]_7 ,
    \Accum_i_reg[31]_8 ,
    wr_latency_start,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    Wtrans_Cnt_En0,
    Rtrans_Cnt_En0,
    Write_Beat_Cnt_En10,
    slot_2_axi_arsize,
    slot_2_axi_arready,
    slot_2_axi_arvalid,
    Rd_Lat_Start,
    slot_2_axi_rvalid,
    slot_2_axi_rready,
    slot_2_axi_rlast,
    slot_2_axi_wvalid,
    slot_2_axi_wready,
    out,
    E,
    Wr_Lat_Start,
    slot_2_axi_awvalid,
    Wr_Lat_End,
    slot_2_axi_wlast,
    Rd_Lat_End,
    slot_2_axi_awready,
    \Accum_i_reg[31]_9 ,
    \Accum_i_reg[31]_10 ,
    \Accum_i_reg[31]_11 ,
    \Accum_i_reg[31]_12 ,
    \Accum_i_reg[31]_13 ,
    \Accum_i_reg[31]_14 ,
    D,
    Rd_Lat_Start_CDC_reg,
    slot_2_axi_wstrb);
  output [0:0]Wtrans_Cnt_En;
  output [0:0]Rtrans_Cnt_En;
  output [0:0]Write_Beat_Cnt_En;
  output [0:0]Read_Latency_En;
  output [0:0]Write_Latency_En;
  output Rd_Latency_Fifo_Wr_En_reg_0;
  output wr_latency_start_d1_reg_0;
  output S2_Read_Byte_Cnt_En;
  output Ext_Trig_Metric_en;
  output [2:0]\Accum_i_reg[31] ;
  output [1:0]\Accum_i_reg[31]_0 ;
  output [3:0]\Accum_i_reg[28] ;
  output [3:0]\Accum_i_reg[24] ;
  output [3:0]\Accum_i_reg[20] ;
  output [3:0]\Accum_i_reg[16] ;
  output [3:0]\Accum_i_reg[12] ;
  output [3:0]\Accum_i_reg[8] ;
  output [3:0]\Accum_i_reg[4] ;
  output \Accum_i_reg[4]_0 ;
  output [3:0]\Accum_i_reg[31]_1 ;
  output [30:0]Q;
  output [2:0]\Accum_i_reg[31]_2 ;
  output [1:0]\Accum_i_reg[31]_3 ;
  output [3:0]\Accum_i_reg[28]_0 ;
  output [3:0]\Accum_i_reg[24]_0 ;
  output [3:0]\Accum_i_reg[20]_0 ;
  output [3:0]\Accum_i_reg[16]_0 ;
  output [3:0]\Accum_i_reg[12]_0 ;
  output [3:0]\Accum_i_reg[8]_0 ;
  output [3:0]\Accum_i_reg[4]_1 ;
  output \Accum_i_reg[4]_2 ;
  output [3:0]\Accum_i_reg[31]_4 ;
  output [30:0]\Max_Read_Latency_Int_reg[30]_0 ;
  output [3:0]\Accum_i_reg[4]_3 ;
  output [3:0]\Accum_i_reg[8]_1 ;
  output [3:0]\Accum_i_reg[12]_1 ;
  output [3:0]\Accum_i_reg[16]_1 ;
  output [3:0]\Accum_i_reg[20]_1 ;
  output [3:0]\Accum_i_reg[24]_1 ;
  output [3:0]\Accum_i_reg[28]_1 ;
  output [3:0]\Accum_i_reg[4]_4 ;
  output [3:0]\Accum_i_reg[8]_2 ;
  output [3:0]\Accum_i_reg[12]_2 ;
  output [3:0]\Accum_i_reg[16]_2 ;
  output [3:0]\Accum_i_reg[20]_2 ;
  output [3:0]\Accum_i_reg[24]_2 ;
  output [3:0]\Accum_i_reg[28]_2 ;
  output [31:0]\Accum_i_reg[31]_5 ;
  output [31:0]\Accum_i_reg[31]_6 ;
  output [3:0]\Accum_i_reg[3] ;
  output [3:0]\Accum_i_reg[7] ;
  output [3:0]\Accum_i_reg[11] ;
  output [3:0]\Accum_i_reg[15] ;
  output [3:0]\Accum_i_reg[19] ;
  output [3:0]\Accum_i_reg[23] ;
  output [3:0]\Accum_i_reg[27] ;
  output [3:0]\Accum_i_reg[3]_0 ;
  output [3:0]\Accum_i_reg[7]_0 ;
  output [3:0]\Accum_i_reg[11]_0 ;
  output [3:0]\Accum_i_reg[15]_0 ;
  output [3:0]\Accum_i_reg[19]_0 ;
  output [3:0]\Accum_i_reg[23]_0 ;
  output [3:0]\Accum_i_reg[27]_0 ;
  output [31:0]\Accum_i_reg[31]_7 ;
  output [31:0]\Accum_i_reg[31]_8 ;
  input wr_latency_start;
  input core_aclk;
  input \s_level_out_bus_d4_reg[1] ;
  input Wtrans_Cnt_En0;
  input Rtrans_Cnt_En0;
  input Write_Beat_Cnt_En10;
  input [2:0]slot_2_axi_arsize;
  input slot_2_axi_arready;
  input slot_2_axi_arvalid;
  input Rd_Lat_Start;
  input slot_2_axi_rvalid;
  input slot_2_axi_rready;
  input slot_2_axi_rlast;
  input slot_2_axi_wvalid;
  input slot_2_axi_wready;
  input [1:0]out;
  input [0:0]E;
  input Wr_Lat_Start;
  input slot_2_axi_awvalid;
  input Wr_Lat_End;
  input slot_2_axi_wlast;
  input Rd_Lat_End;
  input slot_2_axi_awready;
  input [31:0]\Accum_i_reg[31]_9 ;
  input [31:0]\Accum_i_reg[31]_10 ;
  input [31:0]\Accum_i_reg[31]_11 ;
  input [31:0]\Accum_i_reg[31]_12 ;
  input [31:0]\Accum_i_reg[31]_13 ;
  input [31:0]\Accum_i_reg[31]_14 ;
  input [1:0]D;
  input [0:0]Rd_Lat_Start_CDC_reg;
  input [7:0]slot_2_axi_wstrb;

  wire \Accum_i[11]_i_2__1_n_0 ;
  wire \Accum_i[11]_i_3__1_n_0 ;
  wire \Accum_i[11]_i_4__1_n_0 ;
  wire \Accum_i[11]_i_5__1_n_0 ;
  wire \Accum_i[11]_i_6__1_n_0 ;
  wire \Accum_i[11]_i_7__1_n_0 ;
  wire \Accum_i[11]_i_8__1_n_0 ;
  wire \Accum_i[11]_i_9__1_n_0 ;
  wire \Accum_i[15]_i_2__1_n_0 ;
  wire \Accum_i[15]_i_3__1_n_0 ;
  wire \Accum_i[15]_i_4__1_n_0 ;
  wire \Accum_i[15]_i_5__1_n_0 ;
  wire \Accum_i[15]_i_6__1_n_0 ;
  wire \Accum_i[15]_i_7__1_n_0 ;
  wire \Accum_i[15]_i_8__1_n_0 ;
  wire \Accum_i[15]_i_9__1_n_0 ;
  wire \Accum_i[19]_i_2__3_n_0 ;
  wire \Accum_i[19]_i_2__4_n_0 ;
  wire \Accum_i[19]_i_3__3_n_0 ;
  wire \Accum_i[19]_i_3__4_n_0 ;
  wire \Accum_i[19]_i_4__3_n_0 ;
  wire \Accum_i[19]_i_4__4_n_0 ;
  wire \Accum_i[19]_i_5__1_n_0 ;
  wire \Accum_i[19]_i_5__4_n_0 ;
  wire \Accum_i[19]_i_6__3_n_0 ;
  wire \Accum_i[19]_i_6__4_n_0 ;
  wire \Accum_i[19]_i_7__3_n_0 ;
  wire \Accum_i[19]_i_7__4_n_0 ;
  wire \Accum_i[19]_i_8__1_n_0 ;
  wire \Accum_i[19]_i_9__1_n_0 ;
  wire \Accum_i[23]_i_2__3_n_0 ;
  wire \Accum_i[23]_i_2__4_n_0 ;
  wire \Accum_i[23]_i_3__3_n_0 ;
  wire \Accum_i[23]_i_3__4_n_0 ;
  wire \Accum_i[23]_i_4__3_n_0 ;
  wire \Accum_i[23]_i_4__4_n_0 ;
  wire \Accum_i[23]_i_5__3_n_0 ;
  wire \Accum_i[23]_i_5__4_n_0 ;
  wire \Accum_i[23]_i_6__3_n_0 ;
  wire \Accum_i[23]_i_6__4_n_0 ;
  wire \Accum_i[23]_i_7__3_n_0 ;
  wire \Accum_i[23]_i_7__4_n_0 ;
  wire \Accum_i[23]_i_8__3_n_0 ;
  wire \Accum_i[23]_i_8__4_n_0 ;
  wire \Accum_i[23]_i_9__3_n_0 ;
  wire \Accum_i[23]_i_9__4_n_0 ;
  wire \Accum_i[27]_i_2__3_n_0 ;
  wire \Accum_i[27]_i_2__4_n_0 ;
  wire \Accum_i[27]_i_3__3_n_0 ;
  wire \Accum_i[27]_i_3__4_n_0 ;
  wire \Accum_i[27]_i_4__3_n_0 ;
  wire \Accum_i[27]_i_4__4_n_0 ;
  wire \Accum_i[27]_i_5__3_n_0 ;
  wire \Accum_i[27]_i_5__4_n_0 ;
  wire \Accum_i[27]_i_6__3_n_0 ;
  wire \Accum_i[27]_i_6__4_n_0 ;
  wire \Accum_i[27]_i_7__3_n_0 ;
  wire \Accum_i[27]_i_7__4_n_0 ;
  wire \Accum_i[27]_i_8__3_n_0 ;
  wire \Accum_i[27]_i_8__4_n_0 ;
  wire \Accum_i[27]_i_9__3_n_0 ;
  wire \Accum_i[27]_i_9__4_n_0 ;
  wire \Accum_i[31]_i_3__2_n_0 ;
  wire \Accum_i[31]_i_3__3_n_0 ;
  wire \Accum_i[31]_i_4__3_n_0 ;
  wire \Accum_i[31]_i_4__4_n_0 ;
  wire \Accum_i[31]_i_5__3_n_0 ;
  wire \Accum_i[31]_i_5__4_n_0 ;
  wire \Accum_i[31]_i_6__3_n_0 ;
  wire \Accum_i[31]_i_6__4_n_0 ;
  wire \Accum_i[31]_i_7__3_n_0 ;
  wire \Accum_i[31]_i_7__4_n_0 ;
  wire \Accum_i[31]_i_8__3_n_0 ;
  wire \Accum_i[31]_i_8__4_n_0 ;
  wire \Accum_i[31]_i_9__3_n_0 ;
  wire \Accum_i[31]_i_9__4_n_0 ;
  wire \Accum_i[7]_i_2__1_n_0 ;
  wire \Accum_i[7]_i_3__1_n_0 ;
  wire \Accum_i[7]_i_4__1_n_0 ;
  wire \Accum_i[7]_i_5__1_n_0 ;
  wire \Accum_i[7]_i_6__1_n_0 ;
  wire \Accum_i[7]_i_7__1_n_0 ;
  wire \Accum_i[7]_i_8__1_n_0 ;
  wire \Accum_i[7]_i_9__1_n_0 ;
  wire [3:0]\Accum_i_reg[11] ;
  wire [3:0]\Accum_i_reg[11]_0 ;
  wire \Accum_i_reg[11]_i_1__3_n_0 ;
  wire \Accum_i_reg[11]_i_1__3_n_1 ;
  wire \Accum_i_reg[11]_i_1__3_n_2 ;
  wire \Accum_i_reg[11]_i_1__3_n_3 ;
  wire \Accum_i_reg[11]_i_1__4_n_0 ;
  wire \Accum_i_reg[11]_i_1__4_n_1 ;
  wire \Accum_i_reg[11]_i_1__4_n_2 ;
  wire \Accum_i_reg[11]_i_1__4_n_3 ;
  wire [3:0]\Accum_i_reg[12] ;
  wire [3:0]\Accum_i_reg[12]_0 ;
  wire [3:0]\Accum_i_reg[12]_1 ;
  wire [3:0]\Accum_i_reg[12]_2 ;
  wire [3:0]\Accum_i_reg[15] ;
  wire [3:0]\Accum_i_reg[15]_0 ;
  wire \Accum_i_reg[15]_i_1__3_n_0 ;
  wire \Accum_i_reg[15]_i_1__3_n_1 ;
  wire \Accum_i_reg[15]_i_1__3_n_2 ;
  wire \Accum_i_reg[15]_i_1__3_n_3 ;
  wire \Accum_i_reg[15]_i_1__4_n_0 ;
  wire \Accum_i_reg[15]_i_1__4_n_1 ;
  wire \Accum_i_reg[15]_i_1__4_n_2 ;
  wire \Accum_i_reg[15]_i_1__4_n_3 ;
  wire [3:0]\Accum_i_reg[16] ;
  wire [3:0]\Accum_i_reg[16]_0 ;
  wire [3:0]\Accum_i_reg[16]_1 ;
  wire [3:0]\Accum_i_reg[16]_2 ;
  wire [3:0]\Accum_i_reg[19] ;
  wire [3:0]\Accum_i_reg[19]_0 ;
  wire \Accum_i_reg[19]_i_1__3_n_0 ;
  wire \Accum_i_reg[19]_i_1__3_n_1 ;
  wire \Accum_i_reg[19]_i_1__3_n_2 ;
  wire \Accum_i_reg[19]_i_1__3_n_3 ;
  wire \Accum_i_reg[19]_i_1__4_n_0 ;
  wire \Accum_i_reg[19]_i_1__4_n_1 ;
  wire \Accum_i_reg[19]_i_1__4_n_2 ;
  wire \Accum_i_reg[19]_i_1__4_n_3 ;
  wire [3:0]\Accum_i_reg[20] ;
  wire [3:0]\Accum_i_reg[20]_0 ;
  wire [3:0]\Accum_i_reg[20]_1 ;
  wire [3:0]\Accum_i_reg[20]_2 ;
  wire [3:0]\Accum_i_reg[23] ;
  wire [3:0]\Accum_i_reg[23]_0 ;
  wire \Accum_i_reg[23]_i_1__3_n_0 ;
  wire \Accum_i_reg[23]_i_1__3_n_1 ;
  wire \Accum_i_reg[23]_i_1__3_n_2 ;
  wire \Accum_i_reg[23]_i_1__3_n_3 ;
  wire \Accum_i_reg[23]_i_1__4_n_0 ;
  wire \Accum_i_reg[23]_i_1__4_n_1 ;
  wire \Accum_i_reg[23]_i_1__4_n_2 ;
  wire \Accum_i_reg[23]_i_1__4_n_3 ;
  wire [3:0]\Accum_i_reg[24] ;
  wire [3:0]\Accum_i_reg[24]_0 ;
  wire [3:0]\Accum_i_reg[24]_1 ;
  wire [3:0]\Accum_i_reg[24]_2 ;
  wire [3:0]\Accum_i_reg[27] ;
  wire [3:0]\Accum_i_reg[27]_0 ;
  wire \Accum_i_reg[27]_i_1__3_n_0 ;
  wire \Accum_i_reg[27]_i_1__3_n_1 ;
  wire \Accum_i_reg[27]_i_1__3_n_2 ;
  wire \Accum_i_reg[27]_i_1__3_n_3 ;
  wire \Accum_i_reg[27]_i_1__4_n_0 ;
  wire \Accum_i_reg[27]_i_1__4_n_1 ;
  wire \Accum_i_reg[27]_i_1__4_n_2 ;
  wire \Accum_i_reg[27]_i_1__4_n_3 ;
  wire [3:0]\Accum_i_reg[28] ;
  wire [3:0]\Accum_i_reg[28]_0 ;
  wire [3:0]\Accum_i_reg[28]_1 ;
  wire [3:0]\Accum_i_reg[28]_2 ;
  wire [2:0]\Accum_i_reg[31] ;
  wire [1:0]\Accum_i_reg[31]_0 ;
  wire [3:0]\Accum_i_reg[31]_1 ;
  wire [31:0]\Accum_i_reg[31]_10 ;
  wire [31:0]\Accum_i_reg[31]_11 ;
  wire [31:0]\Accum_i_reg[31]_12 ;
  wire [31:0]\Accum_i_reg[31]_13 ;
  wire [31:0]\Accum_i_reg[31]_14 ;
  wire [2:0]\Accum_i_reg[31]_2 ;
  wire [1:0]\Accum_i_reg[31]_3 ;
  wire [3:0]\Accum_i_reg[31]_4 ;
  wire [31:0]\Accum_i_reg[31]_5 ;
  wire [31:0]\Accum_i_reg[31]_6 ;
  wire [31:0]\Accum_i_reg[31]_7 ;
  wire [31:0]\Accum_i_reg[31]_8 ;
  wire [31:0]\Accum_i_reg[31]_9 ;
  wire \Accum_i_reg[31]_i_2__2_n_1 ;
  wire \Accum_i_reg[31]_i_2__2_n_2 ;
  wire \Accum_i_reg[31]_i_2__2_n_3 ;
  wire \Accum_i_reg[31]_i_2__3_n_1 ;
  wire \Accum_i_reg[31]_i_2__3_n_2 ;
  wire \Accum_i_reg[31]_i_2__3_n_3 ;
  wire [3:0]\Accum_i_reg[3] ;
  wire [3:0]\Accum_i_reg[3]_0 ;
  wire \Accum_i_reg[3]_i_1__3_n_0 ;
  wire \Accum_i_reg[3]_i_1__3_n_1 ;
  wire \Accum_i_reg[3]_i_1__3_n_2 ;
  wire \Accum_i_reg[3]_i_1__3_n_3 ;
  wire \Accum_i_reg[3]_i_1__4_n_0 ;
  wire \Accum_i_reg[3]_i_1__4_n_1 ;
  wire \Accum_i_reg[3]_i_1__4_n_2 ;
  wire \Accum_i_reg[3]_i_1__4_n_3 ;
  wire [3:0]\Accum_i_reg[4] ;
  wire \Accum_i_reg[4]_0 ;
  wire [3:0]\Accum_i_reg[4]_1 ;
  wire \Accum_i_reg[4]_2 ;
  wire [3:0]\Accum_i_reg[4]_3 ;
  wire [3:0]\Accum_i_reg[4]_4 ;
  wire [3:0]\Accum_i_reg[7] ;
  wire [3:0]\Accum_i_reg[7]_0 ;
  wire \Accum_i_reg[7]_i_1__3_n_0 ;
  wire \Accum_i_reg[7]_i_1__3_n_1 ;
  wire \Accum_i_reg[7]_i_1__3_n_2 ;
  wire \Accum_i_reg[7]_i_1__3_n_3 ;
  wire \Accum_i_reg[7]_i_1__4_n_0 ;
  wire \Accum_i_reg[7]_i_1__4_n_1 ;
  wire \Accum_i_reg[7]_i_1__4_n_2 ;
  wire \Accum_i_reg[7]_i_1__4_n_3 ;
  wire [3:0]\Accum_i_reg[8] ;
  wire [3:0]\Accum_i_reg[8]_0 ;
  wire [3:0]\Accum_i_reg[8]_1 ;
  wire [3:0]\Accum_i_reg[8]_2 ;
  wire [32:0]Count_Out;
  wire [1:0]D;
  wire Data_valid_reg;
  wire Data_valid_reg1;
  wire [0:0]E;
  wire Ext_Trig_Metric_en;
  wire [1:0]Ext_Triggers_Sync;
  wire [1:0]Ext_Triggers_Sync_d1;
  wire F34_Rd_En;
  wire F34_Rd_Vld;
  wire F34_Rd_Vld_reg__0;
  wire F34_Rd_Vld_reg_d2;
  wire F34_Rd_Vld_reg_d2_i_1__1_n_0;
  wire F3_Empty;
  wire F3_WR_LAT_START_n_1;
  wire F3_WR_LAT_START_n_2;
  wire F3_WR_LAT_START_n_3;
  wire F3_WR_LAT_START_n_4;
  wire F3_WR_LAT_START_n_41;
  wire F3_WR_LAT_START_n_42;
  wire F3_WR_LAT_START_n_43;
  wire F3_WR_LAT_START_n_44;
  wire F3_WR_LAT_START_n_45;
  wire F3_WR_LAT_START_n_46;
  wire F3_WR_LAT_START_n_47;
  wire F3_WR_LAT_START_n_48;
  wire F3_WR_LAT_START_n_49;
  wire F3_WR_LAT_START_n_5;
  wire F3_WR_LAT_START_n_50;
  wire F3_WR_LAT_START_n_51;
  wire F3_WR_LAT_START_n_52;
  wire F3_WR_LAT_START_n_53;
  wire F3_WR_LAT_START_n_54;
  wire F3_WR_LAT_START_n_55;
  wire F3_WR_LAT_START_n_56;
  wire F3_WR_LAT_START_n_57;
  wire F3_WR_LAT_START_n_58;
  wire F3_WR_LAT_START_n_59;
  wire F3_WR_LAT_START_n_6;
  wire F3_WR_LAT_START_n_60;
  wire F3_WR_LAT_START_n_61;
  wire F3_WR_LAT_START_n_62;
  wire F3_WR_LAT_START_n_63;
  wire F3_WR_LAT_START_n_64;
  wire F3_WR_LAT_START_n_65;
  wire F3_WR_LAT_START_n_66;
  wire F3_WR_LAT_START_n_67;
  wire F3_WR_LAT_START_n_68;
  wire F3_WR_LAT_START_n_69;
  wire F3_WR_LAT_START_n_7;
  wire F3_WR_LAT_START_n_70;
  wire F3_WR_LAT_START_n_71;
  wire F3_WR_LAT_START_n_72;
  wire F3_WR_LAT_START_n_8;
  wire F4_Empty;
  wire [32:32]F4_Rd_Data;
  wire F4_WR_LAT_END_n_10;
  wire F4_WR_LAT_END_n_11;
  wire F4_WR_LAT_END_n_12;
  wire F4_WR_LAT_END_n_13;
  wire F4_WR_LAT_END_n_14;
  wire F4_WR_LAT_END_n_15;
  wire F4_WR_LAT_END_n_16;
  wire F4_WR_LAT_END_n_17;
  wire F4_WR_LAT_END_n_18;
  wire F4_WR_LAT_END_n_19;
  wire F4_WR_LAT_END_n_2;
  wire F4_WR_LAT_END_n_20;
  wire F4_WR_LAT_END_n_21;
  wire F4_WR_LAT_END_n_22;
  wire F4_WR_LAT_END_n_23;
  wire F4_WR_LAT_END_n_24;
  wire F4_WR_LAT_END_n_25;
  wire F4_WR_LAT_END_n_26;
  wire F4_WR_LAT_END_n_27;
  wire F4_WR_LAT_END_n_28;
  wire F4_WR_LAT_END_n_29;
  wire F4_WR_LAT_END_n_3;
  wire F4_WR_LAT_END_n_30;
  wire F4_WR_LAT_END_n_31;
  wire F4_WR_LAT_END_n_32;
  wire F4_WR_LAT_END_n_33;
  wire F4_WR_LAT_END_n_34;
  wire F4_WR_LAT_END_n_35;
  wire F4_WR_LAT_END_n_36;
  wire F4_WR_LAT_END_n_37;
  wire F4_WR_LAT_END_n_38;
  wire F4_WR_LAT_END_n_39;
  wire F4_WR_LAT_END_n_4;
  wire F4_WR_LAT_END_n_40;
  wire F4_WR_LAT_END_n_41;
  wire F4_WR_LAT_END_n_42;
  wire F4_WR_LAT_END_n_43;
  wire F4_WR_LAT_END_n_44;
  wire F4_WR_LAT_END_n_45;
  wire F4_WR_LAT_END_n_46;
  wire F4_WR_LAT_END_n_47;
  wire F4_WR_LAT_END_n_48;
  wire F4_WR_LAT_END_n_49;
  wire F4_WR_LAT_END_n_5;
  wire F4_WR_LAT_END_n_50;
  wire F4_WR_LAT_END_n_51;
  wire F4_WR_LAT_END_n_52;
  wire F4_WR_LAT_END_n_53;
  wire F4_WR_LAT_END_n_54;
  wire F4_WR_LAT_END_n_55;
  wire F4_WR_LAT_END_n_56;
  wire F4_WR_LAT_END_n_57;
  wire F4_WR_LAT_END_n_58;
  wire F4_WR_LAT_END_n_59;
  wire F4_WR_LAT_END_n_60;
  wire F4_WR_LAT_END_n_61;
  wire F4_WR_LAT_END_n_62;
  wire F4_WR_LAT_END_n_63;
  wire F4_WR_LAT_END_n_64;
  wire F4_WR_LAT_END_n_65;
  wire F4_WR_LAT_END_n_66;
  wire F4_WR_LAT_END_n_7;
  wire F4_WR_LAT_END_n_8;
  wire F4_WR_LAT_END_n_9;
  wire First_Read_reg;
  wire First_Read_reg_i_1__1_n_0;
  wire First_Write_reg;
  wire First_Write_reg_i_1__1_n_0;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 ;
  wire \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0] ;
  wire \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1] ;
  wire \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2] ;
  wire \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[3] ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ;
  wire \GEN_acc[12].acc_inst_0/Accum_i[3]_i_2_n_0 ;
  wire \GEN_acc[12].acc_inst_0/Accum_i[3]_i_3_n_0 ;
  wire \GEN_acc[12].acc_inst_0/Accum_i[3]_i_4_n_0 ;
  wire \GEN_acc[12].acc_inst_0/Accum_i[3]_i_5_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[11]_i_2_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[11]_i_3_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[11]_i_4_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[11]_i_5_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[15]_i_2_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[15]_i_3_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[15]_i_4_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[15]_i_5_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[19]_i_8_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[3]_i_2_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[3]_i_3_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[3]_i_4_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[3]_i_5_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[7]_i_2_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[7]_i_3_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[7]_i_4_n_0 ;
  wire \GEN_acc[15].acc_inst_0/Accum_i[7]_i_5_n_0 ;
  wire Last_Read;
  wire Last_Read_buf;
  wire Last_Write;
  wire Last_Write_reg;
  wire Max_Read_Latency_Int0;
  wire Max_Read_Latency_Int1;
  wire \Max_Read_Latency_Int[31]_i_10__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_11__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_13__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_14__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_15__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_16__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_17__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_18__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_19__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_20__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_22__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_23__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_24__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_25__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_26__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_27__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_28__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_29__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_30__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_31__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_32__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_33__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_34__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_35__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_36__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_37__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_4__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_5__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_6__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_7__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_8__1_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_9__1_n_0 ;
  wire [30:0]\Max_Read_Latency_Int_reg[30]_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12__1_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12__1_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12__1_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12__1_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21__1_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21__1_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21__1_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21__1_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2__1_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2__1_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2__1_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3__1_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3__1_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3__1_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3__1_n_3 ;
  wire \Max_Read_Latency_Int_reg_n_0_[16] ;
  wire \Max_Read_Latency_Int_reg_n_0_[17] ;
  wire \Max_Read_Latency_Int_reg_n_0_[18] ;
  wire \Max_Read_Latency_Int_reg_n_0_[19] ;
  wire \Max_Read_Latency_Int_reg_n_0_[20] ;
  wire \Max_Read_Latency_Int_reg_n_0_[21] ;
  wire \Max_Read_Latency_Int_reg_n_0_[22] ;
  wire \Max_Read_Latency_Int_reg_n_0_[23] ;
  wire \Max_Read_Latency_Int_reg_n_0_[24] ;
  wire \Max_Read_Latency_Int_reg_n_0_[25] ;
  wire \Max_Read_Latency_Int_reg_n_0_[26] ;
  wire \Max_Read_Latency_Int_reg_n_0_[27] ;
  wire \Max_Read_Latency_Int_reg_n_0_[28] ;
  wire \Max_Read_Latency_Int_reg_n_0_[29] ;
  wire \Max_Read_Latency_Int_reg_n_0_[30] ;
  wire \Max_Read_Latency_Int_reg_n_0_[31] ;
  wire Max_Write_Latency_Int0;
  wire \Max_Write_Latency_Int_reg_n_0_[16] ;
  wire \Max_Write_Latency_Int_reg_n_0_[17] ;
  wire \Max_Write_Latency_Int_reg_n_0_[18] ;
  wire \Max_Write_Latency_Int_reg_n_0_[19] ;
  wire \Max_Write_Latency_Int_reg_n_0_[20] ;
  wire \Max_Write_Latency_Int_reg_n_0_[21] ;
  wire \Max_Write_Latency_Int_reg_n_0_[22] ;
  wire \Max_Write_Latency_Int_reg_n_0_[23] ;
  wire \Max_Write_Latency_Int_reg_n_0_[24] ;
  wire \Max_Write_Latency_Int_reg_n_0_[25] ;
  wire \Max_Write_Latency_Int_reg_n_0_[26] ;
  wire \Max_Write_Latency_Int_reg_n_0_[27] ;
  wire \Max_Write_Latency_Int_reg_n_0_[28] ;
  wire \Max_Write_Latency_Int_reg_n_0_[29] ;
  wire \Max_Write_Latency_Int_reg_n_0_[30] ;
  wire \Max_Write_Latency_Int_reg_n_0_[31] ;
  wire Min_Read_Latency_Int0;
  wire Min_Read_Latency_Int1;
  wire \Min_Read_Latency_Int[31]_i_10__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_11__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_13__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_14__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_15__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_16__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_17__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_18__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_19__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_20__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_22__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_23__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_24__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_25__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_26__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_27__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_28__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_29__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_30__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_31__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_32__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_33__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_34__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_35__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_36__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_37__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_4__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_5__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_6__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_7__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_8__1_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_9__1_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12__1_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12__1_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12__1_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12__1_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21__1_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21__1_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21__1_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21__1_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2__1_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2__1_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2__1_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3__1_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3__1_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3__1_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3__1_n_3 ;
  wire \Min_Read_Latency_Int_reg_n_0_[16] ;
  wire \Min_Read_Latency_Int_reg_n_0_[17] ;
  wire \Min_Read_Latency_Int_reg_n_0_[18] ;
  wire \Min_Read_Latency_Int_reg_n_0_[19] ;
  wire \Min_Read_Latency_Int_reg_n_0_[20] ;
  wire \Min_Read_Latency_Int_reg_n_0_[21] ;
  wire \Min_Read_Latency_Int_reg_n_0_[22] ;
  wire \Min_Read_Latency_Int_reg_n_0_[23] ;
  wire \Min_Read_Latency_Int_reg_n_0_[24] ;
  wire \Min_Read_Latency_Int_reg_n_0_[25] ;
  wire \Min_Read_Latency_Int_reg_n_0_[26] ;
  wire \Min_Read_Latency_Int_reg_n_0_[27] ;
  wire \Min_Read_Latency_Int_reg_n_0_[28] ;
  wire \Min_Read_Latency_Int_reg_n_0_[29] ;
  wire \Min_Read_Latency_Int_reg_n_0_[30] ;
  wire \Min_Read_Latency_Int_reg_n_0_[31] ;
  wire Min_Write_Latency_Int0;
  wire \Min_Write_Latency_Int_reg_n_0_[16] ;
  wire \Min_Write_Latency_Int_reg_n_0_[17] ;
  wire \Min_Write_Latency_Int_reg_n_0_[18] ;
  wire \Min_Write_Latency_Int_reg_n_0_[19] ;
  wire \Min_Write_Latency_Int_reg_n_0_[20] ;
  wire \Min_Write_Latency_Int_reg_n_0_[21] ;
  wire \Min_Write_Latency_Int_reg_n_0_[22] ;
  wire \Min_Write_Latency_Int_reg_n_0_[23] ;
  wire \Min_Write_Latency_Int_reg_n_0_[24] ;
  wire \Min_Write_Latency_Int_reg_n_0_[25] ;
  wire \Min_Write_Latency_Int_reg_n_0_[26] ;
  wire \Min_Write_Latency_Int_reg_n_0_[27] ;
  wire \Min_Write_Latency_Int_reg_n_0_[28] ;
  wire \Min_Write_Latency_Int_reg_n_0_[29] ;
  wire \Min_Write_Latency_Int_reg_n_0_[30] ;
  wire \Min_Write_Latency_Int_reg_n_0_[31] ;
  wire No_Rd_Ready_i_1__1_n_0;
  wire No_Rd_Ready_reg_n_0;
  wire No_Wr_Ready_i_1__1_n_0;
  wire No_Wr_Ready_reg_n_0;
  wire [30:0]Q;
  wire Rd_Add_Issue_i_1__1_n_0;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire [0:0]Rd_Lat_Start_CDC_reg;
  wire [32:32]Rd_Latency_Fifo_Rd_Data_D1;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ;
  wire Rd_Latency_Fifo_Rd_En;
  wire Rd_Latency_Fifo_Rd_En_D1;
  wire Rd_Latency_Fifo_Rd_En_i_3__1_n_0;
  wire [32:0]Rd_Latency_Fifo_Wr_Data;
  wire Rd_Latency_Fifo_Wr_En;
  wire Rd_Latency_Fifo_Wr_En_reg_0;
  wire [16:0]Read_Byte_Cnt0;
  wire [32:0]Read_Latency_Cnt_Out_D1;
  wire [32:32]Read_Latency_Cnt_Out_D2;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[0] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[10] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[11] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[12] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[13] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[14] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[15] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[16] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[17] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[18] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[19] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[1] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[20] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[21] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[22] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[23] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[24] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[25] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[26] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[27] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[28] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[29] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[2] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[30] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[31] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[3] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[4] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[5] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[6] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[7] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[8] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[9] ;
  wire [0:0]Read_Latency_En;
  wire Read_Latency_En_Int1_out;
  wire [31:31]Read_Latency_Int;
  wire [31:0]Read_Latency_Int1_in;
  wire \Read_Latency_Int[0]_i_1__1_n_0 ;
  wire \Read_Latency_Int[11]_i_2__1_n_0 ;
  wire \Read_Latency_Int[11]_i_3__1_n_0 ;
  wire \Read_Latency_Int[11]_i_4__1_n_0 ;
  wire \Read_Latency_Int[11]_i_5__1_n_0 ;
  wire \Read_Latency_Int[11]_i_6__1_n_0 ;
  wire \Read_Latency_Int[11]_i_7__1_n_0 ;
  wire \Read_Latency_Int[11]_i_8__1_n_0 ;
  wire \Read_Latency_Int[11]_i_9__1_n_0 ;
  wire \Read_Latency_Int[15]_i_2__1_n_0 ;
  wire \Read_Latency_Int[15]_i_3__1_n_0 ;
  wire \Read_Latency_Int[15]_i_4__1_n_0 ;
  wire \Read_Latency_Int[15]_i_5__1_n_0 ;
  wire \Read_Latency_Int[15]_i_6__1_n_0 ;
  wire \Read_Latency_Int[15]_i_7__1_n_0 ;
  wire \Read_Latency_Int[15]_i_8__1_n_0 ;
  wire \Read_Latency_Int[15]_i_9__1_n_0 ;
  wire \Read_Latency_Int[19]_i_2__1_n_0 ;
  wire \Read_Latency_Int[19]_i_3__1_n_0 ;
  wire \Read_Latency_Int[19]_i_4__1_n_0 ;
  wire \Read_Latency_Int[19]_i_5__1_n_0 ;
  wire \Read_Latency_Int[19]_i_6__1_n_0 ;
  wire \Read_Latency_Int[19]_i_7__1_n_0 ;
  wire \Read_Latency_Int[19]_i_8__1_n_0 ;
  wire \Read_Latency_Int[19]_i_9__1_n_0 ;
  wire \Read_Latency_Int[23]_i_2__1_n_0 ;
  wire \Read_Latency_Int[23]_i_3__1_n_0 ;
  wire \Read_Latency_Int[23]_i_4__1_n_0 ;
  wire \Read_Latency_Int[23]_i_5__1_n_0 ;
  wire \Read_Latency_Int[23]_i_6__1_n_0 ;
  wire \Read_Latency_Int[23]_i_7__1_n_0 ;
  wire \Read_Latency_Int[23]_i_8__1_n_0 ;
  wire \Read_Latency_Int[23]_i_9__1_n_0 ;
  wire \Read_Latency_Int[27]_i_2__1_n_0 ;
  wire \Read_Latency_Int[27]_i_3__1_n_0 ;
  wire \Read_Latency_Int[27]_i_4__1_n_0 ;
  wire \Read_Latency_Int[27]_i_5__1_n_0 ;
  wire \Read_Latency_Int[27]_i_6__1_n_0 ;
  wire \Read_Latency_Int[27]_i_7__1_n_0 ;
  wire \Read_Latency_Int[27]_i_8__1_n_0 ;
  wire \Read_Latency_Int[27]_i_9__1_n_0 ;
  wire \Read_Latency_Int[31]_i_12__1_n_0 ;
  wire \Read_Latency_Int[31]_i_13__1_n_0 ;
  wire \Read_Latency_Int[31]_i_14__1_n_0 ;
  wire \Read_Latency_Int[31]_i_15__1_n_0 ;
  wire \Read_Latency_Int[31]_i_16__1_n_0 ;
  wire \Read_Latency_Int[31]_i_17__1_n_0 ;
  wire \Read_Latency_Int[31]_i_18__1_n_0 ;
  wire \Read_Latency_Int[31]_i_19__1_n_0 ;
  wire \Read_Latency_Int[31]_i_21__1_n_0 ;
  wire \Read_Latency_Int[31]_i_22__1_n_0 ;
  wire \Read_Latency_Int[31]_i_23__1_n_0 ;
  wire \Read_Latency_Int[31]_i_24__1_n_0 ;
  wire \Read_Latency_Int[31]_i_25__1_n_0 ;
  wire \Read_Latency_Int[31]_i_26__1_n_0 ;
  wire \Read_Latency_Int[31]_i_27__1_n_0 ;
  wire \Read_Latency_Int[31]_i_28__1_n_0 ;
  wire \Read_Latency_Int[31]_i_30__1_n_0 ;
  wire \Read_Latency_Int[31]_i_31__1_n_0 ;
  wire \Read_Latency_Int[31]_i_32__1_n_0 ;
  wire \Read_Latency_Int[31]_i_33__1_n_0 ;
  wire \Read_Latency_Int[31]_i_34__1_n_0 ;
  wire \Read_Latency_Int[31]_i_35__1_n_0 ;
  wire \Read_Latency_Int[31]_i_36__1_n_0 ;
  wire \Read_Latency_Int[31]_i_37__1_n_0 ;
  wire \Read_Latency_Int[31]_i_38__1_n_0 ;
  wire \Read_Latency_Int[31]_i_39__1_n_0 ;
  wire \Read_Latency_Int[31]_i_3__1_n_0 ;
  wire \Read_Latency_Int[31]_i_40__1_n_0 ;
  wire \Read_Latency_Int[31]_i_41__1_n_0 ;
  wire \Read_Latency_Int[31]_i_42__1_n_0 ;
  wire \Read_Latency_Int[31]_i_43__1_n_0 ;
  wire \Read_Latency_Int[31]_i_44__1_n_0 ;
  wire \Read_Latency_Int[31]_i_45__1_n_0 ;
  wire \Read_Latency_Int[31]_i_4__1_n_0 ;
  wire \Read_Latency_Int[31]_i_5__1_n_0 ;
  wire \Read_Latency_Int[31]_i_6__1_n_0 ;
  wire \Read_Latency_Int[31]_i_7__1_n_0 ;
  wire \Read_Latency_Int[31]_i_8__1_n_0 ;
  wire \Read_Latency_Int[31]_i_9__1_n_0 ;
  wire \Read_Latency_Int[3]_i_2__1_n_0 ;
  wire \Read_Latency_Int[3]_i_3__1_n_0 ;
  wire \Read_Latency_Int[3]_i_4__1_n_0 ;
  wire \Read_Latency_Int[3]_i_5__1_n_0 ;
  wire \Read_Latency_Int[3]_i_6__1_n_0 ;
  wire \Read_Latency_Int[3]_i_7__1_n_0 ;
  wire \Read_Latency_Int[3]_i_8__1_n_0 ;
  wire \Read_Latency_Int[3]_i_9__1_n_0 ;
  wire \Read_Latency_Int[7]_i_2__1_n_0 ;
  wire \Read_Latency_Int[7]_i_3__1_n_0 ;
  wire \Read_Latency_Int[7]_i_4__1_n_0 ;
  wire \Read_Latency_Int[7]_i_5__1_n_0 ;
  wire \Read_Latency_Int[7]_i_6__1_n_0 ;
  wire \Read_Latency_Int[7]_i_7__1_n_0 ;
  wire \Read_Latency_Int[7]_i_8__1_n_0 ;
  wire \Read_Latency_Int[7]_i_9__1_n_0 ;
  wire \Read_Latency_Int_reg[11]_i_1__1_n_0 ;
  wire \Read_Latency_Int_reg[11]_i_1__1_n_1 ;
  wire \Read_Latency_Int_reg[11]_i_1__1_n_2 ;
  wire \Read_Latency_Int_reg[11]_i_1__1_n_3 ;
  wire \Read_Latency_Int_reg[15]_i_1__1_n_0 ;
  wire \Read_Latency_Int_reg[15]_i_1__1_n_1 ;
  wire \Read_Latency_Int_reg[15]_i_1__1_n_2 ;
  wire \Read_Latency_Int_reg[15]_i_1__1_n_3 ;
  wire \Read_Latency_Int_reg[19]_i_1__1_n_0 ;
  wire \Read_Latency_Int_reg[19]_i_1__1_n_1 ;
  wire \Read_Latency_Int_reg[19]_i_1__1_n_2 ;
  wire \Read_Latency_Int_reg[19]_i_1__1_n_3 ;
  wire \Read_Latency_Int_reg[23]_i_1__1_n_0 ;
  wire \Read_Latency_Int_reg[23]_i_1__1_n_1 ;
  wire \Read_Latency_Int_reg[23]_i_1__1_n_2 ;
  wire \Read_Latency_Int_reg[23]_i_1__1_n_3 ;
  wire \Read_Latency_Int_reg[27]_i_1__1_n_0 ;
  wire \Read_Latency_Int_reg[27]_i_1__1_n_1 ;
  wire \Read_Latency_Int_reg[27]_i_1__1_n_2 ;
  wire \Read_Latency_Int_reg[27]_i_1__1_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_10__1_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_10__1_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_10__1_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_10__1_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_11__1_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_11__1_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_11__1_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_11__1_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_20__1_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_20__1_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_20__1_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_20__1_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_29__1_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_29__1_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_29__1_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_29__1_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_2__1_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_2__1_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_2__1_n_3 ;
  wire \Read_Latency_Int_reg[3]_i_1__1_n_0 ;
  wire \Read_Latency_Int_reg[3]_i_1__1_n_1 ;
  wire \Read_Latency_Int_reg[3]_i_1__1_n_2 ;
  wire \Read_Latency_Int_reg[3]_i_1__1_n_3 ;
  wire \Read_Latency_Int_reg[7]_i_1__1_n_0 ;
  wire \Read_Latency_Int_reg[7]_i_1__1_n_1 ;
  wire \Read_Latency_Int_reg[7]_i_1__1_n_2 ;
  wire \Read_Latency_Int_reg[7]_i_1__1_n_3 ;
  wire Read_Latency_One;
  wire Read_Latency_One_D1;
  wire Read_Latency_One_reg_n_0;
  wire Read_going_on;
  wire Read_going_on_i_1__1_n_0;
  wire [0:0]Rtrans_Cnt_En;
  wire Rtrans_Cnt_En0;
  wire [16:0]S2_Read_Byte_Cnt;
  wire S2_Read_Byte_Cnt_En;
  wire [31:31]S2_Read_Latency;
  wire [3:0]S2_Write_Byte_Cnt;
  wire [31:31]S2_Write_Latency;
  wire Wr_Add_Issue_i_1__1_n_0;
  wire [31:0]Wr_Lat_Cnt_Diff_reg;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  wire Wr_cnt_ld;
  wire [0:0]Write_Beat_Cnt_En;
  wire Write_Beat_Cnt_En1;
  wire Write_Beat_Cnt_En10;
  wire [0:0]Write_Latency_En;
  wire Write_Latency_En_Int;
  wire Write_going_on;
  wire Write_going_on_i_1__1_n_0;
  wire [0:0]Wtrans_Cnt_En;
  wire Wtrans_Cnt_En0;
  wire core_aclk;
  wire [2:0]count_40_return;
  wire [2:2]count_4_return;
  wire ext_trig_cdc_sync_n_2;
  wire mem_reg_0_31_0_5_i_2_n_0;
  wire mem_reg_0_31_0_5_i_4_n_0;
  wire mem_reg_0_31_0_5_i_5_n_0;
  wire [8:0]num_rd_beats;
  wire \num_rd_beats[0]_i_1__1_n_0 ;
  wire \num_rd_beats[1]_i_1__1_n_0 ;
  wire \num_rd_beats[2]_i_1__1_n_0 ;
  wire \num_rd_beats[3]_i_1__1_n_0 ;
  wire \num_rd_beats[4]_i_1__1_n_0 ;
  wire \num_rd_beats[5]_i_1__1_n_0 ;
  wire \num_rd_beats[6]_i_1__1_n_0 ;
  wire \num_rd_beats[7]_i_1__1_n_0 ;
  wire \num_rd_beats[8]_i_2__1_n_0 ;
  wire \num_rd_beats[8]_i_3__1_n_0 ;
  wire \num_read_beat[8]_i_1__1_n_0 ;
  wire \num_read_beat[8]_i_2__1_n_0 ;
  wire [8:0]num_read_beat_reg;
  wire [1:0]out;
  wire rd_latency_cnt_inst_n_0;
  wire rd_latency_cnt_inst_n_1;
  wire rd_latency_cnt_inst_n_10;
  wire rd_latency_cnt_inst_n_11;
  wire rd_latency_cnt_inst_n_12;
  wire rd_latency_cnt_inst_n_13;
  wire rd_latency_cnt_inst_n_14;
  wire rd_latency_cnt_inst_n_15;
  wire rd_latency_cnt_inst_n_16;
  wire rd_latency_cnt_inst_n_17;
  wire rd_latency_cnt_inst_n_18;
  wire rd_latency_cnt_inst_n_19;
  wire rd_latency_cnt_inst_n_2;
  wire rd_latency_cnt_inst_n_20;
  wire rd_latency_cnt_inst_n_21;
  wire rd_latency_cnt_inst_n_22;
  wire rd_latency_cnt_inst_n_23;
  wire rd_latency_cnt_inst_n_24;
  wire rd_latency_cnt_inst_n_25;
  wire rd_latency_cnt_inst_n_26;
  wire rd_latency_cnt_inst_n_27;
  wire rd_latency_cnt_inst_n_28;
  wire rd_latency_cnt_inst_n_29;
  wire rd_latency_cnt_inst_n_3;
  wire rd_latency_cnt_inst_n_30;
  wire rd_latency_cnt_inst_n_31;
  wire rd_latency_cnt_inst_n_32;
  wire rd_latency_cnt_inst_n_4;
  wire rd_latency_cnt_inst_n_5;
  wire rd_latency_cnt_inst_n_6;
  wire rd_latency_cnt_inst_n_7;
  wire rd_latency_cnt_inst_n_8;
  wire rd_latency_cnt_inst_n_9;
  wire rd_latency_end;
  wire rd_latency_fifo_inst_n_0;
  wire rd_latency_fifo_inst_n_1;
  wire rd_latency_fifo_inst_n_10;
  wire rd_latency_fifo_inst_n_11;
  wire rd_latency_fifo_inst_n_12;
  wire rd_latency_fifo_inst_n_13;
  wire rd_latency_fifo_inst_n_14;
  wire rd_latency_fifo_inst_n_15;
  wire rd_latency_fifo_inst_n_16;
  wire rd_latency_fifo_inst_n_17;
  wire rd_latency_fifo_inst_n_18;
  wire rd_latency_fifo_inst_n_19;
  wire rd_latency_fifo_inst_n_2;
  wire rd_latency_fifo_inst_n_20;
  wire rd_latency_fifo_inst_n_21;
  wire rd_latency_fifo_inst_n_22;
  wire rd_latency_fifo_inst_n_23;
  wire rd_latency_fifo_inst_n_24;
  wire rd_latency_fifo_inst_n_25;
  wire rd_latency_fifo_inst_n_26;
  wire rd_latency_fifo_inst_n_27;
  wire rd_latency_fifo_inst_n_28;
  wire rd_latency_fifo_inst_n_29;
  wire rd_latency_fifo_inst_n_30;
  wire rd_latency_fifo_inst_n_31;
  wire rd_latency_fifo_inst_n_32;
  wire rd_latency_fifo_inst_n_33;
  wire rd_latency_fifo_inst_n_34;
  wire rd_latency_fifo_inst_n_35;
  wire rd_latency_fifo_inst_n_36;
  wire rd_latency_fifo_inst_n_4;
  wire rd_latency_fifo_inst_n_5;
  wire rd_latency_fifo_inst_n_6;
  wire rd_latency_fifo_inst_n_7;
  wire rd_latency_fifo_inst_n_8;
  wire rd_latency_fifo_inst_n_9;
  (* MAX_FANOUT = "300" *) (* RTL_MAX_FANOUT = "found" *) wire rst_int_n;
  wire \s_level_out_bus_d4_reg[1] ;
  wire slot_2_axi_arready;
  wire [2:0]slot_2_axi_arsize;
  wire slot_2_axi_arvalid;
  wire slot_2_axi_awready;
  wire slot_2_axi_awvalid;
  wire slot_2_axi_rlast;
  wire slot_2_axi_rready;
  wire slot_2_axi_rvalid;
  wire slot_2_axi_wlast;
  wire slot_2_axi_wready;
  wire [7:0]slot_2_axi_wstrb;
  wire slot_2_axi_wvalid;
  wire update_max_Wr_Lat;
  wire update_max_Wr_Lat_i_10__1_n_0;
  wire update_max_Wr_Lat_i_11__1_n_0;
  wire update_max_Wr_Lat_i_13__1_n_0;
  wire update_max_Wr_Lat_i_14__1_n_0;
  wire update_max_Wr_Lat_i_15__1_n_0;
  wire update_max_Wr_Lat_i_16__1_n_0;
  wire update_max_Wr_Lat_i_17__1_n_0;
  wire update_max_Wr_Lat_i_18__1_n_0;
  wire update_max_Wr_Lat_i_19__1_n_0;
  wire update_max_Wr_Lat_i_1__1_n_0;
  wire update_max_Wr_Lat_i_20__1_n_0;
  wire update_max_Wr_Lat_i_22__1_n_0;
  wire update_max_Wr_Lat_i_23__1_n_0;
  wire update_max_Wr_Lat_i_24__1_n_0;
  wire update_max_Wr_Lat_i_25__1_n_0;
  wire update_max_Wr_Lat_i_26__1_n_0;
  wire update_max_Wr_Lat_i_27__1_n_0;
  wire update_max_Wr_Lat_i_28__1_n_0;
  wire update_max_Wr_Lat_i_29__1_n_0;
  wire update_max_Wr_Lat_i_30__1_n_0;
  wire update_max_Wr_Lat_i_31__1_n_0;
  wire update_max_Wr_Lat_i_32__1_n_0;
  wire update_max_Wr_Lat_i_33__1_n_0;
  wire update_max_Wr_Lat_i_34__1_n_0;
  wire update_max_Wr_Lat_i_35__1_n_0;
  wire update_max_Wr_Lat_i_36__1_n_0;
  wire update_max_Wr_Lat_i_37__1_n_0;
  wire update_max_Wr_Lat_i_4__1_n_0;
  wire update_max_Wr_Lat_i_5__1_n_0;
  wire update_max_Wr_Lat_i_6__1_n_0;
  wire update_max_Wr_Lat_i_7__1_n_0;
  wire update_max_Wr_Lat_i_8__1_n_0;
  wire update_max_Wr_Lat_i_9__1_n_0;
  wire update_max_Wr_Lat_reg_i_12__1_n_0;
  wire update_max_Wr_Lat_reg_i_12__1_n_1;
  wire update_max_Wr_Lat_reg_i_12__1_n_2;
  wire update_max_Wr_Lat_reg_i_12__1_n_3;
  wire update_max_Wr_Lat_reg_i_21__1_n_0;
  wire update_max_Wr_Lat_reg_i_21__1_n_1;
  wire update_max_Wr_Lat_reg_i_21__1_n_2;
  wire update_max_Wr_Lat_reg_i_21__1_n_3;
  wire update_max_Wr_Lat_reg_i_2__1_n_0;
  wire update_max_Wr_Lat_reg_i_2__1_n_1;
  wire update_max_Wr_Lat_reg_i_2__1_n_2;
  wire update_max_Wr_Lat_reg_i_2__1_n_3;
  wire update_max_Wr_Lat_reg_i_3__1_n_0;
  wire update_max_Wr_Lat_reg_i_3__1_n_1;
  wire update_max_Wr_Lat_reg_i_3__1_n_2;
  wire update_max_Wr_Lat_reg_i_3__1_n_3;
  wire update_min_Wr_Lat;
  wire update_min_Wr_Lat_i_10__1_n_0;
  wire update_min_Wr_Lat_i_11__1_n_0;
  wire update_min_Wr_Lat_i_13__1_n_0;
  wire update_min_Wr_Lat_i_14__1_n_0;
  wire update_min_Wr_Lat_i_15__1_n_0;
  wire update_min_Wr_Lat_i_16__1_n_0;
  wire update_min_Wr_Lat_i_17__1_n_0;
  wire update_min_Wr_Lat_i_18__1_n_0;
  wire update_min_Wr_Lat_i_19__1_n_0;
  wire update_min_Wr_Lat_i_1__1_n_0;
  wire update_min_Wr_Lat_i_20__1_n_0;
  wire update_min_Wr_Lat_i_22__1_n_0;
  wire update_min_Wr_Lat_i_23__1_n_0;
  wire update_min_Wr_Lat_i_24__1_n_0;
  wire update_min_Wr_Lat_i_25__1_n_0;
  wire update_min_Wr_Lat_i_26__1_n_0;
  wire update_min_Wr_Lat_i_27__1_n_0;
  wire update_min_Wr_Lat_i_28__1_n_0;
  wire update_min_Wr_Lat_i_29__1_n_0;
  wire update_min_Wr_Lat_i_30__1_n_0;
  wire update_min_Wr_Lat_i_31__1_n_0;
  wire update_min_Wr_Lat_i_32__1_n_0;
  wire update_min_Wr_Lat_i_33__1_n_0;
  wire update_min_Wr_Lat_i_34__1_n_0;
  wire update_min_Wr_Lat_i_35__1_n_0;
  wire update_min_Wr_Lat_i_36__1_n_0;
  wire update_min_Wr_Lat_i_37__1_n_0;
  wire update_min_Wr_Lat_i_4__1_n_0;
  wire update_min_Wr_Lat_i_5__1_n_0;
  wire update_min_Wr_Lat_i_6__1_n_0;
  wire update_min_Wr_Lat_i_7__1_n_0;
  wire update_min_Wr_Lat_i_8__1_n_0;
  wire update_min_Wr_Lat_i_9__1_n_0;
  wire update_min_Wr_Lat_reg_i_12__1_n_0;
  wire update_min_Wr_Lat_reg_i_12__1_n_1;
  wire update_min_Wr_Lat_reg_i_12__1_n_2;
  wire update_min_Wr_Lat_reg_i_12__1_n_3;
  wire update_min_Wr_Lat_reg_i_21__1_n_0;
  wire update_min_Wr_Lat_reg_i_21__1_n_1;
  wire update_min_Wr_Lat_reg_i_21__1_n_2;
  wire update_min_Wr_Lat_reg_i_21__1_n_3;
  wire update_min_Wr_Lat_reg_i_2__1_n_0;
  wire update_min_Wr_Lat_reg_i_2__1_n_1;
  wire update_min_Wr_Lat_reg_i_2__1_n_2;
  wire update_min_Wr_Lat_reg_i_2__1_n_3;
  wire update_min_Wr_Lat_reg_i_3__1_n_0;
  wire update_min_Wr_Lat_reg_i_3__1_n_1;
  wire update_min_Wr_Lat_reg_i_3__1_n_2;
  wire update_min_Wr_Lat_reg_i_3__1_n_3;
  wire [3:0]wr_byte_cnt;
  wire wr_latency_end;
  wire wr_latency_end_d1;
  wire wr_latency_start;
  wire wr_latency_start_d1;
  wire wr_latency_start_d1_reg_0;
  wire [3:3]\NLW_Accum_i_reg[31]_i_2__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[31]_i_2__3_CO_UNCONNECTED ;
  wire [2:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED ;
  wire [3:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED ;
  wire [3:1]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_12__1_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_21__1_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_12__1_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_21__1_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_10__1_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_11__1_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_20__1_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_29__1_O_UNCONNECTED ;
  wire [3:3]\NLW_Read_Latency_Int_reg[31]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_12__1_O_UNCONNECTED;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_21__1_O_UNCONNECTED;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_2__1_O_UNCONNECTED;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_3__1_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_12__1_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_21__1_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_2__1_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_3__1_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_2__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [11]),
        .O(\Accum_i[11]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_3__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [10]),
        .O(\Accum_i[11]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_4__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [9]),
        .O(\Accum_i[11]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_5__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [8]),
        .O(\Accum_i[11]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_6__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [11]),
        .O(\Accum_i[11]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_7__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [10]),
        .O(\Accum_i[11]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_8__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [9]),
        .O(\Accum_i[11]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_9__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [8]),
        .O(\Accum_i[11]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_2__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [15]),
        .O(\Accum_i[15]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_3__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [14]),
        .O(\Accum_i[15]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_4__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [13]),
        .O(\Accum_i[15]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_5__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [12]),
        .O(\Accum_i[15]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_6__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [15]),
        .O(\Accum_i[15]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_7__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [14]),
        .O(\Accum_i[15]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_8__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [13]),
        .O(\Accum_i[15]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_9__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [12]),
        .O(\Accum_i[15]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_2__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [19]),
        .O(\Accum_i[19]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_2__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [19]),
        .O(\Accum_i[19]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_3__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [18]),
        .O(\Accum_i[19]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_3__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [18]),
        .O(\Accum_i[19]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_4__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [17]),
        .O(\Accum_i[19]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_4__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [17]),
        .O(\Accum_i[19]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_5__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [16]),
        .O(\Accum_i[19]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_5__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [19]),
        .O(\Accum_i[19]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_6__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [19]),
        .O(\Accum_i[19]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_6__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [18]),
        .O(\Accum_i[19]_i_6__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_7__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [18]),
        .O(\Accum_i[19]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_7__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [17]),
        .O(\Accum_i[19]_i_7__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_8__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [17]),
        .O(\Accum_i[19]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_9__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [16]),
        .O(\Accum_i[19]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_2__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [23]),
        .O(\Accum_i[23]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_2__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [23]),
        .O(\Accum_i[23]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_3__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [22]),
        .O(\Accum_i[23]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_3__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [22]),
        .O(\Accum_i[23]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_4__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [21]),
        .O(\Accum_i[23]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_4__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [21]),
        .O(\Accum_i[23]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_5__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [20]),
        .O(\Accum_i[23]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_5__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [20]),
        .O(\Accum_i[23]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_6__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [23]),
        .O(\Accum_i[23]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_6__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [23]),
        .O(\Accum_i[23]_i_6__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_7__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [22]),
        .O(\Accum_i[23]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_7__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [22]),
        .O(\Accum_i[23]_i_7__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_8__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [21]),
        .O(\Accum_i[23]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_8__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [21]),
        .O(\Accum_i[23]_i_8__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_9__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [20]),
        .O(\Accum_i[23]_i_9__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_9__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [20]),
        .O(\Accum_i[23]_i_9__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_2__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [27]),
        .O(\Accum_i[27]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_2__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [27]),
        .O(\Accum_i[27]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_3__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [26]),
        .O(\Accum_i[27]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_3__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [26]),
        .O(\Accum_i[27]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_4__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [25]),
        .O(\Accum_i[27]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_4__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [25]),
        .O(\Accum_i[27]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_5__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [24]),
        .O(\Accum_i[27]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_5__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [24]),
        .O(\Accum_i[27]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_6__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [27]),
        .O(\Accum_i[27]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_6__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [27]),
        .O(\Accum_i[27]_i_6__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_7__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [26]),
        .O(\Accum_i[27]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_7__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [26]),
        .O(\Accum_i[27]_i_7__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_8__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [25]),
        .O(\Accum_i[27]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_8__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [25]),
        .O(\Accum_i[27]_i_8__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_9__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [24]),
        .O(\Accum_i[27]_i_9__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_9__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [24]),
        .O(\Accum_i[27]_i_9__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_3__2 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [30]),
        .O(\Accum_i[31]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_3__3 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [30]),
        .O(\Accum_i[31]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_4__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [29]),
        .O(\Accum_i[31]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_4__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [29]),
        .O(\Accum_i[31]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_5__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [28]),
        .O(\Accum_i[31]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_5__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [28]),
        .O(\Accum_i[31]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_6__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [31]),
        .O(\Accum_i[31]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_6__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [31]),
        .O(\Accum_i[31]_i_6__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_7__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [30]),
        .O(\Accum_i[31]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_7__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [30]),
        .O(\Accum_i[31]_i_7__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_8__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [29]),
        .O(\Accum_i[31]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_8__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [29]),
        .O(\Accum_i[31]_i_8__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_9__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [28]),
        .O(\Accum_i[31]_i_9__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_9__4 
       (.I0(S2_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [28]),
        .O(\Accum_i[31]_i_9__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_2__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [7]),
        .O(\Accum_i[7]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_3__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [6]),
        .O(\Accum_i[7]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_4__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [5]),
        .O(\Accum_i[7]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_5__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [4]),
        .O(\Accum_i[7]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_6__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [7]),
        .O(\Accum_i[7]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_7__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [6]),
        .O(\Accum_i[7]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_8__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [5]),
        .O(\Accum_i[7]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_9__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [4]),
        .O(\Accum_i[7]_i_9__1_n_0 ));
  CARRY4 \Accum_i_reg[11]_i_1__3 
       (.CI(\Accum_i_reg[7]_i_1__3_n_0 ),
        .CO({\Accum_i_reg[11]_i_1__3_n_0 ,\Accum_i_reg[11]_i_1__3_n_1 ,\Accum_i_reg[11]_i_1__3_n_2 ,\Accum_i_reg[11]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[11]_i_2__1_n_0 ,\Accum_i[11]_i_3__1_n_0 ,\Accum_i[11]_i_4__1_n_0 ,\Accum_i[11]_i_5__1_n_0 }),
        .O(\Accum_i_reg[31]_5 [11:8]),
        .S({\Accum_i[11]_i_6__1_n_0 ,\Accum_i[11]_i_7__1_n_0 ,\Accum_i[11]_i_8__1_n_0 ,\Accum_i[11]_i_9__1_n_0 }));
  CARRY4 \Accum_i_reg[11]_i_1__4 
       (.CI(\Accum_i_reg[7]_i_1__4_n_0 ),
        .CO({\Accum_i_reg[11]_i_1__4_n_0 ,\Accum_i_reg[11]_i_1__4_n_1 ,\Accum_i_reg[11]_i_1__4_n_2 ,\Accum_i_reg[11]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(S2_Read_Byte_Cnt[11:8]),
        .O(\Accum_i_reg[31]_6 [11:8]),
        .S({\GEN_acc[15].acc_inst_0/Accum_i[11]_i_2_n_0 ,\GEN_acc[15].acc_inst_0/Accum_i[11]_i_3_n_0 ,\GEN_acc[15].acc_inst_0/Accum_i[11]_i_4_n_0 ,\GEN_acc[15].acc_inst_0/Accum_i[11]_i_5_n_0 }));
  CARRY4 \Accum_i_reg[15]_i_1__3 
       (.CI(\Accum_i_reg[11]_i_1__3_n_0 ),
        .CO({\Accum_i_reg[15]_i_1__3_n_0 ,\Accum_i_reg[15]_i_1__3_n_1 ,\Accum_i_reg[15]_i_1__3_n_2 ,\Accum_i_reg[15]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[15]_i_2__1_n_0 ,\Accum_i[15]_i_3__1_n_0 ,\Accum_i[15]_i_4__1_n_0 ,\Accum_i[15]_i_5__1_n_0 }),
        .O(\Accum_i_reg[31]_5 [15:12]),
        .S({\Accum_i[15]_i_6__1_n_0 ,\Accum_i[15]_i_7__1_n_0 ,\Accum_i[15]_i_8__1_n_0 ,\Accum_i[15]_i_9__1_n_0 }));
  CARRY4 \Accum_i_reg[15]_i_1__4 
       (.CI(\Accum_i_reg[11]_i_1__4_n_0 ),
        .CO({\Accum_i_reg[15]_i_1__4_n_0 ,\Accum_i_reg[15]_i_1__4_n_1 ,\Accum_i_reg[15]_i_1__4_n_2 ,\Accum_i_reg[15]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(S2_Read_Byte_Cnt[15:12]),
        .O(\Accum_i_reg[31]_6 [15:12]),
        .S({\GEN_acc[15].acc_inst_0/Accum_i[15]_i_2_n_0 ,\GEN_acc[15].acc_inst_0/Accum_i[15]_i_3_n_0 ,\GEN_acc[15].acc_inst_0/Accum_i[15]_i_4_n_0 ,\GEN_acc[15].acc_inst_0/Accum_i[15]_i_5_n_0 }));
  CARRY4 \Accum_i_reg[19]_i_1__3 
       (.CI(\Accum_i_reg[15]_i_1__3_n_0 ),
        .CO({\Accum_i_reg[19]_i_1__3_n_0 ,\Accum_i_reg[19]_i_1__3_n_1 ,\Accum_i_reg[19]_i_1__3_n_2 ,\Accum_i_reg[19]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[19]_i_2__3_n_0 ,\Accum_i[19]_i_3__3_n_0 ,\Accum_i[19]_i_4__3_n_0 ,\Accum_i[19]_i_5__1_n_0 }),
        .O(\Accum_i_reg[31]_5 [19:16]),
        .S({\Accum_i[19]_i_6__3_n_0 ,\Accum_i[19]_i_7__3_n_0 ,\Accum_i[19]_i_8__1_n_0 ,\Accum_i[19]_i_9__1_n_0 }));
  CARRY4 \Accum_i_reg[19]_i_1__4 
       (.CI(\Accum_i_reg[15]_i_1__4_n_0 ),
        .CO({\Accum_i_reg[19]_i_1__4_n_0 ,\Accum_i_reg[19]_i_1__4_n_1 ,\Accum_i_reg[19]_i_1__4_n_2 ,\Accum_i_reg[19]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[19]_i_2__4_n_0 ,\Accum_i[19]_i_3__4_n_0 ,\Accum_i[19]_i_4__4_n_0 ,S2_Read_Byte_Cnt[16]}),
        .O(\Accum_i_reg[31]_6 [19:16]),
        .S({\Accum_i[19]_i_5__4_n_0 ,\Accum_i[19]_i_6__4_n_0 ,\Accum_i[19]_i_7__4_n_0 ,\GEN_acc[15].acc_inst_0/Accum_i[19]_i_8_n_0 }));
  CARRY4 \Accum_i_reg[23]_i_1__3 
       (.CI(\Accum_i_reg[19]_i_1__3_n_0 ),
        .CO({\Accum_i_reg[23]_i_1__3_n_0 ,\Accum_i_reg[23]_i_1__3_n_1 ,\Accum_i_reg[23]_i_1__3_n_2 ,\Accum_i_reg[23]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[23]_i_2__3_n_0 ,\Accum_i[23]_i_3__3_n_0 ,\Accum_i[23]_i_4__3_n_0 ,\Accum_i[23]_i_5__3_n_0 }),
        .O(\Accum_i_reg[31]_5 [23:20]),
        .S({\Accum_i[23]_i_6__3_n_0 ,\Accum_i[23]_i_7__3_n_0 ,\Accum_i[23]_i_8__3_n_0 ,\Accum_i[23]_i_9__3_n_0 }));
  CARRY4 \Accum_i_reg[23]_i_1__4 
       (.CI(\Accum_i_reg[19]_i_1__4_n_0 ),
        .CO({\Accum_i_reg[23]_i_1__4_n_0 ,\Accum_i_reg[23]_i_1__4_n_1 ,\Accum_i_reg[23]_i_1__4_n_2 ,\Accum_i_reg[23]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[23]_i_2__4_n_0 ,\Accum_i[23]_i_3__4_n_0 ,\Accum_i[23]_i_4__4_n_0 ,\Accum_i[23]_i_5__4_n_0 }),
        .O(\Accum_i_reg[31]_6 [23:20]),
        .S({\Accum_i[23]_i_6__4_n_0 ,\Accum_i[23]_i_7__4_n_0 ,\Accum_i[23]_i_8__4_n_0 ,\Accum_i[23]_i_9__4_n_0 }));
  CARRY4 \Accum_i_reg[27]_i_1__3 
       (.CI(\Accum_i_reg[23]_i_1__3_n_0 ),
        .CO({\Accum_i_reg[27]_i_1__3_n_0 ,\Accum_i_reg[27]_i_1__3_n_1 ,\Accum_i_reg[27]_i_1__3_n_2 ,\Accum_i_reg[27]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[27]_i_2__3_n_0 ,\Accum_i[27]_i_3__3_n_0 ,\Accum_i[27]_i_4__3_n_0 ,\Accum_i[27]_i_5__3_n_0 }),
        .O(\Accum_i_reg[31]_5 [27:24]),
        .S({\Accum_i[27]_i_6__3_n_0 ,\Accum_i[27]_i_7__3_n_0 ,\Accum_i[27]_i_8__3_n_0 ,\Accum_i[27]_i_9__3_n_0 }));
  CARRY4 \Accum_i_reg[27]_i_1__4 
       (.CI(\Accum_i_reg[23]_i_1__4_n_0 ),
        .CO({\Accum_i_reg[27]_i_1__4_n_0 ,\Accum_i_reg[27]_i_1__4_n_1 ,\Accum_i_reg[27]_i_1__4_n_2 ,\Accum_i_reg[27]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[27]_i_2__4_n_0 ,\Accum_i[27]_i_3__4_n_0 ,\Accum_i[27]_i_4__4_n_0 ,\Accum_i[27]_i_5__4_n_0 }),
        .O(\Accum_i_reg[31]_6 [27:24]),
        .S({\Accum_i[27]_i_6__4_n_0 ,\Accum_i[27]_i_7__4_n_0 ,\Accum_i[27]_i_8__4_n_0 ,\Accum_i[27]_i_9__4_n_0 }));
  CARRY4 \Accum_i_reg[31]_i_2__2 
       (.CI(\Accum_i_reg[27]_i_1__3_n_0 ),
        .CO({\NLW_Accum_i_reg[31]_i_2__2_CO_UNCONNECTED [3],\Accum_i_reg[31]_i_2__2_n_1 ,\Accum_i_reg[31]_i_2__2_n_2 ,\Accum_i_reg[31]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Accum_i[31]_i_3__2_n_0 ,\Accum_i[31]_i_4__3_n_0 ,\Accum_i[31]_i_5__3_n_0 }),
        .O(\Accum_i_reg[31]_5 [31:28]),
        .S({\Accum_i[31]_i_6__3_n_0 ,\Accum_i[31]_i_7__3_n_0 ,\Accum_i[31]_i_8__3_n_0 ,\Accum_i[31]_i_9__3_n_0 }));
  CARRY4 \Accum_i_reg[31]_i_2__3 
       (.CI(\Accum_i_reg[27]_i_1__4_n_0 ),
        .CO({\NLW_Accum_i_reg[31]_i_2__3_CO_UNCONNECTED [3],\Accum_i_reg[31]_i_2__3_n_1 ,\Accum_i_reg[31]_i_2__3_n_2 ,\Accum_i_reg[31]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Accum_i[31]_i_3__3_n_0 ,\Accum_i[31]_i_4__4_n_0 ,\Accum_i[31]_i_5__4_n_0 }),
        .O(\Accum_i_reg[31]_6 [31:28]),
        .S({\Accum_i[31]_i_6__4_n_0 ,\Accum_i[31]_i_7__4_n_0 ,\Accum_i[31]_i_8__4_n_0 ,\Accum_i[31]_i_9__4_n_0 }));
  CARRY4 \Accum_i_reg[3]_i_1__3 
       (.CI(1'b0),
        .CO({\Accum_i_reg[3]_i_1__3_n_0 ,\Accum_i_reg[3]_i_1__3_n_1 ,\Accum_i_reg[3]_i_1__3_n_2 ,\Accum_i_reg[3]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(S2_Write_Byte_Cnt),
        .O(\Accum_i_reg[31]_5 [3:0]),
        .S({\GEN_acc[12].acc_inst_0/Accum_i[3]_i_2_n_0 ,\GEN_acc[12].acc_inst_0/Accum_i[3]_i_3_n_0 ,\GEN_acc[12].acc_inst_0/Accum_i[3]_i_4_n_0 ,\GEN_acc[12].acc_inst_0/Accum_i[3]_i_5_n_0 }));
  CARRY4 \Accum_i_reg[3]_i_1__4 
       (.CI(1'b0),
        .CO({\Accum_i_reg[3]_i_1__4_n_0 ,\Accum_i_reg[3]_i_1__4_n_1 ,\Accum_i_reg[3]_i_1__4_n_2 ,\Accum_i_reg[3]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(S2_Read_Byte_Cnt[3:0]),
        .O(\Accum_i_reg[31]_6 [3:0]),
        .S({\GEN_acc[15].acc_inst_0/Accum_i[3]_i_2_n_0 ,\GEN_acc[15].acc_inst_0/Accum_i[3]_i_3_n_0 ,\GEN_acc[15].acc_inst_0/Accum_i[3]_i_4_n_0 ,\GEN_acc[15].acc_inst_0/Accum_i[3]_i_5_n_0 }));
  CARRY4 \Accum_i_reg[7]_i_1__3 
       (.CI(\Accum_i_reg[3]_i_1__3_n_0 ),
        .CO({\Accum_i_reg[7]_i_1__3_n_0 ,\Accum_i_reg[7]_i_1__3_n_1 ,\Accum_i_reg[7]_i_1__3_n_2 ,\Accum_i_reg[7]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[7]_i_2__1_n_0 ,\Accum_i[7]_i_3__1_n_0 ,\Accum_i[7]_i_4__1_n_0 ,\Accum_i[7]_i_5__1_n_0 }),
        .O(\Accum_i_reg[31]_5 [7:4]),
        .S({\Accum_i[7]_i_6__1_n_0 ,\Accum_i[7]_i_7__1_n_0 ,\Accum_i[7]_i_8__1_n_0 ,\Accum_i[7]_i_9__1_n_0 }));
  CARRY4 \Accum_i_reg[7]_i_1__4 
       (.CI(\Accum_i_reg[3]_i_1__4_n_0 ),
        .CO({\Accum_i_reg[7]_i_1__4_n_0 ,\Accum_i_reg[7]_i_1__4_n_1 ,\Accum_i_reg[7]_i_1__4_n_2 ,\Accum_i_reg[7]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(S2_Read_Byte_Cnt[7:4]),
        .O(\Accum_i_reg[31]_6 [7:4]),
        .S({\GEN_acc[15].acc_inst_0/Accum_i[7]_i_2_n_0 ,\GEN_acc[15].acc_inst_0/Accum_i[7]_i_3_n_0 ,\GEN_acc[15].acc_inst_0/Accum_i[7]_i_4_n_0 ,\GEN_acc[15].acc_inst_0/Accum_i[7]_i_5_n_0 }));
  FDRE Data_valid_reg1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Data_valid_reg),
        .Q(Data_valid_reg1),
        .R(Wr_cnt_ld));
  FDRE Data_valid_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Data_valid_reg),
        .R(Wr_cnt_ld));
  FDRE Ext_Trig_Metric_en_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(ext_trig_cdc_sync_n_2),
        .Q(Ext_Trig_Metric_en),
        .R(1'b0));
  FDRE \Ext_Triggers_Sync_d1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Triggers_Sync[0]),
        .Q(Ext_Triggers_Sync_d1[0]),
        .R(Wr_cnt_ld));
  FDRE \Ext_Triggers_Sync_d1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Triggers_Sync[1]),
        .Q(Ext_Triggers_Sync_d1[1]),
        .R(Wr_cnt_ld));
  FDRE F34_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_En),
        .Q(F34_Rd_Vld),
        .R(Wr_cnt_ld));
  LUT3 #(
    .INIT(8'hB8)) 
    F34_Rd_Vld_reg_d2_i_1__1
       (.I0(F34_Rd_Vld_reg__0),
        .I1(rst_int_n),
        .I2(F34_Rd_Vld_reg_d2),
        .O(F34_Rd_Vld_reg_d2_i_1__1_n_0));
  FDRE F34_Rd_Vld_reg_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_Vld_reg_d2_i_1__1_n_0),
        .Q(F34_Rd_Vld_reg_d2),
        .R(1'b0));
  FDRE F34_Rd_Vld_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_Vld),
        .Q(F34_Rd_Vld_reg__0),
        .R(Wr_cnt_ld));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized0 F3_WR_LAT_START
       (.\Count_Out_i_reg[32] (Count_Out),
        .D({F3_WR_LAT_START_n_1,F3_WR_LAT_START_n_2,F3_WR_LAT_START_n_3}),
        .E(wr_latency_start_d1),
        .F3_Empty(F3_Empty),
        .F4_Empty(F4_Empty),
        .Q({F3_WR_LAT_START_n_4,F3_WR_LAT_START_n_5,F3_WR_LAT_START_n_6,F3_WR_LAT_START_n_7,F3_WR_LAT_START_n_8}),
        .S({F4_WR_LAT_END_n_2,F4_WR_LAT_END_n_3,F4_WR_LAT_END_n_4,F4_WR_LAT_END_n_5}),
        .SR(Wr_cnt_ld),
        .\Wr_Lat_Cnt_Diff_reg_reg[31] (Wr_Lat_Cnt_Diff_reg),
        .core_aclk(core_aclk),
        .dout({F3_WR_LAT_START_n_41,F3_WR_LAT_START_n_42,F3_WR_LAT_START_n_43,F3_WR_LAT_START_n_44,F3_WR_LAT_START_n_45,F3_WR_LAT_START_n_46,F3_WR_LAT_START_n_47,F3_WR_LAT_START_n_48,F3_WR_LAT_START_n_49,F3_WR_LAT_START_n_50,F3_WR_LAT_START_n_51,F3_WR_LAT_START_n_52,F3_WR_LAT_START_n_53,F3_WR_LAT_START_n_54,F3_WR_LAT_START_n_55,F3_WR_LAT_START_n_56,F3_WR_LAT_START_n_57,F3_WR_LAT_START_n_58,F3_WR_LAT_START_n_59,F3_WR_LAT_START_n_60,F3_WR_LAT_START_n_61,F3_WR_LAT_START_n_62,F3_WR_LAT_START_n_63,F3_WR_LAT_START_n_64,F3_WR_LAT_START_n_65,F3_WR_LAT_START_n_66,F3_WR_LAT_START_n_67,F3_WR_LAT_START_n_68,F3_WR_LAT_START_n_69,F3_WR_LAT_START_n_70,F3_WR_LAT_START_n_71,F3_WR_LAT_START_n_72}),
        .\dout_reg[11]_0 ({F4_WR_LAT_END_n_43,F4_WR_LAT_END_n_44,F4_WR_LAT_END_n_45,F4_WR_LAT_END_n_46}),
        .\dout_reg[15]_0 ({F4_WR_LAT_END_n_47,F4_WR_LAT_END_n_48,F4_WR_LAT_END_n_49,F4_WR_LAT_END_n_50}),
        .\dout_reg[19]_0 ({F4_WR_LAT_END_n_51,F4_WR_LAT_END_n_52,F4_WR_LAT_END_n_53,F4_WR_LAT_END_n_54}),
        .\dout_reg[23]_0 ({F4_WR_LAT_END_n_55,F4_WR_LAT_END_n_56,F4_WR_LAT_END_n_57,F4_WR_LAT_END_n_58}),
        .\dout_reg[27]_0 ({F4_WR_LAT_END_n_59,F4_WR_LAT_END_n_60,F4_WR_LAT_END_n_61,F4_WR_LAT_END_n_62}),
        .\dout_reg[31]_0 ({F4_WR_LAT_END_n_63,F4_WR_LAT_END_n_64,F4_WR_LAT_END_n_65,F4_WR_LAT_END_n_66}),
        .\dout_reg[32]_0 ({F4_Rd_Data,F4_WR_LAT_END_n_7,F4_WR_LAT_END_n_8,F4_WR_LAT_END_n_9,F4_WR_LAT_END_n_10,F4_WR_LAT_END_n_11,F4_WR_LAT_END_n_12,F4_WR_LAT_END_n_13,F4_WR_LAT_END_n_14,F4_WR_LAT_END_n_15,F4_WR_LAT_END_n_16,F4_WR_LAT_END_n_17,F4_WR_LAT_END_n_18,F4_WR_LAT_END_n_19,F4_WR_LAT_END_n_20,F4_WR_LAT_END_n_21,F4_WR_LAT_END_n_22,F4_WR_LAT_END_n_23,F4_WR_LAT_END_n_24,F4_WR_LAT_END_n_25,F4_WR_LAT_END_n_26,F4_WR_LAT_END_n_27,F4_WR_LAT_END_n_28,F4_WR_LAT_END_n_29,F4_WR_LAT_END_n_30,F4_WR_LAT_END_n_31,F4_WR_LAT_END_n_32,F4_WR_LAT_END_n_33,F4_WR_LAT_END_n_34,F4_WR_LAT_END_n_35,F4_WR_LAT_END_n_36,F4_WR_LAT_END_n_37,F4_WR_LAT_END_n_38}),
        .\dout_reg[7]_0 ({F4_WR_LAT_END_n_39,F4_WR_LAT_END_n_40,F4_WR_LAT_END_n_41,F4_WR_LAT_END_n_42}),
        .empty_reg_0(F34_Rd_En));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized1 F4_WR_LAT_END
       (.\Count_Out_i_reg[32] (Count_Out),
        .D({F3_WR_LAT_START_n_1,F3_WR_LAT_START_n_2,F3_WR_LAT_START_n_3}),
        .E(wr_latency_end_d1),
        .F3_Empty(F3_Empty),
        .F4_Empty(F4_Empty),
        .Q({F4_Rd_Data,F4_WR_LAT_END_n_7,F4_WR_LAT_END_n_8,F4_WR_LAT_END_n_9,F4_WR_LAT_END_n_10,F4_WR_LAT_END_n_11,F4_WR_LAT_END_n_12,F4_WR_LAT_END_n_13,F4_WR_LAT_END_n_14,F4_WR_LAT_END_n_15,F4_WR_LAT_END_n_16,F4_WR_LAT_END_n_17,F4_WR_LAT_END_n_18,F4_WR_LAT_END_n_19,F4_WR_LAT_END_n_20,F4_WR_LAT_END_n_21,F4_WR_LAT_END_n_22,F4_WR_LAT_END_n_23,F4_WR_LAT_END_n_24,F4_WR_LAT_END_n_25,F4_WR_LAT_END_n_26,F4_WR_LAT_END_n_27,F4_WR_LAT_END_n_28,F4_WR_LAT_END_n_29,F4_WR_LAT_END_n_30,F4_WR_LAT_END_n_31,F4_WR_LAT_END_n_32,F4_WR_LAT_END_n_33,F4_WR_LAT_END_n_34,F4_WR_LAT_END_n_35,F4_WR_LAT_END_n_36,F4_WR_LAT_END_n_37,F4_WR_LAT_END_n_38}),
        .S({F4_WR_LAT_END_n_2,F4_WR_LAT_END_n_3,F4_WR_LAT_END_n_4,F4_WR_LAT_END_n_5}),
        .SR(Wr_cnt_ld),
        .\Wr_Lat_Cnt_Diff_reg_reg[11] ({F4_WR_LAT_END_n_43,F4_WR_LAT_END_n_44,F4_WR_LAT_END_n_45,F4_WR_LAT_END_n_46}),
        .\Wr_Lat_Cnt_Diff_reg_reg[15] ({F4_WR_LAT_END_n_47,F4_WR_LAT_END_n_48,F4_WR_LAT_END_n_49,F4_WR_LAT_END_n_50}),
        .\Wr_Lat_Cnt_Diff_reg_reg[19] ({F4_WR_LAT_END_n_51,F4_WR_LAT_END_n_52,F4_WR_LAT_END_n_53,F4_WR_LAT_END_n_54}),
        .\Wr_Lat_Cnt_Diff_reg_reg[23] ({F4_WR_LAT_END_n_55,F4_WR_LAT_END_n_56,F4_WR_LAT_END_n_57,F4_WR_LAT_END_n_58}),
        .\Wr_Lat_Cnt_Diff_reg_reg[27] ({F4_WR_LAT_END_n_59,F4_WR_LAT_END_n_60,F4_WR_LAT_END_n_61,F4_WR_LAT_END_n_62}),
        .\Wr_Lat_Cnt_Diff_reg_reg[31] ({F4_WR_LAT_END_n_63,F4_WR_LAT_END_n_64,F4_WR_LAT_END_n_65,F4_WR_LAT_END_n_66}),
        .\Wr_Lat_Cnt_Diff_reg_reg[7] ({F4_WR_LAT_END_n_39,F4_WR_LAT_END_n_40,F4_WR_LAT_END_n_41,F4_WR_LAT_END_n_42}),
        .core_aclk(core_aclk),
        .dout({F3_WR_LAT_START_n_41,F3_WR_LAT_START_n_42,F3_WR_LAT_START_n_43,F3_WR_LAT_START_n_44,F3_WR_LAT_START_n_45,F3_WR_LAT_START_n_46,F3_WR_LAT_START_n_47,F3_WR_LAT_START_n_48,F3_WR_LAT_START_n_49,F3_WR_LAT_START_n_50,F3_WR_LAT_START_n_51,F3_WR_LAT_START_n_52,F3_WR_LAT_START_n_53,F3_WR_LAT_START_n_54,F3_WR_LAT_START_n_55,F3_WR_LAT_START_n_56,F3_WR_LAT_START_n_57,F3_WR_LAT_START_n_58,F3_WR_LAT_START_n_59,F3_WR_LAT_START_n_60,F3_WR_LAT_START_n_61,F3_WR_LAT_START_n_62,F3_WR_LAT_START_n_63,F3_WR_LAT_START_n_64,F3_WR_LAT_START_n_65,F3_WR_LAT_START_n_66,F3_WR_LAT_START_n_67,F3_WR_LAT_START_n_68,F3_WR_LAT_START_n_69,F3_WR_LAT_START_n_70,F3_WR_LAT_START_n_71,F3_WR_LAT_START_n_72}),
        .rptr_reg({F3_WR_LAT_START_n_4,F3_WR_LAT_START_n_5,F3_WR_LAT_START_n_6,F3_WR_LAT_START_n_7,F3_WR_LAT_START_n_8}),
        .\rptr_reg[0] (F34_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h08)) 
    First_Read_reg_i_1__1
       (.I0(slot_2_axi_rready),
        .I1(slot_2_axi_rvalid),
        .I2(Read_going_on),
        .O(First_Read_reg_i_1__1_n_0));
  FDRE First_Read_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(First_Read_reg_i_1__1_n_0),
        .Q(First_Read_reg),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h08)) 
    First_Write_reg_i_1__1
       (.I0(slot_2_axi_wvalid),
        .I1(slot_2_axi_wready),
        .I2(Write_going_on),
        .O(First_Write_reg_i_1__1_n_0));
  FDRE First_Write_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(First_Write_reg_i_1__1_n_0),
        .Q(First_Write_reg),
        .R(Wr_cnt_ld));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 ),
        .I1(num_rd_beats[6]),
        .I2(num_rd_beats[7]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ),
        .I4(num_rd_beats[8]),
        .I5(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ),
        .I1(num_rd_beats[6]),
        .I2(num_rd_beats[7]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ),
        .I4(num_rd_beats[8]),
        .I5(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h4FD525D52540B040)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 ),
        .I1(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ),
        .I2(num_rd_beats[8]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ),
        .I4(num_rd_beats[7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ),
        .I1(num_rd_beats[1]),
        .I2(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ),
        .I3(num_rd_beats[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7 ),
        .O(Read_Byte_Cnt0[3]));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ),
        .I1(num_rd_beats[1]),
        .I2(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ),
        .I3(num_rd_beats[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBFFFF80880000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1__1 
       (.I0(Last_Read_buf),
        .I1(rst_int_n),
        .I2(Ext_Trig_Metric_en),
        .I3(out[1]),
        .I4(out[0]),
        .I5(S2_Read_Byte_Cnt_En),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1__1_n_0 ));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1__1_n_0 ),
        .Q(S2_Read_Byte_Cnt_En),
        .R(1'b0));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[0]),
        .Q(S2_Read_Byte_Cnt[0]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[10]),
        .Q(S2_Read_Byte_Cnt[10]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 }),
        .O(Read_Byte_Cnt0[10:7]),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 }),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7 }),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[11]),
        .Q(S2_Read_Byte_Cnt[11]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[12]),
        .Q(S2_Read_Byte_Cnt[12]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[13]),
        .Q(S2_Read_Byte_Cnt[13]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[14]),
        .Q(S2_Read_Byte_Cnt[14]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 }),
        .O(Read_Byte_Cnt0[14:11]),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED [2],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED [3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7 }),
        .S({1'b1,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[15]),
        .Q(S2_Read_Byte_Cnt[15]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[16]),
        .Q(S2_Read_Byte_Cnt[16]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0 ),
        .CO({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED [3:1],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED [3:2],Read_Byte_Cnt0[16:15]}),
        .S({1'b0,1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED [2],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED [3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7 }),
        .S({1'b1,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[1]),
        .Q(S2_Read_Byte_Cnt[1]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[2]),
        .Q(S2_Read_Byte_Cnt[2]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63 ,1'b0}),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ,Read_Byte_Cnt0[2:0]}),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[3]),
        .Q(S2_Read_Byte_Cnt[3]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65 ,1'b0}),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7 }),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[4]),
        .Q(S2_Read_Byte_Cnt[4]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[5]),
        .Q(S2_Read_Byte_Cnt[5]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[6]),
        .Q(S2_Read_Byte_Cnt[6]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 }),
        .O({Read_Byte_Cnt0[6:4],\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 }),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 }),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[7]),
        .Q(S2_Read_Byte_Cnt[7]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[8]),
        .Q(S2_Read_Byte_Cnt[8]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[9]),
        .Q(S2_Read_Byte_Cnt[9]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rtrans_Cnt_En0),
        .Q(Rtrans_Cnt_En),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En1_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_Beat_Cnt_En10),
        .Q(Write_Beat_Cnt_En1),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_Beat_Cnt_En1),
        .Q(Write_Beat_Cnt_En),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[0]_i_1__0 
       (.I0(slot_2_axi_wstrb[2]),
        .I1(slot_2_axi_wstrb[3]),
        .I2(slot_2_axi_wstrb[0]),
        .I3(slot_2_axi_wstrb[1]),
        .I4(count_40_return[0]),
        .O(wr_byte_cnt[0]));
  LUT6 #(
    .INIT(64'hC99393369336366C)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[1]_i_1__0 
       (.I0(count_40_return[0]),
        .I1(count_40_return[1]),
        .I2(slot_2_axi_wstrb[2]),
        .I3(slot_2_axi_wstrb[1]),
        .I4(slot_2_axi_wstrb[0]),
        .I5(slot_2_axi_wstrb[3]),
        .O(wr_byte_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[1]_i_2__0 
       (.I0(slot_2_axi_wstrb[5]),
        .I1(slot_2_axi_wstrb[4]),
        .I2(slot_2_axi_wstrb[7]),
        .I3(slot_2_axi_wstrb[6]),
        .O(count_40_return[0]));
  LUT4 #(
    .INIT(16'h7EE8)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[1]_i_3__0 
       (.I0(slot_2_axi_wstrb[6]),
        .I1(slot_2_axi_wstrb[5]),
        .I2(slot_2_axi_wstrb[4]),
        .I3(slot_2_axi_wstrb[7]),
        .O(count_40_return[1]));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[2]_i_1__0 
       (.I0(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3__0_n_0 ),
        .I1(count_40_return[2]),
        .I2(slot_2_axi_wstrb[3]),
        .I3(slot_2_axi_wstrb[2]),
        .I4(slot_2_axi_wstrb[0]),
        .I5(slot_2_axi_wstrb[1]),
        .O(wr_byte_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[2]_i_2__0 
       (.I0(slot_2_axi_wstrb[7]),
        .I1(slot_2_axi_wstrb[6]),
        .I2(slot_2_axi_wstrb[4]),
        .I3(slot_2_axi_wstrb[5]),
        .O(count_40_return[2]));
  LUT6 #(
    .INIT(64'hFFFF800080000000)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_1__0 
       (.I0(slot_2_axi_wstrb[5]),
        .I1(slot_2_axi_wstrb[4]),
        .I2(slot_2_axi_wstrb[6]),
        .I3(slot_2_axi_wstrb[7]),
        .I4(count_4_return),
        .I5(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3__0_n_0 ),
        .O(wr_byte_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_2__0 
       (.I0(slot_2_axi_wstrb[3]),
        .I1(slot_2_axi_wstrb[2]),
        .I2(slot_2_axi_wstrb[0]),
        .I3(slot_2_axi_wstrb[1]),
        .O(count_4_return));
  LUT6 #(
    .INIT(64'h3EEAEAA82AA8A880)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3__0 
       (.I0(count_40_return[1]),
        .I1(slot_2_axi_wstrb[3]),
        .I2(slot_2_axi_wstrb[0]),
        .I3(slot_2_axi_wstrb[1]),
        .I4(slot_2_axi_wstrb[2]),
        .I5(count_40_return[0]),
        .O(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3__0_n_0 ));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[0]),
        .Q(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[1]),
        .Q(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[2]),
        .Q(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[3]),
        .Q(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0] ),
        .Q(S2_Write_Byte_Cnt[0]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1] ),
        .Q(S2_Write_Byte_Cnt[1]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2] ),
        .Q(S2_Write_Byte_Cnt[2]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[3] ),
        .Q(S2_Write_Byte_Cnt[3]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Wtrans_Cnt_En0),
        .Q(Wtrans_Cnt_En),
        .R(Wr_cnt_ld));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW 
       (.CO(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 }),
        .E(Last_Read),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 }),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4 ),
        .Q(num_rd_beats),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 }),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .\dout_reg[2]_0 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 }),
        .\dout_reg[2]_1 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7 }),
        .\dout_reg[2]_2 (\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0 ),
        .\dout_reg[5]_0 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7 }),
        .\dout_reg[5]_1 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7 }),
        .p_1_out({mem_reg_0_31_0_5_i_4_n_0,mem_reg_0_31_0_5_i_5_n_0,mem_reg_0_31_0_5_i_2_n_0}),
        .slot_2_axi_arready(slot_2_axi_arready),
        .slot_2_axi_arsize(slot_2_axi_arsize),
        .slot_2_axi_arvalid(slot_2_axi_arvalid),
        .slot_2_axi_rlast(slot_2_axi_rlast),
        .slot_2_axi_rready(slot_2_axi_rready),
        .slot_2_axi_rvalid(slot_2_axi_rvalid));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[12].acc_inst_0/Accum_i[3]_i_2 
       (.I0(\Accum_i_reg[31]_9 [3]),
        .I1(out[0]),
        .I2(Write_Beat_Cnt_En),
        .I3(S2_Write_Byte_Cnt[3]),
        .O(\GEN_acc[12].acc_inst_0/Accum_i[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[12].acc_inst_0/Accum_i[3]_i_3 
       (.I0(\Accum_i_reg[31]_9 [2]),
        .I1(out[0]),
        .I2(Write_Beat_Cnt_En),
        .I3(S2_Write_Byte_Cnt[2]),
        .O(\GEN_acc[12].acc_inst_0/Accum_i[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[12].acc_inst_0/Accum_i[3]_i_4 
       (.I0(\Accum_i_reg[31]_9 [1]),
        .I1(out[0]),
        .I2(Write_Beat_Cnt_En),
        .I3(S2_Write_Byte_Cnt[1]),
        .O(\GEN_acc[12].acc_inst_0/Accum_i[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[12].acc_inst_0/Accum_i[3]_i_5 
       (.I0(\Accum_i_reg[31]_9 [0]),
        .I1(out[0]),
        .I2(Write_Beat_Cnt_En),
        .I3(S2_Write_Byte_Cnt[0]),
        .O(\GEN_acc[12].acc_inst_0/Accum_i[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[11]_i_2 
       (.I0(\Accum_i_reg[31]_12 [11]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[11]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[11]_i_3 
       (.I0(\Accum_i_reg[31]_12 [10]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[10]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[11]_i_4 
       (.I0(\Accum_i_reg[31]_12 [9]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[9]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[11]_i_5 
       (.I0(\Accum_i_reg[31]_12 [8]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[8]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[15]_i_2 
       (.I0(\Accum_i_reg[31]_12 [15]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[15]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[15]_i_3 
       (.I0(\Accum_i_reg[31]_12 [14]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[14]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[15]_i_4 
       (.I0(\Accum_i_reg[31]_12 [13]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[13]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[15]_i_5 
       (.I0(\Accum_i_reg[31]_12 [12]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[12]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[19]_i_8 
       (.I0(\Accum_i_reg[31]_12 [16]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[16]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[19]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[3]_i_2 
       (.I0(\Accum_i_reg[31]_12 [3]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[3]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[3]_i_3 
       (.I0(\Accum_i_reg[31]_12 [2]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[2]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[3]_i_4 
       (.I0(\Accum_i_reg[31]_12 [1]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[1]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[3]_i_5 
       (.I0(\Accum_i_reg[31]_12 [0]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[0]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[7]_i_2 
       (.I0(\Accum_i_reg[31]_12 [7]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[7]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[7]_i_3 
       (.I0(\Accum_i_reg[31]_12 [6]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[6]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[7]_i_4 
       (.I0(\Accum_i_reg[31]_12 [5]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[5]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[15].acc_inst_0/Accum_i[7]_i_5 
       (.I0(\Accum_i_reg[31]_12 [4]),
        .I1(out[0]),
        .I2(S2_Read_Byte_Cnt_En),
        .I3(S2_Read_Byte_Cnt[4]),
        .O(\GEN_acc[15].acc_inst_0/Accum_i[7]_i_5_n_0 ));
  FDRE Last_Read_buf_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Last_Read),
        .Q(Last_Read_buf),
        .R(Wr_cnt_ld));
  LUT3 #(
    .INIT(8'h80)) 
    Last_Write_reg_i_1__1
       (.I0(slot_2_axi_wlast),
        .I1(slot_2_axi_wvalid),
        .I2(slot_2_axi_wready),
        .O(Last_Write));
  FDRE Last_Write_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Last_Write),
        .Q(Last_Write_reg),
        .R(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_10__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[26] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[27] ),
        .O(\Max_Read_Latency_Int[31]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_11__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[24] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[25] ),
        .O(\Max_Read_Latency_Int[31]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_13__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[22] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[23] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .O(\Max_Read_Latency_Int[31]_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_14__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[20] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[21] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .O(\Max_Read_Latency_Int[31]_i_14__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_15__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[18] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[19] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .O(\Max_Read_Latency_Int[31]_i_15__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_16__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[16] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[17] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .O(\Max_Read_Latency_Int[31]_i_16__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_17__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[22] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[23] ),
        .O(\Max_Read_Latency_Int[31]_i_17__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_18__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[20] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[21] ),
        .O(\Max_Read_Latency_Int[31]_i_18__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_19__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[18] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[19] ),
        .O(\Max_Read_Latency_Int[31]_i_19__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Max_Read_Latency_Int[31]_i_1__1 
       (.I0(Read_Latency_En),
        .I1(Max_Read_Latency_Int1),
        .O(Max_Read_Latency_Int0));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_20__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[16] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[17] ),
        .O(\Max_Read_Latency_Int[31]_i_20__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_22__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .I1(\Accum_i_reg[31]_8 [30]),
        .I2(\Accum_i_reg[31]_8 [31]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .O(\Max_Read_Latency_Int[31]_i_22__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_23__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .I1(\Accum_i_reg[31]_8 [28]),
        .I2(\Accum_i_reg[31]_8 [29]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .O(\Max_Read_Latency_Int[31]_i_23__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_24__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .I1(\Accum_i_reg[31]_8 [26]),
        .I2(\Accum_i_reg[31]_8 [27]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .O(\Max_Read_Latency_Int[31]_i_24__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_25__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .I1(\Accum_i_reg[31]_8 [24]),
        .I2(\Accum_i_reg[31]_8 [25]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .O(\Max_Read_Latency_Int[31]_i_25__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_26__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .I1(\Accum_i_reg[31]_8 [30]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .I3(\Accum_i_reg[31]_8 [31]),
        .O(\Max_Read_Latency_Int[31]_i_26__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_27__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .I1(\Accum_i_reg[31]_8 [28]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .I3(\Accum_i_reg[31]_8 [29]),
        .O(\Max_Read_Latency_Int[31]_i_27__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_28__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .I1(\Accum_i_reg[31]_8 [26]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .I3(\Accum_i_reg[31]_8 [27]),
        .O(\Max_Read_Latency_Int[31]_i_28__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_29__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .I1(\Accum_i_reg[31]_8 [24]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .I3(\Accum_i_reg[31]_8 [25]),
        .O(\Max_Read_Latency_Int[31]_i_29__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_30__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .I1(\Accum_i_reg[31]_8 [22]),
        .I2(\Accum_i_reg[31]_8 [23]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .O(\Max_Read_Latency_Int[31]_i_30__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_31__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .I1(\Accum_i_reg[31]_8 [20]),
        .I2(\Accum_i_reg[31]_8 [21]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .O(\Max_Read_Latency_Int[31]_i_31__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_32__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .I1(\Accum_i_reg[31]_8 [18]),
        .I2(\Accum_i_reg[31]_8 [19]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .O(\Max_Read_Latency_Int[31]_i_32__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_33__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .I1(\Accum_i_reg[31]_8 [16]),
        .I2(\Accum_i_reg[31]_8 [17]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .O(\Max_Read_Latency_Int[31]_i_33__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_34__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .I1(\Accum_i_reg[31]_8 [22]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .I3(\Accum_i_reg[31]_8 [23]),
        .O(\Max_Read_Latency_Int[31]_i_34__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_35__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .I1(\Accum_i_reg[31]_8 [20]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .I3(\Accum_i_reg[31]_8 [21]),
        .O(\Max_Read_Latency_Int[31]_i_35__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_36__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .I1(\Accum_i_reg[31]_8 [18]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .I3(\Accum_i_reg[31]_8 [19]),
        .O(\Max_Read_Latency_Int[31]_i_36__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_37__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .I1(\Accum_i_reg[31]_8 [16]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .I3(\Accum_i_reg[31]_8 [17]),
        .O(\Max_Read_Latency_Int[31]_i_37__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_4__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[30] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[31] ),
        .I3(S2_Read_Latency),
        .O(\Max_Read_Latency_Int[31]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_5__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[28] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[29] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .O(\Max_Read_Latency_Int[31]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_6__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[26] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[27] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .O(\Max_Read_Latency_Int[31]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_7__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[24] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[25] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .O(\Max_Read_Latency_Int[31]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_8__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[30] ),
        .I2(S2_Read_Latency),
        .I3(\Max_Read_Latency_Int_reg_n_0_[31] ),
        .O(\Max_Read_Latency_Int[31]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_9__1 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[28] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[29] ),
        .O(\Max_Read_Latency_Int[31]_i_9__1_n_0 ));
  FDRE \Max_Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .Q(\Accum_i_reg[31]_8 [16]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .Q(\Accum_i_reg[31]_8 [26]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .Q(\Accum_i_reg[31]_8 [27]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .Q(\Accum_i_reg[31]_8 [28]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .Q(\Accum_i_reg[31]_8 [29]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .Q(\Accum_i_reg[31]_8 [30]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .Q(\Accum_i_reg[31]_8 [31]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .Q(\Accum_i_reg[31]_8 [17]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .Q(\Accum_i_reg[31]_8 [18]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S2_Read_Latency),
        .Q(\Max_Read_Latency_Int_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_12__1 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_21__1_n_0 ),
        .CO({\Max_Read_Latency_Int_reg[31]_i_12__1_n_0 ,\Max_Read_Latency_Int_reg[31]_i_12__1_n_1 ,\Max_Read_Latency_Int_reg[31]_i_12__1_n_2 ,\Max_Read_Latency_Int_reg[31]_i_12__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_22__1_n_0 ,\Max_Read_Latency_Int[31]_i_23__1_n_0 ,\Max_Read_Latency_Int[31]_i_24__1_n_0 ,\Max_Read_Latency_Int[31]_i_25__1_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_12__1_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_26__1_n_0 ,\Max_Read_Latency_Int[31]_i_27__1_n_0 ,\Max_Read_Latency_Int[31]_i_28__1_n_0 ,\Max_Read_Latency_Int[31]_i_29__1_n_0 }));
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_21__1 
       (.CI(1'b0),
        .CO({\Max_Read_Latency_Int_reg[31]_i_21__1_n_0 ,\Max_Read_Latency_Int_reg[31]_i_21__1_n_1 ,\Max_Read_Latency_Int_reg[31]_i_21__1_n_2 ,\Max_Read_Latency_Int_reg[31]_i_21__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_30__1_n_0 ,\Max_Read_Latency_Int[31]_i_31__1_n_0 ,\Max_Read_Latency_Int[31]_i_32__1_n_0 ,\Max_Read_Latency_Int[31]_i_33__1_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_21__1_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_34__1_n_0 ,\Max_Read_Latency_Int[31]_i_35__1_n_0 ,\Max_Read_Latency_Int[31]_i_36__1_n_0 ,\Max_Read_Latency_Int[31]_i_37__1_n_0 }));
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_2__1 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_3__1_n_0 ),
        .CO({Max_Read_Latency_Int1,\Max_Read_Latency_Int_reg[31]_i_2__1_n_1 ,\Max_Read_Latency_Int_reg[31]_i_2__1_n_2 ,\Max_Read_Latency_Int_reg[31]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_4__1_n_0 ,\Max_Read_Latency_Int[31]_i_5__1_n_0 ,\Max_Read_Latency_Int[31]_i_6__1_n_0 ,\Max_Read_Latency_Int[31]_i_7__1_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_2__1_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_8__1_n_0 ,\Max_Read_Latency_Int[31]_i_9__1_n_0 ,\Max_Read_Latency_Int[31]_i_10__1_n_0 ,\Max_Read_Latency_Int[31]_i_11__1_n_0 }));
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_3__1 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_12__1_n_0 ),
        .CO({\Max_Read_Latency_Int_reg[31]_i_3__1_n_0 ,\Max_Read_Latency_Int_reg[31]_i_3__1_n_1 ,\Max_Read_Latency_Int_reg[31]_i_3__1_n_2 ,\Max_Read_Latency_Int_reg[31]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_13__1_n_0 ,\Max_Read_Latency_Int[31]_i_14__1_n_0 ,\Max_Read_Latency_Int[31]_i_15__1_n_0 ,\Max_Read_Latency_Int[31]_i_16__1_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_17__1_n_0 ,\Max_Read_Latency_Int[31]_i_18__1_n_0 ,\Max_Read_Latency_Int[31]_i_19__1_n_0 ,\Max_Read_Latency_Int[31]_i_20__1_n_0 }));
  FDRE \Max_Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .Q(\Accum_i_reg[31]_8 [19]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .Q(\Accum_i_reg[31]_8 [20]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .Q(\Accum_i_reg[31]_8 [21]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .Q(\Accum_i_reg[31]_8 [22]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .Q(\Accum_i_reg[31]_8 [23]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .Q(\Accum_i_reg[31]_8 [24]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .Q(\Accum_i_reg[31]_8 [25]),
        .R(Wr_cnt_ld));
  LUT2 #(
    .INIT(4'h8)) 
    \Max_Write_Latency_Int[31]_i_1__1 
       (.I0(F34_Rd_Vld_reg_d2),
        .I1(update_max_Wr_Lat),
        .O(Max_Write_Latency_Int0));
  FDRE \Max_Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(\Accum_i_reg[31]_7 [16]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(\Accum_i_reg[31]_7 [26]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(\Accum_i_reg[31]_7 [27]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(\Accum_i_reg[31]_7 [28]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(\Accum_i_reg[31]_7 [29]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(\Accum_i_reg[31]_7 [30]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(\Accum_i_reg[31]_7 [31]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(\Accum_i_reg[31]_7 [17]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(\Accum_i_reg[31]_7 [18]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(\Accum_i_reg[31]_7 [19]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(\Accum_i_reg[31]_7 [20]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(\Accum_i_reg[31]_7 [21]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(\Accum_i_reg[31]_7 [22]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(\Accum_i_reg[31]_7 [23]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(\Accum_i_reg[31]_7 [24]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(\Accum_i_reg[31]_7 [25]),
        .R(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_10__1 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[26] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[27] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .O(\Min_Read_Latency_Int[31]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_11__1 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[24] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[25] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .O(\Min_Read_Latency_Int[31]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_13__1 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[22] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[23] ),
        .O(\Min_Read_Latency_Int[31]_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_14__1 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[20] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[21] ),
        .O(\Min_Read_Latency_Int[31]_i_14__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_15__1 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[18] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[19] ),
        .O(\Min_Read_Latency_Int[31]_i_15__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_16__1 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[16] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[17] ),
        .O(\Min_Read_Latency_Int[31]_i_16__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_17__1 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[22] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[23] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .O(\Min_Read_Latency_Int[31]_i_17__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_18__1 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[20] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[21] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .O(\Min_Read_Latency_Int[31]_i_18__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_19__1 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[18] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[19] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .O(\Min_Read_Latency_Int[31]_i_19__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Min_Read_Latency_Int[31]_i_1__1 
       (.I0(Min_Read_Latency_Int1),
        .I1(Read_Latency_En),
        .O(Min_Read_Latency_Int0));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_20__1 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[16] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[17] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .O(\Min_Read_Latency_Int[31]_i_20__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_22__1 
       (.I0(\Accum_i_reg[31]_8 [14]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .I3(\Accum_i_reg[31]_8 [15]),
        .O(\Min_Read_Latency_Int[31]_i_22__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_23__1 
       (.I0(\Accum_i_reg[31]_8 [12]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .I3(\Accum_i_reg[31]_8 [13]),
        .O(\Min_Read_Latency_Int[31]_i_23__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_24__1 
       (.I0(\Accum_i_reg[31]_8 [10]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .I3(\Accum_i_reg[31]_8 [11]),
        .O(\Min_Read_Latency_Int[31]_i_24__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_25__1 
       (.I0(\Accum_i_reg[31]_8 [8]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .I3(\Accum_i_reg[31]_8 [9]),
        .O(\Min_Read_Latency_Int[31]_i_25__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_26__1 
       (.I0(\Accum_i_reg[31]_8 [14]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .I2(\Accum_i_reg[31]_8 [15]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .O(\Min_Read_Latency_Int[31]_i_26__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_27__1 
       (.I0(\Accum_i_reg[31]_8 [12]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .I2(\Accum_i_reg[31]_8 [13]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .O(\Min_Read_Latency_Int[31]_i_27__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_28__1 
       (.I0(\Accum_i_reg[31]_8 [10]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .I2(\Accum_i_reg[31]_8 [11]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .O(\Min_Read_Latency_Int[31]_i_28__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_29__1 
       (.I0(\Accum_i_reg[31]_8 [8]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .I2(\Accum_i_reg[31]_8 [9]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .O(\Min_Read_Latency_Int[31]_i_29__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_30__1 
       (.I0(\Accum_i_reg[31]_8 [6]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .I3(\Accum_i_reg[31]_8 [7]),
        .O(\Min_Read_Latency_Int[31]_i_30__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_31__1 
       (.I0(\Accum_i_reg[31]_8 [4]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .I3(\Accum_i_reg[31]_8 [5]),
        .O(\Min_Read_Latency_Int[31]_i_31__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_32__1 
       (.I0(\Accum_i_reg[31]_8 [2]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .I3(\Accum_i_reg[31]_8 [3]),
        .O(\Min_Read_Latency_Int[31]_i_32__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_33__1 
       (.I0(\Accum_i_reg[31]_8 [0]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .I3(\Accum_i_reg[31]_8 [1]),
        .O(\Min_Read_Latency_Int[31]_i_33__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_34__1 
       (.I0(\Accum_i_reg[31]_8 [6]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .I2(\Accum_i_reg[31]_8 [7]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .O(\Min_Read_Latency_Int[31]_i_34__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_35__1 
       (.I0(\Accum_i_reg[31]_8 [4]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .I2(\Accum_i_reg[31]_8 [5]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .O(\Min_Read_Latency_Int[31]_i_35__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_36__1 
       (.I0(\Accum_i_reg[31]_8 [2]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .I2(\Accum_i_reg[31]_8 [3]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .O(\Min_Read_Latency_Int[31]_i_36__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_37__1 
       (.I0(\Accum_i_reg[31]_8 [0]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .I2(\Accum_i_reg[31]_8 [1]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .O(\Min_Read_Latency_Int[31]_i_37__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_4__1 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[30] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .I2(S2_Read_Latency),
        .I3(\Min_Read_Latency_Int_reg_n_0_[31] ),
        .O(\Min_Read_Latency_Int[31]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_5__1 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[28] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[29] ),
        .O(\Min_Read_Latency_Int[31]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_6__1 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[26] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[27] ),
        .O(\Min_Read_Latency_Int[31]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_7__1 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[24] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[25] ),
        .O(\Min_Read_Latency_Int[31]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_8__1 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[30] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[31] ),
        .I3(S2_Read_Latency),
        .O(\Min_Read_Latency_Int[31]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_9__1 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[28] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[29] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .O(\Min_Read_Latency_Int[31]_i_9__1_n_0 ));
  FDSE \Min_Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .Q(\Accum_i_reg[31]_8 [0]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .Q(\Accum_i_reg[31]_8 [10]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .Q(\Accum_i_reg[31]_8 [11]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .Q(\Accum_i_reg[31]_8 [12]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .Q(\Accum_i_reg[31]_8 [13]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .Q(\Accum_i_reg[31]_8 [14]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .Q(\Accum_i_reg[31]_8 [15]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[16] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[17] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[18] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[19] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .Q(\Accum_i_reg[31]_8 [1]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[20] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[21] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[22] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[23] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[24] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[25] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[26] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[27] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[28] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[29] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .Q(\Accum_i_reg[31]_8 [2]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[30] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S2_Read_Latency),
        .Q(\Min_Read_Latency_Int_reg_n_0_[31] ),
        .S(Wr_cnt_ld));
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_12__1 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_21__1_n_0 ),
        .CO({\Min_Read_Latency_Int_reg[31]_i_12__1_n_0 ,\Min_Read_Latency_Int_reg[31]_i_12__1_n_1 ,\Min_Read_Latency_Int_reg[31]_i_12__1_n_2 ,\Min_Read_Latency_Int_reg[31]_i_12__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_22__1_n_0 ,\Min_Read_Latency_Int[31]_i_23__1_n_0 ,\Min_Read_Latency_Int[31]_i_24__1_n_0 ,\Min_Read_Latency_Int[31]_i_25__1_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_12__1_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_26__1_n_0 ,\Min_Read_Latency_Int[31]_i_27__1_n_0 ,\Min_Read_Latency_Int[31]_i_28__1_n_0 ,\Min_Read_Latency_Int[31]_i_29__1_n_0 }));
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_21__1 
       (.CI(1'b0),
        .CO({\Min_Read_Latency_Int_reg[31]_i_21__1_n_0 ,\Min_Read_Latency_Int_reg[31]_i_21__1_n_1 ,\Min_Read_Latency_Int_reg[31]_i_21__1_n_2 ,\Min_Read_Latency_Int_reg[31]_i_21__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_30__1_n_0 ,\Min_Read_Latency_Int[31]_i_31__1_n_0 ,\Min_Read_Latency_Int[31]_i_32__1_n_0 ,\Min_Read_Latency_Int[31]_i_33__1_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_21__1_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_34__1_n_0 ,\Min_Read_Latency_Int[31]_i_35__1_n_0 ,\Min_Read_Latency_Int[31]_i_36__1_n_0 ,\Min_Read_Latency_Int[31]_i_37__1_n_0 }));
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_2__1 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_3__1_n_0 ),
        .CO({Min_Read_Latency_Int1,\Min_Read_Latency_Int_reg[31]_i_2__1_n_1 ,\Min_Read_Latency_Int_reg[31]_i_2__1_n_2 ,\Min_Read_Latency_Int_reg[31]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_4__1_n_0 ,\Min_Read_Latency_Int[31]_i_5__1_n_0 ,\Min_Read_Latency_Int[31]_i_6__1_n_0 ,\Min_Read_Latency_Int[31]_i_7__1_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_2__1_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_8__1_n_0 ,\Min_Read_Latency_Int[31]_i_9__1_n_0 ,\Min_Read_Latency_Int[31]_i_10__1_n_0 ,\Min_Read_Latency_Int[31]_i_11__1_n_0 }));
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_3__1 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_12__1_n_0 ),
        .CO({\Min_Read_Latency_Int_reg[31]_i_3__1_n_0 ,\Min_Read_Latency_Int_reg[31]_i_3__1_n_1 ,\Min_Read_Latency_Int_reg[31]_i_3__1_n_2 ,\Min_Read_Latency_Int_reg[31]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_13__1_n_0 ,\Min_Read_Latency_Int[31]_i_14__1_n_0 ,\Min_Read_Latency_Int[31]_i_15__1_n_0 ,\Min_Read_Latency_Int[31]_i_16__1_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_17__1_n_0 ,\Min_Read_Latency_Int[31]_i_18__1_n_0 ,\Min_Read_Latency_Int[31]_i_19__1_n_0 ,\Min_Read_Latency_Int[31]_i_20__1_n_0 }));
  FDSE \Min_Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .Q(\Accum_i_reg[31]_8 [3]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .Q(\Accum_i_reg[31]_8 [4]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .Q(\Accum_i_reg[31]_8 [5]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .Q(\Accum_i_reg[31]_8 [6]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .Q(\Accum_i_reg[31]_8 [7]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .Q(\Accum_i_reg[31]_8 [8]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .Q(\Accum_i_reg[31]_8 [9]),
        .S(Wr_cnt_ld));
  LUT2 #(
    .INIT(4'h8)) 
    \Min_Write_Latency_Int[31]_i_1__1 
       (.I0(update_min_Wr_Lat),
        .I1(F34_Rd_Vld_reg_d2),
        .O(Min_Write_Latency_Int0));
  FDSE \Min_Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(\Accum_i_reg[31]_7 [0]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(\Accum_i_reg[31]_7 [10]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(\Accum_i_reg[31]_7 [11]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(\Accum_i_reg[31]_7 [12]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(\Accum_i_reg[31]_7 [13]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(\Accum_i_reg[31]_7 [14]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(\Accum_i_reg[31]_7 [15]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[16] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[17] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[18] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[19] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(\Accum_i_reg[31]_7 [1]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[20] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[21] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[22] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[23] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[24] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[25] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[26] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[27] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[28] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[29] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(\Accum_i_reg[31]_7 [2]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[30] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[31] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(\Accum_i_reg[31]_7 [3]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(\Accum_i_reg[31]_7 [4]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(\Accum_i_reg[31]_7 [5]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(\Accum_i_reg[31]_7 [6]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(\Accum_i_reg[31]_7 [7]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(\Accum_i_reg[31]_7 [8]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(\Accum_i_reg[31]_7 [9]),
        .S(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h0008)) 
    No_Rd_Ready_i_1__1
       (.I0(rst_int_n),
        .I1(slot_2_axi_arvalid),
        .I2(slot_2_axi_arready),
        .I3(Rd_Lat_Start),
        .O(No_Rd_Ready_i_1__1_n_0));
  FDRE No_Rd_Ready_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(No_Rd_Ready_i_1__1_n_0),
        .Q(No_Rd_Ready_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0020)) 
    No_Wr_Ready_i_1__1
       (.I0(rst_int_n),
        .I1(slot_2_axi_awready),
        .I2(slot_2_axi_awvalid),
        .I3(Wr_Lat_Start),
        .O(No_Wr_Ready_i_1__1_n_0));
  FDRE No_Wr_Ready_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(No_Wr_Ready_i_1__1_n_0),
        .Q(No_Wr_Ready_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    Rd_Add_Issue_i_1__1
       (.I0(No_Rd_Ready_reg_n_0),
        .I1(slot_2_axi_arvalid),
        .I2(Rd_Lat_Start),
        .O(Rd_Add_Issue_i_1__1_n_0));
  FDRE Rd_Add_Issue_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Add_Issue_i_1__1_n_0),
        .Q(Rd_Latency_Fifo_Wr_En_reg_0),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_36),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_26),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_25),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_24),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_23),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_22),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_21),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_20),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_19),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_18),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_17),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_35),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_16),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_15),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_14),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_13),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_12),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_11),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_10),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_9),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_8),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_7),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_34),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_6),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_4),
        .Q(Rd_Latency_Fifo_Rd_Data_D1),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_33),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_32),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_31),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_30),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_29),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_28),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_27),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  FDRE Rd_Latency_Fifo_Rd_En_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_En),
        .Q(Rd_Latency_Fifo_Rd_En_D1),
        .R(Wr_cnt_ld));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    Rd_Latency_Fifo_Rd_En_i_2__1
       (.I0(Rd_Latency_Fifo_Rd_En_i_3__1_n_0),
        .I1(Read_going_on),
        .I2(Rd_Lat_Start),
        .I3(First_Read_reg),
        .I4(Rd_Lat_End),
        .I5(Last_Read_buf),
        .O(rd_latency_end));
  LUT2 #(
    .INIT(4'h8)) 
    Rd_Latency_Fifo_Rd_En_i_3__1
       (.I0(slot_2_axi_rvalid),
        .I1(slot_2_axi_rready),
        .O(Rd_Latency_Fifo_Rd_En_i_3__1_n_0));
  FDRE Rd_Latency_Fifo_Rd_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_1),
        .Q(Rd_Latency_Fifo_Rd_En),
        .R(1'b0));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[0] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_32),
        .Q(Rd_Latency_Fifo_Wr_Data[0]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[10] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_22),
        .Q(Rd_Latency_Fifo_Wr_Data[10]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[11] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_21),
        .Q(Rd_Latency_Fifo_Wr_Data[11]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[12] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_20),
        .Q(Rd_Latency_Fifo_Wr_Data[12]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[13] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_19),
        .Q(Rd_Latency_Fifo_Wr_Data[13]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[14] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_18),
        .Q(Rd_Latency_Fifo_Wr_Data[14]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[15] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_17),
        .Q(Rd_Latency_Fifo_Wr_Data[15]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[16] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_16),
        .Q(Rd_Latency_Fifo_Wr_Data[16]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[17] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_15),
        .Q(Rd_Latency_Fifo_Wr_Data[17]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[18] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_14),
        .Q(Rd_Latency_Fifo_Wr_Data[18]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[19] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_13),
        .Q(Rd_Latency_Fifo_Wr_Data[19]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_31),
        .Q(Rd_Latency_Fifo_Wr_Data[1]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[20] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_12),
        .Q(Rd_Latency_Fifo_Wr_Data[20]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[21] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_11),
        .Q(Rd_Latency_Fifo_Wr_Data[21]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[22] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_10),
        .Q(Rd_Latency_Fifo_Wr_Data[22]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[23] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_9),
        .Q(Rd_Latency_Fifo_Wr_Data[23]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[24] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_8),
        .Q(Rd_Latency_Fifo_Wr_Data[24]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[25] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_7),
        .Q(Rd_Latency_Fifo_Wr_Data[25]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[26] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_6),
        .Q(Rd_Latency_Fifo_Wr_Data[26]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[27] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_5),
        .Q(Rd_Latency_Fifo_Wr_Data[27]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[28] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_4),
        .Q(Rd_Latency_Fifo_Wr_Data[28]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[29] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_3),
        .Q(Rd_Latency_Fifo_Wr_Data[29]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_30),
        .Q(Rd_Latency_Fifo_Wr_Data[2]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[30] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_2),
        .Q(Rd_Latency_Fifo_Wr_Data[30]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[31] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_1),
        .Q(Rd_Latency_Fifo_Wr_Data[31]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[32] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_0),
        .Q(Rd_Latency_Fifo_Wr_Data[32]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_29),
        .Q(Rd_Latency_Fifo_Wr_Data[3]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_28),
        .Q(Rd_Latency_Fifo_Wr_Data[4]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_27),
        .Q(Rd_Latency_Fifo_Wr_Data[5]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[6] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_26),
        .Q(Rd_Latency_Fifo_Wr_Data[6]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[7] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_25),
        .Q(Rd_Latency_Fifo_Wr_Data[7]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[8] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_24),
        .Q(Rd_Latency_Fifo_Wr_Data[8]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[9] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_23),
        .Q(Rd_Latency_Fifo_Wr_Data[9]),
        .R(Wr_cnt_ld));
  FDRE Rd_Latency_Fifo_Wr_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_0),
        .Q(Rd_Latency_Fifo_Wr_En),
        .R(1'b0));
  FDRE \Read_Latency_Cnt_Out_D1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_32),
        .Q(Read_Latency_Cnt_Out_D1[0]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_22),
        .Q(Read_Latency_Cnt_Out_D1[10]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_21),
        .Q(Read_Latency_Cnt_Out_D1[11]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_20),
        .Q(Read_Latency_Cnt_Out_D1[12]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_19),
        .Q(Read_Latency_Cnt_Out_D1[13]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_18),
        .Q(Read_Latency_Cnt_Out_D1[14]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_17),
        .Q(Read_Latency_Cnt_Out_D1[15]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_16),
        .Q(Read_Latency_Cnt_Out_D1[16]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_15),
        .Q(Read_Latency_Cnt_Out_D1[17]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_14),
        .Q(Read_Latency_Cnt_Out_D1[18]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_13),
        .Q(Read_Latency_Cnt_Out_D1[19]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_31),
        .Q(Read_Latency_Cnt_Out_D1[1]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_12),
        .Q(Read_Latency_Cnt_Out_D1[20]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_11),
        .Q(Read_Latency_Cnt_Out_D1[21]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_10),
        .Q(Read_Latency_Cnt_Out_D1[22]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_9),
        .Q(Read_Latency_Cnt_Out_D1[23]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_8),
        .Q(Read_Latency_Cnt_Out_D1[24]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_7),
        .Q(Read_Latency_Cnt_Out_D1[25]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_6),
        .Q(Read_Latency_Cnt_Out_D1[26]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_5),
        .Q(Read_Latency_Cnt_Out_D1[27]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_4),
        .Q(Read_Latency_Cnt_Out_D1[28]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_3),
        .Q(Read_Latency_Cnt_Out_D1[29]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_30),
        .Q(Read_Latency_Cnt_Out_D1[2]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_2),
        .Q(Read_Latency_Cnt_Out_D1[30]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_1),
        .Q(Read_Latency_Cnt_Out_D1[31]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_0),
        .Q(Read_Latency_Cnt_Out_D1[32]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_29),
        .Q(Read_Latency_Cnt_Out_D1[3]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_28),
        .Q(Read_Latency_Cnt_Out_D1[4]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_27),
        .Q(Read_Latency_Cnt_Out_D1[5]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_26),
        .Q(Read_Latency_Cnt_Out_D1[6]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_25),
        .Q(Read_Latency_Cnt_Out_D1[7]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_24),
        .Q(Read_Latency_Cnt_Out_D1[8]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_23),
        .Q(Read_Latency_Cnt_Out_D1[9]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[0]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[10]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[11]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[12]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[13]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[14]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[15]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[16]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[17]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[18]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[19]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[1]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[20]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[21]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[22]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[23]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[24]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[25]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[26]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[27]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[28]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[29]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[2]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[30]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[31]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[32]),
        .Q(Read_Latency_Cnt_Out_D2),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[3]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[4]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[5]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[6]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[7]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[8]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[9]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  LUT6 #(
    .INIT(64'hA800A8000000A800)) 
    Read_Latency_En_Int_i_1__1
       (.I0(rst_int_n),
        .I1(Read_Latency_One_D1),
        .I2(Rd_Latency_Fifo_Rd_En_D1),
        .I3(out[0]),
        .I4(out[1]),
        .I5(Ext_Trig_Metric_en),
        .O(Read_Latency_En_Int1_out));
  FDRE Read_Latency_En_Int_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_En_Int1_out),
        .Q(Read_Latency_En),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \Read_Latency_Int[0]_i_1__1 
       (.I0(Read_Latency_Int1_in[0]),
        .I1(Rd_Latency_Fifo_Rd_En_D1),
        .I2(Read_Latency_One_D1),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .O(\Read_Latency_Int[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[11]_i_2__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .O(\Read_Latency_Int[11]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[11]_i_3__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .O(\Read_Latency_Int[11]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[11]_i_4__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .O(\Read_Latency_Int[11]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[11]_i_5__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .O(\Read_Latency_Int[11]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[11]_i_6__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .O(\Read_Latency_Int[11]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[11]_i_7__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .O(\Read_Latency_Int[11]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[11]_i_8__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .O(\Read_Latency_Int[11]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[11]_i_9__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .O(\Read_Latency_Int[11]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_2__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .O(\Read_Latency_Int[15]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_3__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .O(\Read_Latency_Int[15]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_4__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .O(\Read_Latency_Int[15]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_5__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .O(\Read_Latency_Int[15]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_6__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .O(\Read_Latency_Int[15]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_7__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .O(\Read_Latency_Int[15]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_8__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .O(\Read_Latency_Int[15]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_9__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .O(\Read_Latency_Int[15]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[19]_i_2__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .O(\Read_Latency_Int[19]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[19]_i_3__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .O(\Read_Latency_Int[19]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[19]_i_4__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .O(\Read_Latency_Int[19]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[19]_i_5__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .O(\Read_Latency_Int[19]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[19]_i_6__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .O(\Read_Latency_Int[19]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[19]_i_7__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .O(\Read_Latency_Int[19]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[19]_i_8__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .O(\Read_Latency_Int[19]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[19]_i_9__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .O(\Read_Latency_Int[19]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_2__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .O(\Read_Latency_Int[23]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_3__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .O(\Read_Latency_Int[23]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_4__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .O(\Read_Latency_Int[23]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_5__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .O(\Read_Latency_Int[23]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_6__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .O(\Read_Latency_Int[23]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_7__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .O(\Read_Latency_Int[23]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_8__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .O(\Read_Latency_Int[23]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_9__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .O(\Read_Latency_Int[23]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[27]_i_2__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .O(\Read_Latency_Int[27]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[27]_i_3__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .O(\Read_Latency_Int[27]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[27]_i_4__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .O(\Read_Latency_Int[27]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[27]_i_5__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .O(\Read_Latency_Int[27]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[27]_i_6__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .O(\Read_Latency_Int[27]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[27]_i_7__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .O(\Read_Latency_Int[27]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[27]_i_8__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .O(\Read_Latency_Int[27]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[27]_i_9__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .O(\Read_Latency_Int[27]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_12__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_13__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_14__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_14__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_15__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_15__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_16__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_16__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_17__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_17__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_18__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_18__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_19__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_19__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Read_Latency_Int[31]_i_1__1 
       (.I0(Read_Latency_One_D1),
        .I1(rst_int_n),
        .O(Read_Latency_Int));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_21__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .O(\Read_Latency_Int[31]_i_21__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_22__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .O(\Read_Latency_Int[31]_i_22__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_23__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .O(\Read_Latency_Int[31]_i_23__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_24__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .O(\Read_Latency_Int[31]_i_24__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_25__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .O(\Read_Latency_Int[31]_i_25__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_26__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .O(\Read_Latency_Int[31]_i_26__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_27__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .O(\Read_Latency_Int[31]_i_27__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_28__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .O(\Read_Latency_Int[31]_i_28__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_30__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .O(\Read_Latency_Int[31]_i_30__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_31__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .O(\Read_Latency_Int[31]_i_31__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_32__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .O(\Read_Latency_Int[31]_i_32__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_33__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .O(\Read_Latency_Int[31]_i_33__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_34__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .O(\Read_Latency_Int[31]_i_34__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_35__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .O(\Read_Latency_Int[31]_i_35__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_36__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .O(\Read_Latency_Int[31]_i_36__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_37__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .O(\Read_Latency_Int[31]_i_37__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_38__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .O(\Read_Latency_Int[31]_i_38__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_39__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .O(\Read_Latency_Int[31]_i_39__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[31]_i_3__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .O(\Read_Latency_Int[31]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_40__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .O(\Read_Latency_Int[31]_i_40__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_41__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .O(\Read_Latency_Int[31]_i_41__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_42__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .O(\Read_Latency_Int[31]_i_42__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_43__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .O(\Read_Latency_Int[31]_i_43__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_44__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .O(\Read_Latency_Int[31]_i_44__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_45__1 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .O(\Read_Latency_Int[31]_i_45__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[31]_i_4__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[31]_i_5__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .O(\Read_Latency_Int[31]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_6__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_7__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .O(\Read_Latency_Int[31]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_8__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_9__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .O(\Read_Latency_Int[31]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[3]_i_2__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .O(\Read_Latency_Int[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[3]_i_3__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .O(\Read_Latency_Int[3]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[3]_i_4__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .O(\Read_Latency_Int[3]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[3]_i_5__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .O(\Read_Latency_Int[3]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[3]_i_6__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .O(\Read_Latency_Int[3]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[3]_i_7__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .O(\Read_Latency_Int[3]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[3]_i_8__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .O(\Read_Latency_Int[3]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[3]_i_9__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .O(\Read_Latency_Int[3]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_2__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .O(\Read_Latency_Int[7]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_3__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .O(\Read_Latency_Int[7]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_4__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .O(\Read_Latency_Int[7]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_5__1 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__1_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .O(\Read_Latency_Int[7]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_6__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .O(\Read_Latency_Int[7]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_7__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .O(\Read_Latency_Int[7]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_8__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .O(\Read_Latency_Int[7]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_9__1 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .O(\Read_Latency_Int[7]_i_9__1_n_0 ));
  FDRE \Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int[0]_i_1__1_n_0 ),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[10]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[11]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[11]_i_1__1 
       (.CI(\Read_Latency_Int_reg[7]_i_1__1_n_0 ),
        .CO({\Read_Latency_Int_reg[11]_i_1__1_n_0 ,\Read_Latency_Int_reg[11]_i_1__1_n_1 ,\Read_Latency_Int_reg[11]_i_1__1_n_2 ,\Read_Latency_Int_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[11]_i_2__1_n_0 ,\Read_Latency_Int[11]_i_3__1_n_0 ,\Read_Latency_Int[11]_i_4__1_n_0 ,\Read_Latency_Int[11]_i_5__1_n_0 }),
        .O(Read_Latency_Int1_in[11:8]),
        .S({\Read_Latency_Int[11]_i_6__1_n_0 ,\Read_Latency_Int[11]_i_7__1_n_0 ,\Read_Latency_Int[11]_i_8__1_n_0 ,\Read_Latency_Int[11]_i_9__1_n_0 }));
  FDRE \Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[12]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[13]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[14]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[15]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[15]_i_1__1 
       (.CI(\Read_Latency_Int_reg[11]_i_1__1_n_0 ),
        .CO({\Read_Latency_Int_reg[15]_i_1__1_n_0 ,\Read_Latency_Int_reg[15]_i_1__1_n_1 ,\Read_Latency_Int_reg[15]_i_1__1_n_2 ,\Read_Latency_Int_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[15]_i_2__1_n_0 ,\Read_Latency_Int[15]_i_3__1_n_0 ,\Read_Latency_Int[15]_i_4__1_n_0 ,\Read_Latency_Int[15]_i_5__1_n_0 }),
        .O(Read_Latency_Int1_in[15:12]),
        .S({\Read_Latency_Int[15]_i_6__1_n_0 ,\Read_Latency_Int[15]_i_7__1_n_0 ,\Read_Latency_Int[15]_i_8__1_n_0 ,\Read_Latency_Int[15]_i_9__1_n_0 }));
  FDRE \Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[16]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[17]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[18]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[19]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[19]_i_1__1 
       (.CI(\Read_Latency_Int_reg[15]_i_1__1_n_0 ),
        .CO({\Read_Latency_Int_reg[19]_i_1__1_n_0 ,\Read_Latency_Int_reg[19]_i_1__1_n_1 ,\Read_Latency_Int_reg[19]_i_1__1_n_2 ,\Read_Latency_Int_reg[19]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[19]_i_2__1_n_0 ,\Read_Latency_Int[19]_i_3__1_n_0 ,\Read_Latency_Int[19]_i_4__1_n_0 ,\Read_Latency_Int[19]_i_5__1_n_0 }),
        .O(Read_Latency_Int1_in[19:16]),
        .S({\Read_Latency_Int[19]_i_6__1_n_0 ,\Read_Latency_Int[19]_i_7__1_n_0 ,\Read_Latency_Int[19]_i_8__1_n_0 ,\Read_Latency_Int[19]_i_9__1_n_0 }));
  FDRE \Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[1]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[20]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[21]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[22]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[23]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[23]_i_1__1 
       (.CI(\Read_Latency_Int_reg[19]_i_1__1_n_0 ),
        .CO({\Read_Latency_Int_reg[23]_i_1__1_n_0 ,\Read_Latency_Int_reg[23]_i_1__1_n_1 ,\Read_Latency_Int_reg[23]_i_1__1_n_2 ,\Read_Latency_Int_reg[23]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[23]_i_2__1_n_0 ,\Read_Latency_Int[23]_i_3__1_n_0 ,\Read_Latency_Int[23]_i_4__1_n_0 ,\Read_Latency_Int[23]_i_5__1_n_0 }),
        .O(Read_Latency_Int1_in[23:20]),
        .S({\Read_Latency_Int[23]_i_6__1_n_0 ,\Read_Latency_Int[23]_i_7__1_n_0 ,\Read_Latency_Int[23]_i_8__1_n_0 ,\Read_Latency_Int[23]_i_9__1_n_0 }));
  FDRE \Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[24]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[25]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[26]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[27]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[27]_i_1__1 
       (.CI(\Read_Latency_Int_reg[23]_i_1__1_n_0 ),
        .CO({\Read_Latency_Int_reg[27]_i_1__1_n_0 ,\Read_Latency_Int_reg[27]_i_1__1_n_1 ,\Read_Latency_Int_reg[27]_i_1__1_n_2 ,\Read_Latency_Int_reg[27]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[27]_i_2__1_n_0 ,\Read_Latency_Int[27]_i_3__1_n_0 ,\Read_Latency_Int[27]_i_4__1_n_0 ,\Read_Latency_Int[27]_i_5__1_n_0 }),
        .O(Read_Latency_Int1_in[27:24]),
        .S({\Read_Latency_Int[27]_i_6__1_n_0 ,\Read_Latency_Int[27]_i_7__1_n_0 ,\Read_Latency_Int[27]_i_8__1_n_0 ,\Read_Latency_Int[27]_i_9__1_n_0 }));
  FDRE \Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[28]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[29]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[2]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[30]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[31]),
        .Q(S2_Read_Latency),
        .R(Read_Latency_Int));
  CARRY4 \Read_Latency_Int_reg[31]_i_10__1 
       (.CI(\Read_Latency_Int_reg[31]_i_11__1_n_0 ),
        .CO({\Read_Latency_Int_reg[31]_i_10__1_n_0 ,\Read_Latency_Int_reg[31]_i_10__1_n_1 ,\Read_Latency_Int_reg[31]_i_10__1_n_2 ,\Read_Latency_Int_reg[31]_i_10__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_12__1_n_0 ,\Read_Latency_Int[31]_i_13__1_n_0 ,\Read_Latency_Int[31]_i_14__1_n_0 ,\Read_Latency_Int[31]_i_15__1_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_10__1_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_16__1_n_0 ,\Read_Latency_Int[31]_i_17__1_n_0 ,\Read_Latency_Int[31]_i_18__1_n_0 ,\Read_Latency_Int[31]_i_19__1_n_0 }));
  CARRY4 \Read_Latency_Int_reg[31]_i_11__1 
       (.CI(\Read_Latency_Int_reg[31]_i_20__1_n_0 ),
        .CO({\Read_Latency_Int_reg[31]_i_11__1_n_0 ,\Read_Latency_Int_reg[31]_i_11__1_n_1 ,\Read_Latency_Int_reg[31]_i_11__1_n_2 ,\Read_Latency_Int_reg[31]_i_11__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_21__1_n_0 ,\Read_Latency_Int[31]_i_22__1_n_0 ,\Read_Latency_Int[31]_i_23__1_n_0 ,\Read_Latency_Int[31]_i_24__1_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_11__1_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_25__1_n_0 ,\Read_Latency_Int[31]_i_26__1_n_0 ,\Read_Latency_Int[31]_i_27__1_n_0 ,\Read_Latency_Int[31]_i_28__1_n_0 }));
  CARRY4 \Read_Latency_Int_reg[31]_i_20__1 
       (.CI(\Read_Latency_Int_reg[31]_i_29__1_n_0 ),
        .CO({\Read_Latency_Int_reg[31]_i_20__1_n_0 ,\Read_Latency_Int_reg[31]_i_20__1_n_1 ,\Read_Latency_Int_reg[31]_i_20__1_n_2 ,\Read_Latency_Int_reg[31]_i_20__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_30__1_n_0 ,\Read_Latency_Int[31]_i_31__1_n_0 ,\Read_Latency_Int[31]_i_32__1_n_0 ,\Read_Latency_Int[31]_i_33__1_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_20__1_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_34__1_n_0 ,\Read_Latency_Int[31]_i_35__1_n_0 ,\Read_Latency_Int[31]_i_36__1_n_0 ,\Read_Latency_Int[31]_i_37__1_n_0 }));
  CARRY4 \Read_Latency_Int_reg[31]_i_29__1 
       (.CI(1'b0),
        .CO({\Read_Latency_Int_reg[31]_i_29__1_n_0 ,\Read_Latency_Int_reg[31]_i_29__1_n_1 ,\Read_Latency_Int_reg[31]_i_29__1_n_2 ,\Read_Latency_Int_reg[31]_i_29__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_38__1_n_0 ,\Read_Latency_Int[31]_i_39__1_n_0 ,\Read_Latency_Int[31]_i_40__1_n_0 ,\Read_Latency_Int[31]_i_41__1_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_29__1_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_42__1_n_0 ,\Read_Latency_Int[31]_i_43__1_n_0 ,\Read_Latency_Int[31]_i_44__1_n_0 ,\Read_Latency_Int[31]_i_45__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[31]_i_2__1 
       (.CI(\Read_Latency_Int_reg[27]_i_1__1_n_0 ),
        .CO({\NLW_Read_Latency_Int_reg[31]_i_2__1_CO_UNCONNECTED [3],\Read_Latency_Int_reg[31]_i_2__1_n_1 ,\Read_Latency_Int_reg[31]_i_2__1_n_2 ,\Read_Latency_Int_reg[31]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Read_Latency_Int[31]_i_3__1_n_0 ,\Read_Latency_Int[31]_i_4__1_n_0 ,\Read_Latency_Int[31]_i_5__1_n_0 }),
        .O(Read_Latency_Int1_in[31:28]),
        .S({\Read_Latency_Int[31]_i_6__1_n_0 ,\Read_Latency_Int[31]_i_7__1_n_0 ,\Read_Latency_Int[31]_i_8__1_n_0 ,\Read_Latency_Int[31]_i_9__1_n_0 }));
  FDRE \Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[3]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\Read_Latency_Int_reg[3]_i_1__1_n_0 ,\Read_Latency_Int_reg[3]_i_1__1_n_1 ,\Read_Latency_Int_reg[3]_i_1__1_n_2 ,\Read_Latency_Int_reg[3]_i_1__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\Read_Latency_Int[3]_i_2__1_n_0 ,\Read_Latency_Int[3]_i_3__1_n_0 ,\Read_Latency_Int[3]_i_4__1_n_0 ,\Read_Latency_Int[3]_i_5__1_n_0 }),
        .O(Read_Latency_Int1_in[3:0]),
        .S({\Read_Latency_Int[3]_i_6__1_n_0 ,\Read_Latency_Int[3]_i_7__1_n_0 ,\Read_Latency_Int[3]_i_8__1_n_0 ,\Read_Latency_Int[3]_i_9__1_n_0 }));
  FDRE \Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[4]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[5]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[6]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[7]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[7]_i_1__1 
       (.CI(\Read_Latency_Int_reg[3]_i_1__1_n_0 ),
        .CO({\Read_Latency_Int_reg[7]_i_1__1_n_0 ,\Read_Latency_Int_reg[7]_i_1__1_n_1 ,\Read_Latency_Int_reg[7]_i_1__1_n_2 ,\Read_Latency_Int_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[7]_i_2__1_n_0 ,\Read_Latency_Int[7]_i_3__1_n_0 ,\Read_Latency_Int[7]_i_4__1_n_0 ,\Read_Latency_Int[7]_i_5__1_n_0 }),
        .O(Read_Latency_Int1_in[7:4]),
        .S({\Read_Latency_Int[7]_i_6__1_n_0 ,\Read_Latency_Int[7]_i_7__1_n_0 ,\Read_Latency_Int[7]_i_8__1_n_0 ,\Read_Latency_Int[7]_i_9__1_n_0 }));
  FDRE \Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[8]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[9]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .R(Read_Latency_Int));
  FDRE Read_Latency_One_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_2),
        .Q(Read_Latency_One_D1),
        .R(Wr_cnt_ld));
  FDRE Read_Latency_One_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_One),
        .Q(Read_Latency_One_reg_n_0),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h0C888888)) 
    Read_going_on_i_1__1
       (.I0(Read_going_on),
        .I1(rst_int_n),
        .I2(slot_2_axi_rlast),
        .I3(slot_2_axi_rready),
        .I4(slot_2_axi_rvalid),
        .O(Read_going_on_i_1__1_n_0));
  FDRE Read_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_going_on_i_1__1_n_0),
        .Q(Read_going_on),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    Wr_Add_Issue_i_1__1
       (.I0(slot_2_axi_awvalid),
        .I1(No_Wr_Ready_reg_n_0),
        .I2(Wr_Lat_Start),
        .O(Wr_Add_Issue_i_1__1_n_0));
  FDRE Wr_Add_Issue_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Wr_Add_Issue_i_1__1_n_0),
        .Q(wr_latency_start_d1_reg_0),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[0] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[0]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[10] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[10]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[11] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[11]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[12] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[12]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[13] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[13]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[14] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[14]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[15] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[15]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[16] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[16]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[17] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[17]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[18] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[18]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[19] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[19]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[1] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[1]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[20] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[20]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[21] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[21]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[22] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[22]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[23] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[23]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[24] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[24]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[25] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[25]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[26] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[26]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[27] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[27]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[28] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[28]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[29] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[29]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[2] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[2]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[30] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[30]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[31] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[31]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[3] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[3]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[4] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[4]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[5] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[5]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[6] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[6]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[7] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[7]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[8] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[8]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[9] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[9]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  LUT5 #(
    .INIT(32'hA2000000)) 
    Write_Latency_En_Int_i_1__1
       (.I0(out[0]),
        .I1(out[1]),
        .I2(Ext_Trig_Metric_en),
        .I3(rst_int_n),
        .I4(F34_Rd_Vld_reg_d2),
        .O(Write_Latency_En_Int));
  FDRE Write_Latency_En_Int_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_Latency_En_Int),
        .Q(Write_Latency_En),
        .R(1'b0));
  FDRE \Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(S2_Write_Latency),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h0C888888)) 
    Write_going_on_i_1__1
       (.I0(Write_going_on),
        .I1(rst_int_n),
        .I2(slot_2_axi_wlast),
        .I3(slot_2_axi_wvalid),
        .I4(slot_2_axi_wready),
        .O(Write_going_on_i_1__1_n_0));
  FDRE Write_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_going_on_i_1__1_n_0),
        .Q(Write_going_on),
        .R(1'b0));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized1 ext_trig_cdc_sync
       (.D(Ext_Triggers_Sync),
        .Ext_Trig_Metric_en_reg(ext_trig_cdc_sync_n_2),
        .Ext_Trig_Metric_en_reg_0(Ext_Trig_Metric_en),
        .Q(Ext_Triggers_Sync_d1),
        .SR(Wr_cnt_ld),
        .UNCONN_IN(D),
        .core_aclk(core_aclk),
        .out(out[1]),
        .rst_int_n(rst_int_n));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_1__10
       (.I0(\Accum_i_reg[31]_14 [7]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .O(\Accum_i_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_1__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [8]),
        .O(\Accum_i_reg[8] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_1__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [8]),
        .O(\Accum_i_reg[8]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_1__9
       (.I0(\Accum_i_reg[31]_11 [7]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[7]),
        .O(\Accum_i_reg[7] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_2__10
       (.I0(\Accum_i_reg[31]_14 [6]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .O(\Accum_i_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_2__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [7]),
        .O(\Accum_i_reg[8] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_2__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [7]),
        .O(\Accum_i_reg[8]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_2__9
       (.I0(\Accum_i_reg[31]_11 [6]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[6]),
        .O(\Accum_i_reg[7] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_3__10
       (.I0(\Accum_i_reg[31]_14 [5]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .O(\Accum_i_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_3__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [6]),
        .O(\Accum_i_reg[8] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_3__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [6]),
        .O(\Accum_i_reg[8]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_3__9
       (.I0(\Accum_i_reg[31]_11 [5]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[5]),
        .O(\Accum_i_reg[7] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_4__10
       (.I0(\Accum_i_reg[31]_14 [4]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .O(\Accum_i_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_4__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [5]),
        .O(\Accum_i_reg[8] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_4__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [5]),
        .O(\Accum_i_reg[8]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_4__9
       (.I0(\Accum_i_reg[31]_11 [4]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[4]),
        .O(\Accum_i_reg[7] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_5__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [8]),
        .O(\Accum_i_reg[8]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_5__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [8]),
        .O(\Accum_i_reg[8]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_6__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [7]),
        .O(\Accum_i_reg[8]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_6__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [7]),
        .O(\Accum_i_reg[8]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_7__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [6]),
        .O(\Accum_i_reg[8]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_7__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [6]),
        .O(\Accum_i_reg[8]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_8__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [5]),
        .O(\Accum_i_reg[8]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_8__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [5]),
        .O(\Accum_i_reg[8]_2 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_1__10
       (.I0(\Accum_i_reg[31]_14 [11]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .O(\Accum_i_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_1__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [12]),
        .O(\Accum_i_reg[12] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_1__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [12]),
        .O(\Accum_i_reg[12]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_1__9
       (.I0(\Accum_i_reg[31]_11 [11]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[11]),
        .O(\Accum_i_reg[11] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_2__10
       (.I0(\Accum_i_reg[31]_14 [10]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .O(\Accum_i_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_2__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [11]),
        .O(\Accum_i_reg[12] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_2__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [11]),
        .O(\Accum_i_reg[12]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_2__9
       (.I0(\Accum_i_reg[31]_11 [10]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[10]),
        .O(\Accum_i_reg[11] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_3__10
       (.I0(\Accum_i_reg[31]_14 [9]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .O(\Accum_i_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_3__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [10]),
        .O(\Accum_i_reg[12] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_3__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [10]),
        .O(\Accum_i_reg[12]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_3__9
       (.I0(\Accum_i_reg[31]_11 [9]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[9]),
        .O(\Accum_i_reg[11] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_4__10
       (.I0(\Accum_i_reg[31]_14 [8]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .O(\Accum_i_reg[11]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_4__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [9]),
        .O(\Accum_i_reg[12] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_4__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [9]),
        .O(\Accum_i_reg[12]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_4__9
       (.I0(\Accum_i_reg[31]_11 [8]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[8]),
        .O(\Accum_i_reg[11] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_5__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [12]),
        .O(\Accum_i_reg[12]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_5__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [12]),
        .O(\Accum_i_reg[12]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_6__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [11]),
        .O(\Accum_i_reg[12]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_6__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [11]),
        .O(\Accum_i_reg[12]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_7__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [10]),
        .O(\Accum_i_reg[12]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_7__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [10]),
        .O(\Accum_i_reg[12]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_8__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [9]),
        .O(\Accum_i_reg[12]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_8__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [9]),
        .O(\Accum_i_reg[12]_2 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_1__10
       (.I0(\Accum_i_reg[31]_14 [15]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .O(\Accum_i_reg[15]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_1__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [16]),
        .O(\Accum_i_reg[16] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_1__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [16]),
        .O(\Accum_i_reg[16]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_1__9
       (.I0(\Accum_i_reg[31]_11 [15]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[15]),
        .O(\Accum_i_reg[15] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_2__10
       (.I0(\Accum_i_reg[31]_14 [14]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .O(\Accum_i_reg[15]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_2__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [15]),
        .O(\Accum_i_reg[16] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_2__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [15]),
        .O(\Accum_i_reg[16]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_2__9
       (.I0(\Accum_i_reg[31]_11 [14]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[14]),
        .O(\Accum_i_reg[15] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_3__10
       (.I0(\Accum_i_reg[31]_14 [13]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .O(\Accum_i_reg[15]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_3__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [14]),
        .O(\Accum_i_reg[16] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_3__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [14]),
        .O(\Accum_i_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_3__9
       (.I0(\Accum_i_reg[31]_11 [13]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[13]),
        .O(\Accum_i_reg[15] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_4__10
       (.I0(\Accum_i_reg[31]_14 [12]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .O(\Accum_i_reg[15]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_4__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [13]),
        .O(\Accum_i_reg[16] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_4__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [13]),
        .O(\Accum_i_reg[16]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_4__9
       (.I0(\Accum_i_reg[31]_11 [12]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[12]),
        .O(\Accum_i_reg[15] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_5__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [16]),
        .O(\Accum_i_reg[16]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_5__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [16]),
        .O(\Accum_i_reg[16]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_6__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [15]),
        .O(\Accum_i_reg[16]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_6__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [15]),
        .O(\Accum_i_reg[16]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_7__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [14]),
        .O(\Accum_i_reg[16]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_7__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [14]),
        .O(\Accum_i_reg[16]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_8__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [13]),
        .O(\Accum_i_reg[16]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_8__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [13]),
        .O(\Accum_i_reg[16]_2 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_1__10
       (.I0(\Accum_i_reg[31]_14 [19]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .O(\Accum_i_reg[19]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_1__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [20]),
        .O(\Accum_i_reg[20] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_1__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [20]),
        .O(\Accum_i_reg[20]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_1__9
       (.I0(\Accum_i_reg[31]_11 [19]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[19]),
        .O(\Accum_i_reg[19] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_2__10
       (.I0(\Accum_i_reg[31]_14 [18]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .O(\Accum_i_reg[19]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_2__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [19]),
        .O(\Accum_i_reg[20] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_2__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [19]),
        .O(\Accum_i_reg[20]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_2__9
       (.I0(\Accum_i_reg[31]_11 [18]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[18]),
        .O(\Accum_i_reg[19] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_3__10
       (.I0(\Accum_i_reg[31]_14 [17]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .O(\Accum_i_reg[19]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_3__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [18]),
        .O(\Accum_i_reg[20] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_3__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [18]),
        .O(\Accum_i_reg[20]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_3__9
       (.I0(\Accum_i_reg[31]_11 [17]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[17]),
        .O(\Accum_i_reg[19] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_4__10
       (.I0(\Accum_i_reg[31]_14 [16]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .O(\Accum_i_reg[19]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_4__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [17]),
        .O(\Accum_i_reg[20] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_4__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [17]),
        .O(\Accum_i_reg[20]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_4__9
       (.I0(\Accum_i_reg[31]_11 [16]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[16]),
        .O(\Accum_i_reg[19] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_5__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [20]),
        .O(\Accum_i_reg[20]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_5__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [20]),
        .O(\Accum_i_reg[20]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_6__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [19]),
        .O(\Accum_i_reg[20]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_6__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [19]),
        .O(\Accum_i_reg[20]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_7__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [18]),
        .O(\Accum_i_reg[20]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_7__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [18]),
        .O(\Accum_i_reg[20]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_8__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [17]),
        .O(\Accum_i_reg[20]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_8__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [17]),
        .O(\Accum_i_reg[20]_2 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_1__10
       (.I0(\Accum_i_reg[31]_14 [23]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .O(\Accum_i_reg[23]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_1__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [24]),
        .O(\Accum_i_reg[24] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_1__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [24]),
        .O(\Accum_i_reg[24]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_1__9
       (.I0(\Accum_i_reg[31]_11 [23]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[23]),
        .O(\Accum_i_reg[23] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_2__10
       (.I0(\Accum_i_reg[31]_14 [22]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .O(\Accum_i_reg[23]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_2__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [23]),
        .O(\Accum_i_reg[24] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_2__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [23]),
        .O(\Accum_i_reg[24]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_2__9
       (.I0(\Accum_i_reg[31]_11 [22]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[22]),
        .O(\Accum_i_reg[23] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_3__10
       (.I0(\Accum_i_reg[31]_14 [21]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .O(\Accum_i_reg[23]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_3__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [22]),
        .O(\Accum_i_reg[24] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_3__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [22]),
        .O(\Accum_i_reg[24]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_3__9
       (.I0(\Accum_i_reg[31]_11 [21]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[21]),
        .O(\Accum_i_reg[23] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_4__10
       (.I0(\Accum_i_reg[31]_14 [20]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .O(\Accum_i_reg[23]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_4__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [21]),
        .O(\Accum_i_reg[24] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_4__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [21]),
        .O(\Accum_i_reg[24]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_4__9
       (.I0(\Accum_i_reg[31]_11 [20]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[20]),
        .O(\Accum_i_reg[23] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_5__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [24]),
        .O(\Accum_i_reg[24]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_5__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [24]),
        .O(\Accum_i_reg[24]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_6__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [23]),
        .O(\Accum_i_reg[24]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_6__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [23]),
        .O(\Accum_i_reg[24]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_7__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [22]),
        .O(\Accum_i_reg[24]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_7__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [22]),
        .O(\Accum_i_reg[24]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_8__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [21]),
        .O(\Accum_i_reg[24]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_8__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [21]),
        .O(\Accum_i_reg[24]_2 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_1__10
       (.I0(\Accum_i_reg[31]_14 [27]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .O(\Accum_i_reg[27]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_1__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [28]),
        .O(\Accum_i_reg[28] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_1__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [28]),
        .O(\Accum_i_reg[28]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_1__9
       (.I0(\Accum_i_reg[31]_11 [27]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[27]),
        .O(\Accum_i_reg[27] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_2__10
       (.I0(\Accum_i_reg[31]_14 [26]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .O(\Accum_i_reg[27]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_2__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [27]),
        .O(\Accum_i_reg[28] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_2__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [27]),
        .O(\Accum_i_reg[28]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_2__9
       (.I0(\Accum_i_reg[31]_11 [26]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[26]),
        .O(\Accum_i_reg[27] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_3__10
       (.I0(\Accum_i_reg[31]_14 [25]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .O(\Accum_i_reg[27]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_3__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [26]),
        .O(\Accum_i_reg[28] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_3__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [26]),
        .O(\Accum_i_reg[28]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_3__9
       (.I0(\Accum_i_reg[31]_11 [25]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[25]),
        .O(\Accum_i_reg[27] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_4__10
       (.I0(\Accum_i_reg[31]_14 [24]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .O(\Accum_i_reg[27]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_4__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [25]),
        .O(\Accum_i_reg[28] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_4__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [25]),
        .O(\Accum_i_reg[28]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_4__9
       (.I0(\Accum_i_reg[31]_11 [24]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[24]),
        .O(\Accum_i_reg[27] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_5__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [28]),
        .O(\Accum_i_reg[28]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_5__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [28]),
        .O(\Accum_i_reg[28]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_6__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [27]),
        .O(\Accum_i_reg[28]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_6__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [27]),
        .O(\Accum_i_reg[28]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_7__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [26]),
        .O(\Accum_i_reg[28]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_7__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [26]),
        .O(\Accum_i_reg[28]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_8__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [25]),
        .O(\Accum_i_reg[28]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_8__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [25]),
        .O(\Accum_i_reg[28]_2 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_1__10
       (.I0(\Accum_i_reg[31]_14 [31]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(S2_Read_Latency),
        .O(\Accum_i_reg[31]_4 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_1__7
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [30]),
        .O(\Accum_i_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_1__8
       (.I0(\Accum_i_reg[31]_11 [31]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(S2_Write_Latency),
        .O(\Accum_i_reg[31]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_1__9
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [30]),
        .O(\Accum_i_reg[31]_3 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_2__10
       (.I0(\Accum_i_reg[31]_14 [30]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .O(\Accum_i_reg[31]_4 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_2__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [29]),
        .O(\Accum_i_reg[31]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_2__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [29]),
        .O(\Accum_i_reg[31]_3 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_2__9
       (.I0(\Accum_i_reg[31]_11 [30]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[30]),
        .O(\Accum_i_reg[31]_1 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_3__10
       (.I0(\Accum_i_reg[31]_14 [29]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .O(\Accum_i_reg[31]_4 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_3__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [31]),
        .O(\Accum_i_reg[31] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_3__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [31]),
        .O(\Accum_i_reg[31]_2 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_3__9
       (.I0(\Accum_i_reg[31]_11 [29]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[29]),
        .O(\Accum_i_reg[31]_1 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_4__10
       (.I0(\Accum_i_reg[31]_14 [28]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .O(\Accum_i_reg[31]_4 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_4__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [30]),
        .O(\Accum_i_reg[31] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_4__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [30]),
        .O(\Accum_i_reg[31]_2 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_4__9
       (.I0(\Accum_i_reg[31]_11 [28]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[28]),
        .O(\Accum_i_reg[31]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_5__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [29]),
        .O(\Accum_i_reg[31] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_5__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [29]),
        .O(\Accum_i_reg[31]_2 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_1__10
       (.I0(\Accum_i_reg[31]_14 [3]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .O(\Accum_i_reg[3]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_1__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [0]),
        .O(\Accum_i_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_1__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [0]),
        .O(\Accum_i_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_1__9
       (.I0(\Accum_i_reg[31]_11 [3]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[3]),
        .O(\Accum_i_reg[3] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_2__10
       (.I0(\Accum_i_reg[31]_14 [2]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .O(\Accum_i_reg[3]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_2__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [4]),
        .O(\Accum_i_reg[4] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_2__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [4]),
        .O(\Accum_i_reg[4]_1 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_2__9
       (.I0(\Accum_i_reg[31]_11 [2]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[2]),
        .O(\Accum_i_reg[3] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_3__10
       (.I0(\Accum_i_reg[31]_14 [1]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .O(\Accum_i_reg[3]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_3__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [3]),
        .O(\Accum_i_reg[4] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_3__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [3]),
        .O(\Accum_i_reg[4]_1 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_3__9
       (.I0(\Accum_i_reg[31]_11 [1]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[1]),
        .O(\Accum_i_reg[3] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_4__10
       (.I0(\Accum_i_reg[31]_14 [0]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .O(\Accum_i_reg[3]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_4__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [2]),
        .O(\Accum_i_reg[4] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_4__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [2]),
        .O(\Accum_i_reg[4]_1 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_4__9
       (.I0(\Accum_i_reg[31]_11 [0]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[0]),
        .O(\Accum_i_reg[3] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_5__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [1]),
        .O(\Accum_i_reg[4] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_5__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [1]),
        .O(\Accum_i_reg[4]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_6__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [4]),
        .O(\Accum_i_reg[4]_3 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_6__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [4]),
        .O(\Accum_i_reg[4]_4 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_7__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [3]),
        .O(\Accum_i_reg[4]_3 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_7__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [3]),
        .O(\Accum_i_reg[4]_4 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_8__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [2]),
        .O(\Accum_i_reg[4]_3 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_8__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [2]),
        .O(\Accum_i_reg[4]_4 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_9__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [1]),
        .O(\Accum_i_reg[4]_3 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_9__4
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [1]),
        .O(\Accum_i_reg[4]_4 [0]));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_31_0_5_i_2
       (.I0(slot_2_axi_arsize[0]),
        .I1(slot_2_axi_arsize[1]),
        .I2(slot_2_axi_arsize[2]),
        .O(mem_reg_0_31_0_5_i_2_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    mem_reg_0_31_0_5_i_4
       (.I0(slot_2_axi_arsize[2]),
        .I1(slot_2_axi_arsize[1]),
        .I2(slot_2_axi_arsize[0]),
        .O(mem_reg_0_31_0_5_i_4_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_31_0_5_i_5
       (.I0(slot_2_axi_arsize[1]),
        .I1(slot_2_axi_arsize[2]),
        .I2(slot_2_axi_arsize[0]),
        .O(mem_reg_0_31_0_5_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \num_rd_beats[0]_i_1__1 
       (.I0(num_read_beat_reg[0]),
        .O(\num_rd_beats[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_rd_beats[1]_i_1__1 
       (.I0(num_read_beat_reg[0]),
        .I1(num_read_beat_reg[1]),
        .O(\num_rd_beats[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_rd_beats[2]_i_1__1 
       (.I0(num_read_beat_reg[0]),
        .I1(num_read_beat_reg[1]),
        .I2(num_read_beat_reg[2]),
        .O(\num_rd_beats[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_rd_beats[3]_i_1__1 
       (.I0(num_read_beat_reg[1]),
        .I1(num_read_beat_reg[0]),
        .I2(num_read_beat_reg[2]),
        .I3(num_read_beat_reg[3]),
        .O(\num_rd_beats[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \num_rd_beats[4]_i_1__1 
       (.I0(num_read_beat_reg[2]),
        .I1(num_read_beat_reg[0]),
        .I2(num_read_beat_reg[1]),
        .I3(num_read_beat_reg[3]),
        .I4(num_read_beat_reg[4]),
        .O(\num_rd_beats[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \num_rd_beats[5]_i_1__1 
       (.I0(num_read_beat_reg[3]),
        .I1(num_read_beat_reg[1]),
        .I2(num_read_beat_reg[0]),
        .I3(num_read_beat_reg[2]),
        .I4(num_read_beat_reg[4]),
        .I5(num_read_beat_reg[5]),
        .O(\num_rd_beats[5]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \num_rd_beats[6]_i_1__1 
       (.I0(\num_rd_beats[8]_i_3__1_n_0 ),
        .I1(num_read_beat_reg[6]),
        .O(\num_rd_beats[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_rd_beats[7]_i_1__1 
       (.I0(\num_rd_beats[8]_i_3__1_n_0 ),
        .I1(num_read_beat_reg[6]),
        .I2(num_read_beat_reg[7]),
        .O(\num_rd_beats[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_rd_beats[8]_i_2__1 
       (.I0(num_read_beat_reg[6]),
        .I1(\num_rd_beats[8]_i_3__1_n_0 ),
        .I2(num_read_beat_reg[7]),
        .I3(num_read_beat_reg[8]),
        .O(\num_rd_beats[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \num_rd_beats[8]_i_3__1 
       (.I0(num_read_beat_reg[5]),
        .I1(num_read_beat_reg[3]),
        .I2(num_read_beat_reg[1]),
        .I3(num_read_beat_reg[0]),
        .I4(num_read_beat_reg[2]),
        .I5(num_read_beat_reg[4]),
        .O(\num_rd_beats[8]_i_3__1_n_0 ));
  FDRE \num_rd_beats_reg[0] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[0]_i_1__1_n_0 ),
        .Q(num_rd_beats[0]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[1] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[1]_i_1__1_n_0 ),
        .Q(num_rd_beats[1]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[2] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[2]_i_1__1_n_0 ),
        .Q(num_rd_beats[2]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[3] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[3]_i_1__1_n_0 ),
        .Q(num_rd_beats[3]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[4] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[4]_i_1__1_n_0 ),
        .Q(num_rd_beats[4]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[5] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[5]_i_1__1_n_0 ),
        .Q(num_rd_beats[5]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[6] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[6]_i_1__1_n_0 ),
        .Q(num_rd_beats[6]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[7] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[7]_i_1__1_n_0 ),
        .Q(num_rd_beats[7]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[8] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[8]_i_2__1_n_0 ),
        .Q(num_rd_beats[8]),
        .R(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h80FF)) 
    \num_read_beat[8]_i_1__1 
       (.I0(slot_2_axi_rvalid),
        .I1(slot_2_axi_rready),
        .I2(slot_2_axi_rlast),
        .I3(rst_int_n),
        .O(\num_read_beat[8]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \num_read_beat[8]_i_2__1 
       (.I0(slot_2_axi_rvalid),
        .I1(slot_2_axi_rready),
        .I2(slot_2_axi_rlast),
        .O(\num_read_beat[8]_i_2__1_n_0 ));
  FDRE \num_read_beat_reg[0] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__1_n_0 ),
        .D(\num_rd_beats[0]_i_1__1_n_0 ),
        .Q(num_read_beat_reg[0]),
        .R(\num_read_beat[8]_i_1__1_n_0 ));
  FDRE \num_read_beat_reg[1] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__1_n_0 ),
        .D(\num_rd_beats[1]_i_1__1_n_0 ),
        .Q(num_read_beat_reg[1]),
        .R(\num_read_beat[8]_i_1__1_n_0 ));
  FDRE \num_read_beat_reg[2] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__1_n_0 ),
        .D(\num_rd_beats[2]_i_1__1_n_0 ),
        .Q(num_read_beat_reg[2]),
        .R(\num_read_beat[8]_i_1__1_n_0 ));
  FDRE \num_read_beat_reg[3] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__1_n_0 ),
        .D(\num_rd_beats[3]_i_1__1_n_0 ),
        .Q(num_read_beat_reg[3]),
        .R(\num_read_beat[8]_i_1__1_n_0 ));
  FDRE \num_read_beat_reg[4] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__1_n_0 ),
        .D(\num_rd_beats[4]_i_1__1_n_0 ),
        .Q(num_read_beat_reg[4]),
        .R(\num_read_beat[8]_i_1__1_n_0 ));
  FDRE \num_read_beat_reg[5] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__1_n_0 ),
        .D(\num_rd_beats[5]_i_1__1_n_0 ),
        .Q(num_read_beat_reg[5]),
        .R(\num_read_beat[8]_i_1__1_n_0 ));
  FDRE \num_read_beat_reg[6] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__1_n_0 ),
        .D(\num_rd_beats[6]_i_1__1_n_0 ),
        .Q(num_read_beat_reg[6]),
        .R(\num_read_beat[8]_i_1__1_n_0 ));
  FDRE \num_read_beat_reg[7] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__1_n_0 ),
        .D(\num_rd_beats[7]_i_1__1_n_0 ),
        .Q(num_read_beat_reg[7]),
        .R(\num_read_beat[8]_i_1__1_n_0 ));
  FDRE \num_read_beat_reg[8] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__1_n_0 ),
        .D(\num_rd_beats[8]_i_2__1_n_0 ),
        .Q(num_read_beat_reg[8]),
        .R(\num_read_beat[8]_i_1__1_n_0 ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf rd_latency_cnt_inst
       (.Data_valid_reg(Data_valid_reg),
        .Ext_Trig_Metric_en_reg(Ext_Trig_Metric_en),
        .Q({rd_latency_cnt_inst_n_0,rd_latency_cnt_inst_n_1,rd_latency_cnt_inst_n_2,rd_latency_cnt_inst_n_3,rd_latency_cnt_inst_n_4,rd_latency_cnt_inst_n_5,rd_latency_cnt_inst_n_6,rd_latency_cnt_inst_n_7,rd_latency_cnt_inst_n_8,rd_latency_cnt_inst_n_9,rd_latency_cnt_inst_n_10,rd_latency_cnt_inst_n_11,rd_latency_cnt_inst_n_12,rd_latency_cnt_inst_n_13,rd_latency_cnt_inst_n_14,rd_latency_cnt_inst_n_15,rd_latency_cnt_inst_n_16,rd_latency_cnt_inst_n_17,rd_latency_cnt_inst_n_18,rd_latency_cnt_inst_n_19,rd_latency_cnt_inst_n_20,rd_latency_cnt_inst_n_21,rd_latency_cnt_inst_n_22,rd_latency_cnt_inst_n_23,rd_latency_cnt_inst_n_24,rd_latency_cnt_inst_n_25,rd_latency_cnt_inst_n_26,rd_latency_cnt_inst_n_27,rd_latency_cnt_inst_n_28,rd_latency_cnt_inst_n_29,rd_latency_cnt_inst_n_30,rd_latency_cnt_inst_n_31,rd_latency_cnt_inst_n_32}),
        .Rd_Lat_Start(Rd_Lat_Start),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .out(out),
        .rst_int_n(rst_int_n));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized2 rd_latency_fifo_inst
       (.E(Rd_Latency_Fifo_Wr_En),
        .First_Read_reg(First_Read_reg),
        .Last_Read_buf(Last_Read_buf),
        .Q(Rd_Latency_Fifo_Wr_Data),
        .Rd_Add_Issue_reg(Rd_Latency_Fifo_Wr_En_reg_0),
        .Rd_Lat_End(Rd_Lat_End),
        .Rd_Lat_Start(Rd_Lat_Start),
        .\Rd_Latency_Fifo_Rd_Data_D1_reg[32] ({rd_latency_fifo_inst_n_4,rd_latency_fifo_inst_n_5,rd_latency_fifo_inst_n_6,rd_latency_fifo_inst_n_7,rd_latency_fifo_inst_n_8,rd_latency_fifo_inst_n_9,rd_latency_fifo_inst_n_10,rd_latency_fifo_inst_n_11,rd_latency_fifo_inst_n_12,rd_latency_fifo_inst_n_13,rd_latency_fifo_inst_n_14,rd_latency_fifo_inst_n_15,rd_latency_fifo_inst_n_16,rd_latency_fifo_inst_n_17,rd_latency_fifo_inst_n_18,rd_latency_fifo_inst_n_19,rd_latency_fifo_inst_n_20,rd_latency_fifo_inst_n_21,rd_latency_fifo_inst_n_22,rd_latency_fifo_inst_n_23,rd_latency_fifo_inst_n_24,rd_latency_fifo_inst_n_25,rd_latency_fifo_inst_n_26,rd_latency_fifo_inst_n_27,rd_latency_fifo_inst_n_28,rd_latency_fifo_inst_n_29,rd_latency_fifo_inst_n_30,rd_latency_fifo_inst_n_31,rd_latency_fifo_inst_n_32,rd_latency_fifo_inst_n_33,rd_latency_fifo_inst_n_34,rd_latency_fifo_inst_n_35,rd_latency_fifo_inst_n_36}),
        .Rd_Latency_Fifo_Rd_En(Rd_Latency_Fifo_Rd_En),
        .Rd_Latency_Fifo_Rd_En_reg(rd_latency_fifo_inst_n_1),
        .Rd_Latency_Fifo_Wr_En_reg(rd_latency_fifo_inst_n_0),
        .Read_Latency_One(Read_Latency_One),
        .Read_Latency_One_D1(Read_Latency_One_D1),
        .Read_Latency_One_D1_reg(rd_latency_fifo_inst_n_2),
        .Read_Latency_One_reg(Read_Latency_One_reg_n_0),
        .Read_going_on_reg(First_Read_reg_i_1__1_n_0),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .rd_latency_end(rd_latency_end),
        .rst_int_n(rst_int_n),
        .slot_2_axi_arready(slot_2_axi_arready),
        .slot_2_axi_arvalid(slot_2_axi_arvalid));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE rst_int_n_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d4_reg[1] ),
        .Q(rst_int_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_10__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[26] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[27] ),
        .O(update_max_Wr_Lat_i_10__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_11__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[24] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[25] ),
        .O(update_max_Wr_Lat_i_11__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_13__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[22] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[23] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .O(update_max_Wr_Lat_i_13__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_14__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[20] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[21] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .O(update_max_Wr_Lat_i_14__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_15__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[18] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[19] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .O(update_max_Wr_Lat_i_15__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_16__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[16] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[17] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .O(update_max_Wr_Lat_i_16__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_17__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[22] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[23] ),
        .O(update_max_Wr_Lat_i_17__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_18__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[20] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[21] ),
        .O(update_max_Wr_Lat_i_18__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_19__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[18] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[19] ),
        .O(update_max_Wr_Lat_i_19__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    update_max_Wr_Lat_i_1__1
       (.I0(update_max_Wr_Lat_reg_i_2__1_n_0),
        .I1(F34_Rd_Vld_reg__0),
        .I2(update_max_Wr_Lat),
        .O(update_max_Wr_Lat_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_20__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[16] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[17] ),
        .O(update_max_Wr_Lat_i_20__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_22__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I1(\Accum_i_reg[31]_7 [30]),
        .I2(\Accum_i_reg[31]_7 [31]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .O(update_max_Wr_Lat_i_22__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_23__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I1(\Accum_i_reg[31]_7 [28]),
        .I2(\Accum_i_reg[31]_7 [29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .O(update_max_Wr_Lat_i_23__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_24__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I1(\Accum_i_reg[31]_7 [26]),
        .I2(\Accum_i_reg[31]_7 [27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .O(update_max_Wr_Lat_i_24__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_25__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I1(\Accum_i_reg[31]_7 [24]),
        .I2(\Accum_i_reg[31]_7 [25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .O(update_max_Wr_Lat_i_25__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_26__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I1(\Accum_i_reg[31]_7 [30]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .I3(\Accum_i_reg[31]_7 [31]),
        .O(update_max_Wr_Lat_i_26__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_27__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I1(\Accum_i_reg[31]_7 [28]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .I3(\Accum_i_reg[31]_7 [29]),
        .O(update_max_Wr_Lat_i_27__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_28__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I1(\Accum_i_reg[31]_7 [26]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .I3(\Accum_i_reg[31]_7 [27]),
        .O(update_max_Wr_Lat_i_28__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_29__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I1(\Accum_i_reg[31]_7 [24]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .I3(\Accum_i_reg[31]_7 [25]),
        .O(update_max_Wr_Lat_i_29__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_30__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I1(\Accum_i_reg[31]_7 [22]),
        .I2(\Accum_i_reg[31]_7 [23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .O(update_max_Wr_Lat_i_30__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_31__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I1(\Accum_i_reg[31]_7 [20]),
        .I2(\Accum_i_reg[31]_7 [21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .O(update_max_Wr_Lat_i_31__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_32__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I1(\Accum_i_reg[31]_7 [18]),
        .I2(\Accum_i_reg[31]_7 [19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .O(update_max_Wr_Lat_i_32__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_33__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I1(\Accum_i_reg[31]_7 [16]),
        .I2(\Accum_i_reg[31]_7 [17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .O(update_max_Wr_Lat_i_33__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_34__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I1(\Accum_i_reg[31]_7 [22]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .I3(\Accum_i_reg[31]_7 [23]),
        .O(update_max_Wr_Lat_i_34__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_35__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I1(\Accum_i_reg[31]_7 [20]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .I3(\Accum_i_reg[31]_7 [21]),
        .O(update_max_Wr_Lat_i_35__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_36__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I1(\Accum_i_reg[31]_7 [18]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .I3(\Accum_i_reg[31]_7 [19]),
        .O(update_max_Wr_Lat_i_36__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_37__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I1(\Accum_i_reg[31]_7 [16]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .I3(\Accum_i_reg[31]_7 [17]),
        .O(update_max_Wr_Lat_i_37__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_4__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[30] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[31] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .O(update_max_Wr_Lat_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_5__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[28] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[29] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .O(update_max_Wr_Lat_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_6__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[26] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[27] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .O(update_max_Wr_Lat_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_7__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[24] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[25] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .O(update_max_Wr_Lat_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_8__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[30] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[31] ),
        .O(update_max_Wr_Lat_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_9__1
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[28] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[29] ),
        .O(update_max_Wr_Lat_i_9__1_n_0));
  FDRE update_max_Wr_Lat_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(update_max_Wr_Lat_i_1__1_n_0),
        .Q(update_max_Wr_Lat),
        .R(Wr_cnt_ld));
  CARRY4 update_max_Wr_Lat_reg_i_12__1
       (.CI(update_max_Wr_Lat_reg_i_21__1_n_0),
        .CO({update_max_Wr_Lat_reg_i_12__1_n_0,update_max_Wr_Lat_reg_i_12__1_n_1,update_max_Wr_Lat_reg_i_12__1_n_2,update_max_Wr_Lat_reg_i_12__1_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_22__1_n_0,update_max_Wr_Lat_i_23__1_n_0,update_max_Wr_Lat_i_24__1_n_0,update_max_Wr_Lat_i_25__1_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_12__1_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_26__1_n_0,update_max_Wr_Lat_i_27__1_n_0,update_max_Wr_Lat_i_28__1_n_0,update_max_Wr_Lat_i_29__1_n_0}));
  CARRY4 update_max_Wr_Lat_reg_i_21__1
       (.CI(1'b0),
        .CO({update_max_Wr_Lat_reg_i_21__1_n_0,update_max_Wr_Lat_reg_i_21__1_n_1,update_max_Wr_Lat_reg_i_21__1_n_2,update_max_Wr_Lat_reg_i_21__1_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_30__1_n_0,update_max_Wr_Lat_i_31__1_n_0,update_max_Wr_Lat_i_32__1_n_0,update_max_Wr_Lat_i_33__1_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_21__1_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_34__1_n_0,update_max_Wr_Lat_i_35__1_n_0,update_max_Wr_Lat_i_36__1_n_0,update_max_Wr_Lat_i_37__1_n_0}));
  CARRY4 update_max_Wr_Lat_reg_i_2__1
       (.CI(update_max_Wr_Lat_reg_i_3__1_n_0),
        .CO({update_max_Wr_Lat_reg_i_2__1_n_0,update_max_Wr_Lat_reg_i_2__1_n_1,update_max_Wr_Lat_reg_i_2__1_n_2,update_max_Wr_Lat_reg_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_4__1_n_0,update_max_Wr_Lat_i_5__1_n_0,update_max_Wr_Lat_i_6__1_n_0,update_max_Wr_Lat_i_7__1_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_2__1_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_8__1_n_0,update_max_Wr_Lat_i_9__1_n_0,update_max_Wr_Lat_i_10__1_n_0,update_max_Wr_Lat_i_11__1_n_0}));
  CARRY4 update_max_Wr_Lat_reg_i_3__1
       (.CI(update_max_Wr_Lat_reg_i_12__1_n_0),
        .CO({update_max_Wr_Lat_reg_i_3__1_n_0,update_max_Wr_Lat_reg_i_3__1_n_1,update_max_Wr_Lat_reg_i_3__1_n_2,update_max_Wr_Lat_reg_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_13__1_n_0,update_max_Wr_Lat_i_14__1_n_0,update_max_Wr_Lat_i_15__1_n_0,update_max_Wr_Lat_i_16__1_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_3__1_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_17__1_n_0,update_max_Wr_Lat_i_18__1_n_0,update_max_Wr_Lat_i_19__1_n_0,update_max_Wr_Lat_i_20__1_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_10__1
       (.I0(\Min_Write_Latency_Int_reg_n_0_[26] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[27] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .O(update_min_Wr_Lat_i_10__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_11__1
       (.I0(\Min_Write_Latency_Int_reg_n_0_[24] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[25] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .O(update_min_Wr_Lat_i_11__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_13__1
       (.I0(\Min_Write_Latency_Int_reg_n_0_[22] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[23] ),
        .O(update_min_Wr_Lat_i_13__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_14__1
       (.I0(\Min_Write_Latency_Int_reg_n_0_[20] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[21] ),
        .O(update_min_Wr_Lat_i_14__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_15__1
       (.I0(\Min_Write_Latency_Int_reg_n_0_[18] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[19] ),
        .O(update_min_Wr_Lat_i_15__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_16__1
       (.I0(\Min_Write_Latency_Int_reg_n_0_[16] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[17] ),
        .O(update_min_Wr_Lat_i_16__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_17__1
       (.I0(\Min_Write_Latency_Int_reg_n_0_[22] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[23] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .O(update_min_Wr_Lat_i_17__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_18__1
       (.I0(\Min_Write_Latency_Int_reg_n_0_[20] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[21] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .O(update_min_Wr_Lat_i_18__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_19__1
       (.I0(\Min_Write_Latency_Int_reg_n_0_[18] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[19] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .O(update_min_Wr_Lat_i_19__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    update_min_Wr_Lat_i_1__1
       (.I0(update_min_Wr_Lat_reg_i_2__1_n_0),
        .I1(F34_Rd_Vld_reg__0),
        .I2(update_min_Wr_Lat),
        .O(update_min_Wr_Lat_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_20__1
       (.I0(\Min_Write_Latency_Int_reg_n_0_[16] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[17] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .O(update_min_Wr_Lat_i_20__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_22__1
       (.I0(\Accum_i_reg[31]_7 [14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .I3(\Accum_i_reg[31]_7 [15]),
        .O(update_min_Wr_Lat_i_22__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_23__1
       (.I0(\Accum_i_reg[31]_7 [12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .I3(\Accum_i_reg[31]_7 [13]),
        .O(update_min_Wr_Lat_i_23__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_24__1
       (.I0(\Accum_i_reg[31]_7 [10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .I3(\Accum_i_reg[31]_7 [11]),
        .O(update_min_Wr_Lat_i_24__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_25__1
       (.I0(\Accum_i_reg[31]_7 [8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .I3(\Accum_i_reg[31]_7 [9]),
        .O(update_min_Wr_Lat_i_25__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_26__1
       (.I0(\Accum_i_reg[31]_7 [14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I2(\Accum_i_reg[31]_7 [15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .O(update_min_Wr_Lat_i_26__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_27__1
       (.I0(\Accum_i_reg[31]_7 [12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I2(\Accum_i_reg[31]_7 [13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .O(update_min_Wr_Lat_i_27__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_28__1
       (.I0(\Accum_i_reg[31]_7 [10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I2(\Accum_i_reg[31]_7 [11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .O(update_min_Wr_Lat_i_28__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_29__1
       (.I0(\Accum_i_reg[31]_7 [8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I2(\Accum_i_reg[31]_7 [9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .O(update_min_Wr_Lat_i_29__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_30__1
       (.I0(\Accum_i_reg[31]_7 [6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .I3(\Accum_i_reg[31]_7 [7]),
        .O(update_min_Wr_Lat_i_30__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_31__1
       (.I0(\Accum_i_reg[31]_7 [4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .I3(\Accum_i_reg[31]_7 [5]),
        .O(update_min_Wr_Lat_i_31__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_32__1
       (.I0(\Accum_i_reg[31]_7 [2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .I3(\Accum_i_reg[31]_7 [3]),
        .O(update_min_Wr_Lat_i_32__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_33__1
       (.I0(\Accum_i_reg[31]_7 [0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .I3(\Accum_i_reg[31]_7 [1]),
        .O(update_min_Wr_Lat_i_33__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_34__1
       (.I0(\Accum_i_reg[31]_7 [6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I2(\Accum_i_reg[31]_7 [7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .O(update_min_Wr_Lat_i_34__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_35__1
       (.I0(\Accum_i_reg[31]_7 [4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I2(\Accum_i_reg[31]_7 [5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .O(update_min_Wr_Lat_i_35__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_36__1
       (.I0(\Accum_i_reg[31]_7 [2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I2(\Accum_i_reg[31]_7 [3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .O(update_min_Wr_Lat_i_36__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_37__1
       (.I0(\Accum_i_reg[31]_7 [0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I2(\Accum_i_reg[31]_7 [1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .O(update_min_Wr_Lat_i_37__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_4__1
       (.I0(\Min_Write_Latency_Int_reg_n_0_[30] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[31] ),
        .O(update_min_Wr_Lat_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_5__1
       (.I0(\Min_Write_Latency_Int_reg_n_0_[28] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[29] ),
        .O(update_min_Wr_Lat_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_6__1
       (.I0(\Min_Write_Latency_Int_reg_n_0_[26] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[27] ),
        .O(update_min_Wr_Lat_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_7__1
       (.I0(\Min_Write_Latency_Int_reg_n_0_[24] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[25] ),
        .O(update_min_Wr_Lat_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_8__1
       (.I0(\Min_Write_Latency_Int_reg_n_0_[30] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[31] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .O(update_min_Wr_Lat_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_9__1
       (.I0(\Min_Write_Latency_Int_reg_n_0_[28] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[29] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .O(update_min_Wr_Lat_i_9__1_n_0));
  FDRE update_min_Wr_Lat_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(update_min_Wr_Lat_i_1__1_n_0),
        .Q(update_min_Wr_Lat),
        .R(Wr_cnt_ld));
  CARRY4 update_min_Wr_Lat_reg_i_12__1
       (.CI(update_min_Wr_Lat_reg_i_21__1_n_0),
        .CO({update_min_Wr_Lat_reg_i_12__1_n_0,update_min_Wr_Lat_reg_i_12__1_n_1,update_min_Wr_Lat_reg_i_12__1_n_2,update_min_Wr_Lat_reg_i_12__1_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_22__1_n_0,update_min_Wr_Lat_i_23__1_n_0,update_min_Wr_Lat_i_24__1_n_0,update_min_Wr_Lat_i_25__1_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_12__1_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_26__1_n_0,update_min_Wr_Lat_i_27__1_n_0,update_min_Wr_Lat_i_28__1_n_0,update_min_Wr_Lat_i_29__1_n_0}));
  CARRY4 update_min_Wr_Lat_reg_i_21__1
       (.CI(1'b0),
        .CO({update_min_Wr_Lat_reg_i_21__1_n_0,update_min_Wr_Lat_reg_i_21__1_n_1,update_min_Wr_Lat_reg_i_21__1_n_2,update_min_Wr_Lat_reg_i_21__1_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_30__1_n_0,update_min_Wr_Lat_i_31__1_n_0,update_min_Wr_Lat_i_32__1_n_0,update_min_Wr_Lat_i_33__1_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_21__1_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_34__1_n_0,update_min_Wr_Lat_i_35__1_n_0,update_min_Wr_Lat_i_36__1_n_0,update_min_Wr_Lat_i_37__1_n_0}));
  CARRY4 update_min_Wr_Lat_reg_i_2__1
       (.CI(update_min_Wr_Lat_reg_i_3__1_n_0),
        .CO({update_min_Wr_Lat_reg_i_2__1_n_0,update_min_Wr_Lat_reg_i_2__1_n_1,update_min_Wr_Lat_reg_i_2__1_n_2,update_min_Wr_Lat_reg_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_4__1_n_0,update_min_Wr_Lat_i_5__1_n_0,update_min_Wr_Lat_i_6__1_n_0,update_min_Wr_Lat_i_7__1_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_2__1_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_8__1_n_0,update_min_Wr_Lat_i_9__1_n_0,update_min_Wr_Lat_i_10__1_n_0,update_min_Wr_Lat_i_11__1_n_0}));
  CARRY4 update_min_Wr_Lat_reg_i_3__1
       (.CI(update_min_Wr_Lat_reg_i_12__1_n_0),
        .CO({update_min_Wr_Lat_reg_i_3__1_n_0,update_min_Wr_Lat_reg_i_3__1_n_1,update_min_Wr_Lat_reg_i_3__1_n_2,update_min_Wr_Lat_reg_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_13__1_n_0,update_min_Wr_Lat_i_14__1_n_0,update_min_Wr_Lat_i_15__1_n_0,update_min_Wr_Lat_i_16__1_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_3__1_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_17__1_n_0,update_min_Wr_Lat_i_18__1_n_0,update_min_Wr_Lat_i_19__1_n_0,update_min_Wr_Lat_i_20__1_n_0}));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_4 wr_latency_cnt_inst
       (.Data_valid_reg(Data_valid_reg),
        .Data_valid_reg1(Data_valid_reg1),
        .E(E),
        .Q(Count_Out),
        .SR(Wr_cnt_ld),
        .Wr_Lat_Start(Wr_Lat_Start),
        .core_aclk(core_aclk),
        .rst_int_n(rst_int_n));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    wr_latency_end_d1_i_1__1
       (.I0(First_Write_reg_i_1__1_n_0),
        .I1(First_Write_reg),
        .I2(Wr_Lat_End),
        .I3(Last_Write),
        .I4(Wr_Lat_Start),
        .I5(Last_Write_reg),
        .O(wr_latency_end));
  FDRE wr_latency_end_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_end),
        .Q(wr_latency_end_d1),
        .R(Wr_cnt_ld));
  FDRE wr_latency_start_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_start),
        .Q(wr_latency_start_d1),
        .R(Wr_cnt_ld));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_metric_calc_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile__parameterized0
   (Wtrans_Cnt_En,
    Rtrans_Cnt_En,
    Write_Beat_Cnt_En,
    Read_Latency_En,
    Write_Latency_En,
    Rd_Latency_Fifo_Wr_En_reg_0,
    wr_latency_start_d1_reg_0,
    S1_Read_Byte_Cnt_En,
    Ext_Trig_Metric_en,
    \Accum_i_reg[31] ,
    \Accum_i_reg[31]_0 ,
    \Accum_i_reg[28] ,
    \Accum_i_reg[24] ,
    \Accum_i_reg[20] ,
    \Accum_i_reg[16] ,
    \Accum_i_reg[12] ,
    \Accum_i_reg[8] ,
    \Accum_i_reg[4] ,
    \Accum_i_reg[4]_0 ,
    \Accum_i_reg[31]_1 ,
    Q,
    \Accum_i_reg[31]_2 ,
    \Accum_i_reg[31]_3 ,
    \Accum_i_reg[28]_0 ,
    \Accum_i_reg[24]_0 ,
    \Accum_i_reg[20]_0 ,
    \Accum_i_reg[16]_0 ,
    \Accum_i_reg[12]_0 ,
    \Accum_i_reg[8]_0 ,
    \Accum_i_reg[4]_1 ,
    \Accum_i_reg[4]_2 ,
    \Accum_i_reg[31]_4 ,
    \Max_Read_Latency_Int_reg[30]_0 ,
    \Accum_i_reg[4]_3 ,
    \Accum_i_reg[8]_1 ,
    \Accum_i_reg[12]_1 ,
    \Accum_i_reg[16]_1 ,
    \Accum_i_reg[20]_1 ,
    \Accum_i_reg[24]_1 ,
    \Accum_i_reg[28]_1 ,
    \Accum_i_reg[4]_4 ,
    \Accum_i_reg[8]_2 ,
    \Accum_i_reg[12]_2 ,
    \Accum_i_reg[16]_2 ,
    \Accum_i_reg[20]_2 ,
    \Accum_i_reg[24]_2 ,
    \Accum_i_reg[28]_2 ,
    \Accum_i_reg[31]_5 ,
    \Accum_i_reg[31]_6 ,
    \Accum_i_reg[3] ,
    \Accum_i_reg[7] ,
    \Accum_i_reg[11] ,
    \Accum_i_reg[15] ,
    \Accum_i_reg[19] ,
    \Accum_i_reg[23] ,
    \Accum_i_reg[27] ,
    \Accum_i_reg[3]_0 ,
    \Accum_i_reg[7]_0 ,
    \Accum_i_reg[11]_0 ,
    \Accum_i_reg[15]_0 ,
    \Accum_i_reg[19]_0 ,
    \Accum_i_reg[23]_0 ,
    \Accum_i_reg[27]_0 ,
    \Accum_i_reg[31]_7 ,
    \Accum_i_reg[31]_8 ,
    wr_latency_start,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    Wtrans_Cnt_En0,
    Rtrans_Cnt_En0,
    Write_Beat_Cnt_En10,
    slot_1_axi_arready,
    slot_1_axi_arvalid,
    Rd_Lat_Start,
    slot_1_axi_rvalid,
    slot_1_axi_rready,
    slot_1_axi_rlast,
    slot_1_axi_wvalid,
    slot_1_axi_wready,
    out,
    E,
    Wr_Lat_Start,
    slot_1_axi_arsize,
    slot_1_axi_awvalid,
    Wr_Lat_End,
    slot_1_axi_wlast,
    Rd_Lat_End,
    slot_1_axi_awready,
    \Accum_i_reg[31]_9 ,
    \Accum_i_reg[31]_10 ,
    \Accum_i_reg[31]_11 ,
    \Accum_i_reg[31]_12 ,
    \Accum_i_reg[31]_13 ,
    \Accum_i_reg[31]_14 ,
    slot_1_axi_wstrb,
    D,
    Rd_Lat_Start_CDC_reg);
  output [0:0]Wtrans_Cnt_En;
  output [0:0]Rtrans_Cnt_En;
  output [0:0]Write_Beat_Cnt_En;
  output [0:0]Read_Latency_En;
  output [0:0]Write_Latency_En;
  output Rd_Latency_Fifo_Wr_En_reg_0;
  output wr_latency_start_d1_reg_0;
  output S1_Read_Byte_Cnt_En;
  output Ext_Trig_Metric_en;
  output [2:0]\Accum_i_reg[31] ;
  output [1:0]\Accum_i_reg[31]_0 ;
  output [3:0]\Accum_i_reg[28] ;
  output [3:0]\Accum_i_reg[24] ;
  output [3:0]\Accum_i_reg[20] ;
  output [3:0]\Accum_i_reg[16] ;
  output [3:0]\Accum_i_reg[12] ;
  output [3:0]\Accum_i_reg[8] ;
  output [3:0]\Accum_i_reg[4] ;
  output \Accum_i_reg[4]_0 ;
  output [3:0]\Accum_i_reg[31]_1 ;
  output [30:0]Q;
  output [2:0]\Accum_i_reg[31]_2 ;
  output [1:0]\Accum_i_reg[31]_3 ;
  output [3:0]\Accum_i_reg[28]_0 ;
  output [3:0]\Accum_i_reg[24]_0 ;
  output [3:0]\Accum_i_reg[20]_0 ;
  output [3:0]\Accum_i_reg[16]_0 ;
  output [3:0]\Accum_i_reg[12]_0 ;
  output [3:0]\Accum_i_reg[8]_0 ;
  output [3:0]\Accum_i_reg[4]_1 ;
  output \Accum_i_reg[4]_2 ;
  output [3:0]\Accum_i_reg[31]_4 ;
  output [30:0]\Max_Read_Latency_Int_reg[30]_0 ;
  output [3:0]\Accum_i_reg[4]_3 ;
  output [3:0]\Accum_i_reg[8]_1 ;
  output [3:0]\Accum_i_reg[12]_1 ;
  output [3:0]\Accum_i_reg[16]_1 ;
  output [3:0]\Accum_i_reg[20]_1 ;
  output [3:0]\Accum_i_reg[24]_1 ;
  output [3:0]\Accum_i_reg[28]_1 ;
  output [3:0]\Accum_i_reg[4]_4 ;
  output [3:0]\Accum_i_reg[8]_2 ;
  output [3:0]\Accum_i_reg[12]_2 ;
  output [3:0]\Accum_i_reg[16]_2 ;
  output [3:0]\Accum_i_reg[20]_2 ;
  output [3:0]\Accum_i_reg[24]_2 ;
  output [3:0]\Accum_i_reg[28]_2 ;
  output [31:0]\Accum_i_reg[31]_5 ;
  output [31:0]\Accum_i_reg[31]_6 ;
  output [3:0]\Accum_i_reg[3] ;
  output [3:0]\Accum_i_reg[7] ;
  output [3:0]\Accum_i_reg[11] ;
  output [3:0]\Accum_i_reg[15] ;
  output [3:0]\Accum_i_reg[19] ;
  output [3:0]\Accum_i_reg[23] ;
  output [3:0]\Accum_i_reg[27] ;
  output [3:0]\Accum_i_reg[3]_0 ;
  output [3:0]\Accum_i_reg[7]_0 ;
  output [3:0]\Accum_i_reg[11]_0 ;
  output [3:0]\Accum_i_reg[15]_0 ;
  output [3:0]\Accum_i_reg[19]_0 ;
  output [3:0]\Accum_i_reg[23]_0 ;
  output [3:0]\Accum_i_reg[27]_0 ;
  output [31:0]\Accum_i_reg[31]_7 ;
  output [31:0]\Accum_i_reg[31]_8 ;
  input wr_latency_start;
  input core_aclk;
  input \s_level_out_bus_d4_reg[1] ;
  input Wtrans_Cnt_En0;
  input Rtrans_Cnt_En0;
  input Write_Beat_Cnt_En10;
  input slot_1_axi_arready;
  input slot_1_axi_arvalid;
  input Rd_Lat_Start;
  input slot_1_axi_rvalid;
  input slot_1_axi_rready;
  input slot_1_axi_rlast;
  input slot_1_axi_wvalid;
  input slot_1_axi_wready;
  input [1:0]out;
  input [0:0]E;
  input Wr_Lat_Start;
  input [2:0]slot_1_axi_arsize;
  input slot_1_axi_awvalid;
  input Wr_Lat_End;
  input slot_1_axi_wlast;
  input Rd_Lat_End;
  input slot_1_axi_awready;
  input [31:0]\Accum_i_reg[31]_9 ;
  input [31:0]\Accum_i_reg[31]_10 ;
  input [31:0]\Accum_i_reg[31]_11 ;
  input [31:0]\Accum_i_reg[31]_12 ;
  input [31:0]\Accum_i_reg[31]_13 ;
  input [31:0]\Accum_i_reg[31]_14 ;
  input [3:0]slot_1_axi_wstrb;
  input [1:0]D;
  input [0:0]Rd_Lat_Start_CDC_reg;

  wire \Accum_i[11]_i_2__0_n_0 ;
  wire \Accum_i[11]_i_3__0_n_0 ;
  wire \Accum_i[11]_i_4__0_n_0 ;
  wire \Accum_i[11]_i_5__0_n_0 ;
  wire \Accum_i[11]_i_6__0_n_0 ;
  wire \Accum_i[11]_i_7__0_n_0 ;
  wire \Accum_i[11]_i_8__0_n_0 ;
  wire \Accum_i[11]_i_9__0_n_0 ;
  wire \Accum_i[15]_i_2__0_n_0 ;
  wire \Accum_i[15]_i_3__0_n_0 ;
  wire \Accum_i[15]_i_4__0_n_0 ;
  wire \Accum_i[15]_i_5__0_n_0 ;
  wire \Accum_i[15]_i_6__0_n_0 ;
  wire \Accum_i[15]_i_7__0_n_0 ;
  wire \Accum_i[15]_i_8__0_n_0 ;
  wire \Accum_i[15]_i_9__0_n_0 ;
  wire \Accum_i[19]_i_2__1_n_0 ;
  wire \Accum_i[19]_i_2__2_n_0 ;
  wire \Accum_i[19]_i_3__1_n_0 ;
  wire \Accum_i[19]_i_3__2_n_0 ;
  wire \Accum_i[19]_i_4__1_n_0 ;
  wire \Accum_i[19]_i_4__2_n_0 ;
  wire \Accum_i[19]_i_5__0_n_0 ;
  wire \Accum_i[19]_i_5__3_n_0 ;
  wire \Accum_i[19]_i_6__1_n_0 ;
  wire \Accum_i[19]_i_6__2_n_0 ;
  wire \Accum_i[19]_i_7__1_n_0 ;
  wire \Accum_i[19]_i_7__2_n_0 ;
  wire \Accum_i[19]_i_8__0_n_0 ;
  wire \Accum_i[19]_i_9__0_n_0 ;
  wire \Accum_i[23]_i_2__1_n_0 ;
  wire \Accum_i[23]_i_2__2_n_0 ;
  wire \Accum_i[23]_i_3__1_n_0 ;
  wire \Accum_i[23]_i_3__2_n_0 ;
  wire \Accum_i[23]_i_4__1_n_0 ;
  wire \Accum_i[23]_i_4__2_n_0 ;
  wire \Accum_i[23]_i_5__1_n_0 ;
  wire \Accum_i[23]_i_5__2_n_0 ;
  wire \Accum_i[23]_i_6__1_n_0 ;
  wire \Accum_i[23]_i_6__2_n_0 ;
  wire \Accum_i[23]_i_7__1_n_0 ;
  wire \Accum_i[23]_i_7__2_n_0 ;
  wire \Accum_i[23]_i_8__1_n_0 ;
  wire \Accum_i[23]_i_8__2_n_0 ;
  wire \Accum_i[23]_i_9__1_n_0 ;
  wire \Accum_i[23]_i_9__2_n_0 ;
  wire \Accum_i[27]_i_2__1_n_0 ;
  wire \Accum_i[27]_i_2__2_n_0 ;
  wire \Accum_i[27]_i_3__1_n_0 ;
  wire \Accum_i[27]_i_3__2_n_0 ;
  wire \Accum_i[27]_i_4__1_n_0 ;
  wire \Accum_i[27]_i_4__2_n_0 ;
  wire \Accum_i[27]_i_5__1_n_0 ;
  wire \Accum_i[27]_i_5__2_n_0 ;
  wire \Accum_i[27]_i_6__1_n_0 ;
  wire \Accum_i[27]_i_6__2_n_0 ;
  wire \Accum_i[27]_i_7__1_n_0 ;
  wire \Accum_i[27]_i_7__2_n_0 ;
  wire \Accum_i[27]_i_8__1_n_0 ;
  wire \Accum_i[27]_i_8__2_n_0 ;
  wire \Accum_i[27]_i_9__1_n_0 ;
  wire \Accum_i[27]_i_9__2_n_0 ;
  wire \Accum_i[31]_i_3__0_n_0 ;
  wire \Accum_i[31]_i_3__1_n_0 ;
  wire \Accum_i[31]_i_4__1_n_0 ;
  wire \Accum_i[31]_i_4__2_n_0 ;
  wire \Accum_i[31]_i_5__1_n_0 ;
  wire \Accum_i[31]_i_5__2_n_0 ;
  wire \Accum_i[31]_i_6__1_n_0 ;
  wire \Accum_i[31]_i_6__2_n_0 ;
  wire \Accum_i[31]_i_7__1_n_0 ;
  wire \Accum_i[31]_i_7__2_n_0 ;
  wire \Accum_i[31]_i_8__1_n_0 ;
  wire \Accum_i[31]_i_8__2_n_0 ;
  wire \Accum_i[31]_i_9__1_n_0 ;
  wire \Accum_i[31]_i_9__2_n_0 ;
  wire \Accum_i[3]_i_2_n_0 ;
  wire \Accum_i[3]_i_3_n_0 ;
  wire \Accum_i[7]_i_2__0_n_0 ;
  wire \Accum_i[7]_i_3__0_n_0 ;
  wire \Accum_i[7]_i_4__0_n_0 ;
  wire \Accum_i[7]_i_5__0_n_0 ;
  wire \Accum_i[7]_i_6__0_n_0 ;
  wire \Accum_i[7]_i_7__0_n_0 ;
  wire \Accum_i[7]_i_8__0_n_0 ;
  wire \Accum_i[7]_i_9__0_n_0 ;
  wire [3:0]\Accum_i_reg[11] ;
  wire [3:0]\Accum_i_reg[11]_0 ;
  wire \Accum_i_reg[11]_i_1__1_n_0 ;
  wire \Accum_i_reg[11]_i_1__1_n_1 ;
  wire \Accum_i_reg[11]_i_1__1_n_2 ;
  wire \Accum_i_reg[11]_i_1__1_n_3 ;
  wire \Accum_i_reg[11]_i_1__2_n_0 ;
  wire \Accum_i_reg[11]_i_1__2_n_1 ;
  wire \Accum_i_reg[11]_i_1__2_n_2 ;
  wire \Accum_i_reg[11]_i_1__2_n_3 ;
  wire [3:0]\Accum_i_reg[12] ;
  wire [3:0]\Accum_i_reg[12]_0 ;
  wire [3:0]\Accum_i_reg[12]_1 ;
  wire [3:0]\Accum_i_reg[12]_2 ;
  wire [3:0]\Accum_i_reg[15] ;
  wire [3:0]\Accum_i_reg[15]_0 ;
  wire \Accum_i_reg[15]_i_1__1_n_0 ;
  wire \Accum_i_reg[15]_i_1__1_n_1 ;
  wire \Accum_i_reg[15]_i_1__1_n_2 ;
  wire \Accum_i_reg[15]_i_1__1_n_3 ;
  wire \Accum_i_reg[15]_i_1__2_n_0 ;
  wire \Accum_i_reg[15]_i_1__2_n_1 ;
  wire \Accum_i_reg[15]_i_1__2_n_2 ;
  wire \Accum_i_reg[15]_i_1__2_n_3 ;
  wire [3:0]\Accum_i_reg[16] ;
  wire [3:0]\Accum_i_reg[16]_0 ;
  wire [3:0]\Accum_i_reg[16]_1 ;
  wire [3:0]\Accum_i_reg[16]_2 ;
  wire [3:0]\Accum_i_reg[19] ;
  wire [3:0]\Accum_i_reg[19]_0 ;
  wire \Accum_i_reg[19]_i_1__1_n_0 ;
  wire \Accum_i_reg[19]_i_1__1_n_1 ;
  wire \Accum_i_reg[19]_i_1__1_n_2 ;
  wire \Accum_i_reg[19]_i_1__1_n_3 ;
  wire \Accum_i_reg[19]_i_1__2_n_0 ;
  wire \Accum_i_reg[19]_i_1__2_n_1 ;
  wire \Accum_i_reg[19]_i_1__2_n_2 ;
  wire \Accum_i_reg[19]_i_1__2_n_3 ;
  wire [3:0]\Accum_i_reg[20] ;
  wire [3:0]\Accum_i_reg[20]_0 ;
  wire [3:0]\Accum_i_reg[20]_1 ;
  wire [3:0]\Accum_i_reg[20]_2 ;
  wire [3:0]\Accum_i_reg[23] ;
  wire [3:0]\Accum_i_reg[23]_0 ;
  wire \Accum_i_reg[23]_i_1__1_n_0 ;
  wire \Accum_i_reg[23]_i_1__1_n_1 ;
  wire \Accum_i_reg[23]_i_1__1_n_2 ;
  wire \Accum_i_reg[23]_i_1__1_n_3 ;
  wire \Accum_i_reg[23]_i_1__2_n_0 ;
  wire \Accum_i_reg[23]_i_1__2_n_1 ;
  wire \Accum_i_reg[23]_i_1__2_n_2 ;
  wire \Accum_i_reg[23]_i_1__2_n_3 ;
  wire [3:0]\Accum_i_reg[24] ;
  wire [3:0]\Accum_i_reg[24]_0 ;
  wire [3:0]\Accum_i_reg[24]_1 ;
  wire [3:0]\Accum_i_reg[24]_2 ;
  wire [3:0]\Accum_i_reg[27] ;
  wire [3:0]\Accum_i_reg[27]_0 ;
  wire \Accum_i_reg[27]_i_1__1_n_0 ;
  wire \Accum_i_reg[27]_i_1__1_n_1 ;
  wire \Accum_i_reg[27]_i_1__1_n_2 ;
  wire \Accum_i_reg[27]_i_1__1_n_3 ;
  wire \Accum_i_reg[27]_i_1__2_n_0 ;
  wire \Accum_i_reg[27]_i_1__2_n_1 ;
  wire \Accum_i_reg[27]_i_1__2_n_2 ;
  wire \Accum_i_reg[27]_i_1__2_n_3 ;
  wire [3:0]\Accum_i_reg[28] ;
  wire [3:0]\Accum_i_reg[28]_0 ;
  wire [3:0]\Accum_i_reg[28]_1 ;
  wire [3:0]\Accum_i_reg[28]_2 ;
  wire [2:0]\Accum_i_reg[31] ;
  wire [1:0]\Accum_i_reg[31]_0 ;
  wire [3:0]\Accum_i_reg[31]_1 ;
  wire [31:0]\Accum_i_reg[31]_10 ;
  wire [31:0]\Accum_i_reg[31]_11 ;
  wire [31:0]\Accum_i_reg[31]_12 ;
  wire [31:0]\Accum_i_reg[31]_13 ;
  wire [31:0]\Accum_i_reg[31]_14 ;
  wire [2:0]\Accum_i_reg[31]_2 ;
  wire [1:0]\Accum_i_reg[31]_3 ;
  wire [3:0]\Accum_i_reg[31]_4 ;
  wire [31:0]\Accum_i_reg[31]_5 ;
  wire [31:0]\Accum_i_reg[31]_6 ;
  wire [31:0]\Accum_i_reg[31]_7 ;
  wire [31:0]\Accum_i_reg[31]_8 ;
  wire [31:0]\Accum_i_reg[31]_9 ;
  wire \Accum_i_reg[31]_i_2__0_n_1 ;
  wire \Accum_i_reg[31]_i_2__0_n_2 ;
  wire \Accum_i_reg[31]_i_2__0_n_3 ;
  wire \Accum_i_reg[31]_i_2__1_n_1 ;
  wire \Accum_i_reg[31]_i_2__1_n_2 ;
  wire \Accum_i_reg[31]_i_2__1_n_3 ;
  wire [3:0]\Accum_i_reg[3] ;
  wire [3:0]\Accum_i_reg[3]_0 ;
  wire \Accum_i_reg[3]_i_1__1_n_0 ;
  wire \Accum_i_reg[3]_i_1__1_n_1 ;
  wire \Accum_i_reg[3]_i_1__1_n_2 ;
  wire \Accum_i_reg[3]_i_1__1_n_3 ;
  wire \Accum_i_reg[3]_i_1__2_n_0 ;
  wire \Accum_i_reg[3]_i_1__2_n_1 ;
  wire \Accum_i_reg[3]_i_1__2_n_2 ;
  wire \Accum_i_reg[3]_i_1__2_n_3 ;
  wire [3:0]\Accum_i_reg[4] ;
  wire \Accum_i_reg[4]_0 ;
  wire [3:0]\Accum_i_reg[4]_1 ;
  wire \Accum_i_reg[4]_2 ;
  wire [3:0]\Accum_i_reg[4]_3 ;
  wire [3:0]\Accum_i_reg[4]_4 ;
  wire [3:0]\Accum_i_reg[7] ;
  wire [3:0]\Accum_i_reg[7]_0 ;
  wire \Accum_i_reg[7]_i_1__1_n_0 ;
  wire \Accum_i_reg[7]_i_1__1_n_1 ;
  wire \Accum_i_reg[7]_i_1__1_n_2 ;
  wire \Accum_i_reg[7]_i_1__1_n_3 ;
  wire \Accum_i_reg[7]_i_1__2_n_0 ;
  wire \Accum_i_reg[7]_i_1__2_n_1 ;
  wire \Accum_i_reg[7]_i_1__2_n_2 ;
  wire \Accum_i_reg[7]_i_1__2_n_3 ;
  wire [3:0]\Accum_i_reg[8] ;
  wire [3:0]\Accum_i_reg[8]_0 ;
  wire [3:0]\Accum_i_reg[8]_1 ;
  wire [3:0]\Accum_i_reg[8]_2 ;
  wire [32:0]Count_Out;
  wire [1:0]D;
  wire Data_valid_reg;
  wire Data_valid_reg1;
  wire [0:0]E;
  wire Ext_Trig_Metric_en;
  wire [1:0]Ext_Triggers_Sync;
  wire [1:0]Ext_Triggers_Sync_d1;
  wire F34_Rd_En;
  wire F34_Rd_Vld;
  wire F34_Rd_Vld_reg__0;
  wire F34_Rd_Vld_reg_d2;
  wire F34_Rd_Vld_reg_d2_i_1__0_n_0;
  wire F3_Empty;
  wire F3_WR_LAT_START_n_1;
  wire F3_WR_LAT_START_n_2;
  wire F3_WR_LAT_START_n_3;
  wire F3_WR_LAT_START_n_4;
  wire F3_WR_LAT_START_n_41;
  wire F3_WR_LAT_START_n_42;
  wire F3_WR_LAT_START_n_43;
  wire F3_WR_LAT_START_n_44;
  wire F3_WR_LAT_START_n_45;
  wire F3_WR_LAT_START_n_46;
  wire F3_WR_LAT_START_n_47;
  wire F3_WR_LAT_START_n_48;
  wire F3_WR_LAT_START_n_49;
  wire F3_WR_LAT_START_n_5;
  wire F3_WR_LAT_START_n_50;
  wire F3_WR_LAT_START_n_51;
  wire F3_WR_LAT_START_n_52;
  wire F3_WR_LAT_START_n_53;
  wire F3_WR_LAT_START_n_54;
  wire F3_WR_LAT_START_n_55;
  wire F3_WR_LAT_START_n_56;
  wire F3_WR_LAT_START_n_57;
  wire F3_WR_LAT_START_n_58;
  wire F3_WR_LAT_START_n_59;
  wire F3_WR_LAT_START_n_6;
  wire F3_WR_LAT_START_n_60;
  wire F3_WR_LAT_START_n_61;
  wire F3_WR_LAT_START_n_62;
  wire F3_WR_LAT_START_n_63;
  wire F3_WR_LAT_START_n_64;
  wire F3_WR_LAT_START_n_65;
  wire F3_WR_LAT_START_n_66;
  wire F3_WR_LAT_START_n_67;
  wire F3_WR_LAT_START_n_68;
  wire F3_WR_LAT_START_n_69;
  wire F3_WR_LAT_START_n_7;
  wire F3_WR_LAT_START_n_70;
  wire F3_WR_LAT_START_n_71;
  wire F3_WR_LAT_START_n_72;
  wire F3_WR_LAT_START_n_8;
  wire F4_Empty;
  wire [32:32]F4_Rd_Data;
  wire F4_WR_LAT_END_n_10;
  wire F4_WR_LAT_END_n_11;
  wire F4_WR_LAT_END_n_12;
  wire F4_WR_LAT_END_n_13;
  wire F4_WR_LAT_END_n_14;
  wire F4_WR_LAT_END_n_15;
  wire F4_WR_LAT_END_n_16;
  wire F4_WR_LAT_END_n_17;
  wire F4_WR_LAT_END_n_18;
  wire F4_WR_LAT_END_n_19;
  wire F4_WR_LAT_END_n_2;
  wire F4_WR_LAT_END_n_20;
  wire F4_WR_LAT_END_n_21;
  wire F4_WR_LAT_END_n_22;
  wire F4_WR_LAT_END_n_23;
  wire F4_WR_LAT_END_n_24;
  wire F4_WR_LAT_END_n_25;
  wire F4_WR_LAT_END_n_26;
  wire F4_WR_LAT_END_n_27;
  wire F4_WR_LAT_END_n_28;
  wire F4_WR_LAT_END_n_29;
  wire F4_WR_LAT_END_n_3;
  wire F4_WR_LAT_END_n_30;
  wire F4_WR_LAT_END_n_31;
  wire F4_WR_LAT_END_n_32;
  wire F4_WR_LAT_END_n_33;
  wire F4_WR_LAT_END_n_34;
  wire F4_WR_LAT_END_n_35;
  wire F4_WR_LAT_END_n_36;
  wire F4_WR_LAT_END_n_37;
  wire F4_WR_LAT_END_n_38;
  wire F4_WR_LAT_END_n_39;
  wire F4_WR_LAT_END_n_4;
  wire F4_WR_LAT_END_n_40;
  wire F4_WR_LAT_END_n_41;
  wire F4_WR_LAT_END_n_42;
  wire F4_WR_LAT_END_n_43;
  wire F4_WR_LAT_END_n_44;
  wire F4_WR_LAT_END_n_45;
  wire F4_WR_LAT_END_n_46;
  wire F4_WR_LAT_END_n_47;
  wire F4_WR_LAT_END_n_48;
  wire F4_WR_LAT_END_n_49;
  wire F4_WR_LAT_END_n_5;
  wire F4_WR_LAT_END_n_50;
  wire F4_WR_LAT_END_n_51;
  wire F4_WR_LAT_END_n_52;
  wire F4_WR_LAT_END_n_53;
  wire F4_WR_LAT_END_n_54;
  wire F4_WR_LAT_END_n_55;
  wire F4_WR_LAT_END_n_56;
  wire F4_WR_LAT_END_n_57;
  wire F4_WR_LAT_END_n_58;
  wire F4_WR_LAT_END_n_59;
  wire F4_WR_LAT_END_n_60;
  wire F4_WR_LAT_END_n_61;
  wire F4_WR_LAT_END_n_62;
  wire F4_WR_LAT_END_n_63;
  wire F4_WR_LAT_END_n_64;
  wire F4_WR_LAT_END_n_65;
  wire F4_WR_LAT_END_n_66;
  wire F4_WR_LAT_END_n_7;
  wire F4_WR_LAT_END_n_8;
  wire F4_WR_LAT_END_n_9;
  wire First_Read_reg;
  wire First_Read_reg_i_1__0_n_0;
  wire First_Write_reg;
  wire First_Write_reg_i_1__0_n_0;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 ;
  wire \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0] ;
  wire \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1] ;
  wire \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2] ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ;
  wire \GEN_acc[6].acc_inst_0/Accum_i[3]_i_4_n_0 ;
  wire \GEN_acc[6].acc_inst_0/Accum_i[3]_i_5_n_0 ;
  wire \GEN_acc[6].acc_inst_0/Accum_i[3]_i_6_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[11]_i_2_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[11]_i_3_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[11]_i_4_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[11]_i_5_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[15]_i_2_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[15]_i_3_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[15]_i_4_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[15]_i_5_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[19]_i_8_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[3]_i_2_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[3]_i_3_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[3]_i_4_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[3]_i_5_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[7]_i_2_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[7]_i_3_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[7]_i_4_n_0 ;
  wire \GEN_acc[9].acc_inst_0/Accum_i[7]_i_5_n_0 ;
  wire Last_Read;
  wire Last_Read_buf;
  wire Last_Write;
  wire Last_Write_reg;
  wire Max_Read_Latency_Int0;
  wire Max_Read_Latency_Int1;
  wire \Max_Read_Latency_Int[31]_i_10__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_11__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_13__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_14__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_15__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_16__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_17__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_18__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_19__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_20__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_22__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_23__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_24__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_25__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_26__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_27__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_28__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_29__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_30__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_31__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_32__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_33__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_34__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_35__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_36__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_37__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_4__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_5__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_6__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_7__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_8__0_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_9__0_n_0 ;
  wire [30:0]\Max_Read_Latency_Int_reg[30]_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12__0_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12__0_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12__0_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12__0_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21__0_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21__0_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21__0_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21__0_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2__0_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2__0_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2__0_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3__0_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3__0_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3__0_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3__0_n_3 ;
  wire \Max_Read_Latency_Int_reg_n_0_[16] ;
  wire \Max_Read_Latency_Int_reg_n_0_[17] ;
  wire \Max_Read_Latency_Int_reg_n_0_[18] ;
  wire \Max_Read_Latency_Int_reg_n_0_[19] ;
  wire \Max_Read_Latency_Int_reg_n_0_[20] ;
  wire \Max_Read_Latency_Int_reg_n_0_[21] ;
  wire \Max_Read_Latency_Int_reg_n_0_[22] ;
  wire \Max_Read_Latency_Int_reg_n_0_[23] ;
  wire \Max_Read_Latency_Int_reg_n_0_[24] ;
  wire \Max_Read_Latency_Int_reg_n_0_[25] ;
  wire \Max_Read_Latency_Int_reg_n_0_[26] ;
  wire \Max_Read_Latency_Int_reg_n_0_[27] ;
  wire \Max_Read_Latency_Int_reg_n_0_[28] ;
  wire \Max_Read_Latency_Int_reg_n_0_[29] ;
  wire \Max_Read_Latency_Int_reg_n_0_[30] ;
  wire \Max_Read_Latency_Int_reg_n_0_[31] ;
  wire Max_Write_Latency_Int0;
  wire \Max_Write_Latency_Int_reg_n_0_[16] ;
  wire \Max_Write_Latency_Int_reg_n_0_[17] ;
  wire \Max_Write_Latency_Int_reg_n_0_[18] ;
  wire \Max_Write_Latency_Int_reg_n_0_[19] ;
  wire \Max_Write_Latency_Int_reg_n_0_[20] ;
  wire \Max_Write_Latency_Int_reg_n_0_[21] ;
  wire \Max_Write_Latency_Int_reg_n_0_[22] ;
  wire \Max_Write_Latency_Int_reg_n_0_[23] ;
  wire \Max_Write_Latency_Int_reg_n_0_[24] ;
  wire \Max_Write_Latency_Int_reg_n_0_[25] ;
  wire \Max_Write_Latency_Int_reg_n_0_[26] ;
  wire \Max_Write_Latency_Int_reg_n_0_[27] ;
  wire \Max_Write_Latency_Int_reg_n_0_[28] ;
  wire \Max_Write_Latency_Int_reg_n_0_[29] ;
  wire \Max_Write_Latency_Int_reg_n_0_[30] ;
  wire \Max_Write_Latency_Int_reg_n_0_[31] ;
  wire Min_Read_Latency_Int0;
  wire Min_Read_Latency_Int1;
  wire \Min_Read_Latency_Int[31]_i_10__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_11__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_13__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_14__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_15__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_16__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_17__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_18__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_19__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_20__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_22__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_23__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_24__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_25__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_26__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_27__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_28__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_29__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_30__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_31__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_32__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_33__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_34__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_35__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_36__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_37__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_4__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_5__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_6__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_7__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_8__0_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_9__0_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12__0_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12__0_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12__0_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12__0_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21__0_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21__0_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21__0_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21__0_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2__0_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2__0_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2__0_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3__0_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3__0_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3__0_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3__0_n_3 ;
  wire \Min_Read_Latency_Int_reg_n_0_[16] ;
  wire \Min_Read_Latency_Int_reg_n_0_[17] ;
  wire \Min_Read_Latency_Int_reg_n_0_[18] ;
  wire \Min_Read_Latency_Int_reg_n_0_[19] ;
  wire \Min_Read_Latency_Int_reg_n_0_[20] ;
  wire \Min_Read_Latency_Int_reg_n_0_[21] ;
  wire \Min_Read_Latency_Int_reg_n_0_[22] ;
  wire \Min_Read_Latency_Int_reg_n_0_[23] ;
  wire \Min_Read_Latency_Int_reg_n_0_[24] ;
  wire \Min_Read_Latency_Int_reg_n_0_[25] ;
  wire \Min_Read_Latency_Int_reg_n_0_[26] ;
  wire \Min_Read_Latency_Int_reg_n_0_[27] ;
  wire \Min_Read_Latency_Int_reg_n_0_[28] ;
  wire \Min_Read_Latency_Int_reg_n_0_[29] ;
  wire \Min_Read_Latency_Int_reg_n_0_[30] ;
  wire \Min_Read_Latency_Int_reg_n_0_[31] ;
  wire Min_Write_Latency_Int0;
  wire \Min_Write_Latency_Int_reg_n_0_[16] ;
  wire \Min_Write_Latency_Int_reg_n_0_[17] ;
  wire \Min_Write_Latency_Int_reg_n_0_[18] ;
  wire \Min_Write_Latency_Int_reg_n_0_[19] ;
  wire \Min_Write_Latency_Int_reg_n_0_[20] ;
  wire \Min_Write_Latency_Int_reg_n_0_[21] ;
  wire \Min_Write_Latency_Int_reg_n_0_[22] ;
  wire \Min_Write_Latency_Int_reg_n_0_[23] ;
  wire \Min_Write_Latency_Int_reg_n_0_[24] ;
  wire \Min_Write_Latency_Int_reg_n_0_[25] ;
  wire \Min_Write_Latency_Int_reg_n_0_[26] ;
  wire \Min_Write_Latency_Int_reg_n_0_[27] ;
  wire \Min_Write_Latency_Int_reg_n_0_[28] ;
  wire \Min_Write_Latency_Int_reg_n_0_[29] ;
  wire \Min_Write_Latency_Int_reg_n_0_[30] ;
  wire \Min_Write_Latency_Int_reg_n_0_[31] ;
  wire No_Rd_Ready_i_1__0_n_0;
  wire No_Rd_Ready_reg_n_0;
  wire No_Wr_Ready_i_1__0_n_0;
  wire No_Wr_Ready_reg_n_0;
  wire [30:0]Q;
  wire Rd_Add_Issue_i_1__0_n_0;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire [0:0]Rd_Lat_Start_CDC_reg;
  wire [32:32]Rd_Latency_Fifo_Rd_Data_D1;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ;
  wire Rd_Latency_Fifo_Rd_En;
  wire Rd_Latency_Fifo_Rd_En_D1;
  wire Rd_Latency_Fifo_Rd_En_i_3__0_n_0;
  wire [32:0]Rd_Latency_Fifo_Wr_Data;
  wire Rd_Latency_Fifo_Wr_En;
  wire Rd_Latency_Fifo_Wr_En_reg_0;
  wire [16:0]Read_Byte_Cnt0;
  wire [32:0]Read_Latency_Cnt_Out_D1;
  wire [32:32]Read_Latency_Cnt_Out_D2;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[0] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[10] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[11] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[12] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[13] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[14] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[15] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[16] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[17] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[18] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[19] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[1] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[20] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[21] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[22] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[23] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[24] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[25] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[26] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[27] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[28] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[29] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[2] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[30] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[31] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[3] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[4] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[5] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[6] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[7] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[8] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[9] ;
  wire [0:0]Read_Latency_En;
  wire Read_Latency_En_Int1_out;
  wire [31:31]Read_Latency_Int;
  wire [31:0]Read_Latency_Int1_in;
  wire \Read_Latency_Int[0]_i_1__0_n_0 ;
  wire \Read_Latency_Int[11]_i_2__0_n_0 ;
  wire \Read_Latency_Int[11]_i_3__0_n_0 ;
  wire \Read_Latency_Int[11]_i_4__0_n_0 ;
  wire \Read_Latency_Int[11]_i_5__0_n_0 ;
  wire \Read_Latency_Int[11]_i_6__0_n_0 ;
  wire \Read_Latency_Int[11]_i_7__0_n_0 ;
  wire \Read_Latency_Int[11]_i_8__0_n_0 ;
  wire \Read_Latency_Int[11]_i_9__0_n_0 ;
  wire \Read_Latency_Int[15]_i_2__0_n_0 ;
  wire \Read_Latency_Int[15]_i_3__0_n_0 ;
  wire \Read_Latency_Int[15]_i_4__0_n_0 ;
  wire \Read_Latency_Int[15]_i_5__0_n_0 ;
  wire \Read_Latency_Int[15]_i_6__0_n_0 ;
  wire \Read_Latency_Int[15]_i_7__0_n_0 ;
  wire \Read_Latency_Int[15]_i_8__0_n_0 ;
  wire \Read_Latency_Int[15]_i_9__0_n_0 ;
  wire \Read_Latency_Int[19]_i_2__0_n_0 ;
  wire \Read_Latency_Int[19]_i_3__0_n_0 ;
  wire \Read_Latency_Int[19]_i_4__0_n_0 ;
  wire \Read_Latency_Int[19]_i_5__0_n_0 ;
  wire \Read_Latency_Int[19]_i_6__0_n_0 ;
  wire \Read_Latency_Int[19]_i_7__0_n_0 ;
  wire \Read_Latency_Int[19]_i_8__0_n_0 ;
  wire \Read_Latency_Int[19]_i_9__0_n_0 ;
  wire \Read_Latency_Int[23]_i_2__0_n_0 ;
  wire \Read_Latency_Int[23]_i_3__0_n_0 ;
  wire \Read_Latency_Int[23]_i_4__0_n_0 ;
  wire \Read_Latency_Int[23]_i_5__0_n_0 ;
  wire \Read_Latency_Int[23]_i_6__0_n_0 ;
  wire \Read_Latency_Int[23]_i_7__0_n_0 ;
  wire \Read_Latency_Int[23]_i_8__0_n_0 ;
  wire \Read_Latency_Int[23]_i_9__0_n_0 ;
  wire \Read_Latency_Int[27]_i_2__0_n_0 ;
  wire \Read_Latency_Int[27]_i_3__0_n_0 ;
  wire \Read_Latency_Int[27]_i_4__0_n_0 ;
  wire \Read_Latency_Int[27]_i_5__0_n_0 ;
  wire \Read_Latency_Int[27]_i_6__0_n_0 ;
  wire \Read_Latency_Int[27]_i_7__0_n_0 ;
  wire \Read_Latency_Int[27]_i_8__0_n_0 ;
  wire \Read_Latency_Int[27]_i_9__0_n_0 ;
  wire \Read_Latency_Int[31]_i_12__0_n_0 ;
  wire \Read_Latency_Int[31]_i_13__0_n_0 ;
  wire \Read_Latency_Int[31]_i_14__0_n_0 ;
  wire \Read_Latency_Int[31]_i_15__0_n_0 ;
  wire \Read_Latency_Int[31]_i_16__0_n_0 ;
  wire \Read_Latency_Int[31]_i_17__0_n_0 ;
  wire \Read_Latency_Int[31]_i_18__0_n_0 ;
  wire \Read_Latency_Int[31]_i_19__0_n_0 ;
  wire \Read_Latency_Int[31]_i_21__0_n_0 ;
  wire \Read_Latency_Int[31]_i_22__0_n_0 ;
  wire \Read_Latency_Int[31]_i_23__0_n_0 ;
  wire \Read_Latency_Int[31]_i_24__0_n_0 ;
  wire \Read_Latency_Int[31]_i_25__0_n_0 ;
  wire \Read_Latency_Int[31]_i_26__0_n_0 ;
  wire \Read_Latency_Int[31]_i_27__0_n_0 ;
  wire \Read_Latency_Int[31]_i_28__0_n_0 ;
  wire \Read_Latency_Int[31]_i_30__0_n_0 ;
  wire \Read_Latency_Int[31]_i_31__0_n_0 ;
  wire \Read_Latency_Int[31]_i_32__0_n_0 ;
  wire \Read_Latency_Int[31]_i_33__0_n_0 ;
  wire \Read_Latency_Int[31]_i_34__0_n_0 ;
  wire \Read_Latency_Int[31]_i_35__0_n_0 ;
  wire \Read_Latency_Int[31]_i_36__0_n_0 ;
  wire \Read_Latency_Int[31]_i_37__0_n_0 ;
  wire \Read_Latency_Int[31]_i_38__0_n_0 ;
  wire \Read_Latency_Int[31]_i_39__0_n_0 ;
  wire \Read_Latency_Int[31]_i_3__0_n_0 ;
  wire \Read_Latency_Int[31]_i_40__0_n_0 ;
  wire \Read_Latency_Int[31]_i_41__0_n_0 ;
  wire \Read_Latency_Int[31]_i_42__0_n_0 ;
  wire \Read_Latency_Int[31]_i_43__0_n_0 ;
  wire \Read_Latency_Int[31]_i_44__0_n_0 ;
  wire \Read_Latency_Int[31]_i_45__0_n_0 ;
  wire \Read_Latency_Int[31]_i_4__0_n_0 ;
  wire \Read_Latency_Int[31]_i_5__0_n_0 ;
  wire \Read_Latency_Int[31]_i_6__0_n_0 ;
  wire \Read_Latency_Int[31]_i_7__0_n_0 ;
  wire \Read_Latency_Int[31]_i_8__0_n_0 ;
  wire \Read_Latency_Int[31]_i_9__0_n_0 ;
  wire \Read_Latency_Int[3]_i_2__0_n_0 ;
  wire \Read_Latency_Int[3]_i_3__0_n_0 ;
  wire \Read_Latency_Int[3]_i_4__0_n_0 ;
  wire \Read_Latency_Int[3]_i_5__0_n_0 ;
  wire \Read_Latency_Int[3]_i_6__0_n_0 ;
  wire \Read_Latency_Int[3]_i_7__0_n_0 ;
  wire \Read_Latency_Int[3]_i_8__0_n_0 ;
  wire \Read_Latency_Int[3]_i_9__0_n_0 ;
  wire \Read_Latency_Int[7]_i_2__0_n_0 ;
  wire \Read_Latency_Int[7]_i_3__0_n_0 ;
  wire \Read_Latency_Int[7]_i_4__0_n_0 ;
  wire \Read_Latency_Int[7]_i_5__0_n_0 ;
  wire \Read_Latency_Int[7]_i_6__0_n_0 ;
  wire \Read_Latency_Int[7]_i_7__0_n_0 ;
  wire \Read_Latency_Int[7]_i_8__0_n_0 ;
  wire \Read_Latency_Int[7]_i_9__0_n_0 ;
  wire \Read_Latency_Int_reg[11]_i_1__0_n_0 ;
  wire \Read_Latency_Int_reg[11]_i_1__0_n_1 ;
  wire \Read_Latency_Int_reg[11]_i_1__0_n_2 ;
  wire \Read_Latency_Int_reg[11]_i_1__0_n_3 ;
  wire \Read_Latency_Int_reg[15]_i_1__0_n_0 ;
  wire \Read_Latency_Int_reg[15]_i_1__0_n_1 ;
  wire \Read_Latency_Int_reg[15]_i_1__0_n_2 ;
  wire \Read_Latency_Int_reg[15]_i_1__0_n_3 ;
  wire \Read_Latency_Int_reg[19]_i_1__0_n_0 ;
  wire \Read_Latency_Int_reg[19]_i_1__0_n_1 ;
  wire \Read_Latency_Int_reg[19]_i_1__0_n_2 ;
  wire \Read_Latency_Int_reg[19]_i_1__0_n_3 ;
  wire \Read_Latency_Int_reg[23]_i_1__0_n_0 ;
  wire \Read_Latency_Int_reg[23]_i_1__0_n_1 ;
  wire \Read_Latency_Int_reg[23]_i_1__0_n_2 ;
  wire \Read_Latency_Int_reg[23]_i_1__0_n_3 ;
  wire \Read_Latency_Int_reg[27]_i_1__0_n_0 ;
  wire \Read_Latency_Int_reg[27]_i_1__0_n_1 ;
  wire \Read_Latency_Int_reg[27]_i_1__0_n_2 ;
  wire \Read_Latency_Int_reg[27]_i_1__0_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_10__0_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_10__0_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_10__0_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_10__0_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_11__0_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_11__0_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_11__0_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_11__0_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_20__0_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_20__0_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_20__0_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_20__0_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_29__0_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_29__0_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_29__0_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_29__0_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_2__0_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_2__0_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_2__0_n_3 ;
  wire \Read_Latency_Int_reg[3]_i_1__0_n_0 ;
  wire \Read_Latency_Int_reg[3]_i_1__0_n_1 ;
  wire \Read_Latency_Int_reg[3]_i_1__0_n_2 ;
  wire \Read_Latency_Int_reg[3]_i_1__0_n_3 ;
  wire \Read_Latency_Int_reg[7]_i_1__0_n_0 ;
  wire \Read_Latency_Int_reg[7]_i_1__0_n_1 ;
  wire \Read_Latency_Int_reg[7]_i_1__0_n_2 ;
  wire \Read_Latency_Int_reg[7]_i_1__0_n_3 ;
  wire Read_Latency_One;
  wire Read_Latency_One_D1;
  wire Read_Latency_One_reg_n_0;
  wire Read_going_on;
  wire Read_going_on_i_1__0_n_0;
  wire [0:0]Rtrans_Cnt_En;
  wire Rtrans_Cnt_En0;
  wire [16:0]S1_Read_Byte_Cnt;
  wire S1_Read_Byte_Cnt_En;
  wire [31:31]S1_Read_Latency;
  wire [2:0]S1_Write_Byte_Cnt;
  wire [31:31]S1_Write_Latency;
  wire Wr_Add_Issue_i_1__0_n_0;
  wire [31:0]Wr_Lat_Cnt_Diff_reg;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  wire Wr_cnt_ld;
  wire [0:0]Write_Beat_Cnt_En;
  wire Write_Beat_Cnt_En1;
  wire Write_Beat_Cnt_En10;
  wire [0:0]Write_Latency_En;
  wire Write_Latency_En_Int;
  wire Write_going_on;
  wire Write_going_on_i_1__0_n_0;
  wire [0:0]Wtrans_Cnt_En;
  wire Wtrans_Cnt_En0;
  wire core_aclk;
  wire ext_trig_cdc_sync_n_2;
  wire [8:0]num_rd_beats;
  wire \num_rd_beats[0]_i_1__0_n_0 ;
  wire \num_rd_beats[1]_i_1__0_n_0 ;
  wire \num_rd_beats[2]_i_1__0_n_0 ;
  wire \num_rd_beats[3]_i_1__0_n_0 ;
  wire \num_rd_beats[4]_i_1__0_n_0 ;
  wire \num_rd_beats[5]_i_1__0_n_0 ;
  wire \num_rd_beats[6]_i_1__0_n_0 ;
  wire \num_rd_beats[7]_i_1__0_n_0 ;
  wire \num_rd_beats[8]_i_2__0_n_0 ;
  wire \num_rd_beats[8]_i_3__0_n_0 ;
  wire \num_read_beat[8]_i_1__0_n_0 ;
  wire \num_read_beat[8]_i_2__0_n_0 ;
  wire [8:0]num_read_beat_reg;
  wire [1:0]out;
  wire rd_latency_cnt_inst_n_0;
  wire rd_latency_cnt_inst_n_1;
  wire rd_latency_cnt_inst_n_10;
  wire rd_latency_cnt_inst_n_11;
  wire rd_latency_cnt_inst_n_12;
  wire rd_latency_cnt_inst_n_13;
  wire rd_latency_cnt_inst_n_14;
  wire rd_latency_cnt_inst_n_15;
  wire rd_latency_cnt_inst_n_16;
  wire rd_latency_cnt_inst_n_17;
  wire rd_latency_cnt_inst_n_18;
  wire rd_latency_cnt_inst_n_19;
  wire rd_latency_cnt_inst_n_2;
  wire rd_latency_cnt_inst_n_20;
  wire rd_latency_cnt_inst_n_21;
  wire rd_latency_cnt_inst_n_22;
  wire rd_latency_cnt_inst_n_23;
  wire rd_latency_cnt_inst_n_24;
  wire rd_latency_cnt_inst_n_25;
  wire rd_latency_cnt_inst_n_26;
  wire rd_latency_cnt_inst_n_27;
  wire rd_latency_cnt_inst_n_28;
  wire rd_latency_cnt_inst_n_29;
  wire rd_latency_cnt_inst_n_3;
  wire rd_latency_cnt_inst_n_30;
  wire rd_latency_cnt_inst_n_31;
  wire rd_latency_cnt_inst_n_32;
  wire rd_latency_cnt_inst_n_4;
  wire rd_latency_cnt_inst_n_5;
  wire rd_latency_cnt_inst_n_6;
  wire rd_latency_cnt_inst_n_7;
  wire rd_latency_cnt_inst_n_8;
  wire rd_latency_cnt_inst_n_9;
  wire rd_latency_end;
  wire rd_latency_fifo_inst_n_0;
  wire rd_latency_fifo_inst_n_1;
  wire rd_latency_fifo_inst_n_10;
  wire rd_latency_fifo_inst_n_11;
  wire rd_latency_fifo_inst_n_12;
  wire rd_latency_fifo_inst_n_13;
  wire rd_latency_fifo_inst_n_14;
  wire rd_latency_fifo_inst_n_15;
  wire rd_latency_fifo_inst_n_16;
  wire rd_latency_fifo_inst_n_17;
  wire rd_latency_fifo_inst_n_18;
  wire rd_latency_fifo_inst_n_19;
  wire rd_latency_fifo_inst_n_2;
  wire rd_latency_fifo_inst_n_20;
  wire rd_latency_fifo_inst_n_21;
  wire rd_latency_fifo_inst_n_22;
  wire rd_latency_fifo_inst_n_23;
  wire rd_latency_fifo_inst_n_24;
  wire rd_latency_fifo_inst_n_25;
  wire rd_latency_fifo_inst_n_26;
  wire rd_latency_fifo_inst_n_27;
  wire rd_latency_fifo_inst_n_28;
  wire rd_latency_fifo_inst_n_29;
  wire rd_latency_fifo_inst_n_30;
  wire rd_latency_fifo_inst_n_31;
  wire rd_latency_fifo_inst_n_32;
  wire rd_latency_fifo_inst_n_33;
  wire rd_latency_fifo_inst_n_34;
  wire rd_latency_fifo_inst_n_35;
  wire rd_latency_fifo_inst_n_36;
  wire rd_latency_fifo_inst_n_4;
  wire rd_latency_fifo_inst_n_5;
  wire rd_latency_fifo_inst_n_6;
  wire rd_latency_fifo_inst_n_7;
  wire rd_latency_fifo_inst_n_8;
  wire rd_latency_fifo_inst_n_9;
  (* MAX_FANOUT = "300" *) (* RTL_MAX_FANOUT = "found" *) wire rst_int_n;
  wire \s_level_out_bus_d4_reg[1] ;
  wire slot_1_axi_arready;
  wire [2:0]slot_1_axi_arsize;
  wire slot_1_axi_arvalid;
  wire slot_1_axi_awready;
  wire slot_1_axi_awvalid;
  wire slot_1_axi_rlast;
  wire slot_1_axi_rready;
  wire slot_1_axi_rvalid;
  wire slot_1_axi_wlast;
  wire slot_1_axi_wready;
  wire [3:0]slot_1_axi_wstrb;
  wire slot_1_axi_wvalid;
  wire update_max_Wr_Lat;
  wire update_max_Wr_Lat_i_10__0_n_0;
  wire update_max_Wr_Lat_i_11__0_n_0;
  wire update_max_Wr_Lat_i_13__0_n_0;
  wire update_max_Wr_Lat_i_14__0_n_0;
  wire update_max_Wr_Lat_i_15__0_n_0;
  wire update_max_Wr_Lat_i_16__0_n_0;
  wire update_max_Wr_Lat_i_17__0_n_0;
  wire update_max_Wr_Lat_i_18__0_n_0;
  wire update_max_Wr_Lat_i_19__0_n_0;
  wire update_max_Wr_Lat_i_1__0_n_0;
  wire update_max_Wr_Lat_i_20__0_n_0;
  wire update_max_Wr_Lat_i_22__0_n_0;
  wire update_max_Wr_Lat_i_23__0_n_0;
  wire update_max_Wr_Lat_i_24__0_n_0;
  wire update_max_Wr_Lat_i_25__0_n_0;
  wire update_max_Wr_Lat_i_26__0_n_0;
  wire update_max_Wr_Lat_i_27__0_n_0;
  wire update_max_Wr_Lat_i_28__0_n_0;
  wire update_max_Wr_Lat_i_29__0_n_0;
  wire update_max_Wr_Lat_i_30__0_n_0;
  wire update_max_Wr_Lat_i_31__0_n_0;
  wire update_max_Wr_Lat_i_32__0_n_0;
  wire update_max_Wr_Lat_i_33__0_n_0;
  wire update_max_Wr_Lat_i_34__0_n_0;
  wire update_max_Wr_Lat_i_35__0_n_0;
  wire update_max_Wr_Lat_i_36__0_n_0;
  wire update_max_Wr_Lat_i_37__0_n_0;
  wire update_max_Wr_Lat_i_4__0_n_0;
  wire update_max_Wr_Lat_i_5__0_n_0;
  wire update_max_Wr_Lat_i_6__0_n_0;
  wire update_max_Wr_Lat_i_7__0_n_0;
  wire update_max_Wr_Lat_i_8__0_n_0;
  wire update_max_Wr_Lat_i_9__0_n_0;
  wire update_max_Wr_Lat_reg_i_12__0_n_0;
  wire update_max_Wr_Lat_reg_i_12__0_n_1;
  wire update_max_Wr_Lat_reg_i_12__0_n_2;
  wire update_max_Wr_Lat_reg_i_12__0_n_3;
  wire update_max_Wr_Lat_reg_i_21__0_n_0;
  wire update_max_Wr_Lat_reg_i_21__0_n_1;
  wire update_max_Wr_Lat_reg_i_21__0_n_2;
  wire update_max_Wr_Lat_reg_i_21__0_n_3;
  wire update_max_Wr_Lat_reg_i_2__0_n_0;
  wire update_max_Wr_Lat_reg_i_2__0_n_1;
  wire update_max_Wr_Lat_reg_i_2__0_n_2;
  wire update_max_Wr_Lat_reg_i_2__0_n_3;
  wire update_max_Wr_Lat_reg_i_3__0_n_0;
  wire update_max_Wr_Lat_reg_i_3__0_n_1;
  wire update_max_Wr_Lat_reg_i_3__0_n_2;
  wire update_max_Wr_Lat_reg_i_3__0_n_3;
  wire update_min_Wr_Lat;
  wire update_min_Wr_Lat_i_10__0_n_0;
  wire update_min_Wr_Lat_i_11__0_n_0;
  wire update_min_Wr_Lat_i_13__0_n_0;
  wire update_min_Wr_Lat_i_14__0_n_0;
  wire update_min_Wr_Lat_i_15__0_n_0;
  wire update_min_Wr_Lat_i_16__0_n_0;
  wire update_min_Wr_Lat_i_17__0_n_0;
  wire update_min_Wr_Lat_i_18__0_n_0;
  wire update_min_Wr_Lat_i_19__0_n_0;
  wire update_min_Wr_Lat_i_1__0_n_0;
  wire update_min_Wr_Lat_i_20__0_n_0;
  wire update_min_Wr_Lat_i_22__0_n_0;
  wire update_min_Wr_Lat_i_23__0_n_0;
  wire update_min_Wr_Lat_i_24__0_n_0;
  wire update_min_Wr_Lat_i_25__0_n_0;
  wire update_min_Wr_Lat_i_26__0_n_0;
  wire update_min_Wr_Lat_i_27__0_n_0;
  wire update_min_Wr_Lat_i_28__0_n_0;
  wire update_min_Wr_Lat_i_29__0_n_0;
  wire update_min_Wr_Lat_i_30__0_n_0;
  wire update_min_Wr_Lat_i_31__0_n_0;
  wire update_min_Wr_Lat_i_32__0_n_0;
  wire update_min_Wr_Lat_i_33__0_n_0;
  wire update_min_Wr_Lat_i_34__0_n_0;
  wire update_min_Wr_Lat_i_35__0_n_0;
  wire update_min_Wr_Lat_i_36__0_n_0;
  wire update_min_Wr_Lat_i_37__0_n_0;
  wire update_min_Wr_Lat_i_4__0_n_0;
  wire update_min_Wr_Lat_i_5__0_n_0;
  wire update_min_Wr_Lat_i_6__0_n_0;
  wire update_min_Wr_Lat_i_7__0_n_0;
  wire update_min_Wr_Lat_i_8__0_n_0;
  wire update_min_Wr_Lat_i_9__0_n_0;
  wire update_min_Wr_Lat_reg_i_12__0_n_0;
  wire update_min_Wr_Lat_reg_i_12__0_n_1;
  wire update_min_Wr_Lat_reg_i_12__0_n_2;
  wire update_min_Wr_Lat_reg_i_12__0_n_3;
  wire update_min_Wr_Lat_reg_i_21__0_n_0;
  wire update_min_Wr_Lat_reg_i_21__0_n_1;
  wire update_min_Wr_Lat_reg_i_21__0_n_2;
  wire update_min_Wr_Lat_reg_i_21__0_n_3;
  wire update_min_Wr_Lat_reg_i_2__0_n_0;
  wire update_min_Wr_Lat_reg_i_2__0_n_1;
  wire update_min_Wr_Lat_reg_i_2__0_n_2;
  wire update_min_Wr_Lat_reg_i_2__0_n_3;
  wire update_min_Wr_Lat_reg_i_3__0_n_0;
  wire update_min_Wr_Lat_reg_i_3__0_n_1;
  wire update_min_Wr_Lat_reg_i_3__0_n_2;
  wire update_min_Wr_Lat_reg_i_3__0_n_3;
  wire [2:0]wr_byte_cnt;
  wire wr_latency_end;
  wire wr_latency_end_d1;
  wire wr_latency_start;
  wire wr_latency_start_d1;
  wire wr_latency_start_d1_reg_0;
  wire [3:3]\NLW_Accum_i_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[31]_i_2__1_CO_UNCONNECTED ;
  wire [2:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED ;
  wire [3:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED ;
  wire [3:1]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_12__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_21__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_12__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_21__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_10__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_11__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_20__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_29__0_O_UNCONNECTED ;
  wire [3:3]\NLW_Read_Latency_Int_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_12__0_O_UNCONNECTED;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_21__0_O_UNCONNECTED;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_3__0_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_12__0_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_21__0_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_3__0_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_2__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [11]),
        .O(\Accum_i[11]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_3__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [10]),
        .O(\Accum_i[11]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_4__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [9]),
        .O(\Accum_i[11]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_5__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [8]),
        .O(\Accum_i[11]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_6__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [11]),
        .O(\Accum_i[11]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_7__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [10]),
        .O(\Accum_i[11]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_8__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [9]),
        .O(\Accum_i[11]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_9__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [8]),
        .O(\Accum_i[11]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_2__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [15]),
        .O(\Accum_i[15]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_3__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [14]),
        .O(\Accum_i[15]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_4__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [13]),
        .O(\Accum_i[15]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_5__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [12]),
        .O(\Accum_i[15]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_6__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [15]),
        .O(\Accum_i[15]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_7__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [14]),
        .O(\Accum_i[15]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_8__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [13]),
        .O(\Accum_i[15]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_9__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [12]),
        .O(\Accum_i[15]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_2__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [19]),
        .O(\Accum_i[19]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_2__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [19]),
        .O(\Accum_i[19]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_3__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [18]),
        .O(\Accum_i[19]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_3__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [18]),
        .O(\Accum_i[19]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_4__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [17]),
        .O(\Accum_i[19]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_4__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [17]),
        .O(\Accum_i[19]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_5__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [16]),
        .O(\Accum_i[19]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_5__3 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [19]),
        .O(\Accum_i[19]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_6__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [19]),
        .O(\Accum_i[19]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_6__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [18]),
        .O(\Accum_i[19]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_7__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [18]),
        .O(\Accum_i[19]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_7__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [17]),
        .O(\Accum_i[19]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_8__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [17]),
        .O(\Accum_i[19]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_9__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [16]),
        .O(\Accum_i[19]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_2__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [23]),
        .O(\Accum_i[23]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_2__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [23]),
        .O(\Accum_i[23]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_3__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [22]),
        .O(\Accum_i[23]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_3__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [22]),
        .O(\Accum_i[23]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_4__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [21]),
        .O(\Accum_i[23]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_4__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [21]),
        .O(\Accum_i[23]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_5__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [20]),
        .O(\Accum_i[23]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_5__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [20]),
        .O(\Accum_i[23]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_6__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [23]),
        .O(\Accum_i[23]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_6__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [23]),
        .O(\Accum_i[23]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_7__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [22]),
        .O(\Accum_i[23]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_7__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [22]),
        .O(\Accum_i[23]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_8__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [21]),
        .O(\Accum_i[23]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_8__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [21]),
        .O(\Accum_i[23]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_9__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [20]),
        .O(\Accum_i[23]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_9__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [20]),
        .O(\Accum_i[23]_i_9__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_2__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [27]),
        .O(\Accum_i[27]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_2__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [27]),
        .O(\Accum_i[27]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_3__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [26]),
        .O(\Accum_i[27]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_3__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [26]),
        .O(\Accum_i[27]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_4__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [25]),
        .O(\Accum_i[27]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_4__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [25]),
        .O(\Accum_i[27]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_5__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [24]),
        .O(\Accum_i[27]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_5__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [24]),
        .O(\Accum_i[27]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_6__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [27]),
        .O(\Accum_i[27]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_6__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [27]),
        .O(\Accum_i[27]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_7__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [26]),
        .O(\Accum_i[27]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_7__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [26]),
        .O(\Accum_i[27]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_8__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [25]),
        .O(\Accum_i[27]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_8__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [25]),
        .O(\Accum_i[27]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_9__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [24]),
        .O(\Accum_i[27]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_9__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [24]),
        .O(\Accum_i[27]_i_9__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_3__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [30]),
        .O(\Accum_i[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_3__1 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [30]),
        .O(\Accum_i[31]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_4__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [29]),
        .O(\Accum_i[31]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_4__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [29]),
        .O(\Accum_i[31]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_5__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [28]),
        .O(\Accum_i[31]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_5__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [28]),
        .O(\Accum_i[31]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_6__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [31]),
        .O(\Accum_i[31]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_6__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [31]),
        .O(\Accum_i[31]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_7__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [30]),
        .O(\Accum_i[31]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_7__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [30]),
        .O(\Accum_i[31]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_8__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [29]),
        .O(\Accum_i[31]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_8__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [29]),
        .O(\Accum_i[31]_i_8__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_9__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [28]),
        .O(\Accum_i[31]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_9__2 
       (.I0(S1_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [28]),
        .O(\Accum_i[31]_i_9__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[3]_i_2 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [3]),
        .O(\Accum_i[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[3]_i_3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [3]),
        .O(\Accum_i[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_2__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [7]),
        .O(\Accum_i[7]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_3__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [6]),
        .O(\Accum_i[7]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_4__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [5]),
        .O(\Accum_i[7]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_5__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [4]),
        .O(\Accum_i[7]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_6__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [7]),
        .O(\Accum_i[7]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_7__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [6]),
        .O(\Accum_i[7]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_8__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [5]),
        .O(\Accum_i[7]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_9__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [4]),
        .O(\Accum_i[7]_i_9__0_n_0 ));
  CARRY4 \Accum_i_reg[11]_i_1__1 
       (.CI(\Accum_i_reg[7]_i_1__1_n_0 ),
        .CO({\Accum_i_reg[11]_i_1__1_n_0 ,\Accum_i_reg[11]_i_1__1_n_1 ,\Accum_i_reg[11]_i_1__1_n_2 ,\Accum_i_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[11]_i_2__0_n_0 ,\Accum_i[11]_i_3__0_n_0 ,\Accum_i[11]_i_4__0_n_0 ,\Accum_i[11]_i_5__0_n_0 }),
        .O(\Accum_i_reg[31]_5 [11:8]),
        .S({\Accum_i[11]_i_6__0_n_0 ,\Accum_i[11]_i_7__0_n_0 ,\Accum_i[11]_i_8__0_n_0 ,\Accum_i[11]_i_9__0_n_0 }));
  CARRY4 \Accum_i_reg[11]_i_1__2 
       (.CI(\Accum_i_reg[7]_i_1__2_n_0 ),
        .CO({\Accum_i_reg[11]_i_1__2_n_0 ,\Accum_i_reg[11]_i_1__2_n_1 ,\Accum_i_reg[11]_i_1__2_n_2 ,\Accum_i_reg[11]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_Read_Byte_Cnt[11:8]),
        .O(\Accum_i_reg[31]_6 [11:8]),
        .S({\GEN_acc[9].acc_inst_0/Accum_i[11]_i_2_n_0 ,\GEN_acc[9].acc_inst_0/Accum_i[11]_i_3_n_0 ,\GEN_acc[9].acc_inst_0/Accum_i[11]_i_4_n_0 ,\GEN_acc[9].acc_inst_0/Accum_i[11]_i_5_n_0 }));
  CARRY4 \Accum_i_reg[15]_i_1__1 
       (.CI(\Accum_i_reg[11]_i_1__1_n_0 ),
        .CO({\Accum_i_reg[15]_i_1__1_n_0 ,\Accum_i_reg[15]_i_1__1_n_1 ,\Accum_i_reg[15]_i_1__1_n_2 ,\Accum_i_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[15]_i_2__0_n_0 ,\Accum_i[15]_i_3__0_n_0 ,\Accum_i[15]_i_4__0_n_0 ,\Accum_i[15]_i_5__0_n_0 }),
        .O(\Accum_i_reg[31]_5 [15:12]),
        .S({\Accum_i[15]_i_6__0_n_0 ,\Accum_i[15]_i_7__0_n_0 ,\Accum_i[15]_i_8__0_n_0 ,\Accum_i[15]_i_9__0_n_0 }));
  CARRY4 \Accum_i_reg[15]_i_1__2 
       (.CI(\Accum_i_reg[11]_i_1__2_n_0 ),
        .CO({\Accum_i_reg[15]_i_1__2_n_0 ,\Accum_i_reg[15]_i_1__2_n_1 ,\Accum_i_reg[15]_i_1__2_n_2 ,\Accum_i_reg[15]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_Read_Byte_Cnt[15:12]),
        .O(\Accum_i_reg[31]_6 [15:12]),
        .S({\GEN_acc[9].acc_inst_0/Accum_i[15]_i_2_n_0 ,\GEN_acc[9].acc_inst_0/Accum_i[15]_i_3_n_0 ,\GEN_acc[9].acc_inst_0/Accum_i[15]_i_4_n_0 ,\GEN_acc[9].acc_inst_0/Accum_i[15]_i_5_n_0 }));
  CARRY4 \Accum_i_reg[19]_i_1__1 
       (.CI(\Accum_i_reg[15]_i_1__1_n_0 ),
        .CO({\Accum_i_reg[19]_i_1__1_n_0 ,\Accum_i_reg[19]_i_1__1_n_1 ,\Accum_i_reg[19]_i_1__1_n_2 ,\Accum_i_reg[19]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[19]_i_2__1_n_0 ,\Accum_i[19]_i_3__1_n_0 ,\Accum_i[19]_i_4__1_n_0 ,\Accum_i[19]_i_5__0_n_0 }),
        .O(\Accum_i_reg[31]_5 [19:16]),
        .S({\Accum_i[19]_i_6__1_n_0 ,\Accum_i[19]_i_7__1_n_0 ,\Accum_i[19]_i_8__0_n_0 ,\Accum_i[19]_i_9__0_n_0 }));
  CARRY4 \Accum_i_reg[19]_i_1__2 
       (.CI(\Accum_i_reg[15]_i_1__2_n_0 ),
        .CO({\Accum_i_reg[19]_i_1__2_n_0 ,\Accum_i_reg[19]_i_1__2_n_1 ,\Accum_i_reg[19]_i_1__2_n_2 ,\Accum_i_reg[19]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[19]_i_2__2_n_0 ,\Accum_i[19]_i_3__2_n_0 ,\Accum_i[19]_i_4__2_n_0 ,S1_Read_Byte_Cnt[16]}),
        .O(\Accum_i_reg[31]_6 [19:16]),
        .S({\Accum_i[19]_i_5__3_n_0 ,\Accum_i[19]_i_6__2_n_0 ,\Accum_i[19]_i_7__2_n_0 ,\GEN_acc[9].acc_inst_0/Accum_i[19]_i_8_n_0 }));
  CARRY4 \Accum_i_reg[23]_i_1__1 
       (.CI(\Accum_i_reg[19]_i_1__1_n_0 ),
        .CO({\Accum_i_reg[23]_i_1__1_n_0 ,\Accum_i_reg[23]_i_1__1_n_1 ,\Accum_i_reg[23]_i_1__1_n_2 ,\Accum_i_reg[23]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[23]_i_2__1_n_0 ,\Accum_i[23]_i_3__1_n_0 ,\Accum_i[23]_i_4__1_n_0 ,\Accum_i[23]_i_5__1_n_0 }),
        .O(\Accum_i_reg[31]_5 [23:20]),
        .S({\Accum_i[23]_i_6__1_n_0 ,\Accum_i[23]_i_7__1_n_0 ,\Accum_i[23]_i_8__1_n_0 ,\Accum_i[23]_i_9__1_n_0 }));
  CARRY4 \Accum_i_reg[23]_i_1__2 
       (.CI(\Accum_i_reg[19]_i_1__2_n_0 ),
        .CO({\Accum_i_reg[23]_i_1__2_n_0 ,\Accum_i_reg[23]_i_1__2_n_1 ,\Accum_i_reg[23]_i_1__2_n_2 ,\Accum_i_reg[23]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[23]_i_2__2_n_0 ,\Accum_i[23]_i_3__2_n_0 ,\Accum_i[23]_i_4__2_n_0 ,\Accum_i[23]_i_5__2_n_0 }),
        .O(\Accum_i_reg[31]_6 [23:20]),
        .S({\Accum_i[23]_i_6__2_n_0 ,\Accum_i[23]_i_7__2_n_0 ,\Accum_i[23]_i_8__2_n_0 ,\Accum_i[23]_i_9__2_n_0 }));
  CARRY4 \Accum_i_reg[27]_i_1__1 
       (.CI(\Accum_i_reg[23]_i_1__1_n_0 ),
        .CO({\Accum_i_reg[27]_i_1__1_n_0 ,\Accum_i_reg[27]_i_1__1_n_1 ,\Accum_i_reg[27]_i_1__1_n_2 ,\Accum_i_reg[27]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[27]_i_2__1_n_0 ,\Accum_i[27]_i_3__1_n_0 ,\Accum_i[27]_i_4__1_n_0 ,\Accum_i[27]_i_5__1_n_0 }),
        .O(\Accum_i_reg[31]_5 [27:24]),
        .S({\Accum_i[27]_i_6__1_n_0 ,\Accum_i[27]_i_7__1_n_0 ,\Accum_i[27]_i_8__1_n_0 ,\Accum_i[27]_i_9__1_n_0 }));
  CARRY4 \Accum_i_reg[27]_i_1__2 
       (.CI(\Accum_i_reg[23]_i_1__2_n_0 ),
        .CO({\Accum_i_reg[27]_i_1__2_n_0 ,\Accum_i_reg[27]_i_1__2_n_1 ,\Accum_i_reg[27]_i_1__2_n_2 ,\Accum_i_reg[27]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[27]_i_2__2_n_0 ,\Accum_i[27]_i_3__2_n_0 ,\Accum_i[27]_i_4__2_n_0 ,\Accum_i[27]_i_5__2_n_0 }),
        .O(\Accum_i_reg[31]_6 [27:24]),
        .S({\Accum_i[27]_i_6__2_n_0 ,\Accum_i[27]_i_7__2_n_0 ,\Accum_i[27]_i_8__2_n_0 ,\Accum_i[27]_i_9__2_n_0 }));
  CARRY4 \Accum_i_reg[31]_i_2__0 
       (.CI(\Accum_i_reg[27]_i_1__1_n_0 ),
        .CO({\NLW_Accum_i_reg[31]_i_2__0_CO_UNCONNECTED [3],\Accum_i_reg[31]_i_2__0_n_1 ,\Accum_i_reg[31]_i_2__0_n_2 ,\Accum_i_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Accum_i[31]_i_3__0_n_0 ,\Accum_i[31]_i_4__1_n_0 ,\Accum_i[31]_i_5__1_n_0 }),
        .O(\Accum_i_reg[31]_5 [31:28]),
        .S({\Accum_i[31]_i_6__1_n_0 ,\Accum_i[31]_i_7__1_n_0 ,\Accum_i[31]_i_8__1_n_0 ,\Accum_i[31]_i_9__1_n_0 }));
  CARRY4 \Accum_i_reg[31]_i_2__1 
       (.CI(\Accum_i_reg[27]_i_1__2_n_0 ),
        .CO({\NLW_Accum_i_reg[31]_i_2__1_CO_UNCONNECTED [3],\Accum_i_reg[31]_i_2__1_n_1 ,\Accum_i_reg[31]_i_2__1_n_2 ,\Accum_i_reg[31]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Accum_i[31]_i_3__1_n_0 ,\Accum_i[31]_i_4__2_n_0 ,\Accum_i[31]_i_5__2_n_0 }),
        .O(\Accum_i_reg[31]_6 [31:28]),
        .S({\Accum_i[31]_i_6__2_n_0 ,\Accum_i[31]_i_7__2_n_0 ,\Accum_i[31]_i_8__2_n_0 ,\Accum_i[31]_i_9__2_n_0 }));
  CARRY4 \Accum_i_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\Accum_i_reg[3]_i_1__1_n_0 ,\Accum_i_reg[3]_i_1__1_n_1 ,\Accum_i_reg[3]_i_1__1_n_2 ,\Accum_i_reg[3]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[3]_i_2_n_0 ,S1_Write_Byte_Cnt}),
        .O(\Accum_i_reg[31]_5 [3:0]),
        .S({\Accum_i[3]_i_3_n_0 ,\GEN_acc[6].acc_inst_0/Accum_i[3]_i_4_n_0 ,\GEN_acc[6].acc_inst_0/Accum_i[3]_i_5_n_0 ,\GEN_acc[6].acc_inst_0/Accum_i[3]_i_6_n_0 }));
  CARRY4 \Accum_i_reg[3]_i_1__2 
       (.CI(1'b0),
        .CO({\Accum_i_reg[3]_i_1__2_n_0 ,\Accum_i_reg[3]_i_1__2_n_1 ,\Accum_i_reg[3]_i_1__2_n_2 ,\Accum_i_reg[3]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_Read_Byte_Cnt[3:0]),
        .O(\Accum_i_reg[31]_6 [3:0]),
        .S({\GEN_acc[9].acc_inst_0/Accum_i[3]_i_2_n_0 ,\GEN_acc[9].acc_inst_0/Accum_i[3]_i_3_n_0 ,\GEN_acc[9].acc_inst_0/Accum_i[3]_i_4_n_0 ,\GEN_acc[9].acc_inst_0/Accum_i[3]_i_5_n_0 }));
  CARRY4 \Accum_i_reg[7]_i_1__1 
       (.CI(\Accum_i_reg[3]_i_1__1_n_0 ),
        .CO({\Accum_i_reg[7]_i_1__1_n_0 ,\Accum_i_reg[7]_i_1__1_n_1 ,\Accum_i_reg[7]_i_1__1_n_2 ,\Accum_i_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[7]_i_2__0_n_0 ,\Accum_i[7]_i_3__0_n_0 ,\Accum_i[7]_i_4__0_n_0 ,\Accum_i[7]_i_5__0_n_0 }),
        .O(\Accum_i_reg[31]_5 [7:4]),
        .S({\Accum_i[7]_i_6__0_n_0 ,\Accum_i[7]_i_7__0_n_0 ,\Accum_i[7]_i_8__0_n_0 ,\Accum_i[7]_i_9__0_n_0 }));
  CARRY4 \Accum_i_reg[7]_i_1__2 
       (.CI(\Accum_i_reg[3]_i_1__2_n_0 ),
        .CO({\Accum_i_reg[7]_i_1__2_n_0 ,\Accum_i_reg[7]_i_1__2_n_1 ,\Accum_i_reg[7]_i_1__2_n_2 ,\Accum_i_reg[7]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_Read_Byte_Cnt[7:4]),
        .O(\Accum_i_reg[31]_6 [7:4]),
        .S({\GEN_acc[9].acc_inst_0/Accum_i[7]_i_2_n_0 ,\GEN_acc[9].acc_inst_0/Accum_i[7]_i_3_n_0 ,\GEN_acc[9].acc_inst_0/Accum_i[7]_i_4_n_0 ,\GEN_acc[9].acc_inst_0/Accum_i[7]_i_5_n_0 }));
  FDRE Data_valid_reg1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Data_valid_reg),
        .Q(Data_valid_reg1),
        .R(Wr_cnt_ld));
  FDRE Data_valid_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Data_valid_reg),
        .R(Wr_cnt_ld));
  FDRE Ext_Trig_Metric_en_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(ext_trig_cdc_sync_n_2),
        .Q(Ext_Trig_Metric_en),
        .R(1'b0));
  FDRE \Ext_Triggers_Sync_d1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Triggers_Sync[0]),
        .Q(Ext_Triggers_Sync_d1[0]),
        .R(Wr_cnt_ld));
  FDRE \Ext_Triggers_Sync_d1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Triggers_Sync[1]),
        .Q(Ext_Triggers_Sync_d1[1]),
        .R(Wr_cnt_ld));
  FDRE F34_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_En),
        .Q(F34_Rd_Vld),
        .R(Wr_cnt_ld));
  LUT3 #(
    .INIT(8'hB8)) 
    F34_Rd_Vld_reg_d2_i_1__0
       (.I0(F34_Rd_Vld_reg__0),
        .I1(rst_int_n),
        .I2(F34_Rd_Vld_reg_d2),
        .O(F34_Rd_Vld_reg_d2_i_1__0_n_0));
  FDRE F34_Rd_Vld_reg_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_Vld_reg_d2_i_1__0_n_0),
        .Q(F34_Rd_Vld_reg_d2),
        .R(1'b0));
  FDRE F34_Rd_Vld_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_Vld),
        .Q(F34_Rd_Vld_reg__0),
        .R(Wr_cnt_ld));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized3 F3_WR_LAT_START
       (.\Count_Out_i_reg[32] (Count_Out),
        .D({F3_WR_LAT_START_n_1,F3_WR_LAT_START_n_2,F3_WR_LAT_START_n_3}),
        .E(wr_latency_start_d1),
        .F3_Empty(F3_Empty),
        .F4_Empty(F4_Empty),
        .Q({F3_WR_LAT_START_n_4,F3_WR_LAT_START_n_5,F3_WR_LAT_START_n_6,F3_WR_LAT_START_n_7,F3_WR_LAT_START_n_8}),
        .S({F4_WR_LAT_END_n_2,F4_WR_LAT_END_n_3,F4_WR_LAT_END_n_4,F4_WR_LAT_END_n_5}),
        .SR(Wr_cnt_ld),
        .\Wr_Lat_Cnt_Diff_reg_reg[31] (Wr_Lat_Cnt_Diff_reg),
        .core_aclk(core_aclk),
        .dout({F3_WR_LAT_START_n_41,F3_WR_LAT_START_n_42,F3_WR_LAT_START_n_43,F3_WR_LAT_START_n_44,F3_WR_LAT_START_n_45,F3_WR_LAT_START_n_46,F3_WR_LAT_START_n_47,F3_WR_LAT_START_n_48,F3_WR_LAT_START_n_49,F3_WR_LAT_START_n_50,F3_WR_LAT_START_n_51,F3_WR_LAT_START_n_52,F3_WR_LAT_START_n_53,F3_WR_LAT_START_n_54,F3_WR_LAT_START_n_55,F3_WR_LAT_START_n_56,F3_WR_LAT_START_n_57,F3_WR_LAT_START_n_58,F3_WR_LAT_START_n_59,F3_WR_LAT_START_n_60,F3_WR_LAT_START_n_61,F3_WR_LAT_START_n_62,F3_WR_LAT_START_n_63,F3_WR_LAT_START_n_64,F3_WR_LAT_START_n_65,F3_WR_LAT_START_n_66,F3_WR_LAT_START_n_67,F3_WR_LAT_START_n_68,F3_WR_LAT_START_n_69,F3_WR_LAT_START_n_70,F3_WR_LAT_START_n_71,F3_WR_LAT_START_n_72}),
        .\dout_reg[11]_0 ({F4_WR_LAT_END_n_43,F4_WR_LAT_END_n_44,F4_WR_LAT_END_n_45,F4_WR_LAT_END_n_46}),
        .\dout_reg[15]_0 ({F4_WR_LAT_END_n_47,F4_WR_LAT_END_n_48,F4_WR_LAT_END_n_49,F4_WR_LAT_END_n_50}),
        .\dout_reg[19]_0 ({F4_WR_LAT_END_n_51,F4_WR_LAT_END_n_52,F4_WR_LAT_END_n_53,F4_WR_LAT_END_n_54}),
        .\dout_reg[23]_0 ({F4_WR_LAT_END_n_55,F4_WR_LAT_END_n_56,F4_WR_LAT_END_n_57,F4_WR_LAT_END_n_58}),
        .\dout_reg[27]_0 ({F4_WR_LAT_END_n_59,F4_WR_LAT_END_n_60,F4_WR_LAT_END_n_61,F4_WR_LAT_END_n_62}),
        .\dout_reg[31]_0 ({F4_WR_LAT_END_n_63,F4_WR_LAT_END_n_64,F4_WR_LAT_END_n_65,F4_WR_LAT_END_n_66}),
        .\dout_reg[32]_0 ({F4_Rd_Data,F4_WR_LAT_END_n_7,F4_WR_LAT_END_n_8,F4_WR_LAT_END_n_9,F4_WR_LAT_END_n_10,F4_WR_LAT_END_n_11,F4_WR_LAT_END_n_12,F4_WR_LAT_END_n_13,F4_WR_LAT_END_n_14,F4_WR_LAT_END_n_15,F4_WR_LAT_END_n_16,F4_WR_LAT_END_n_17,F4_WR_LAT_END_n_18,F4_WR_LAT_END_n_19,F4_WR_LAT_END_n_20,F4_WR_LAT_END_n_21,F4_WR_LAT_END_n_22,F4_WR_LAT_END_n_23,F4_WR_LAT_END_n_24,F4_WR_LAT_END_n_25,F4_WR_LAT_END_n_26,F4_WR_LAT_END_n_27,F4_WR_LAT_END_n_28,F4_WR_LAT_END_n_29,F4_WR_LAT_END_n_30,F4_WR_LAT_END_n_31,F4_WR_LAT_END_n_32,F4_WR_LAT_END_n_33,F4_WR_LAT_END_n_34,F4_WR_LAT_END_n_35,F4_WR_LAT_END_n_36,F4_WR_LAT_END_n_37,F4_WR_LAT_END_n_38}),
        .\dout_reg[7]_0 ({F4_WR_LAT_END_n_39,F4_WR_LAT_END_n_40,F4_WR_LAT_END_n_41,F4_WR_LAT_END_n_42}),
        .empty_reg_0(F34_Rd_En));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized4 F4_WR_LAT_END
       (.\Count_Out_i_reg[32] (Count_Out),
        .D({F3_WR_LAT_START_n_1,F3_WR_LAT_START_n_2,F3_WR_LAT_START_n_3}),
        .E(wr_latency_end_d1),
        .F3_Empty(F3_Empty),
        .F4_Empty(F4_Empty),
        .Q({F4_Rd_Data,F4_WR_LAT_END_n_7,F4_WR_LAT_END_n_8,F4_WR_LAT_END_n_9,F4_WR_LAT_END_n_10,F4_WR_LAT_END_n_11,F4_WR_LAT_END_n_12,F4_WR_LAT_END_n_13,F4_WR_LAT_END_n_14,F4_WR_LAT_END_n_15,F4_WR_LAT_END_n_16,F4_WR_LAT_END_n_17,F4_WR_LAT_END_n_18,F4_WR_LAT_END_n_19,F4_WR_LAT_END_n_20,F4_WR_LAT_END_n_21,F4_WR_LAT_END_n_22,F4_WR_LAT_END_n_23,F4_WR_LAT_END_n_24,F4_WR_LAT_END_n_25,F4_WR_LAT_END_n_26,F4_WR_LAT_END_n_27,F4_WR_LAT_END_n_28,F4_WR_LAT_END_n_29,F4_WR_LAT_END_n_30,F4_WR_LAT_END_n_31,F4_WR_LAT_END_n_32,F4_WR_LAT_END_n_33,F4_WR_LAT_END_n_34,F4_WR_LAT_END_n_35,F4_WR_LAT_END_n_36,F4_WR_LAT_END_n_37,F4_WR_LAT_END_n_38}),
        .S({F4_WR_LAT_END_n_2,F4_WR_LAT_END_n_3,F4_WR_LAT_END_n_4,F4_WR_LAT_END_n_5}),
        .SR(Wr_cnt_ld),
        .\Wr_Lat_Cnt_Diff_reg_reg[11] ({F4_WR_LAT_END_n_43,F4_WR_LAT_END_n_44,F4_WR_LAT_END_n_45,F4_WR_LAT_END_n_46}),
        .\Wr_Lat_Cnt_Diff_reg_reg[15] ({F4_WR_LAT_END_n_47,F4_WR_LAT_END_n_48,F4_WR_LAT_END_n_49,F4_WR_LAT_END_n_50}),
        .\Wr_Lat_Cnt_Diff_reg_reg[19] ({F4_WR_LAT_END_n_51,F4_WR_LAT_END_n_52,F4_WR_LAT_END_n_53,F4_WR_LAT_END_n_54}),
        .\Wr_Lat_Cnt_Diff_reg_reg[23] ({F4_WR_LAT_END_n_55,F4_WR_LAT_END_n_56,F4_WR_LAT_END_n_57,F4_WR_LAT_END_n_58}),
        .\Wr_Lat_Cnt_Diff_reg_reg[27] ({F4_WR_LAT_END_n_59,F4_WR_LAT_END_n_60,F4_WR_LAT_END_n_61,F4_WR_LAT_END_n_62}),
        .\Wr_Lat_Cnt_Diff_reg_reg[31] ({F4_WR_LAT_END_n_63,F4_WR_LAT_END_n_64,F4_WR_LAT_END_n_65,F4_WR_LAT_END_n_66}),
        .\Wr_Lat_Cnt_Diff_reg_reg[7] ({F4_WR_LAT_END_n_39,F4_WR_LAT_END_n_40,F4_WR_LAT_END_n_41,F4_WR_LAT_END_n_42}),
        .core_aclk(core_aclk),
        .dout({F3_WR_LAT_START_n_41,F3_WR_LAT_START_n_42,F3_WR_LAT_START_n_43,F3_WR_LAT_START_n_44,F3_WR_LAT_START_n_45,F3_WR_LAT_START_n_46,F3_WR_LAT_START_n_47,F3_WR_LAT_START_n_48,F3_WR_LAT_START_n_49,F3_WR_LAT_START_n_50,F3_WR_LAT_START_n_51,F3_WR_LAT_START_n_52,F3_WR_LAT_START_n_53,F3_WR_LAT_START_n_54,F3_WR_LAT_START_n_55,F3_WR_LAT_START_n_56,F3_WR_LAT_START_n_57,F3_WR_LAT_START_n_58,F3_WR_LAT_START_n_59,F3_WR_LAT_START_n_60,F3_WR_LAT_START_n_61,F3_WR_LAT_START_n_62,F3_WR_LAT_START_n_63,F3_WR_LAT_START_n_64,F3_WR_LAT_START_n_65,F3_WR_LAT_START_n_66,F3_WR_LAT_START_n_67,F3_WR_LAT_START_n_68,F3_WR_LAT_START_n_69,F3_WR_LAT_START_n_70,F3_WR_LAT_START_n_71,F3_WR_LAT_START_n_72}),
        .rptr_reg({F3_WR_LAT_START_n_4,F3_WR_LAT_START_n_5,F3_WR_LAT_START_n_6,F3_WR_LAT_START_n_7,F3_WR_LAT_START_n_8}),
        .\rptr_reg[0] (F34_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h08)) 
    First_Read_reg_i_1__0
       (.I0(slot_1_axi_rready),
        .I1(slot_1_axi_rvalid),
        .I2(Read_going_on),
        .O(First_Read_reg_i_1__0_n_0));
  FDRE First_Read_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(First_Read_reg_i_1__0_n_0),
        .Q(First_Read_reg),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h08)) 
    First_Write_reg_i_1__0
       (.I0(slot_1_axi_wvalid),
        .I1(slot_1_axi_wready),
        .I2(Write_going_on),
        .O(First_Write_reg_i_1__0_n_0));
  FDRE First_Write_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(First_Write_reg_i_1__0_n_0),
        .Q(First_Write_reg),
        .R(Wr_cnt_ld));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 ),
        .I1(num_rd_beats[6]),
        .I2(num_rd_beats[7]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ),
        .I4(num_rd_beats[8]),
        .I5(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ),
        .I1(num_rd_beats[6]),
        .I2(num_rd_beats[7]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ),
        .I4(num_rd_beats[8]),
        .I5(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h4FD525D52540B040)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 ),
        .I1(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ),
        .I2(num_rd_beats[8]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ),
        .I4(num_rd_beats[7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ),
        .I1(num_rd_beats[1]),
        .I2(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ),
        .I3(num_rd_beats[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7 ),
        .O(Read_Byte_Cnt0[3]));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ),
        .I1(num_rd_beats[1]),
        .I2(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ),
        .I3(num_rd_beats[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBFFFF80880000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1__0 
       (.I0(Last_Read_buf),
        .I1(rst_int_n),
        .I2(Ext_Trig_Metric_en),
        .I3(out[1]),
        .I4(out[0]),
        .I5(S1_Read_Byte_Cnt_En),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1__0_n_0 ));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1__0_n_0 ),
        .Q(S1_Read_Byte_Cnt_En),
        .R(1'b0));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[0]),
        .Q(S1_Read_Byte_Cnt[0]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[10]),
        .Q(S1_Read_Byte_Cnt[10]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 }),
        .O(Read_Byte_Cnt0[10:7]),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 }),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7 }),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[11]),
        .Q(S1_Read_Byte_Cnt[11]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[12]),
        .Q(S1_Read_Byte_Cnt[12]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[13]),
        .Q(S1_Read_Byte_Cnt[13]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[14]),
        .Q(S1_Read_Byte_Cnt[14]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 }),
        .O(Read_Byte_Cnt0[14:11]),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED [2],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED [3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7 }),
        .S({1'b1,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[15]),
        .Q(S1_Read_Byte_Cnt[15]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[16]),
        .Q(S1_Read_Byte_Cnt[16]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0 ),
        .CO({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED [3:1],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED [3:2],Read_Byte_Cnt0[16:15]}),
        .S({1'b0,1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED [2],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED [3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7 }),
        .S({1'b1,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[1]),
        .Q(S1_Read_Byte_Cnt[1]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[2]),
        .Q(S1_Read_Byte_Cnt[2]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63 ,1'b0}),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ,Read_Byte_Cnt0[2:0]}),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[3]),
        .Q(S1_Read_Byte_Cnt[3]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65 ,1'b0}),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7 }),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[4]),
        .Q(S1_Read_Byte_Cnt[4]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[5]),
        .Q(S1_Read_Byte_Cnt[5]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[6]),
        .Q(S1_Read_Byte_Cnt[6]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 }),
        .O({Read_Byte_Cnt0[6:4],\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 }),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 }),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[7]),
        .Q(S1_Read_Byte_Cnt[7]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[8]),
        .Q(S1_Read_Byte_Cnt[8]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[9]),
        .Q(S1_Read_Byte_Cnt[9]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rtrans_Cnt_En0),
        .Q(Rtrans_Cnt_En),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En1_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_Beat_Cnt_En10),
        .Q(Write_Beat_Cnt_En1),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_Beat_Cnt_En1),
        .Q(Write_Beat_Cnt_En),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[0]_i_1 
       (.I0(slot_1_axi_wstrb[1]),
        .I1(slot_1_axi_wstrb[0]),
        .I2(slot_1_axi_wstrb[3]),
        .I3(slot_1_axi_wstrb[2]),
        .O(wr_byte_cnt[0]));
  LUT4 #(
    .INIT(16'h7EE8)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[1]_i_1 
       (.I0(slot_1_axi_wstrb[2]),
        .I1(slot_1_axi_wstrb[1]),
        .I2(slot_1_axi_wstrb[0]),
        .I3(slot_1_axi_wstrb[3]),
        .O(wr_byte_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[2]_i_1 
       (.I0(slot_1_axi_wstrb[3]),
        .I1(slot_1_axi_wstrb[2]),
        .I2(slot_1_axi_wstrb[0]),
        .I3(slot_1_axi_wstrb[1]),
        .O(wr_byte_cnt[2]));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[0]),
        .Q(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[1]),
        .Q(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[2]),
        .Q(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0] ),
        .Q(S1_Write_Byte_Cnt[0]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1] ),
        .Q(S1_Write_Byte_Cnt[1]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2] ),
        .Q(S1_Write_Byte_Cnt[2]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Wtrans_Cnt_En0),
        .Q(Wtrans_Cnt_En),
        .R(Wr_cnt_ld));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo_5 \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW 
       (.CO(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 }),
        .E(Last_Read),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 }),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4 ),
        .Q(num_rd_beats),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 }),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .\dout_reg[2]_0 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 }),
        .\dout_reg[2]_1 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7 }),
        .\dout_reg[2]_2 (\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0 ),
        .\dout_reg[5]_0 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7 }),
        .\dout_reg[5]_1 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7 }),
        .slot_1_axi_arready(slot_1_axi_arready),
        .slot_1_axi_arsize(slot_1_axi_arsize),
        .slot_1_axi_arvalid(slot_1_axi_arvalid),
        .slot_1_axi_rlast(slot_1_axi_rlast),
        .slot_1_axi_rready(slot_1_axi_rready),
        .slot_1_axi_rvalid(slot_1_axi_rvalid));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[6].acc_inst_0/Accum_i[3]_i_4 
       (.I0(\Accum_i_reg[31]_9 [2]),
        .I1(out[0]),
        .I2(Write_Beat_Cnt_En),
        .I3(S1_Write_Byte_Cnt[2]),
        .O(\GEN_acc[6].acc_inst_0/Accum_i[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[6].acc_inst_0/Accum_i[3]_i_5 
       (.I0(\Accum_i_reg[31]_9 [1]),
        .I1(out[0]),
        .I2(Write_Beat_Cnt_En),
        .I3(S1_Write_Byte_Cnt[1]),
        .O(\GEN_acc[6].acc_inst_0/Accum_i[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[6].acc_inst_0/Accum_i[3]_i_6 
       (.I0(\Accum_i_reg[31]_9 [0]),
        .I1(out[0]),
        .I2(Write_Beat_Cnt_En),
        .I3(S1_Write_Byte_Cnt[0]),
        .O(\GEN_acc[6].acc_inst_0/Accum_i[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[11]_i_2 
       (.I0(\Accum_i_reg[31]_12 [11]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[11]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[11]_i_3 
       (.I0(\Accum_i_reg[31]_12 [10]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[10]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[11]_i_4 
       (.I0(\Accum_i_reg[31]_12 [9]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[9]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[11]_i_5 
       (.I0(\Accum_i_reg[31]_12 [8]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[8]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[15]_i_2 
       (.I0(\Accum_i_reg[31]_12 [15]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[15]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[15]_i_3 
       (.I0(\Accum_i_reg[31]_12 [14]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[14]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[15]_i_4 
       (.I0(\Accum_i_reg[31]_12 [13]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[13]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[15]_i_5 
       (.I0(\Accum_i_reg[31]_12 [12]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[12]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[19]_i_8 
       (.I0(\Accum_i_reg[31]_12 [16]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[16]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[19]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[3]_i_2 
       (.I0(\Accum_i_reg[31]_12 [3]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[3]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[3]_i_3 
       (.I0(\Accum_i_reg[31]_12 [2]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[2]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[3]_i_4 
       (.I0(\Accum_i_reg[31]_12 [1]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[1]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[3]_i_5 
       (.I0(\Accum_i_reg[31]_12 [0]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[0]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[7]_i_2 
       (.I0(\Accum_i_reg[31]_12 [7]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[7]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[7]_i_3 
       (.I0(\Accum_i_reg[31]_12 [6]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[6]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[7]_i_4 
       (.I0(\Accum_i_reg[31]_12 [5]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[5]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[9].acc_inst_0/Accum_i[7]_i_5 
       (.I0(\Accum_i_reg[31]_12 [4]),
        .I1(out[0]),
        .I2(S1_Read_Byte_Cnt_En),
        .I3(S1_Read_Byte_Cnt[4]),
        .O(\GEN_acc[9].acc_inst_0/Accum_i[7]_i_5_n_0 ));
  FDRE Last_Read_buf_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Last_Read),
        .Q(Last_Read_buf),
        .R(Wr_cnt_ld));
  LUT3 #(
    .INIT(8'h80)) 
    Last_Write_reg_i_1__0
       (.I0(slot_1_axi_wlast),
        .I1(slot_1_axi_wvalid),
        .I2(slot_1_axi_wready),
        .O(Last_Write));
  FDRE Last_Write_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Last_Write),
        .Q(Last_Write_reg),
        .R(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_10__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[26] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[27] ),
        .O(\Max_Read_Latency_Int[31]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_11__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[24] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[25] ),
        .O(\Max_Read_Latency_Int[31]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_13__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[22] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[23] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .O(\Max_Read_Latency_Int[31]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_14__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[20] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[21] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .O(\Max_Read_Latency_Int[31]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_15__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[18] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[19] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .O(\Max_Read_Latency_Int[31]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_16__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[16] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[17] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .O(\Max_Read_Latency_Int[31]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_17__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[22] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[23] ),
        .O(\Max_Read_Latency_Int[31]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_18__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[20] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[21] ),
        .O(\Max_Read_Latency_Int[31]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_19__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[18] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[19] ),
        .O(\Max_Read_Latency_Int[31]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Max_Read_Latency_Int[31]_i_1__0 
       (.I0(Read_Latency_En),
        .I1(Max_Read_Latency_Int1),
        .O(Max_Read_Latency_Int0));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_20__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[16] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[17] ),
        .O(\Max_Read_Latency_Int[31]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_22__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .I1(\Accum_i_reg[31]_8 [30]),
        .I2(\Accum_i_reg[31]_8 [31]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .O(\Max_Read_Latency_Int[31]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_23__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .I1(\Accum_i_reg[31]_8 [28]),
        .I2(\Accum_i_reg[31]_8 [29]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .O(\Max_Read_Latency_Int[31]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_24__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .I1(\Accum_i_reg[31]_8 [26]),
        .I2(\Accum_i_reg[31]_8 [27]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .O(\Max_Read_Latency_Int[31]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_25__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .I1(\Accum_i_reg[31]_8 [24]),
        .I2(\Accum_i_reg[31]_8 [25]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .O(\Max_Read_Latency_Int[31]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_26__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .I1(\Accum_i_reg[31]_8 [30]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .I3(\Accum_i_reg[31]_8 [31]),
        .O(\Max_Read_Latency_Int[31]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_27__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .I1(\Accum_i_reg[31]_8 [28]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .I3(\Accum_i_reg[31]_8 [29]),
        .O(\Max_Read_Latency_Int[31]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_28__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .I1(\Accum_i_reg[31]_8 [26]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .I3(\Accum_i_reg[31]_8 [27]),
        .O(\Max_Read_Latency_Int[31]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_29__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .I1(\Accum_i_reg[31]_8 [24]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .I3(\Accum_i_reg[31]_8 [25]),
        .O(\Max_Read_Latency_Int[31]_i_29__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_30__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .I1(\Accum_i_reg[31]_8 [22]),
        .I2(\Accum_i_reg[31]_8 [23]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .O(\Max_Read_Latency_Int[31]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_31__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .I1(\Accum_i_reg[31]_8 [20]),
        .I2(\Accum_i_reg[31]_8 [21]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .O(\Max_Read_Latency_Int[31]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_32__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .I1(\Accum_i_reg[31]_8 [18]),
        .I2(\Accum_i_reg[31]_8 [19]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .O(\Max_Read_Latency_Int[31]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_33__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .I1(\Accum_i_reg[31]_8 [16]),
        .I2(\Accum_i_reg[31]_8 [17]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .O(\Max_Read_Latency_Int[31]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_34__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .I1(\Accum_i_reg[31]_8 [22]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .I3(\Accum_i_reg[31]_8 [23]),
        .O(\Max_Read_Latency_Int[31]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_35__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .I1(\Accum_i_reg[31]_8 [20]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .I3(\Accum_i_reg[31]_8 [21]),
        .O(\Max_Read_Latency_Int[31]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_36__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .I1(\Accum_i_reg[31]_8 [18]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .I3(\Accum_i_reg[31]_8 [19]),
        .O(\Max_Read_Latency_Int[31]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_37__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .I1(\Accum_i_reg[31]_8 [16]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .I3(\Accum_i_reg[31]_8 [17]),
        .O(\Max_Read_Latency_Int[31]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_4__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[30] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[31] ),
        .I3(S1_Read_Latency),
        .O(\Max_Read_Latency_Int[31]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_5__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[28] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[29] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .O(\Max_Read_Latency_Int[31]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_6__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[26] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[27] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .O(\Max_Read_Latency_Int[31]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_7__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[24] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[25] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .O(\Max_Read_Latency_Int[31]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_8__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[30] ),
        .I2(S1_Read_Latency),
        .I3(\Max_Read_Latency_Int_reg_n_0_[31] ),
        .O(\Max_Read_Latency_Int[31]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_9__0 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[28] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[29] ),
        .O(\Max_Read_Latency_Int[31]_i_9__0_n_0 ));
  FDRE \Max_Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .Q(\Accum_i_reg[31]_8 [16]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .Q(\Accum_i_reg[31]_8 [26]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .Q(\Accum_i_reg[31]_8 [27]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .Q(\Accum_i_reg[31]_8 [28]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .Q(\Accum_i_reg[31]_8 [29]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .Q(\Accum_i_reg[31]_8 [30]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .Q(\Accum_i_reg[31]_8 [31]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .Q(\Accum_i_reg[31]_8 [17]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .Q(\Accum_i_reg[31]_8 [18]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S1_Read_Latency),
        .Q(\Max_Read_Latency_Int_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_12__0 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_21__0_n_0 ),
        .CO({\Max_Read_Latency_Int_reg[31]_i_12__0_n_0 ,\Max_Read_Latency_Int_reg[31]_i_12__0_n_1 ,\Max_Read_Latency_Int_reg[31]_i_12__0_n_2 ,\Max_Read_Latency_Int_reg[31]_i_12__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_22__0_n_0 ,\Max_Read_Latency_Int[31]_i_23__0_n_0 ,\Max_Read_Latency_Int[31]_i_24__0_n_0 ,\Max_Read_Latency_Int[31]_i_25__0_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_12__0_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_26__0_n_0 ,\Max_Read_Latency_Int[31]_i_27__0_n_0 ,\Max_Read_Latency_Int[31]_i_28__0_n_0 ,\Max_Read_Latency_Int[31]_i_29__0_n_0 }));
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_21__0 
       (.CI(1'b0),
        .CO({\Max_Read_Latency_Int_reg[31]_i_21__0_n_0 ,\Max_Read_Latency_Int_reg[31]_i_21__0_n_1 ,\Max_Read_Latency_Int_reg[31]_i_21__0_n_2 ,\Max_Read_Latency_Int_reg[31]_i_21__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_30__0_n_0 ,\Max_Read_Latency_Int[31]_i_31__0_n_0 ,\Max_Read_Latency_Int[31]_i_32__0_n_0 ,\Max_Read_Latency_Int[31]_i_33__0_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_21__0_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_34__0_n_0 ,\Max_Read_Latency_Int[31]_i_35__0_n_0 ,\Max_Read_Latency_Int[31]_i_36__0_n_0 ,\Max_Read_Latency_Int[31]_i_37__0_n_0 }));
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_2__0 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_3__0_n_0 ),
        .CO({Max_Read_Latency_Int1,\Max_Read_Latency_Int_reg[31]_i_2__0_n_1 ,\Max_Read_Latency_Int_reg[31]_i_2__0_n_2 ,\Max_Read_Latency_Int_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_4__0_n_0 ,\Max_Read_Latency_Int[31]_i_5__0_n_0 ,\Max_Read_Latency_Int[31]_i_6__0_n_0 ,\Max_Read_Latency_Int[31]_i_7__0_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_8__0_n_0 ,\Max_Read_Latency_Int[31]_i_9__0_n_0 ,\Max_Read_Latency_Int[31]_i_10__0_n_0 ,\Max_Read_Latency_Int[31]_i_11__0_n_0 }));
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_3__0 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_12__0_n_0 ),
        .CO({\Max_Read_Latency_Int_reg[31]_i_3__0_n_0 ,\Max_Read_Latency_Int_reg[31]_i_3__0_n_1 ,\Max_Read_Latency_Int_reg[31]_i_3__0_n_2 ,\Max_Read_Latency_Int_reg[31]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_13__0_n_0 ,\Max_Read_Latency_Int[31]_i_14__0_n_0 ,\Max_Read_Latency_Int[31]_i_15__0_n_0 ,\Max_Read_Latency_Int[31]_i_16__0_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_17__0_n_0 ,\Max_Read_Latency_Int[31]_i_18__0_n_0 ,\Max_Read_Latency_Int[31]_i_19__0_n_0 ,\Max_Read_Latency_Int[31]_i_20__0_n_0 }));
  FDRE \Max_Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .Q(\Accum_i_reg[31]_8 [19]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .Q(\Accum_i_reg[31]_8 [20]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .Q(\Accum_i_reg[31]_8 [21]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .Q(\Accum_i_reg[31]_8 [22]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .Q(\Accum_i_reg[31]_8 [23]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .Q(\Accum_i_reg[31]_8 [24]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .Q(\Accum_i_reg[31]_8 [25]),
        .R(Wr_cnt_ld));
  LUT2 #(
    .INIT(4'h8)) 
    \Max_Write_Latency_Int[31]_i_1__0 
       (.I0(F34_Rd_Vld_reg_d2),
        .I1(update_max_Wr_Lat),
        .O(Max_Write_Latency_Int0));
  FDRE \Max_Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(\Accum_i_reg[31]_7 [16]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(\Accum_i_reg[31]_7 [26]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(\Accum_i_reg[31]_7 [27]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(\Accum_i_reg[31]_7 [28]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(\Accum_i_reg[31]_7 [29]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(\Accum_i_reg[31]_7 [30]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(\Accum_i_reg[31]_7 [31]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(\Accum_i_reg[31]_7 [17]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(\Accum_i_reg[31]_7 [18]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(\Accum_i_reg[31]_7 [19]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(\Accum_i_reg[31]_7 [20]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(\Accum_i_reg[31]_7 [21]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(\Accum_i_reg[31]_7 [22]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(\Accum_i_reg[31]_7 [23]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(\Accum_i_reg[31]_7 [24]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(\Accum_i_reg[31]_7 [25]),
        .R(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_10__0 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[26] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[27] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .O(\Min_Read_Latency_Int[31]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_11__0 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[24] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[25] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .O(\Min_Read_Latency_Int[31]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_13__0 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[22] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[23] ),
        .O(\Min_Read_Latency_Int[31]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_14__0 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[20] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[21] ),
        .O(\Min_Read_Latency_Int[31]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_15__0 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[18] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[19] ),
        .O(\Min_Read_Latency_Int[31]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_16__0 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[16] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[17] ),
        .O(\Min_Read_Latency_Int[31]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_17__0 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[22] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[23] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .O(\Min_Read_Latency_Int[31]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_18__0 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[20] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[21] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .O(\Min_Read_Latency_Int[31]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_19__0 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[18] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[19] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .O(\Min_Read_Latency_Int[31]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Min_Read_Latency_Int[31]_i_1__0 
       (.I0(Min_Read_Latency_Int1),
        .I1(Read_Latency_En),
        .O(Min_Read_Latency_Int0));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_20__0 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[16] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[17] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .O(\Min_Read_Latency_Int[31]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_22__0 
       (.I0(\Accum_i_reg[31]_8 [14]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .I3(\Accum_i_reg[31]_8 [15]),
        .O(\Min_Read_Latency_Int[31]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_23__0 
       (.I0(\Accum_i_reg[31]_8 [12]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .I3(\Accum_i_reg[31]_8 [13]),
        .O(\Min_Read_Latency_Int[31]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_24__0 
       (.I0(\Accum_i_reg[31]_8 [10]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .I3(\Accum_i_reg[31]_8 [11]),
        .O(\Min_Read_Latency_Int[31]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_25__0 
       (.I0(\Accum_i_reg[31]_8 [8]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .I3(\Accum_i_reg[31]_8 [9]),
        .O(\Min_Read_Latency_Int[31]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_26__0 
       (.I0(\Accum_i_reg[31]_8 [14]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .I2(\Accum_i_reg[31]_8 [15]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .O(\Min_Read_Latency_Int[31]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_27__0 
       (.I0(\Accum_i_reg[31]_8 [12]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .I2(\Accum_i_reg[31]_8 [13]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .O(\Min_Read_Latency_Int[31]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_28__0 
       (.I0(\Accum_i_reg[31]_8 [10]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .I2(\Accum_i_reg[31]_8 [11]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .O(\Min_Read_Latency_Int[31]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_29__0 
       (.I0(\Accum_i_reg[31]_8 [8]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .I2(\Accum_i_reg[31]_8 [9]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .O(\Min_Read_Latency_Int[31]_i_29__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_30__0 
       (.I0(\Accum_i_reg[31]_8 [6]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .I3(\Accum_i_reg[31]_8 [7]),
        .O(\Min_Read_Latency_Int[31]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_31__0 
       (.I0(\Accum_i_reg[31]_8 [4]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .I3(\Accum_i_reg[31]_8 [5]),
        .O(\Min_Read_Latency_Int[31]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_32__0 
       (.I0(\Accum_i_reg[31]_8 [2]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .I3(\Accum_i_reg[31]_8 [3]),
        .O(\Min_Read_Latency_Int[31]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_33__0 
       (.I0(\Accum_i_reg[31]_8 [0]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .I3(\Accum_i_reg[31]_8 [1]),
        .O(\Min_Read_Latency_Int[31]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_34__0 
       (.I0(\Accum_i_reg[31]_8 [6]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .I2(\Accum_i_reg[31]_8 [7]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .O(\Min_Read_Latency_Int[31]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_35__0 
       (.I0(\Accum_i_reg[31]_8 [4]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .I2(\Accum_i_reg[31]_8 [5]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .O(\Min_Read_Latency_Int[31]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_36__0 
       (.I0(\Accum_i_reg[31]_8 [2]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .I2(\Accum_i_reg[31]_8 [3]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .O(\Min_Read_Latency_Int[31]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_37__0 
       (.I0(\Accum_i_reg[31]_8 [0]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .I2(\Accum_i_reg[31]_8 [1]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .O(\Min_Read_Latency_Int[31]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_4__0 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[30] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .I2(S1_Read_Latency),
        .I3(\Min_Read_Latency_Int_reg_n_0_[31] ),
        .O(\Min_Read_Latency_Int[31]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_5__0 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[28] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[29] ),
        .O(\Min_Read_Latency_Int[31]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_6__0 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[26] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[27] ),
        .O(\Min_Read_Latency_Int[31]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_7__0 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[24] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[25] ),
        .O(\Min_Read_Latency_Int[31]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_8__0 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[30] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[31] ),
        .I3(S1_Read_Latency),
        .O(\Min_Read_Latency_Int[31]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_9__0 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[28] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[29] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .O(\Min_Read_Latency_Int[31]_i_9__0_n_0 ));
  FDSE \Min_Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .Q(\Accum_i_reg[31]_8 [0]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .Q(\Accum_i_reg[31]_8 [10]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .Q(\Accum_i_reg[31]_8 [11]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .Q(\Accum_i_reg[31]_8 [12]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .Q(\Accum_i_reg[31]_8 [13]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .Q(\Accum_i_reg[31]_8 [14]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .Q(\Accum_i_reg[31]_8 [15]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[16] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[17] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[18] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[19] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .Q(\Accum_i_reg[31]_8 [1]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[20] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[21] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[22] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[23] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[24] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[25] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[26] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[27] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[28] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[29] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .Q(\Accum_i_reg[31]_8 [2]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[30] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S1_Read_Latency),
        .Q(\Min_Read_Latency_Int_reg_n_0_[31] ),
        .S(Wr_cnt_ld));
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_12__0 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_21__0_n_0 ),
        .CO({\Min_Read_Latency_Int_reg[31]_i_12__0_n_0 ,\Min_Read_Latency_Int_reg[31]_i_12__0_n_1 ,\Min_Read_Latency_Int_reg[31]_i_12__0_n_2 ,\Min_Read_Latency_Int_reg[31]_i_12__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_22__0_n_0 ,\Min_Read_Latency_Int[31]_i_23__0_n_0 ,\Min_Read_Latency_Int[31]_i_24__0_n_0 ,\Min_Read_Latency_Int[31]_i_25__0_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_12__0_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_26__0_n_0 ,\Min_Read_Latency_Int[31]_i_27__0_n_0 ,\Min_Read_Latency_Int[31]_i_28__0_n_0 ,\Min_Read_Latency_Int[31]_i_29__0_n_0 }));
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_21__0 
       (.CI(1'b0),
        .CO({\Min_Read_Latency_Int_reg[31]_i_21__0_n_0 ,\Min_Read_Latency_Int_reg[31]_i_21__0_n_1 ,\Min_Read_Latency_Int_reg[31]_i_21__0_n_2 ,\Min_Read_Latency_Int_reg[31]_i_21__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_30__0_n_0 ,\Min_Read_Latency_Int[31]_i_31__0_n_0 ,\Min_Read_Latency_Int[31]_i_32__0_n_0 ,\Min_Read_Latency_Int[31]_i_33__0_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_21__0_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_34__0_n_0 ,\Min_Read_Latency_Int[31]_i_35__0_n_0 ,\Min_Read_Latency_Int[31]_i_36__0_n_0 ,\Min_Read_Latency_Int[31]_i_37__0_n_0 }));
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_2__0 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_3__0_n_0 ),
        .CO({Min_Read_Latency_Int1,\Min_Read_Latency_Int_reg[31]_i_2__0_n_1 ,\Min_Read_Latency_Int_reg[31]_i_2__0_n_2 ,\Min_Read_Latency_Int_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_4__0_n_0 ,\Min_Read_Latency_Int[31]_i_5__0_n_0 ,\Min_Read_Latency_Int[31]_i_6__0_n_0 ,\Min_Read_Latency_Int[31]_i_7__0_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_8__0_n_0 ,\Min_Read_Latency_Int[31]_i_9__0_n_0 ,\Min_Read_Latency_Int[31]_i_10__0_n_0 ,\Min_Read_Latency_Int[31]_i_11__0_n_0 }));
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_3__0 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_12__0_n_0 ),
        .CO({\Min_Read_Latency_Int_reg[31]_i_3__0_n_0 ,\Min_Read_Latency_Int_reg[31]_i_3__0_n_1 ,\Min_Read_Latency_Int_reg[31]_i_3__0_n_2 ,\Min_Read_Latency_Int_reg[31]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_13__0_n_0 ,\Min_Read_Latency_Int[31]_i_14__0_n_0 ,\Min_Read_Latency_Int[31]_i_15__0_n_0 ,\Min_Read_Latency_Int[31]_i_16__0_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_17__0_n_0 ,\Min_Read_Latency_Int[31]_i_18__0_n_0 ,\Min_Read_Latency_Int[31]_i_19__0_n_0 ,\Min_Read_Latency_Int[31]_i_20__0_n_0 }));
  FDSE \Min_Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .Q(\Accum_i_reg[31]_8 [3]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .Q(\Accum_i_reg[31]_8 [4]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .Q(\Accum_i_reg[31]_8 [5]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .Q(\Accum_i_reg[31]_8 [6]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .Q(\Accum_i_reg[31]_8 [7]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .Q(\Accum_i_reg[31]_8 [8]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .Q(\Accum_i_reg[31]_8 [9]),
        .S(Wr_cnt_ld));
  LUT2 #(
    .INIT(4'h8)) 
    \Min_Write_Latency_Int[31]_i_1__0 
       (.I0(update_min_Wr_Lat),
        .I1(F34_Rd_Vld_reg_d2),
        .O(Min_Write_Latency_Int0));
  FDSE \Min_Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(\Accum_i_reg[31]_7 [0]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(\Accum_i_reg[31]_7 [10]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(\Accum_i_reg[31]_7 [11]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(\Accum_i_reg[31]_7 [12]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(\Accum_i_reg[31]_7 [13]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(\Accum_i_reg[31]_7 [14]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(\Accum_i_reg[31]_7 [15]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[16] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[17] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[18] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[19] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(\Accum_i_reg[31]_7 [1]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[20] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[21] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[22] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[23] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[24] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[25] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[26] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[27] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[28] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[29] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(\Accum_i_reg[31]_7 [2]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[30] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[31] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(\Accum_i_reg[31]_7 [3]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(\Accum_i_reg[31]_7 [4]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(\Accum_i_reg[31]_7 [5]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(\Accum_i_reg[31]_7 [6]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(\Accum_i_reg[31]_7 [7]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(\Accum_i_reg[31]_7 [8]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(\Accum_i_reg[31]_7 [9]),
        .S(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h0008)) 
    No_Rd_Ready_i_1__0
       (.I0(rst_int_n),
        .I1(slot_1_axi_arvalid),
        .I2(slot_1_axi_arready),
        .I3(Rd_Lat_Start),
        .O(No_Rd_Ready_i_1__0_n_0));
  FDRE No_Rd_Ready_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(No_Rd_Ready_i_1__0_n_0),
        .Q(No_Rd_Ready_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0020)) 
    No_Wr_Ready_i_1__0
       (.I0(rst_int_n),
        .I1(slot_1_axi_awready),
        .I2(slot_1_axi_awvalid),
        .I3(Wr_Lat_Start),
        .O(No_Wr_Ready_i_1__0_n_0));
  FDRE No_Wr_Ready_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(No_Wr_Ready_i_1__0_n_0),
        .Q(No_Wr_Ready_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    Rd_Add_Issue_i_1__0
       (.I0(No_Rd_Ready_reg_n_0),
        .I1(slot_1_axi_arvalid),
        .I2(Rd_Lat_Start),
        .O(Rd_Add_Issue_i_1__0_n_0));
  FDRE Rd_Add_Issue_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Add_Issue_i_1__0_n_0),
        .Q(Rd_Latency_Fifo_Wr_En_reg_0),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_36),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_26),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_25),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_24),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_23),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_22),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_21),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_20),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_19),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_18),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_17),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_35),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_16),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_15),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_14),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_13),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_12),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_11),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_10),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_9),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_8),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_7),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_34),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_6),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_4),
        .Q(Rd_Latency_Fifo_Rd_Data_D1),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_33),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_32),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_31),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_30),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_29),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_28),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_27),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  FDRE Rd_Latency_Fifo_Rd_En_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_En),
        .Q(Rd_Latency_Fifo_Rd_En_D1),
        .R(Wr_cnt_ld));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    Rd_Latency_Fifo_Rd_En_i_2__0
       (.I0(Rd_Latency_Fifo_Rd_En_i_3__0_n_0),
        .I1(Read_going_on),
        .I2(Rd_Lat_Start),
        .I3(First_Read_reg),
        .I4(Rd_Lat_End),
        .I5(Last_Read_buf),
        .O(rd_latency_end));
  LUT2 #(
    .INIT(4'h8)) 
    Rd_Latency_Fifo_Rd_En_i_3__0
       (.I0(slot_1_axi_rvalid),
        .I1(slot_1_axi_rready),
        .O(Rd_Latency_Fifo_Rd_En_i_3__0_n_0));
  FDRE Rd_Latency_Fifo_Rd_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_1),
        .Q(Rd_Latency_Fifo_Rd_En),
        .R(1'b0));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[0] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_32),
        .Q(Rd_Latency_Fifo_Wr_Data[0]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[10] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_22),
        .Q(Rd_Latency_Fifo_Wr_Data[10]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[11] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_21),
        .Q(Rd_Latency_Fifo_Wr_Data[11]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[12] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_20),
        .Q(Rd_Latency_Fifo_Wr_Data[12]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[13] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_19),
        .Q(Rd_Latency_Fifo_Wr_Data[13]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[14] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_18),
        .Q(Rd_Latency_Fifo_Wr_Data[14]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[15] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_17),
        .Q(Rd_Latency_Fifo_Wr_Data[15]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[16] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_16),
        .Q(Rd_Latency_Fifo_Wr_Data[16]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[17] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_15),
        .Q(Rd_Latency_Fifo_Wr_Data[17]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[18] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_14),
        .Q(Rd_Latency_Fifo_Wr_Data[18]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[19] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_13),
        .Q(Rd_Latency_Fifo_Wr_Data[19]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_31),
        .Q(Rd_Latency_Fifo_Wr_Data[1]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[20] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_12),
        .Q(Rd_Latency_Fifo_Wr_Data[20]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[21] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_11),
        .Q(Rd_Latency_Fifo_Wr_Data[21]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[22] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_10),
        .Q(Rd_Latency_Fifo_Wr_Data[22]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[23] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_9),
        .Q(Rd_Latency_Fifo_Wr_Data[23]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[24] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_8),
        .Q(Rd_Latency_Fifo_Wr_Data[24]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[25] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_7),
        .Q(Rd_Latency_Fifo_Wr_Data[25]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[26] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_6),
        .Q(Rd_Latency_Fifo_Wr_Data[26]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[27] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_5),
        .Q(Rd_Latency_Fifo_Wr_Data[27]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[28] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_4),
        .Q(Rd_Latency_Fifo_Wr_Data[28]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[29] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_3),
        .Q(Rd_Latency_Fifo_Wr_Data[29]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_30),
        .Q(Rd_Latency_Fifo_Wr_Data[2]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[30] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_2),
        .Q(Rd_Latency_Fifo_Wr_Data[30]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[31] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_1),
        .Q(Rd_Latency_Fifo_Wr_Data[31]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[32] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_0),
        .Q(Rd_Latency_Fifo_Wr_Data[32]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_29),
        .Q(Rd_Latency_Fifo_Wr_Data[3]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_28),
        .Q(Rd_Latency_Fifo_Wr_Data[4]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_27),
        .Q(Rd_Latency_Fifo_Wr_Data[5]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[6] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_26),
        .Q(Rd_Latency_Fifo_Wr_Data[6]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[7] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_25),
        .Q(Rd_Latency_Fifo_Wr_Data[7]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[8] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_24),
        .Q(Rd_Latency_Fifo_Wr_Data[8]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[9] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_23),
        .Q(Rd_Latency_Fifo_Wr_Data[9]),
        .R(Wr_cnt_ld));
  FDRE Rd_Latency_Fifo_Wr_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_0),
        .Q(Rd_Latency_Fifo_Wr_En),
        .R(1'b0));
  FDRE \Read_Latency_Cnt_Out_D1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_32),
        .Q(Read_Latency_Cnt_Out_D1[0]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_22),
        .Q(Read_Latency_Cnt_Out_D1[10]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_21),
        .Q(Read_Latency_Cnt_Out_D1[11]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_20),
        .Q(Read_Latency_Cnt_Out_D1[12]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_19),
        .Q(Read_Latency_Cnt_Out_D1[13]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_18),
        .Q(Read_Latency_Cnt_Out_D1[14]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_17),
        .Q(Read_Latency_Cnt_Out_D1[15]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_16),
        .Q(Read_Latency_Cnt_Out_D1[16]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_15),
        .Q(Read_Latency_Cnt_Out_D1[17]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_14),
        .Q(Read_Latency_Cnt_Out_D1[18]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_13),
        .Q(Read_Latency_Cnt_Out_D1[19]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_31),
        .Q(Read_Latency_Cnt_Out_D1[1]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_12),
        .Q(Read_Latency_Cnt_Out_D1[20]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_11),
        .Q(Read_Latency_Cnt_Out_D1[21]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_10),
        .Q(Read_Latency_Cnt_Out_D1[22]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_9),
        .Q(Read_Latency_Cnt_Out_D1[23]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_8),
        .Q(Read_Latency_Cnt_Out_D1[24]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_7),
        .Q(Read_Latency_Cnt_Out_D1[25]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_6),
        .Q(Read_Latency_Cnt_Out_D1[26]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_5),
        .Q(Read_Latency_Cnt_Out_D1[27]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_4),
        .Q(Read_Latency_Cnt_Out_D1[28]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_3),
        .Q(Read_Latency_Cnt_Out_D1[29]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_30),
        .Q(Read_Latency_Cnt_Out_D1[2]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_2),
        .Q(Read_Latency_Cnt_Out_D1[30]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_1),
        .Q(Read_Latency_Cnt_Out_D1[31]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_0),
        .Q(Read_Latency_Cnt_Out_D1[32]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_29),
        .Q(Read_Latency_Cnt_Out_D1[3]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_28),
        .Q(Read_Latency_Cnt_Out_D1[4]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_27),
        .Q(Read_Latency_Cnt_Out_D1[5]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_26),
        .Q(Read_Latency_Cnt_Out_D1[6]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_25),
        .Q(Read_Latency_Cnt_Out_D1[7]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_24),
        .Q(Read_Latency_Cnt_Out_D1[8]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_23),
        .Q(Read_Latency_Cnt_Out_D1[9]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[0]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[10]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[11]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[12]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[13]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[14]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[15]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[16]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[17]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[18]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[19]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[1]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[20]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[21]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[22]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[23]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[24]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[25]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[26]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[27]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[28]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[29]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[2]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[30]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[31]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[32]),
        .Q(Read_Latency_Cnt_Out_D2),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[3]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[4]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[5]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[6]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[7]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[8]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[9]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  LUT6 #(
    .INIT(64'hA800A8000000A800)) 
    Read_Latency_En_Int_i_1__0
       (.I0(rst_int_n),
        .I1(Read_Latency_One_D1),
        .I2(Rd_Latency_Fifo_Rd_En_D1),
        .I3(out[0]),
        .I4(out[1]),
        .I5(Ext_Trig_Metric_en),
        .O(Read_Latency_En_Int1_out));
  FDRE Read_Latency_En_Int_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_En_Int1_out),
        .Q(Read_Latency_En),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \Read_Latency_Int[0]_i_1__0 
       (.I0(Read_Latency_Int1_in[0]),
        .I1(Rd_Latency_Fifo_Rd_En_D1),
        .I2(Read_Latency_One_D1),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .O(\Read_Latency_Int[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[11]_i_2__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .O(\Read_Latency_Int[11]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[11]_i_3__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .O(\Read_Latency_Int[11]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[11]_i_4__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .O(\Read_Latency_Int[11]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[11]_i_5__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .O(\Read_Latency_Int[11]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[11]_i_6__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .O(\Read_Latency_Int[11]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[11]_i_7__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .O(\Read_Latency_Int[11]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[11]_i_8__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .O(\Read_Latency_Int[11]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[11]_i_9__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .O(\Read_Latency_Int[11]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_2__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .O(\Read_Latency_Int[15]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_3__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .O(\Read_Latency_Int[15]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_4__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .O(\Read_Latency_Int[15]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_5__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .O(\Read_Latency_Int[15]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_6__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .O(\Read_Latency_Int[15]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_7__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .O(\Read_Latency_Int[15]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_8__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .O(\Read_Latency_Int[15]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_9__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .O(\Read_Latency_Int[15]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[19]_i_2__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .O(\Read_Latency_Int[19]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[19]_i_3__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .O(\Read_Latency_Int[19]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[19]_i_4__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .O(\Read_Latency_Int[19]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[19]_i_5__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .O(\Read_Latency_Int[19]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[19]_i_6__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .O(\Read_Latency_Int[19]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[19]_i_7__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .O(\Read_Latency_Int[19]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[19]_i_8__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .O(\Read_Latency_Int[19]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[19]_i_9__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .O(\Read_Latency_Int[19]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_2__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .O(\Read_Latency_Int[23]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_3__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .O(\Read_Latency_Int[23]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_4__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .O(\Read_Latency_Int[23]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_5__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .O(\Read_Latency_Int[23]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_6__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .O(\Read_Latency_Int[23]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_7__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .O(\Read_Latency_Int[23]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_8__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .O(\Read_Latency_Int[23]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_9__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .O(\Read_Latency_Int[23]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[27]_i_2__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .O(\Read_Latency_Int[27]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[27]_i_3__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .O(\Read_Latency_Int[27]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[27]_i_4__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .O(\Read_Latency_Int[27]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[27]_i_5__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .O(\Read_Latency_Int[27]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[27]_i_6__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .O(\Read_Latency_Int[27]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[27]_i_7__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .O(\Read_Latency_Int[27]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[27]_i_8__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .O(\Read_Latency_Int[27]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[27]_i_9__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .O(\Read_Latency_Int[27]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_12__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_13__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_14__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_15__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_16__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_17__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_18__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_19__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Read_Latency_Int[31]_i_1__0 
       (.I0(Read_Latency_One_D1),
        .I1(rst_int_n),
        .O(Read_Latency_Int));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_21__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .O(\Read_Latency_Int[31]_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_22__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .O(\Read_Latency_Int[31]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_23__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .O(\Read_Latency_Int[31]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_24__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .O(\Read_Latency_Int[31]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_25__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .O(\Read_Latency_Int[31]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_26__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .O(\Read_Latency_Int[31]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_27__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .O(\Read_Latency_Int[31]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_28__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .O(\Read_Latency_Int[31]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_30__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .O(\Read_Latency_Int[31]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_31__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .O(\Read_Latency_Int[31]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_32__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .O(\Read_Latency_Int[31]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_33__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .O(\Read_Latency_Int[31]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_34__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .O(\Read_Latency_Int[31]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_35__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .O(\Read_Latency_Int[31]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_36__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .O(\Read_Latency_Int[31]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_37__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .O(\Read_Latency_Int[31]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_38__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .O(\Read_Latency_Int[31]_i_38__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_39__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .O(\Read_Latency_Int[31]_i_39__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[31]_i_3__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .O(\Read_Latency_Int[31]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_40__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .O(\Read_Latency_Int[31]_i_40__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_41__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .O(\Read_Latency_Int[31]_i_41__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_42__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .O(\Read_Latency_Int[31]_i_42__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_43__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .O(\Read_Latency_Int[31]_i_43__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_44__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .O(\Read_Latency_Int[31]_i_44__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_45__0 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .O(\Read_Latency_Int[31]_i_45__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[31]_i_4__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[31]_i_5__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .O(\Read_Latency_Int[31]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_6__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_7__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .O(\Read_Latency_Int[31]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_8__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_9__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .O(\Read_Latency_Int[31]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[3]_i_2__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .O(\Read_Latency_Int[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[3]_i_3__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .O(\Read_Latency_Int[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[3]_i_4__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .O(\Read_Latency_Int[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[3]_i_5__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .O(\Read_Latency_Int[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[3]_i_6__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .O(\Read_Latency_Int[3]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[3]_i_7__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .O(\Read_Latency_Int[3]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[3]_i_8__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .O(\Read_Latency_Int[3]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[3]_i_9__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .O(\Read_Latency_Int[3]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_2__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .O(\Read_Latency_Int[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_3__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .O(\Read_Latency_Int[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_4__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .O(\Read_Latency_Int[7]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_5__0 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I3(\Read_Latency_Int_reg[31]_i_10__0_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .O(\Read_Latency_Int[7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_6__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .O(\Read_Latency_Int[7]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_7__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .O(\Read_Latency_Int[7]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_8__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .O(\Read_Latency_Int[7]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_9__0 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .O(\Read_Latency_Int[7]_i_9__0_n_0 ));
  FDRE \Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int[0]_i_1__0_n_0 ),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[10]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[11]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[11]_i_1__0 
       (.CI(\Read_Latency_Int_reg[7]_i_1__0_n_0 ),
        .CO({\Read_Latency_Int_reg[11]_i_1__0_n_0 ,\Read_Latency_Int_reg[11]_i_1__0_n_1 ,\Read_Latency_Int_reg[11]_i_1__0_n_2 ,\Read_Latency_Int_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[11]_i_2__0_n_0 ,\Read_Latency_Int[11]_i_3__0_n_0 ,\Read_Latency_Int[11]_i_4__0_n_0 ,\Read_Latency_Int[11]_i_5__0_n_0 }),
        .O(Read_Latency_Int1_in[11:8]),
        .S({\Read_Latency_Int[11]_i_6__0_n_0 ,\Read_Latency_Int[11]_i_7__0_n_0 ,\Read_Latency_Int[11]_i_8__0_n_0 ,\Read_Latency_Int[11]_i_9__0_n_0 }));
  FDRE \Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[12]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[13]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[14]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[15]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[15]_i_1__0 
       (.CI(\Read_Latency_Int_reg[11]_i_1__0_n_0 ),
        .CO({\Read_Latency_Int_reg[15]_i_1__0_n_0 ,\Read_Latency_Int_reg[15]_i_1__0_n_1 ,\Read_Latency_Int_reg[15]_i_1__0_n_2 ,\Read_Latency_Int_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[15]_i_2__0_n_0 ,\Read_Latency_Int[15]_i_3__0_n_0 ,\Read_Latency_Int[15]_i_4__0_n_0 ,\Read_Latency_Int[15]_i_5__0_n_0 }),
        .O(Read_Latency_Int1_in[15:12]),
        .S({\Read_Latency_Int[15]_i_6__0_n_0 ,\Read_Latency_Int[15]_i_7__0_n_0 ,\Read_Latency_Int[15]_i_8__0_n_0 ,\Read_Latency_Int[15]_i_9__0_n_0 }));
  FDRE \Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[16]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[17]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[18]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[19]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[19]_i_1__0 
       (.CI(\Read_Latency_Int_reg[15]_i_1__0_n_0 ),
        .CO({\Read_Latency_Int_reg[19]_i_1__0_n_0 ,\Read_Latency_Int_reg[19]_i_1__0_n_1 ,\Read_Latency_Int_reg[19]_i_1__0_n_2 ,\Read_Latency_Int_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[19]_i_2__0_n_0 ,\Read_Latency_Int[19]_i_3__0_n_0 ,\Read_Latency_Int[19]_i_4__0_n_0 ,\Read_Latency_Int[19]_i_5__0_n_0 }),
        .O(Read_Latency_Int1_in[19:16]),
        .S({\Read_Latency_Int[19]_i_6__0_n_0 ,\Read_Latency_Int[19]_i_7__0_n_0 ,\Read_Latency_Int[19]_i_8__0_n_0 ,\Read_Latency_Int[19]_i_9__0_n_0 }));
  FDRE \Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[1]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[20]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[21]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[22]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[23]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[23]_i_1__0 
       (.CI(\Read_Latency_Int_reg[19]_i_1__0_n_0 ),
        .CO({\Read_Latency_Int_reg[23]_i_1__0_n_0 ,\Read_Latency_Int_reg[23]_i_1__0_n_1 ,\Read_Latency_Int_reg[23]_i_1__0_n_2 ,\Read_Latency_Int_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[23]_i_2__0_n_0 ,\Read_Latency_Int[23]_i_3__0_n_0 ,\Read_Latency_Int[23]_i_4__0_n_0 ,\Read_Latency_Int[23]_i_5__0_n_0 }),
        .O(Read_Latency_Int1_in[23:20]),
        .S({\Read_Latency_Int[23]_i_6__0_n_0 ,\Read_Latency_Int[23]_i_7__0_n_0 ,\Read_Latency_Int[23]_i_8__0_n_0 ,\Read_Latency_Int[23]_i_9__0_n_0 }));
  FDRE \Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[24]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[25]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[26]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[27]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[27]_i_1__0 
       (.CI(\Read_Latency_Int_reg[23]_i_1__0_n_0 ),
        .CO({\Read_Latency_Int_reg[27]_i_1__0_n_0 ,\Read_Latency_Int_reg[27]_i_1__0_n_1 ,\Read_Latency_Int_reg[27]_i_1__0_n_2 ,\Read_Latency_Int_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[27]_i_2__0_n_0 ,\Read_Latency_Int[27]_i_3__0_n_0 ,\Read_Latency_Int[27]_i_4__0_n_0 ,\Read_Latency_Int[27]_i_5__0_n_0 }),
        .O(Read_Latency_Int1_in[27:24]),
        .S({\Read_Latency_Int[27]_i_6__0_n_0 ,\Read_Latency_Int[27]_i_7__0_n_0 ,\Read_Latency_Int[27]_i_8__0_n_0 ,\Read_Latency_Int[27]_i_9__0_n_0 }));
  FDRE \Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[28]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[29]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[2]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[30]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[31]),
        .Q(S1_Read_Latency),
        .R(Read_Latency_Int));
  CARRY4 \Read_Latency_Int_reg[31]_i_10__0 
       (.CI(\Read_Latency_Int_reg[31]_i_11__0_n_0 ),
        .CO({\Read_Latency_Int_reg[31]_i_10__0_n_0 ,\Read_Latency_Int_reg[31]_i_10__0_n_1 ,\Read_Latency_Int_reg[31]_i_10__0_n_2 ,\Read_Latency_Int_reg[31]_i_10__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_12__0_n_0 ,\Read_Latency_Int[31]_i_13__0_n_0 ,\Read_Latency_Int[31]_i_14__0_n_0 ,\Read_Latency_Int[31]_i_15__0_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_10__0_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_16__0_n_0 ,\Read_Latency_Int[31]_i_17__0_n_0 ,\Read_Latency_Int[31]_i_18__0_n_0 ,\Read_Latency_Int[31]_i_19__0_n_0 }));
  CARRY4 \Read_Latency_Int_reg[31]_i_11__0 
       (.CI(\Read_Latency_Int_reg[31]_i_20__0_n_0 ),
        .CO({\Read_Latency_Int_reg[31]_i_11__0_n_0 ,\Read_Latency_Int_reg[31]_i_11__0_n_1 ,\Read_Latency_Int_reg[31]_i_11__0_n_2 ,\Read_Latency_Int_reg[31]_i_11__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_21__0_n_0 ,\Read_Latency_Int[31]_i_22__0_n_0 ,\Read_Latency_Int[31]_i_23__0_n_0 ,\Read_Latency_Int[31]_i_24__0_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_11__0_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_25__0_n_0 ,\Read_Latency_Int[31]_i_26__0_n_0 ,\Read_Latency_Int[31]_i_27__0_n_0 ,\Read_Latency_Int[31]_i_28__0_n_0 }));
  CARRY4 \Read_Latency_Int_reg[31]_i_20__0 
       (.CI(\Read_Latency_Int_reg[31]_i_29__0_n_0 ),
        .CO({\Read_Latency_Int_reg[31]_i_20__0_n_0 ,\Read_Latency_Int_reg[31]_i_20__0_n_1 ,\Read_Latency_Int_reg[31]_i_20__0_n_2 ,\Read_Latency_Int_reg[31]_i_20__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_30__0_n_0 ,\Read_Latency_Int[31]_i_31__0_n_0 ,\Read_Latency_Int[31]_i_32__0_n_0 ,\Read_Latency_Int[31]_i_33__0_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_20__0_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_34__0_n_0 ,\Read_Latency_Int[31]_i_35__0_n_0 ,\Read_Latency_Int[31]_i_36__0_n_0 ,\Read_Latency_Int[31]_i_37__0_n_0 }));
  CARRY4 \Read_Latency_Int_reg[31]_i_29__0 
       (.CI(1'b0),
        .CO({\Read_Latency_Int_reg[31]_i_29__0_n_0 ,\Read_Latency_Int_reg[31]_i_29__0_n_1 ,\Read_Latency_Int_reg[31]_i_29__0_n_2 ,\Read_Latency_Int_reg[31]_i_29__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_38__0_n_0 ,\Read_Latency_Int[31]_i_39__0_n_0 ,\Read_Latency_Int[31]_i_40__0_n_0 ,\Read_Latency_Int[31]_i_41__0_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_29__0_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_42__0_n_0 ,\Read_Latency_Int[31]_i_43__0_n_0 ,\Read_Latency_Int[31]_i_44__0_n_0 ,\Read_Latency_Int[31]_i_45__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[31]_i_2__0 
       (.CI(\Read_Latency_Int_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_Read_Latency_Int_reg[31]_i_2__0_CO_UNCONNECTED [3],\Read_Latency_Int_reg[31]_i_2__0_n_1 ,\Read_Latency_Int_reg[31]_i_2__0_n_2 ,\Read_Latency_Int_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Read_Latency_Int[31]_i_3__0_n_0 ,\Read_Latency_Int[31]_i_4__0_n_0 ,\Read_Latency_Int[31]_i_5__0_n_0 }),
        .O(Read_Latency_Int1_in[31:28]),
        .S({\Read_Latency_Int[31]_i_6__0_n_0 ,\Read_Latency_Int[31]_i_7__0_n_0 ,\Read_Latency_Int[31]_i_8__0_n_0 ,\Read_Latency_Int[31]_i_9__0_n_0 }));
  FDRE \Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[3]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\Read_Latency_Int_reg[3]_i_1__0_n_0 ,\Read_Latency_Int_reg[3]_i_1__0_n_1 ,\Read_Latency_Int_reg[3]_i_1__0_n_2 ,\Read_Latency_Int_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\Read_Latency_Int[3]_i_2__0_n_0 ,\Read_Latency_Int[3]_i_3__0_n_0 ,\Read_Latency_Int[3]_i_4__0_n_0 ,\Read_Latency_Int[3]_i_5__0_n_0 }),
        .O(Read_Latency_Int1_in[3:0]),
        .S({\Read_Latency_Int[3]_i_6__0_n_0 ,\Read_Latency_Int[3]_i_7__0_n_0 ,\Read_Latency_Int[3]_i_8__0_n_0 ,\Read_Latency_Int[3]_i_9__0_n_0 }));
  FDRE \Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[4]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[5]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[6]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[7]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[7]_i_1__0 
       (.CI(\Read_Latency_Int_reg[3]_i_1__0_n_0 ),
        .CO({\Read_Latency_Int_reg[7]_i_1__0_n_0 ,\Read_Latency_Int_reg[7]_i_1__0_n_1 ,\Read_Latency_Int_reg[7]_i_1__0_n_2 ,\Read_Latency_Int_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[7]_i_2__0_n_0 ,\Read_Latency_Int[7]_i_3__0_n_0 ,\Read_Latency_Int[7]_i_4__0_n_0 ,\Read_Latency_Int[7]_i_5__0_n_0 }),
        .O(Read_Latency_Int1_in[7:4]),
        .S({\Read_Latency_Int[7]_i_6__0_n_0 ,\Read_Latency_Int[7]_i_7__0_n_0 ,\Read_Latency_Int[7]_i_8__0_n_0 ,\Read_Latency_Int[7]_i_9__0_n_0 }));
  FDRE \Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[8]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[9]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .R(Read_Latency_Int));
  FDRE Read_Latency_One_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_2),
        .Q(Read_Latency_One_D1),
        .R(Wr_cnt_ld));
  FDRE Read_Latency_One_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_One),
        .Q(Read_Latency_One_reg_n_0),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h0C888888)) 
    Read_going_on_i_1__0
       (.I0(Read_going_on),
        .I1(rst_int_n),
        .I2(slot_1_axi_rlast),
        .I3(slot_1_axi_rready),
        .I4(slot_1_axi_rvalid),
        .O(Read_going_on_i_1__0_n_0));
  FDRE Read_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_going_on_i_1__0_n_0),
        .Q(Read_going_on),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    Wr_Add_Issue_i_1__0
       (.I0(slot_1_axi_awvalid),
        .I1(No_Wr_Ready_reg_n_0),
        .I2(Wr_Lat_Start),
        .O(Wr_Add_Issue_i_1__0_n_0));
  FDRE Wr_Add_Issue_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Wr_Add_Issue_i_1__0_n_0),
        .Q(wr_latency_start_d1_reg_0),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[0] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[0]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[10] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[10]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[11] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[11]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[12] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[12]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[13] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[13]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[14] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[14]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[15] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[15]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[16] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[16]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[17] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[17]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[18] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[18]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[19] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[19]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[1] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[1]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[20] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[20]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[21] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[21]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[22] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[22]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[23] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[23]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[24] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[24]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[25] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[25]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[26] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[26]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[27] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[27]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[28] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[28]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[29] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[29]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[2] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[2]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[30] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[30]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[31] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[31]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[3] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[3]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[4] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[4]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[5] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[5]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[6] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[6]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[7] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[7]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[8] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[8]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[9] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[9]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  LUT5 #(
    .INIT(32'hA2000000)) 
    Write_Latency_En_Int_i_1__0
       (.I0(out[0]),
        .I1(out[1]),
        .I2(Ext_Trig_Metric_en),
        .I3(rst_int_n),
        .I4(F34_Rd_Vld_reg_d2),
        .O(Write_Latency_En_Int));
  FDRE Write_Latency_En_Int_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_Latency_En_Int),
        .Q(Write_Latency_En),
        .R(1'b0));
  FDRE \Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(S1_Write_Latency),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h0C888888)) 
    Write_going_on_i_1__0
       (.I0(Write_going_on),
        .I1(rst_int_n),
        .I2(slot_1_axi_wlast),
        .I3(slot_1_axi_wvalid),
        .I4(slot_1_axi_wready),
        .O(Write_going_on_i_1__0_n_0));
  FDRE Write_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_going_on_i_1__0_n_0),
        .Q(Write_going_on),
        .R(1'b0));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized2 ext_trig_cdc_sync
       (.D(Ext_Triggers_Sync),
        .Ext_Trig_Metric_en_reg(ext_trig_cdc_sync_n_2),
        .Ext_Trig_Metric_en_reg_0(Ext_Trig_Metric_en),
        .Q(Ext_Triggers_Sync_d1),
        .SR(Wr_cnt_ld),
        .UNCONN_IN(D),
        .core_aclk(core_aclk),
        .out(out[1]),
        .rst_int_n(rst_int_n));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_1__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [8]),
        .O(\Accum_i_reg[8] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_1__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [8]),
        .O(\Accum_i_reg[8]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_1__7
       (.I0(\Accum_i_reg[31]_11 [7]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[7]),
        .O(\Accum_i_reg[7] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_1__8
       (.I0(\Accum_i_reg[31]_14 [7]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .O(\Accum_i_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_2__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [7]),
        .O(\Accum_i_reg[8] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_2__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [7]),
        .O(\Accum_i_reg[8]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_2__7
       (.I0(\Accum_i_reg[31]_11 [6]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[6]),
        .O(\Accum_i_reg[7] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_2__8
       (.I0(\Accum_i_reg[31]_14 [6]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .O(\Accum_i_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_3__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [6]),
        .O(\Accum_i_reg[8] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_3__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [6]),
        .O(\Accum_i_reg[8]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_3__7
       (.I0(\Accum_i_reg[31]_11 [5]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[5]),
        .O(\Accum_i_reg[7] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_3__8
       (.I0(\Accum_i_reg[31]_14 [5]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .O(\Accum_i_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_4__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [5]),
        .O(\Accum_i_reg[8] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_4__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [5]),
        .O(\Accum_i_reg[8]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_4__7
       (.I0(\Accum_i_reg[31]_11 [4]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[4]),
        .O(\Accum_i_reg[7] [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_4__8
       (.I0(\Accum_i_reg[31]_14 [4]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .O(\Accum_i_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_5__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [8]),
        .O(\Accum_i_reg[8]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_5__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [8]),
        .O(\Accum_i_reg[8]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_6__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [7]),
        .O(\Accum_i_reg[8]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_6__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [7]),
        .O(\Accum_i_reg[8]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_7__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [6]),
        .O(\Accum_i_reg[8]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_7__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [6]),
        .O(\Accum_i_reg[8]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_8__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [5]),
        .O(\Accum_i_reg[8]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_8__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [5]),
        .O(\Accum_i_reg[8]_2 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_1__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [12]),
        .O(\Accum_i_reg[12] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_1__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [12]),
        .O(\Accum_i_reg[12]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_1__7
       (.I0(\Accum_i_reg[31]_11 [11]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[11]),
        .O(\Accum_i_reg[11] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_1__8
       (.I0(\Accum_i_reg[31]_14 [11]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .O(\Accum_i_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_2__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [11]),
        .O(\Accum_i_reg[12] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_2__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [11]),
        .O(\Accum_i_reg[12]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_2__7
       (.I0(\Accum_i_reg[31]_11 [10]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[10]),
        .O(\Accum_i_reg[11] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_2__8
       (.I0(\Accum_i_reg[31]_14 [10]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .O(\Accum_i_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_3__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [10]),
        .O(\Accum_i_reg[12] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_3__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [10]),
        .O(\Accum_i_reg[12]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_3__7
       (.I0(\Accum_i_reg[31]_11 [9]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[9]),
        .O(\Accum_i_reg[11] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_3__8
       (.I0(\Accum_i_reg[31]_14 [9]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .O(\Accum_i_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_4__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [9]),
        .O(\Accum_i_reg[12] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_4__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [9]),
        .O(\Accum_i_reg[12]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_4__7
       (.I0(\Accum_i_reg[31]_11 [8]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[8]),
        .O(\Accum_i_reg[11] [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_4__8
       (.I0(\Accum_i_reg[31]_14 [8]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .O(\Accum_i_reg[11]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_5__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [12]),
        .O(\Accum_i_reg[12]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_5__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [12]),
        .O(\Accum_i_reg[12]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_6__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [11]),
        .O(\Accum_i_reg[12]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_6__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [11]),
        .O(\Accum_i_reg[12]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_7__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [10]),
        .O(\Accum_i_reg[12]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_7__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [10]),
        .O(\Accum_i_reg[12]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_8__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [9]),
        .O(\Accum_i_reg[12]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_8__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [9]),
        .O(\Accum_i_reg[12]_2 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_1__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [16]),
        .O(\Accum_i_reg[16] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_1__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [16]),
        .O(\Accum_i_reg[16]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_1__7
       (.I0(\Accum_i_reg[31]_11 [15]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[15]),
        .O(\Accum_i_reg[15] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_1__8
       (.I0(\Accum_i_reg[31]_14 [15]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .O(\Accum_i_reg[15]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_2__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [15]),
        .O(\Accum_i_reg[16] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_2__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [15]),
        .O(\Accum_i_reg[16]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_2__7
       (.I0(\Accum_i_reg[31]_11 [14]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[14]),
        .O(\Accum_i_reg[15] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_2__8
       (.I0(\Accum_i_reg[31]_14 [14]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .O(\Accum_i_reg[15]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_3__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [14]),
        .O(\Accum_i_reg[16] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_3__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [14]),
        .O(\Accum_i_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_3__7
       (.I0(\Accum_i_reg[31]_11 [13]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[13]),
        .O(\Accum_i_reg[15] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_3__8
       (.I0(\Accum_i_reg[31]_14 [13]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .O(\Accum_i_reg[15]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_4__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [13]),
        .O(\Accum_i_reg[16] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_4__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [13]),
        .O(\Accum_i_reg[16]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_4__7
       (.I0(\Accum_i_reg[31]_11 [12]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[12]),
        .O(\Accum_i_reg[15] [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_4__8
       (.I0(\Accum_i_reg[31]_14 [12]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .O(\Accum_i_reg[15]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_5__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [16]),
        .O(\Accum_i_reg[16]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_5__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [16]),
        .O(\Accum_i_reg[16]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_6__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [15]),
        .O(\Accum_i_reg[16]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_6__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [15]),
        .O(\Accum_i_reg[16]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_7__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [14]),
        .O(\Accum_i_reg[16]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_7__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [14]),
        .O(\Accum_i_reg[16]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_8__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [13]),
        .O(\Accum_i_reg[16]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_8__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [13]),
        .O(\Accum_i_reg[16]_2 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_1__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [20]),
        .O(\Accum_i_reg[20] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_1__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [20]),
        .O(\Accum_i_reg[20]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_1__7
       (.I0(\Accum_i_reg[31]_11 [19]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[19]),
        .O(\Accum_i_reg[19] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_1__8
       (.I0(\Accum_i_reg[31]_14 [19]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .O(\Accum_i_reg[19]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_2__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [19]),
        .O(\Accum_i_reg[20] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_2__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [19]),
        .O(\Accum_i_reg[20]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_2__7
       (.I0(\Accum_i_reg[31]_11 [18]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[18]),
        .O(\Accum_i_reg[19] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_2__8
       (.I0(\Accum_i_reg[31]_14 [18]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .O(\Accum_i_reg[19]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_3__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [18]),
        .O(\Accum_i_reg[20] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_3__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [18]),
        .O(\Accum_i_reg[20]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_3__7
       (.I0(\Accum_i_reg[31]_11 [17]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[17]),
        .O(\Accum_i_reg[19] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_3__8
       (.I0(\Accum_i_reg[31]_14 [17]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .O(\Accum_i_reg[19]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_4__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [17]),
        .O(\Accum_i_reg[20] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_4__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [17]),
        .O(\Accum_i_reg[20]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_4__7
       (.I0(\Accum_i_reg[31]_11 [16]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[16]),
        .O(\Accum_i_reg[19] [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_4__8
       (.I0(\Accum_i_reg[31]_14 [16]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .O(\Accum_i_reg[19]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_5__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [20]),
        .O(\Accum_i_reg[20]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_5__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [20]),
        .O(\Accum_i_reg[20]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_6__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [19]),
        .O(\Accum_i_reg[20]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_6__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [19]),
        .O(\Accum_i_reg[20]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_7__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [18]),
        .O(\Accum_i_reg[20]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_7__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [18]),
        .O(\Accum_i_reg[20]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_8__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [17]),
        .O(\Accum_i_reg[20]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_8__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [17]),
        .O(\Accum_i_reg[20]_2 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_1__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [24]),
        .O(\Accum_i_reg[24] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_1__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [24]),
        .O(\Accum_i_reg[24]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_1__7
       (.I0(\Accum_i_reg[31]_11 [23]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[23]),
        .O(\Accum_i_reg[23] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_1__8
       (.I0(\Accum_i_reg[31]_14 [23]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .O(\Accum_i_reg[23]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_2__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [23]),
        .O(\Accum_i_reg[24] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_2__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [23]),
        .O(\Accum_i_reg[24]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_2__7
       (.I0(\Accum_i_reg[31]_11 [22]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[22]),
        .O(\Accum_i_reg[23] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_2__8
       (.I0(\Accum_i_reg[31]_14 [22]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .O(\Accum_i_reg[23]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_3__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [22]),
        .O(\Accum_i_reg[24] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_3__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [22]),
        .O(\Accum_i_reg[24]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_3__7
       (.I0(\Accum_i_reg[31]_11 [21]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[21]),
        .O(\Accum_i_reg[23] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_3__8
       (.I0(\Accum_i_reg[31]_14 [21]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .O(\Accum_i_reg[23]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_4__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [21]),
        .O(\Accum_i_reg[24] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_4__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [21]),
        .O(\Accum_i_reg[24]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_4__7
       (.I0(\Accum_i_reg[31]_11 [20]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[20]),
        .O(\Accum_i_reg[23] [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_4__8
       (.I0(\Accum_i_reg[31]_14 [20]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .O(\Accum_i_reg[23]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_5__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [24]),
        .O(\Accum_i_reg[24]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_5__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [24]),
        .O(\Accum_i_reg[24]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_6__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [23]),
        .O(\Accum_i_reg[24]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_6__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [23]),
        .O(\Accum_i_reg[24]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_7__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [22]),
        .O(\Accum_i_reg[24]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_7__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [22]),
        .O(\Accum_i_reg[24]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_8__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [21]),
        .O(\Accum_i_reg[24]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_8__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [21]),
        .O(\Accum_i_reg[24]_2 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_1__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [28]),
        .O(\Accum_i_reg[28] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_1__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [28]),
        .O(\Accum_i_reg[28]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_1__7
       (.I0(\Accum_i_reg[31]_11 [27]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[27]),
        .O(\Accum_i_reg[27] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_1__8
       (.I0(\Accum_i_reg[31]_14 [27]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .O(\Accum_i_reg[27]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_2__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [27]),
        .O(\Accum_i_reg[28] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_2__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [27]),
        .O(\Accum_i_reg[28]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_2__7
       (.I0(\Accum_i_reg[31]_11 [26]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[26]),
        .O(\Accum_i_reg[27] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_2__8
       (.I0(\Accum_i_reg[31]_14 [26]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .O(\Accum_i_reg[27]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_3__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [26]),
        .O(\Accum_i_reg[28] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_3__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [26]),
        .O(\Accum_i_reg[28]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_3__7
       (.I0(\Accum_i_reg[31]_11 [25]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[25]),
        .O(\Accum_i_reg[27] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_3__8
       (.I0(\Accum_i_reg[31]_14 [25]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .O(\Accum_i_reg[27]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_4__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [25]),
        .O(\Accum_i_reg[28] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_4__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [25]),
        .O(\Accum_i_reg[28]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_4__7
       (.I0(\Accum_i_reg[31]_11 [24]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[24]),
        .O(\Accum_i_reg[27] [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_4__8
       (.I0(\Accum_i_reg[31]_14 [24]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .O(\Accum_i_reg[27]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_5__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [28]),
        .O(\Accum_i_reg[28]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_5__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [28]),
        .O(\Accum_i_reg[28]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_6__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [27]),
        .O(\Accum_i_reg[28]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_6__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [27]),
        .O(\Accum_i_reg[28]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_7__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [26]),
        .O(\Accum_i_reg[28]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_7__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [26]),
        .O(\Accum_i_reg[28]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_8__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [25]),
        .O(\Accum_i_reg[28]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_8__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [25]),
        .O(\Accum_i_reg[28]_2 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_1__3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [30]),
        .O(\Accum_i_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_1__4
       (.I0(\Accum_i_reg[31]_11 [31]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(S1_Write_Latency),
        .O(\Accum_i_reg[31]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_1__5
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [30]),
        .O(\Accum_i_reg[31]_3 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_1__6
       (.I0(\Accum_i_reg[31]_14 [31]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(S1_Read_Latency),
        .O(\Accum_i_reg[31]_4 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_2__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [29]),
        .O(\Accum_i_reg[31]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_2__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [29]),
        .O(\Accum_i_reg[31]_3 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_2__7
       (.I0(\Accum_i_reg[31]_11 [30]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[30]),
        .O(\Accum_i_reg[31]_1 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_2__8
       (.I0(\Accum_i_reg[31]_14 [30]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .O(\Accum_i_reg[31]_4 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_3__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [31]),
        .O(\Accum_i_reg[31] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_3__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [31]),
        .O(\Accum_i_reg[31]_2 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_3__7
       (.I0(\Accum_i_reg[31]_11 [29]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[29]),
        .O(\Accum_i_reg[31]_1 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_3__8
       (.I0(\Accum_i_reg[31]_14 [29]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .O(\Accum_i_reg[31]_4 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_4__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [30]),
        .O(\Accum_i_reg[31] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_4__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [30]),
        .O(\Accum_i_reg[31]_2 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_4__7
       (.I0(\Accum_i_reg[31]_11 [28]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[28]),
        .O(\Accum_i_reg[31]_1 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_4__8
       (.I0(\Accum_i_reg[31]_14 [28]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .O(\Accum_i_reg[31]_4 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_5__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [29]),
        .O(\Accum_i_reg[31] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_5__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [29]),
        .O(\Accum_i_reg[31]_2 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_1__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [0]),
        .O(\Accum_i_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_1__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [0]),
        .O(\Accum_i_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_1__7
       (.I0(\Accum_i_reg[31]_11 [3]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[3]),
        .O(\Accum_i_reg[3] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_1__8
       (.I0(\Accum_i_reg[31]_14 [3]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .O(\Accum_i_reg[3]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_2__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [4]),
        .O(\Accum_i_reg[4] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_2__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [4]),
        .O(\Accum_i_reg[4]_1 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_2__7
       (.I0(\Accum_i_reg[31]_11 [2]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[2]),
        .O(\Accum_i_reg[3] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_2__8
       (.I0(\Accum_i_reg[31]_14 [2]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .O(\Accum_i_reg[3]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_3__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [3]),
        .O(\Accum_i_reg[4] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_3__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [3]),
        .O(\Accum_i_reg[4]_1 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_3__7
       (.I0(\Accum_i_reg[31]_11 [1]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[1]),
        .O(\Accum_i_reg[3] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_3__8
       (.I0(\Accum_i_reg[31]_14 [1]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .O(\Accum_i_reg[3]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_4__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [2]),
        .O(\Accum_i_reg[4] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_4__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [2]),
        .O(\Accum_i_reg[4]_1 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_4__7
       (.I0(\Accum_i_reg[31]_11 [0]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[0]),
        .O(\Accum_i_reg[3] [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_4__8
       (.I0(\Accum_i_reg[31]_14 [0]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .O(\Accum_i_reg[3]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_5__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [1]),
        .O(\Accum_i_reg[4] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_5__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [1]),
        .O(\Accum_i_reg[4]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_6__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [4]),
        .O(\Accum_i_reg[4]_3 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_6__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [4]),
        .O(\Accum_i_reg[4]_4 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_7__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [3]),
        .O(\Accum_i_reg[4]_3 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_7__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [3]),
        .O(\Accum_i_reg[4]_4 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_8__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [2]),
        .O(\Accum_i_reg[4]_3 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_8__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [2]),
        .O(\Accum_i_reg[4]_4 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_9__1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_10 [1]),
        .O(\Accum_i_reg[4]_3 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_9__2
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_13 [1]),
        .O(\Accum_i_reg[4]_4 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \num_rd_beats[0]_i_1__0 
       (.I0(num_read_beat_reg[0]),
        .O(\num_rd_beats[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_rd_beats[1]_i_1__0 
       (.I0(num_read_beat_reg[0]),
        .I1(num_read_beat_reg[1]),
        .O(\num_rd_beats[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_rd_beats[2]_i_1__0 
       (.I0(num_read_beat_reg[0]),
        .I1(num_read_beat_reg[1]),
        .I2(num_read_beat_reg[2]),
        .O(\num_rd_beats[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_rd_beats[3]_i_1__0 
       (.I0(num_read_beat_reg[1]),
        .I1(num_read_beat_reg[0]),
        .I2(num_read_beat_reg[2]),
        .I3(num_read_beat_reg[3]),
        .O(\num_rd_beats[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \num_rd_beats[4]_i_1__0 
       (.I0(num_read_beat_reg[2]),
        .I1(num_read_beat_reg[0]),
        .I2(num_read_beat_reg[1]),
        .I3(num_read_beat_reg[3]),
        .I4(num_read_beat_reg[4]),
        .O(\num_rd_beats[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \num_rd_beats[5]_i_1__0 
       (.I0(num_read_beat_reg[3]),
        .I1(num_read_beat_reg[1]),
        .I2(num_read_beat_reg[0]),
        .I3(num_read_beat_reg[2]),
        .I4(num_read_beat_reg[4]),
        .I5(num_read_beat_reg[5]),
        .O(\num_rd_beats[5]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \num_rd_beats[6]_i_1__0 
       (.I0(\num_rd_beats[8]_i_3__0_n_0 ),
        .I1(num_read_beat_reg[6]),
        .O(\num_rd_beats[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_rd_beats[7]_i_1__0 
       (.I0(\num_rd_beats[8]_i_3__0_n_0 ),
        .I1(num_read_beat_reg[6]),
        .I2(num_read_beat_reg[7]),
        .O(\num_rd_beats[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_rd_beats[8]_i_2__0 
       (.I0(num_read_beat_reg[6]),
        .I1(\num_rd_beats[8]_i_3__0_n_0 ),
        .I2(num_read_beat_reg[7]),
        .I3(num_read_beat_reg[8]),
        .O(\num_rd_beats[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \num_rd_beats[8]_i_3__0 
       (.I0(num_read_beat_reg[5]),
        .I1(num_read_beat_reg[3]),
        .I2(num_read_beat_reg[1]),
        .I3(num_read_beat_reg[0]),
        .I4(num_read_beat_reg[2]),
        .I5(num_read_beat_reg[4]),
        .O(\num_rd_beats[8]_i_3__0_n_0 ));
  FDRE \num_rd_beats_reg[0] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[0]_i_1__0_n_0 ),
        .Q(num_rd_beats[0]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[1] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[1]_i_1__0_n_0 ),
        .Q(num_rd_beats[1]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[2] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[2]_i_1__0_n_0 ),
        .Q(num_rd_beats[2]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[3] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[3]_i_1__0_n_0 ),
        .Q(num_rd_beats[3]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[4] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[4]_i_1__0_n_0 ),
        .Q(num_rd_beats[4]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[5] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[5]_i_1__0_n_0 ),
        .Q(num_rd_beats[5]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[6] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[6]_i_1__0_n_0 ),
        .Q(num_rd_beats[6]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[7] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[7]_i_1__0_n_0 ),
        .Q(num_rd_beats[7]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[8] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[8]_i_2__0_n_0 ),
        .Q(num_rd_beats[8]),
        .R(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h80FF)) 
    \num_read_beat[8]_i_1__0 
       (.I0(slot_1_axi_rvalid),
        .I1(slot_1_axi_rready),
        .I2(slot_1_axi_rlast),
        .I3(rst_int_n),
        .O(\num_read_beat[8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \num_read_beat[8]_i_2__0 
       (.I0(slot_1_axi_rvalid),
        .I1(slot_1_axi_rready),
        .I2(slot_1_axi_rlast),
        .O(\num_read_beat[8]_i_2__0_n_0 ));
  FDRE \num_read_beat_reg[0] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__0_n_0 ),
        .D(\num_rd_beats[0]_i_1__0_n_0 ),
        .Q(num_read_beat_reg[0]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  FDRE \num_read_beat_reg[1] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__0_n_0 ),
        .D(\num_rd_beats[1]_i_1__0_n_0 ),
        .Q(num_read_beat_reg[1]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  FDRE \num_read_beat_reg[2] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__0_n_0 ),
        .D(\num_rd_beats[2]_i_1__0_n_0 ),
        .Q(num_read_beat_reg[2]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  FDRE \num_read_beat_reg[3] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__0_n_0 ),
        .D(\num_rd_beats[3]_i_1__0_n_0 ),
        .Q(num_read_beat_reg[3]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  FDRE \num_read_beat_reg[4] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__0_n_0 ),
        .D(\num_rd_beats[4]_i_1__0_n_0 ),
        .Q(num_read_beat_reg[4]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  FDRE \num_read_beat_reg[5] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__0_n_0 ),
        .D(\num_rd_beats[5]_i_1__0_n_0 ),
        .Q(num_read_beat_reg[5]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  FDRE \num_read_beat_reg[6] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__0_n_0 ),
        .D(\num_rd_beats[6]_i_1__0_n_0 ),
        .Q(num_read_beat_reg[6]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  FDRE \num_read_beat_reg[7] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__0_n_0 ),
        .D(\num_rd_beats[7]_i_1__0_n_0 ),
        .Q(num_read_beat_reg[7]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  FDRE \num_read_beat_reg[8] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2__0_n_0 ),
        .D(\num_rd_beats[8]_i_2__0_n_0 ),
        .Q(num_read_beat_reg[8]),
        .R(\num_read_beat[8]_i_1__0_n_0 ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_6 rd_latency_cnt_inst
       (.Data_valid_reg(Data_valid_reg),
        .Ext_Trig_Metric_en_reg(Ext_Trig_Metric_en),
        .Q({rd_latency_cnt_inst_n_0,rd_latency_cnt_inst_n_1,rd_latency_cnt_inst_n_2,rd_latency_cnt_inst_n_3,rd_latency_cnt_inst_n_4,rd_latency_cnt_inst_n_5,rd_latency_cnt_inst_n_6,rd_latency_cnt_inst_n_7,rd_latency_cnt_inst_n_8,rd_latency_cnt_inst_n_9,rd_latency_cnt_inst_n_10,rd_latency_cnt_inst_n_11,rd_latency_cnt_inst_n_12,rd_latency_cnt_inst_n_13,rd_latency_cnt_inst_n_14,rd_latency_cnt_inst_n_15,rd_latency_cnt_inst_n_16,rd_latency_cnt_inst_n_17,rd_latency_cnt_inst_n_18,rd_latency_cnt_inst_n_19,rd_latency_cnt_inst_n_20,rd_latency_cnt_inst_n_21,rd_latency_cnt_inst_n_22,rd_latency_cnt_inst_n_23,rd_latency_cnt_inst_n_24,rd_latency_cnt_inst_n_25,rd_latency_cnt_inst_n_26,rd_latency_cnt_inst_n_27,rd_latency_cnt_inst_n_28,rd_latency_cnt_inst_n_29,rd_latency_cnt_inst_n_30,rd_latency_cnt_inst_n_31,rd_latency_cnt_inst_n_32}),
        .Rd_Lat_Start(Rd_Lat_Start),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .out(out),
        .rst_int_n(rst_int_n));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized5 rd_latency_fifo_inst
       (.E(Rd_Latency_Fifo_Wr_En),
        .First_Read_reg(First_Read_reg),
        .Last_Read_buf(Last_Read_buf),
        .Q(Rd_Latency_Fifo_Wr_Data),
        .Rd_Add_Issue_reg(Rd_Latency_Fifo_Wr_En_reg_0),
        .Rd_Lat_End(Rd_Lat_End),
        .Rd_Lat_Start(Rd_Lat_Start),
        .\Rd_Latency_Fifo_Rd_Data_D1_reg[32] ({rd_latency_fifo_inst_n_4,rd_latency_fifo_inst_n_5,rd_latency_fifo_inst_n_6,rd_latency_fifo_inst_n_7,rd_latency_fifo_inst_n_8,rd_latency_fifo_inst_n_9,rd_latency_fifo_inst_n_10,rd_latency_fifo_inst_n_11,rd_latency_fifo_inst_n_12,rd_latency_fifo_inst_n_13,rd_latency_fifo_inst_n_14,rd_latency_fifo_inst_n_15,rd_latency_fifo_inst_n_16,rd_latency_fifo_inst_n_17,rd_latency_fifo_inst_n_18,rd_latency_fifo_inst_n_19,rd_latency_fifo_inst_n_20,rd_latency_fifo_inst_n_21,rd_latency_fifo_inst_n_22,rd_latency_fifo_inst_n_23,rd_latency_fifo_inst_n_24,rd_latency_fifo_inst_n_25,rd_latency_fifo_inst_n_26,rd_latency_fifo_inst_n_27,rd_latency_fifo_inst_n_28,rd_latency_fifo_inst_n_29,rd_latency_fifo_inst_n_30,rd_latency_fifo_inst_n_31,rd_latency_fifo_inst_n_32,rd_latency_fifo_inst_n_33,rd_latency_fifo_inst_n_34,rd_latency_fifo_inst_n_35,rd_latency_fifo_inst_n_36}),
        .Rd_Latency_Fifo_Rd_En(Rd_Latency_Fifo_Rd_En),
        .Rd_Latency_Fifo_Rd_En_reg(rd_latency_fifo_inst_n_1),
        .Rd_Latency_Fifo_Wr_En_reg(rd_latency_fifo_inst_n_0),
        .Read_Latency_One(Read_Latency_One),
        .Read_Latency_One_D1(Read_Latency_One_D1),
        .Read_Latency_One_D1_reg(rd_latency_fifo_inst_n_2),
        .Read_Latency_One_reg(Read_Latency_One_reg_n_0),
        .Read_going_on_reg(First_Read_reg_i_1__0_n_0),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .rd_latency_end(rd_latency_end),
        .rst_int_n(rst_int_n),
        .slot_1_axi_arready(slot_1_axi_arready),
        .slot_1_axi_arvalid(slot_1_axi_arvalid));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE rst_int_n_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d4_reg[1] ),
        .Q(rst_int_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_10__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[26] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[27] ),
        .O(update_max_Wr_Lat_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_11__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[24] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[25] ),
        .O(update_max_Wr_Lat_i_11__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_13__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[22] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[23] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .O(update_max_Wr_Lat_i_13__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_14__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[20] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[21] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .O(update_max_Wr_Lat_i_14__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_15__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[18] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[19] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .O(update_max_Wr_Lat_i_15__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_16__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[16] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[17] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .O(update_max_Wr_Lat_i_16__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_17__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[22] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[23] ),
        .O(update_max_Wr_Lat_i_17__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_18__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[20] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[21] ),
        .O(update_max_Wr_Lat_i_18__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_19__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[18] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[19] ),
        .O(update_max_Wr_Lat_i_19__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    update_max_Wr_Lat_i_1__0
       (.I0(update_max_Wr_Lat_reg_i_2__0_n_0),
        .I1(F34_Rd_Vld_reg__0),
        .I2(update_max_Wr_Lat),
        .O(update_max_Wr_Lat_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_20__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[16] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[17] ),
        .O(update_max_Wr_Lat_i_20__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_22__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I1(\Accum_i_reg[31]_7 [30]),
        .I2(\Accum_i_reg[31]_7 [31]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .O(update_max_Wr_Lat_i_22__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_23__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I1(\Accum_i_reg[31]_7 [28]),
        .I2(\Accum_i_reg[31]_7 [29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .O(update_max_Wr_Lat_i_23__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_24__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I1(\Accum_i_reg[31]_7 [26]),
        .I2(\Accum_i_reg[31]_7 [27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .O(update_max_Wr_Lat_i_24__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_25__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I1(\Accum_i_reg[31]_7 [24]),
        .I2(\Accum_i_reg[31]_7 [25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .O(update_max_Wr_Lat_i_25__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_26__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I1(\Accum_i_reg[31]_7 [30]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .I3(\Accum_i_reg[31]_7 [31]),
        .O(update_max_Wr_Lat_i_26__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_27__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I1(\Accum_i_reg[31]_7 [28]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .I3(\Accum_i_reg[31]_7 [29]),
        .O(update_max_Wr_Lat_i_27__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_28__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I1(\Accum_i_reg[31]_7 [26]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .I3(\Accum_i_reg[31]_7 [27]),
        .O(update_max_Wr_Lat_i_28__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_29__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I1(\Accum_i_reg[31]_7 [24]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .I3(\Accum_i_reg[31]_7 [25]),
        .O(update_max_Wr_Lat_i_29__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_30__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I1(\Accum_i_reg[31]_7 [22]),
        .I2(\Accum_i_reg[31]_7 [23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .O(update_max_Wr_Lat_i_30__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_31__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I1(\Accum_i_reg[31]_7 [20]),
        .I2(\Accum_i_reg[31]_7 [21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .O(update_max_Wr_Lat_i_31__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_32__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I1(\Accum_i_reg[31]_7 [18]),
        .I2(\Accum_i_reg[31]_7 [19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .O(update_max_Wr_Lat_i_32__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_33__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I1(\Accum_i_reg[31]_7 [16]),
        .I2(\Accum_i_reg[31]_7 [17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .O(update_max_Wr_Lat_i_33__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_34__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I1(\Accum_i_reg[31]_7 [22]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .I3(\Accum_i_reg[31]_7 [23]),
        .O(update_max_Wr_Lat_i_34__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_35__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I1(\Accum_i_reg[31]_7 [20]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .I3(\Accum_i_reg[31]_7 [21]),
        .O(update_max_Wr_Lat_i_35__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_36__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I1(\Accum_i_reg[31]_7 [18]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .I3(\Accum_i_reg[31]_7 [19]),
        .O(update_max_Wr_Lat_i_36__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_37__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I1(\Accum_i_reg[31]_7 [16]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .I3(\Accum_i_reg[31]_7 [17]),
        .O(update_max_Wr_Lat_i_37__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_4__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[30] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[31] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .O(update_max_Wr_Lat_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_5__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[28] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[29] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .O(update_max_Wr_Lat_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_6__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[26] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[27] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .O(update_max_Wr_Lat_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_7__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[24] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[25] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .O(update_max_Wr_Lat_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_8__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[30] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[31] ),
        .O(update_max_Wr_Lat_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_9__0
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[28] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[29] ),
        .O(update_max_Wr_Lat_i_9__0_n_0));
  FDRE update_max_Wr_Lat_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(update_max_Wr_Lat_i_1__0_n_0),
        .Q(update_max_Wr_Lat),
        .R(Wr_cnt_ld));
  CARRY4 update_max_Wr_Lat_reg_i_12__0
       (.CI(update_max_Wr_Lat_reg_i_21__0_n_0),
        .CO({update_max_Wr_Lat_reg_i_12__0_n_0,update_max_Wr_Lat_reg_i_12__0_n_1,update_max_Wr_Lat_reg_i_12__0_n_2,update_max_Wr_Lat_reg_i_12__0_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_22__0_n_0,update_max_Wr_Lat_i_23__0_n_0,update_max_Wr_Lat_i_24__0_n_0,update_max_Wr_Lat_i_25__0_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_12__0_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_26__0_n_0,update_max_Wr_Lat_i_27__0_n_0,update_max_Wr_Lat_i_28__0_n_0,update_max_Wr_Lat_i_29__0_n_0}));
  CARRY4 update_max_Wr_Lat_reg_i_21__0
       (.CI(1'b0),
        .CO({update_max_Wr_Lat_reg_i_21__0_n_0,update_max_Wr_Lat_reg_i_21__0_n_1,update_max_Wr_Lat_reg_i_21__0_n_2,update_max_Wr_Lat_reg_i_21__0_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_30__0_n_0,update_max_Wr_Lat_i_31__0_n_0,update_max_Wr_Lat_i_32__0_n_0,update_max_Wr_Lat_i_33__0_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_21__0_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_34__0_n_0,update_max_Wr_Lat_i_35__0_n_0,update_max_Wr_Lat_i_36__0_n_0,update_max_Wr_Lat_i_37__0_n_0}));
  CARRY4 update_max_Wr_Lat_reg_i_2__0
       (.CI(update_max_Wr_Lat_reg_i_3__0_n_0),
        .CO({update_max_Wr_Lat_reg_i_2__0_n_0,update_max_Wr_Lat_reg_i_2__0_n_1,update_max_Wr_Lat_reg_i_2__0_n_2,update_max_Wr_Lat_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_4__0_n_0,update_max_Wr_Lat_i_5__0_n_0,update_max_Wr_Lat_i_6__0_n_0,update_max_Wr_Lat_i_7__0_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_8__0_n_0,update_max_Wr_Lat_i_9__0_n_0,update_max_Wr_Lat_i_10__0_n_0,update_max_Wr_Lat_i_11__0_n_0}));
  CARRY4 update_max_Wr_Lat_reg_i_3__0
       (.CI(update_max_Wr_Lat_reg_i_12__0_n_0),
        .CO({update_max_Wr_Lat_reg_i_3__0_n_0,update_max_Wr_Lat_reg_i_3__0_n_1,update_max_Wr_Lat_reg_i_3__0_n_2,update_max_Wr_Lat_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_13__0_n_0,update_max_Wr_Lat_i_14__0_n_0,update_max_Wr_Lat_i_15__0_n_0,update_max_Wr_Lat_i_16__0_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_3__0_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_17__0_n_0,update_max_Wr_Lat_i_18__0_n_0,update_max_Wr_Lat_i_19__0_n_0,update_max_Wr_Lat_i_20__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_10__0
       (.I0(\Min_Write_Latency_Int_reg_n_0_[26] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[27] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .O(update_min_Wr_Lat_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_11__0
       (.I0(\Min_Write_Latency_Int_reg_n_0_[24] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[25] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .O(update_min_Wr_Lat_i_11__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_13__0
       (.I0(\Min_Write_Latency_Int_reg_n_0_[22] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[23] ),
        .O(update_min_Wr_Lat_i_13__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_14__0
       (.I0(\Min_Write_Latency_Int_reg_n_0_[20] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[21] ),
        .O(update_min_Wr_Lat_i_14__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_15__0
       (.I0(\Min_Write_Latency_Int_reg_n_0_[18] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[19] ),
        .O(update_min_Wr_Lat_i_15__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_16__0
       (.I0(\Min_Write_Latency_Int_reg_n_0_[16] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[17] ),
        .O(update_min_Wr_Lat_i_16__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_17__0
       (.I0(\Min_Write_Latency_Int_reg_n_0_[22] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[23] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .O(update_min_Wr_Lat_i_17__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_18__0
       (.I0(\Min_Write_Latency_Int_reg_n_0_[20] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[21] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .O(update_min_Wr_Lat_i_18__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_19__0
       (.I0(\Min_Write_Latency_Int_reg_n_0_[18] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[19] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .O(update_min_Wr_Lat_i_19__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    update_min_Wr_Lat_i_1__0
       (.I0(update_min_Wr_Lat_reg_i_2__0_n_0),
        .I1(F34_Rd_Vld_reg__0),
        .I2(update_min_Wr_Lat),
        .O(update_min_Wr_Lat_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_20__0
       (.I0(\Min_Write_Latency_Int_reg_n_0_[16] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[17] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .O(update_min_Wr_Lat_i_20__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_22__0
       (.I0(\Accum_i_reg[31]_7 [14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .I3(\Accum_i_reg[31]_7 [15]),
        .O(update_min_Wr_Lat_i_22__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_23__0
       (.I0(\Accum_i_reg[31]_7 [12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .I3(\Accum_i_reg[31]_7 [13]),
        .O(update_min_Wr_Lat_i_23__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_24__0
       (.I0(\Accum_i_reg[31]_7 [10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .I3(\Accum_i_reg[31]_7 [11]),
        .O(update_min_Wr_Lat_i_24__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_25__0
       (.I0(\Accum_i_reg[31]_7 [8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .I3(\Accum_i_reg[31]_7 [9]),
        .O(update_min_Wr_Lat_i_25__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_26__0
       (.I0(\Accum_i_reg[31]_7 [14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I2(\Accum_i_reg[31]_7 [15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .O(update_min_Wr_Lat_i_26__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_27__0
       (.I0(\Accum_i_reg[31]_7 [12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I2(\Accum_i_reg[31]_7 [13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .O(update_min_Wr_Lat_i_27__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_28__0
       (.I0(\Accum_i_reg[31]_7 [10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I2(\Accum_i_reg[31]_7 [11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .O(update_min_Wr_Lat_i_28__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_29__0
       (.I0(\Accum_i_reg[31]_7 [8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I2(\Accum_i_reg[31]_7 [9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .O(update_min_Wr_Lat_i_29__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_30__0
       (.I0(\Accum_i_reg[31]_7 [6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .I3(\Accum_i_reg[31]_7 [7]),
        .O(update_min_Wr_Lat_i_30__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_31__0
       (.I0(\Accum_i_reg[31]_7 [4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .I3(\Accum_i_reg[31]_7 [5]),
        .O(update_min_Wr_Lat_i_31__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_32__0
       (.I0(\Accum_i_reg[31]_7 [2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .I3(\Accum_i_reg[31]_7 [3]),
        .O(update_min_Wr_Lat_i_32__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_33__0
       (.I0(\Accum_i_reg[31]_7 [0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .I3(\Accum_i_reg[31]_7 [1]),
        .O(update_min_Wr_Lat_i_33__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_34__0
       (.I0(\Accum_i_reg[31]_7 [6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I2(\Accum_i_reg[31]_7 [7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .O(update_min_Wr_Lat_i_34__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_35__0
       (.I0(\Accum_i_reg[31]_7 [4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I2(\Accum_i_reg[31]_7 [5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .O(update_min_Wr_Lat_i_35__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_36__0
       (.I0(\Accum_i_reg[31]_7 [2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I2(\Accum_i_reg[31]_7 [3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .O(update_min_Wr_Lat_i_36__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_37__0
       (.I0(\Accum_i_reg[31]_7 [0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I2(\Accum_i_reg[31]_7 [1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .O(update_min_Wr_Lat_i_37__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_4__0
       (.I0(\Min_Write_Latency_Int_reg_n_0_[30] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[31] ),
        .O(update_min_Wr_Lat_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_5__0
       (.I0(\Min_Write_Latency_Int_reg_n_0_[28] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[29] ),
        .O(update_min_Wr_Lat_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_6__0
       (.I0(\Min_Write_Latency_Int_reg_n_0_[26] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[27] ),
        .O(update_min_Wr_Lat_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_7__0
       (.I0(\Min_Write_Latency_Int_reg_n_0_[24] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[25] ),
        .O(update_min_Wr_Lat_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_8__0
       (.I0(\Min_Write_Latency_Int_reg_n_0_[30] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[31] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .O(update_min_Wr_Lat_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_9__0
       (.I0(\Min_Write_Latency_Int_reg_n_0_[28] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[29] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .O(update_min_Wr_Lat_i_9__0_n_0));
  FDRE update_min_Wr_Lat_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(update_min_Wr_Lat_i_1__0_n_0),
        .Q(update_min_Wr_Lat),
        .R(Wr_cnt_ld));
  CARRY4 update_min_Wr_Lat_reg_i_12__0
       (.CI(update_min_Wr_Lat_reg_i_21__0_n_0),
        .CO({update_min_Wr_Lat_reg_i_12__0_n_0,update_min_Wr_Lat_reg_i_12__0_n_1,update_min_Wr_Lat_reg_i_12__0_n_2,update_min_Wr_Lat_reg_i_12__0_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_22__0_n_0,update_min_Wr_Lat_i_23__0_n_0,update_min_Wr_Lat_i_24__0_n_0,update_min_Wr_Lat_i_25__0_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_12__0_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_26__0_n_0,update_min_Wr_Lat_i_27__0_n_0,update_min_Wr_Lat_i_28__0_n_0,update_min_Wr_Lat_i_29__0_n_0}));
  CARRY4 update_min_Wr_Lat_reg_i_21__0
       (.CI(1'b0),
        .CO({update_min_Wr_Lat_reg_i_21__0_n_0,update_min_Wr_Lat_reg_i_21__0_n_1,update_min_Wr_Lat_reg_i_21__0_n_2,update_min_Wr_Lat_reg_i_21__0_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_30__0_n_0,update_min_Wr_Lat_i_31__0_n_0,update_min_Wr_Lat_i_32__0_n_0,update_min_Wr_Lat_i_33__0_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_21__0_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_34__0_n_0,update_min_Wr_Lat_i_35__0_n_0,update_min_Wr_Lat_i_36__0_n_0,update_min_Wr_Lat_i_37__0_n_0}));
  CARRY4 update_min_Wr_Lat_reg_i_2__0
       (.CI(update_min_Wr_Lat_reg_i_3__0_n_0),
        .CO({update_min_Wr_Lat_reg_i_2__0_n_0,update_min_Wr_Lat_reg_i_2__0_n_1,update_min_Wr_Lat_reg_i_2__0_n_2,update_min_Wr_Lat_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_4__0_n_0,update_min_Wr_Lat_i_5__0_n_0,update_min_Wr_Lat_i_6__0_n_0,update_min_Wr_Lat_i_7__0_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_8__0_n_0,update_min_Wr_Lat_i_9__0_n_0,update_min_Wr_Lat_i_10__0_n_0,update_min_Wr_Lat_i_11__0_n_0}));
  CARRY4 update_min_Wr_Lat_reg_i_3__0
       (.CI(update_min_Wr_Lat_reg_i_12__0_n_0),
        .CO({update_min_Wr_Lat_reg_i_3__0_n_0,update_min_Wr_Lat_reg_i_3__0_n_1,update_min_Wr_Lat_reg_i_3__0_n_2,update_min_Wr_Lat_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_13__0_n_0,update_min_Wr_Lat_i_14__0_n_0,update_min_Wr_Lat_i_15__0_n_0,update_min_Wr_Lat_i_16__0_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_3__0_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_17__0_n_0,update_min_Wr_Lat_i_18__0_n_0,update_min_Wr_Lat_i_19__0_n_0,update_min_Wr_Lat_i_20__0_n_0}));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_7 wr_latency_cnt_inst
       (.Data_valid_reg(Data_valid_reg),
        .Data_valid_reg1(Data_valid_reg1),
        .E(E),
        .Q(Count_Out),
        .SR(Wr_cnt_ld),
        .Wr_Lat_Start(Wr_Lat_Start),
        .core_aclk(core_aclk),
        .rst_int_n(rst_int_n));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    wr_latency_end_d1_i_1__0
       (.I0(First_Write_reg_i_1__0_n_0),
        .I1(First_Write_reg),
        .I2(Wr_Lat_End),
        .I3(Last_Write),
        .I4(Wr_Lat_Start),
        .I5(Last_Write_reg),
        .O(wr_latency_end));
  FDRE wr_latency_end_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_end),
        .Q(wr_latency_end_d1),
        .R(Wr_cnt_ld));
  FDRE wr_latency_start_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_start),
        .Q(wr_latency_start_d1),
        .R(Wr_cnt_ld));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_metric_calc_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile__xdcDup__1
   (Wtrans_Cnt_En,
    Rtrans_Cnt_En,
    Write_Beat_Cnt_En,
    Read_Latency_En,
    Write_Latency_En,
    Rd_Latency_Fifo_Wr_En_reg_0,
    wr_latency_start_d1_reg_0,
    S0_Read_Byte_Cnt_En,
    Ext_Trig_Metric_en,
    \Accum_i_reg[31] ,
    \Accum_i_reg[31]_0 ,
    \Accum_i_reg[28] ,
    \Accum_i_reg[24] ,
    \Accum_i_reg[20] ,
    \Accum_i_reg[16] ,
    \Accum_i_reg[12] ,
    \Accum_i_reg[8] ,
    DI,
    \Accum_i_reg[4] ,
    \Accum_i_reg[31]_1 ,
    Q,
    \Accum_i_reg[31]_2 ,
    \Accum_i_reg[31]_3 ,
    \Accum_i_reg[28]_0 ,
    \Accum_i_reg[24]_0 ,
    \Accum_i_reg[20]_0 ,
    \Accum_i_reg[16]_0 ,
    \Accum_i_reg[12]_0 ,
    \Accum_i_reg[8]_0 ,
    \Accum_i_reg[4]_0 ,
    \Accum_i_reg[4]_1 ,
    \Accum_i_reg[31]_4 ,
    \Max_Read_Latency_Int_reg[30]_0 ,
    S,
    \Accum_i_reg[8]_1 ,
    \Accum_i_reg[12]_1 ,
    \Accum_i_reg[16]_1 ,
    \Accum_i_reg[20]_1 ,
    \Accum_i_reg[24]_1 ,
    \Accum_i_reg[28]_1 ,
    \Accum_i_reg[4]_2 ,
    \Accum_i_reg[8]_2 ,
    \Accum_i_reg[12]_2 ,
    \Accum_i_reg[16]_2 ,
    \Accum_i_reg[20]_2 ,
    \Accum_i_reg[24]_2 ,
    \Accum_i_reg[28]_2 ,
    D,
    \Accum_i_reg[31]_5 ,
    \Accum_i_reg[3] ,
    \Accum_i_reg[7] ,
    \Accum_i_reg[11] ,
    \Accum_i_reg[15] ,
    \Accum_i_reg[19] ,
    \Accum_i_reg[23] ,
    \Accum_i_reg[27] ,
    \Accum_i_reg[3]_0 ,
    \Accum_i_reg[7]_0 ,
    \Accum_i_reg[11]_0 ,
    \Accum_i_reg[15]_0 ,
    \Accum_i_reg[19]_0 ,
    \Accum_i_reg[23]_0 ,
    \Accum_i_reg[27]_0 ,
    \Accum_i_reg[31]_6 ,
    \Accum_i_reg[31]_7 ,
    wr_latency_start,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    Wtrans_Cnt_En0,
    Rtrans_Cnt_En0,
    Write_Beat_Cnt_En10,
    slot_0_axi_arsize,
    slot_0_axi_arready,
    slot_0_axi_arvalid,
    Rd_Lat_Start,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    slot_0_axi_rlast,
    slot_0_axi_wvalid,
    slot_0_axi_wready,
    out,
    E,
    Wr_Lat_Start,
    slot_0_axi_awvalid,
    Wr_Lat_End,
    slot_0_axi_wlast,
    Rd_Lat_End,
    slot_0_axi_awready,
    \Accum_i_reg[31]_8 ,
    \Accum_i_reg[31]_9 ,
    \Accum_i_reg[31]_10 ,
    \Accum_i_reg[31]_11 ,
    \Accum_i_reg[31]_12 ,
    \Accum_i_reg[31]_13 ,
    UNCONN_IN,
    Rd_Lat_Start_CDC_reg,
    slot_0_axi_wstrb);
  output [0:0]Wtrans_Cnt_En;
  output [0:0]Rtrans_Cnt_En;
  output [0:0]Write_Beat_Cnt_En;
  output [0:0]Read_Latency_En;
  output [0:0]Write_Latency_En;
  output Rd_Latency_Fifo_Wr_En_reg_0;
  output wr_latency_start_d1_reg_0;
  output S0_Read_Byte_Cnt_En;
  output Ext_Trig_Metric_en;
  output [2:0]\Accum_i_reg[31] ;
  output [1:0]\Accum_i_reg[31]_0 ;
  output [3:0]\Accum_i_reg[28] ;
  output [3:0]\Accum_i_reg[24] ;
  output [3:0]\Accum_i_reg[20] ;
  output [3:0]\Accum_i_reg[16] ;
  output [3:0]\Accum_i_reg[12] ;
  output [3:0]\Accum_i_reg[8] ;
  output [3:0]DI;
  output \Accum_i_reg[4] ;
  output [3:0]\Accum_i_reg[31]_1 ;
  output [30:0]Q;
  output [2:0]\Accum_i_reg[31]_2 ;
  output [1:0]\Accum_i_reg[31]_3 ;
  output [3:0]\Accum_i_reg[28]_0 ;
  output [3:0]\Accum_i_reg[24]_0 ;
  output [3:0]\Accum_i_reg[20]_0 ;
  output [3:0]\Accum_i_reg[16]_0 ;
  output [3:0]\Accum_i_reg[12]_0 ;
  output [3:0]\Accum_i_reg[8]_0 ;
  output [3:0]\Accum_i_reg[4]_0 ;
  output \Accum_i_reg[4]_1 ;
  output [3:0]\Accum_i_reg[31]_4 ;
  output [30:0]\Max_Read_Latency_Int_reg[30]_0 ;
  output [3:0]S;
  output [3:0]\Accum_i_reg[8]_1 ;
  output [3:0]\Accum_i_reg[12]_1 ;
  output [3:0]\Accum_i_reg[16]_1 ;
  output [3:0]\Accum_i_reg[20]_1 ;
  output [3:0]\Accum_i_reg[24]_1 ;
  output [3:0]\Accum_i_reg[28]_1 ;
  output [3:0]\Accum_i_reg[4]_2 ;
  output [3:0]\Accum_i_reg[8]_2 ;
  output [3:0]\Accum_i_reg[12]_2 ;
  output [3:0]\Accum_i_reg[16]_2 ;
  output [3:0]\Accum_i_reg[20]_2 ;
  output [3:0]\Accum_i_reg[24]_2 ;
  output [3:0]\Accum_i_reg[28]_2 ;
  output [31:0]D;
  output [31:0]\Accum_i_reg[31]_5 ;
  output [3:0]\Accum_i_reg[3] ;
  output [3:0]\Accum_i_reg[7] ;
  output [3:0]\Accum_i_reg[11] ;
  output [3:0]\Accum_i_reg[15] ;
  output [3:0]\Accum_i_reg[19] ;
  output [3:0]\Accum_i_reg[23] ;
  output [3:0]\Accum_i_reg[27] ;
  output [3:0]\Accum_i_reg[3]_0 ;
  output [3:0]\Accum_i_reg[7]_0 ;
  output [3:0]\Accum_i_reg[11]_0 ;
  output [3:0]\Accum_i_reg[15]_0 ;
  output [3:0]\Accum_i_reg[19]_0 ;
  output [3:0]\Accum_i_reg[23]_0 ;
  output [3:0]\Accum_i_reg[27]_0 ;
  output [31:0]\Accum_i_reg[31]_6 ;
  output [31:0]\Accum_i_reg[31]_7 ;
  input wr_latency_start;
  input core_aclk;
  input \s_level_out_bus_d4_reg[1] ;
  input Wtrans_Cnt_En0;
  input Rtrans_Cnt_En0;
  input Write_Beat_Cnt_En10;
  input [2:0]slot_0_axi_arsize;
  input slot_0_axi_arready;
  input slot_0_axi_arvalid;
  input Rd_Lat_Start;
  input slot_0_axi_rvalid;
  input slot_0_axi_rready;
  input slot_0_axi_rlast;
  input slot_0_axi_wvalid;
  input slot_0_axi_wready;
  input [1:0]out;
  input [0:0]E;
  input Wr_Lat_Start;
  input slot_0_axi_awvalid;
  input Wr_Lat_End;
  input slot_0_axi_wlast;
  input Rd_Lat_End;
  input slot_0_axi_awready;
  input [31:0]\Accum_i_reg[31]_8 ;
  input [31:0]\Accum_i_reg[31]_9 ;
  input [31:0]\Accum_i_reg[31]_10 ;
  input [31:0]\Accum_i_reg[31]_11 ;
  input [31:0]\Accum_i_reg[31]_12 ;
  input [31:0]\Accum_i_reg[31]_13 ;
  input [1:0]UNCONN_IN;
  input [0:0]Rd_Lat_Start_CDC_reg;
  input [7:0]slot_0_axi_wstrb;

  wire \Accum_i[11]_i_2_n_0 ;
  wire \Accum_i[11]_i_3_n_0 ;
  wire \Accum_i[11]_i_4_n_0 ;
  wire \Accum_i[11]_i_5_n_0 ;
  wire \Accum_i[11]_i_6_n_0 ;
  wire \Accum_i[11]_i_7_n_0 ;
  wire \Accum_i[11]_i_8_n_0 ;
  wire \Accum_i[11]_i_9_n_0 ;
  wire \Accum_i[15]_i_2_n_0 ;
  wire \Accum_i[15]_i_3_n_0 ;
  wire \Accum_i[15]_i_4_n_0 ;
  wire \Accum_i[15]_i_5_n_0 ;
  wire \Accum_i[15]_i_6_n_0 ;
  wire \Accum_i[15]_i_7_n_0 ;
  wire \Accum_i[15]_i_8_n_0 ;
  wire \Accum_i[15]_i_9_n_0 ;
  wire \Accum_i[19]_i_2__0_n_0 ;
  wire \Accum_i[19]_i_2_n_0 ;
  wire \Accum_i[19]_i_3__0_n_0 ;
  wire \Accum_i[19]_i_3_n_0 ;
  wire \Accum_i[19]_i_4__0_n_0 ;
  wire \Accum_i[19]_i_4_n_0 ;
  wire \Accum_i[19]_i_5__2_n_0 ;
  wire \Accum_i[19]_i_5_n_0 ;
  wire \Accum_i[19]_i_6__0_n_0 ;
  wire \Accum_i[19]_i_6_n_0 ;
  wire \Accum_i[19]_i_7__0_n_0 ;
  wire \Accum_i[19]_i_7_n_0 ;
  wire \Accum_i[19]_i_8_n_0 ;
  wire \Accum_i[19]_i_9_n_0 ;
  wire \Accum_i[23]_i_2__0_n_0 ;
  wire \Accum_i[23]_i_2_n_0 ;
  wire \Accum_i[23]_i_3__0_n_0 ;
  wire \Accum_i[23]_i_3_n_0 ;
  wire \Accum_i[23]_i_4__0_n_0 ;
  wire \Accum_i[23]_i_4_n_0 ;
  wire \Accum_i[23]_i_5__0_n_0 ;
  wire \Accum_i[23]_i_5_n_0 ;
  wire \Accum_i[23]_i_6__0_n_0 ;
  wire \Accum_i[23]_i_6_n_0 ;
  wire \Accum_i[23]_i_7__0_n_0 ;
  wire \Accum_i[23]_i_7_n_0 ;
  wire \Accum_i[23]_i_8__0_n_0 ;
  wire \Accum_i[23]_i_8_n_0 ;
  wire \Accum_i[23]_i_9__0_n_0 ;
  wire \Accum_i[23]_i_9_n_0 ;
  wire \Accum_i[27]_i_2__0_n_0 ;
  wire \Accum_i[27]_i_2_n_0 ;
  wire \Accum_i[27]_i_3__0_n_0 ;
  wire \Accum_i[27]_i_3_n_0 ;
  wire \Accum_i[27]_i_4__0_n_0 ;
  wire \Accum_i[27]_i_4_n_0 ;
  wire \Accum_i[27]_i_5__0_n_0 ;
  wire \Accum_i[27]_i_5_n_0 ;
  wire \Accum_i[27]_i_6__0_n_0 ;
  wire \Accum_i[27]_i_6_n_0 ;
  wire \Accum_i[27]_i_7__0_n_0 ;
  wire \Accum_i[27]_i_7_n_0 ;
  wire \Accum_i[27]_i_8__0_n_0 ;
  wire \Accum_i[27]_i_8_n_0 ;
  wire \Accum_i[27]_i_9__0_n_0 ;
  wire \Accum_i[27]_i_9_n_0 ;
  wire \Accum_i[31]_i_10_n_0 ;
  wire \Accum_i[31]_i_3_n_0 ;
  wire \Accum_i[31]_i_4__0_n_0 ;
  wire \Accum_i[31]_i_4_n_0 ;
  wire \Accum_i[31]_i_5__0_n_0 ;
  wire \Accum_i[31]_i_5_n_0 ;
  wire \Accum_i[31]_i_6__0_n_0 ;
  wire \Accum_i[31]_i_6_n_0 ;
  wire \Accum_i[31]_i_7__0_n_0 ;
  wire \Accum_i[31]_i_7_n_0 ;
  wire \Accum_i[31]_i_8__0_n_0 ;
  wire \Accum_i[31]_i_8_n_0 ;
  wire \Accum_i[31]_i_9__0_n_0 ;
  wire \Accum_i[31]_i_9_n_0 ;
  wire \Accum_i[7]_i_2_n_0 ;
  wire \Accum_i[7]_i_3_n_0 ;
  wire \Accum_i[7]_i_4_n_0 ;
  wire \Accum_i[7]_i_5_n_0 ;
  wire \Accum_i[7]_i_6_n_0 ;
  wire \Accum_i[7]_i_7_n_0 ;
  wire \Accum_i[7]_i_8_n_0 ;
  wire \Accum_i[7]_i_9_n_0 ;
  wire [3:0]\Accum_i_reg[11] ;
  wire [3:0]\Accum_i_reg[11]_0 ;
  wire \Accum_i_reg[11]_i_1__0_n_0 ;
  wire \Accum_i_reg[11]_i_1__0_n_1 ;
  wire \Accum_i_reg[11]_i_1__0_n_2 ;
  wire \Accum_i_reg[11]_i_1__0_n_3 ;
  wire \Accum_i_reg[11]_i_1_n_0 ;
  wire \Accum_i_reg[11]_i_1_n_1 ;
  wire \Accum_i_reg[11]_i_1_n_2 ;
  wire \Accum_i_reg[11]_i_1_n_3 ;
  wire [3:0]\Accum_i_reg[12] ;
  wire [3:0]\Accum_i_reg[12]_0 ;
  wire [3:0]\Accum_i_reg[12]_1 ;
  wire [3:0]\Accum_i_reg[12]_2 ;
  wire [3:0]\Accum_i_reg[15] ;
  wire [3:0]\Accum_i_reg[15]_0 ;
  wire \Accum_i_reg[15]_i_1__0_n_0 ;
  wire \Accum_i_reg[15]_i_1__0_n_1 ;
  wire \Accum_i_reg[15]_i_1__0_n_2 ;
  wire \Accum_i_reg[15]_i_1__0_n_3 ;
  wire \Accum_i_reg[15]_i_1_n_0 ;
  wire \Accum_i_reg[15]_i_1_n_1 ;
  wire \Accum_i_reg[15]_i_1_n_2 ;
  wire \Accum_i_reg[15]_i_1_n_3 ;
  wire [3:0]\Accum_i_reg[16] ;
  wire [3:0]\Accum_i_reg[16]_0 ;
  wire [3:0]\Accum_i_reg[16]_1 ;
  wire [3:0]\Accum_i_reg[16]_2 ;
  wire [3:0]\Accum_i_reg[19] ;
  wire [3:0]\Accum_i_reg[19]_0 ;
  wire \Accum_i_reg[19]_i_1__0_n_0 ;
  wire \Accum_i_reg[19]_i_1__0_n_1 ;
  wire \Accum_i_reg[19]_i_1__0_n_2 ;
  wire \Accum_i_reg[19]_i_1__0_n_3 ;
  wire \Accum_i_reg[19]_i_1_n_0 ;
  wire \Accum_i_reg[19]_i_1_n_1 ;
  wire \Accum_i_reg[19]_i_1_n_2 ;
  wire \Accum_i_reg[19]_i_1_n_3 ;
  wire [3:0]\Accum_i_reg[20] ;
  wire [3:0]\Accum_i_reg[20]_0 ;
  wire [3:0]\Accum_i_reg[20]_1 ;
  wire [3:0]\Accum_i_reg[20]_2 ;
  wire [3:0]\Accum_i_reg[23] ;
  wire [3:0]\Accum_i_reg[23]_0 ;
  wire \Accum_i_reg[23]_i_1__0_n_0 ;
  wire \Accum_i_reg[23]_i_1__0_n_1 ;
  wire \Accum_i_reg[23]_i_1__0_n_2 ;
  wire \Accum_i_reg[23]_i_1__0_n_3 ;
  wire \Accum_i_reg[23]_i_1_n_0 ;
  wire \Accum_i_reg[23]_i_1_n_1 ;
  wire \Accum_i_reg[23]_i_1_n_2 ;
  wire \Accum_i_reg[23]_i_1_n_3 ;
  wire [3:0]\Accum_i_reg[24] ;
  wire [3:0]\Accum_i_reg[24]_0 ;
  wire [3:0]\Accum_i_reg[24]_1 ;
  wire [3:0]\Accum_i_reg[24]_2 ;
  wire [3:0]\Accum_i_reg[27] ;
  wire [3:0]\Accum_i_reg[27]_0 ;
  wire \Accum_i_reg[27]_i_1__0_n_0 ;
  wire \Accum_i_reg[27]_i_1__0_n_1 ;
  wire \Accum_i_reg[27]_i_1__0_n_2 ;
  wire \Accum_i_reg[27]_i_1__0_n_3 ;
  wire \Accum_i_reg[27]_i_1_n_0 ;
  wire \Accum_i_reg[27]_i_1_n_1 ;
  wire \Accum_i_reg[27]_i_1_n_2 ;
  wire \Accum_i_reg[27]_i_1_n_3 ;
  wire [3:0]\Accum_i_reg[28] ;
  wire [3:0]\Accum_i_reg[28]_0 ;
  wire [3:0]\Accum_i_reg[28]_1 ;
  wire [3:0]\Accum_i_reg[28]_2 ;
  wire [2:0]\Accum_i_reg[31] ;
  wire [1:0]\Accum_i_reg[31]_0 ;
  wire [3:0]\Accum_i_reg[31]_1 ;
  wire [31:0]\Accum_i_reg[31]_10 ;
  wire [31:0]\Accum_i_reg[31]_11 ;
  wire [31:0]\Accum_i_reg[31]_12 ;
  wire [31:0]\Accum_i_reg[31]_13 ;
  wire [2:0]\Accum_i_reg[31]_2 ;
  wire [1:0]\Accum_i_reg[31]_3 ;
  wire [3:0]\Accum_i_reg[31]_4 ;
  wire [31:0]\Accum_i_reg[31]_5 ;
  wire [31:0]\Accum_i_reg[31]_6 ;
  wire [31:0]\Accum_i_reg[31]_7 ;
  wire [31:0]\Accum_i_reg[31]_8 ;
  wire [31:0]\Accum_i_reg[31]_9 ;
  wire \Accum_i_reg[31]_i_2_n_1 ;
  wire \Accum_i_reg[31]_i_2_n_2 ;
  wire \Accum_i_reg[31]_i_2_n_3 ;
  wire \Accum_i_reg[31]_i_3_n_1 ;
  wire \Accum_i_reg[31]_i_3_n_2 ;
  wire \Accum_i_reg[31]_i_3_n_3 ;
  wire [3:0]\Accum_i_reg[3] ;
  wire [3:0]\Accum_i_reg[3]_0 ;
  wire \Accum_i_reg[3]_i_1__0_n_0 ;
  wire \Accum_i_reg[3]_i_1__0_n_1 ;
  wire \Accum_i_reg[3]_i_1__0_n_2 ;
  wire \Accum_i_reg[3]_i_1__0_n_3 ;
  wire \Accum_i_reg[3]_i_1_n_0 ;
  wire \Accum_i_reg[3]_i_1_n_1 ;
  wire \Accum_i_reg[3]_i_1_n_2 ;
  wire \Accum_i_reg[3]_i_1_n_3 ;
  wire \Accum_i_reg[4] ;
  wire [3:0]\Accum_i_reg[4]_0 ;
  wire \Accum_i_reg[4]_1 ;
  wire [3:0]\Accum_i_reg[4]_2 ;
  wire [3:0]\Accum_i_reg[7] ;
  wire [3:0]\Accum_i_reg[7]_0 ;
  wire \Accum_i_reg[7]_i_1__0_n_0 ;
  wire \Accum_i_reg[7]_i_1__0_n_1 ;
  wire \Accum_i_reg[7]_i_1__0_n_2 ;
  wire \Accum_i_reg[7]_i_1__0_n_3 ;
  wire \Accum_i_reg[7]_i_1_n_0 ;
  wire \Accum_i_reg[7]_i_1_n_1 ;
  wire \Accum_i_reg[7]_i_1_n_2 ;
  wire \Accum_i_reg[7]_i_1_n_3 ;
  wire [3:0]\Accum_i_reg[8] ;
  wire [3:0]\Accum_i_reg[8]_0 ;
  wire [3:0]\Accum_i_reg[8]_1 ;
  wire [3:0]\Accum_i_reg[8]_2 ;
  wire [32:0]Count_Out;
  wire [31:0]D;
  wire [3:0]DI;
  wire Data_valid_reg;
  wire Data_valid_reg1;
  wire [0:0]E;
  wire Ext_Trig_Metric_en;
  wire [1:0]Ext_Triggers_Sync;
  wire [1:0]Ext_Triggers_Sync_d1;
  wire F34_Rd_En;
  wire F34_Rd_Vld;
  wire F34_Rd_Vld_reg__0;
  wire F34_Rd_Vld_reg_d2;
  wire F34_Rd_Vld_reg_d2_i_1_n_0;
  wire F3_Empty;
  wire F3_WR_LAT_START_n_1;
  wire F3_WR_LAT_START_n_2;
  wire F3_WR_LAT_START_n_3;
  wire F3_WR_LAT_START_n_4;
  wire F3_WR_LAT_START_n_41;
  wire F3_WR_LAT_START_n_42;
  wire F3_WR_LAT_START_n_43;
  wire F3_WR_LAT_START_n_44;
  wire F3_WR_LAT_START_n_45;
  wire F3_WR_LAT_START_n_46;
  wire F3_WR_LAT_START_n_47;
  wire F3_WR_LAT_START_n_48;
  wire F3_WR_LAT_START_n_49;
  wire F3_WR_LAT_START_n_5;
  wire F3_WR_LAT_START_n_50;
  wire F3_WR_LAT_START_n_51;
  wire F3_WR_LAT_START_n_52;
  wire F3_WR_LAT_START_n_53;
  wire F3_WR_LAT_START_n_54;
  wire F3_WR_LAT_START_n_55;
  wire F3_WR_LAT_START_n_56;
  wire F3_WR_LAT_START_n_57;
  wire F3_WR_LAT_START_n_58;
  wire F3_WR_LAT_START_n_59;
  wire F3_WR_LAT_START_n_6;
  wire F3_WR_LAT_START_n_60;
  wire F3_WR_LAT_START_n_61;
  wire F3_WR_LAT_START_n_62;
  wire F3_WR_LAT_START_n_63;
  wire F3_WR_LAT_START_n_64;
  wire F3_WR_LAT_START_n_65;
  wire F3_WR_LAT_START_n_66;
  wire F3_WR_LAT_START_n_67;
  wire F3_WR_LAT_START_n_68;
  wire F3_WR_LAT_START_n_69;
  wire F3_WR_LAT_START_n_7;
  wire F3_WR_LAT_START_n_70;
  wire F3_WR_LAT_START_n_71;
  wire F3_WR_LAT_START_n_72;
  wire F3_WR_LAT_START_n_8;
  wire F4_Empty;
  wire [32:32]F4_Rd_Data;
  wire F4_WR_LAT_END_n_10;
  wire F4_WR_LAT_END_n_11;
  wire F4_WR_LAT_END_n_12;
  wire F4_WR_LAT_END_n_13;
  wire F4_WR_LAT_END_n_14;
  wire F4_WR_LAT_END_n_15;
  wire F4_WR_LAT_END_n_16;
  wire F4_WR_LAT_END_n_17;
  wire F4_WR_LAT_END_n_18;
  wire F4_WR_LAT_END_n_19;
  wire F4_WR_LAT_END_n_2;
  wire F4_WR_LAT_END_n_20;
  wire F4_WR_LAT_END_n_21;
  wire F4_WR_LAT_END_n_22;
  wire F4_WR_LAT_END_n_23;
  wire F4_WR_LAT_END_n_24;
  wire F4_WR_LAT_END_n_25;
  wire F4_WR_LAT_END_n_26;
  wire F4_WR_LAT_END_n_27;
  wire F4_WR_LAT_END_n_28;
  wire F4_WR_LAT_END_n_29;
  wire F4_WR_LAT_END_n_3;
  wire F4_WR_LAT_END_n_30;
  wire F4_WR_LAT_END_n_31;
  wire F4_WR_LAT_END_n_32;
  wire F4_WR_LAT_END_n_33;
  wire F4_WR_LAT_END_n_34;
  wire F4_WR_LAT_END_n_35;
  wire F4_WR_LAT_END_n_36;
  wire F4_WR_LAT_END_n_37;
  wire F4_WR_LAT_END_n_38;
  wire F4_WR_LAT_END_n_39;
  wire F4_WR_LAT_END_n_4;
  wire F4_WR_LAT_END_n_40;
  wire F4_WR_LAT_END_n_41;
  wire F4_WR_LAT_END_n_42;
  wire F4_WR_LAT_END_n_43;
  wire F4_WR_LAT_END_n_44;
  wire F4_WR_LAT_END_n_45;
  wire F4_WR_LAT_END_n_46;
  wire F4_WR_LAT_END_n_47;
  wire F4_WR_LAT_END_n_48;
  wire F4_WR_LAT_END_n_49;
  wire F4_WR_LAT_END_n_5;
  wire F4_WR_LAT_END_n_50;
  wire F4_WR_LAT_END_n_51;
  wire F4_WR_LAT_END_n_52;
  wire F4_WR_LAT_END_n_53;
  wire F4_WR_LAT_END_n_54;
  wire F4_WR_LAT_END_n_55;
  wire F4_WR_LAT_END_n_56;
  wire F4_WR_LAT_END_n_57;
  wire F4_WR_LAT_END_n_58;
  wire F4_WR_LAT_END_n_59;
  wire F4_WR_LAT_END_n_60;
  wire F4_WR_LAT_END_n_61;
  wire F4_WR_LAT_END_n_62;
  wire F4_WR_LAT_END_n_63;
  wire F4_WR_LAT_END_n_64;
  wire F4_WR_LAT_END_n_65;
  wire F4_WR_LAT_END_n_66;
  wire F4_WR_LAT_END_n_7;
  wire F4_WR_LAT_END_n_8;
  wire F4_WR_LAT_END_n_9;
  wire First_Read_reg;
  wire First_Read_reg_i_1_n_0;
  wire First_Write_reg;
  wire First_Write_reg_i_1_n_0;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 ;
  wire \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0] ;
  wire \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1] ;
  wire \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2] ;
  wire \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[3] ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ;
  wire \GEN_acc[0].acc_inst_0/Accum_i[3]_i_2_n_0 ;
  wire \GEN_acc[0].acc_inst_0/Accum_i[3]_i_3_n_0 ;
  wire \GEN_acc[0].acc_inst_0/Accum_i[3]_i_4_n_0 ;
  wire \GEN_acc[0].acc_inst_0/Accum_i[3]_i_5_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[11]_i_2_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[11]_i_3_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[11]_i_4_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[11]_i_5_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[15]_i_2_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[15]_i_3_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[15]_i_4_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[15]_i_5_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[19]_i_8_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[3]_i_2_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[3]_i_3_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[3]_i_4_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[3]_i_5_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[7]_i_2_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[7]_i_3_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[7]_i_4_n_0 ;
  wire \GEN_acc[3].acc_inst_0/Accum_i[7]_i_5_n_0 ;
  wire Last_Read;
  wire Last_Read_buf;
  wire Last_Write;
  wire Last_Write_reg;
  wire Max_Read_Latency_Int0;
  wire Max_Read_Latency_Int1;
  wire \Max_Read_Latency_Int[31]_i_10_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_11_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_13_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_14_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_15_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_16_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_17_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_18_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_19_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_20_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_22_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_23_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_24_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_25_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_26_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_27_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_28_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_29_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_30_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_31_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_32_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_33_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_34_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_35_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_36_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_37_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_4_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_5_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_6_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_7_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_8_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_9_n_0 ;
  wire [30:0]\Max_Read_Latency_Int_reg[30]_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_12_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_21_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_3 ;
  wire \Max_Read_Latency_Int_reg_n_0_[16] ;
  wire \Max_Read_Latency_Int_reg_n_0_[17] ;
  wire \Max_Read_Latency_Int_reg_n_0_[18] ;
  wire \Max_Read_Latency_Int_reg_n_0_[19] ;
  wire \Max_Read_Latency_Int_reg_n_0_[20] ;
  wire \Max_Read_Latency_Int_reg_n_0_[21] ;
  wire \Max_Read_Latency_Int_reg_n_0_[22] ;
  wire \Max_Read_Latency_Int_reg_n_0_[23] ;
  wire \Max_Read_Latency_Int_reg_n_0_[24] ;
  wire \Max_Read_Latency_Int_reg_n_0_[25] ;
  wire \Max_Read_Latency_Int_reg_n_0_[26] ;
  wire \Max_Read_Latency_Int_reg_n_0_[27] ;
  wire \Max_Read_Latency_Int_reg_n_0_[28] ;
  wire \Max_Read_Latency_Int_reg_n_0_[29] ;
  wire \Max_Read_Latency_Int_reg_n_0_[30] ;
  wire \Max_Read_Latency_Int_reg_n_0_[31] ;
  wire Max_Write_Latency_Int0;
  wire \Max_Write_Latency_Int_reg_n_0_[16] ;
  wire \Max_Write_Latency_Int_reg_n_0_[17] ;
  wire \Max_Write_Latency_Int_reg_n_0_[18] ;
  wire \Max_Write_Latency_Int_reg_n_0_[19] ;
  wire \Max_Write_Latency_Int_reg_n_0_[20] ;
  wire \Max_Write_Latency_Int_reg_n_0_[21] ;
  wire \Max_Write_Latency_Int_reg_n_0_[22] ;
  wire \Max_Write_Latency_Int_reg_n_0_[23] ;
  wire \Max_Write_Latency_Int_reg_n_0_[24] ;
  wire \Max_Write_Latency_Int_reg_n_0_[25] ;
  wire \Max_Write_Latency_Int_reg_n_0_[26] ;
  wire \Max_Write_Latency_Int_reg_n_0_[27] ;
  wire \Max_Write_Latency_Int_reg_n_0_[28] ;
  wire \Max_Write_Latency_Int_reg_n_0_[29] ;
  wire \Max_Write_Latency_Int_reg_n_0_[30] ;
  wire \Max_Write_Latency_Int_reg_n_0_[31] ;
  wire Min_Read_Latency_Int0;
  wire Min_Read_Latency_Int1;
  wire \Min_Read_Latency_Int[31]_i_10_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_11_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_13_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_14_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_15_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_16_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_17_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_18_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_19_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_20_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_22_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_23_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_24_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_25_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_26_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_27_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_28_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_29_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_30_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_31_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_32_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_33_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_34_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_35_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_36_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_37_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_4_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_5_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_6_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_7_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_8_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_9_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_12_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_21_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_3 ;
  wire \Min_Read_Latency_Int_reg_n_0_[16] ;
  wire \Min_Read_Latency_Int_reg_n_0_[17] ;
  wire \Min_Read_Latency_Int_reg_n_0_[18] ;
  wire \Min_Read_Latency_Int_reg_n_0_[19] ;
  wire \Min_Read_Latency_Int_reg_n_0_[20] ;
  wire \Min_Read_Latency_Int_reg_n_0_[21] ;
  wire \Min_Read_Latency_Int_reg_n_0_[22] ;
  wire \Min_Read_Latency_Int_reg_n_0_[23] ;
  wire \Min_Read_Latency_Int_reg_n_0_[24] ;
  wire \Min_Read_Latency_Int_reg_n_0_[25] ;
  wire \Min_Read_Latency_Int_reg_n_0_[26] ;
  wire \Min_Read_Latency_Int_reg_n_0_[27] ;
  wire \Min_Read_Latency_Int_reg_n_0_[28] ;
  wire \Min_Read_Latency_Int_reg_n_0_[29] ;
  wire \Min_Read_Latency_Int_reg_n_0_[30] ;
  wire \Min_Read_Latency_Int_reg_n_0_[31] ;
  wire Min_Write_Latency_Int0;
  wire \Min_Write_Latency_Int_reg_n_0_[16] ;
  wire \Min_Write_Latency_Int_reg_n_0_[17] ;
  wire \Min_Write_Latency_Int_reg_n_0_[18] ;
  wire \Min_Write_Latency_Int_reg_n_0_[19] ;
  wire \Min_Write_Latency_Int_reg_n_0_[20] ;
  wire \Min_Write_Latency_Int_reg_n_0_[21] ;
  wire \Min_Write_Latency_Int_reg_n_0_[22] ;
  wire \Min_Write_Latency_Int_reg_n_0_[23] ;
  wire \Min_Write_Latency_Int_reg_n_0_[24] ;
  wire \Min_Write_Latency_Int_reg_n_0_[25] ;
  wire \Min_Write_Latency_Int_reg_n_0_[26] ;
  wire \Min_Write_Latency_Int_reg_n_0_[27] ;
  wire \Min_Write_Latency_Int_reg_n_0_[28] ;
  wire \Min_Write_Latency_Int_reg_n_0_[29] ;
  wire \Min_Write_Latency_Int_reg_n_0_[30] ;
  wire \Min_Write_Latency_Int_reg_n_0_[31] ;
  wire No_Rd_Ready_i_1_n_0;
  wire No_Rd_Ready_reg_n_0;
  wire No_Wr_Ready_i_1_n_0;
  wire No_Wr_Ready_reg_n_0;
  wire [30:0]Q;
  wire Rd_Add_Issue_i_1_n_0;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire [0:0]Rd_Lat_Start_CDC_reg;
  wire [32:32]Rd_Latency_Fifo_Rd_Data_D1;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ;
  wire Rd_Latency_Fifo_Rd_En;
  wire Rd_Latency_Fifo_Rd_En_D1;
  wire Rd_Latency_Fifo_Rd_En_i_3_n_0;
  wire [32:0]Rd_Latency_Fifo_Wr_Data;
  wire Rd_Latency_Fifo_Wr_En;
  wire Rd_Latency_Fifo_Wr_En_reg_0;
  wire [16:0]Read_Byte_Cnt0;
  wire [32:0]Read_Latency_Cnt_Out_D1;
  wire [32:32]Read_Latency_Cnt_Out_D2;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[0] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[10] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[11] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[12] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[13] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[14] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[15] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[16] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[17] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[18] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[19] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[1] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[20] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[21] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[22] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[23] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[24] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[25] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[26] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[27] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[28] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[29] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[2] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[30] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[31] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[3] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[4] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[5] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[6] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[7] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[8] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[9] ;
  wire [0:0]Read_Latency_En;
  wire Read_Latency_En_Int1_out;
  wire [31:31]Read_Latency_Int;
  wire [31:0]Read_Latency_Int1_in;
  wire \Read_Latency_Int[0]_i_1_n_0 ;
  wire \Read_Latency_Int[11]_i_2_n_0 ;
  wire \Read_Latency_Int[11]_i_3_n_0 ;
  wire \Read_Latency_Int[11]_i_4_n_0 ;
  wire \Read_Latency_Int[11]_i_5_n_0 ;
  wire \Read_Latency_Int[11]_i_6_n_0 ;
  wire \Read_Latency_Int[11]_i_7_n_0 ;
  wire \Read_Latency_Int[11]_i_8_n_0 ;
  wire \Read_Latency_Int[11]_i_9_n_0 ;
  wire \Read_Latency_Int[15]_i_2_n_0 ;
  wire \Read_Latency_Int[15]_i_3_n_0 ;
  wire \Read_Latency_Int[15]_i_4_n_0 ;
  wire \Read_Latency_Int[15]_i_5_n_0 ;
  wire \Read_Latency_Int[15]_i_6_n_0 ;
  wire \Read_Latency_Int[15]_i_7_n_0 ;
  wire \Read_Latency_Int[15]_i_8_n_0 ;
  wire \Read_Latency_Int[15]_i_9_n_0 ;
  wire \Read_Latency_Int[19]_i_2_n_0 ;
  wire \Read_Latency_Int[19]_i_3_n_0 ;
  wire \Read_Latency_Int[19]_i_4_n_0 ;
  wire \Read_Latency_Int[19]_i_5_n_0 ;
  wire \Read_Latency_Int[19]_i_6_n_0 ;
  wire \Read_Latency_Int[19]_i_7_n_0 ;
  wire \Read_Latency_Int[19]_i_8_n_0 ;
  wire \Read_Latency_Int[19]_i_9_n_0 ;
  wire \Read_Latency_Int[23]_i_2_n_0 ;
  wire \Read_Latency_Int[23]_i_3_n_0 ;
  wire \Read_Latency_Int[23]_i_4_n_0 ;
  wire \Read_Latency_Int[23]_i_5_n_0 ;
  wire \Read_Latency_Int[23]_i_6_n_0 ;
  wire \Read_Latency_Int[23]_i_7_n_0 ;
  wire \Read_Latency_Int[23]_i_8_n_0 ;
  wire \Read_Latency_Int[23]_i_9_n_0 ;
  wire \Read_Latency_Int[27]_i_2_n_0 ;
  wire \Read_Latency_Int[27]_i_3_n_0 ;
  wire \Read_Latency_Int[27]_i_4_n_0 ;
  wire \Read_Latency_Int[27]_i_5_n_0 ;
  wire \Read_Latency_Int[27]_i_6_n_0 ;
  wire \Read_Latency_Int[27]_i_7_n_0 ;
  wire \Read_Latency_Int[27]_i_8_n_0 ;
  wire \Read_Latency_Int[27]_i_9_n_0 ;
  wire \Read_Latency_Int[31]_i_12_n_0 ;
  wire \Read_Latency_Int[31]_i_13_n_0 ;
  wire \Read_Latency_Int[31]_i_14_n_0 ;
  wire \Read_Latency_Int[31]_i_15_n_0 ;
  wire \Read_Latency_Int[31]_i_16_n_0 ;
  wire \Read_Latency_Int[31]_i_17_n_0 ;
  wire \Read_Latency_Int[31]_i_18_n_0 ;
  wire \Read_Latency_Int[31]_i_19_n_0 ;
  wire \Read_Latency_Int[31]_i_21_n_0 ;
  wire \Read_Latency_Int[31]_i_22_n_0 ;
  wire \Read_Latency_Int[31]_i_23_n_0 ;
  wire \Read_Latency_Int[31]_i_24_n_0 ;
  wire \Read_Latency_Int[31]_i_25_n_0 ;
  wire \Read_Latency_Int[31]_i_26_n_0 ;
  wire \Read_Latency_Int[31]_i_27_n_0 ;
  wire \Read_Latency_Int[31]_i_28_n_0 ;
  wire \Read_Latency_Int[31]_i_30_n_0 ;
  wire \Read_Latency_Int[31]_i_31_n_0 ;
  wire \Read_Latency_Int[31]_i_32_n_0 ;
  wire \Read_Latency_Int[31]_i_33_n_0 ;
  wire \Read_Latency_Int[31]_i_34_n_0 ;
  wire \Read_Latency_Int[31]_i_35_n_0 ;
  wire \Read_Latency_Int[31]_i_36_n_0 ;
  wire \Read_Latency_Int[31]_i_37_n_0 ;
  wire \Read_Latency_Int[31]_i_38_n_0 ;
  wire \Read_Latency_Int[31]_i_39_n_0 ;
  wire \Read_Latency_Int[31]_i_3_n_0 ;
  wire \Read_Latency_Int[31]_i_40_n_0 ;
  wire \Read_Latency_Int[31]_i_41_n_0 ;
  wire \Read_Latency_Int[31]_i_42_n_0 ;
  wire \Read_Latency_Int[31]_i_43_n_0 ;
  wire \Read_Latency_Int[31]_i_44_n_0 ;
  wire \Read_Latency_Int[31]_i_45_n_0 ;
  wire \Read_Latency_Int[31]_i_4_n_0 ;
  wire \Read_Latency_Int[31]_i_5_n_0 ;
  wire \Read_Latency_Int[31]_i_6_n_0 ;
  wire \Read_Latency_Int[31]_i_7_n_0 ;
  wire \Read_Latency_Int[31]_i_8_n_0 ;
  wire \Read_Latency_Int[31]_i_9_n_0 ;
  wire \Read_Latency_Int[3]_i_2_n_0 ;
  wire \Read_Latency_Int[3]_i_3_n_0 ;
  wire \Read_Latency_Int[3]_i_4_n_0 ;
  wire \Read_Latency_Int[3]_i_5_n_0 ;
  wire \Read_Latency_Int[3]_i_6_n_0 ;
  wire \Read_Latency_Int[3]_i_7_n_0 ;
  wire \Read_Latency_Int[3]_i_8_n_0 ;
  wire \Read_Latency_Int[3]_i_9_n_0 ;
  wire \Read_Latency_Int[7]_i_2_n_0 ;
  wire \Read_Latency_Int[7]_i_3_n_0 ;
  wire \Read_Latency_Int[7]_i_4_n_0 ;
  wire \Read_Latency_Int[7]_i_5_n_0 ;
  wire \Read_Latency_Int[7]_i_6_n_0 ;
  wire \Read_Latency_Int[7]_i_7_n_0 ;
  wire \Read_Latency_Int[7]_i_8_n_0 ;
  wire \Read_Latency_Int[7]_i_9_n_0 ;
  wire \Read_Latency_Int_reg[11]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[11]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[11]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[11]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[19]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[19]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[19]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[19]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[27]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[27]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[27]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[27]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_10_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_10_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_10_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_10_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_11_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_11_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_11_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_11_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_20_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_20_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_20_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_20_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_29_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_29_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_29_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_29_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_3 ;
  wire \Read_Latency_Int_reg[3]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[3]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[3]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[3]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_3 ;
  wire Read_Latency_One;
  wire Read_Latency_One_D1;
  wire Read_Latency_One_reg_n_0;
  wire Read_going_on;
  wire Read_going_on_i_1_n_0;
  wire [0:0]Rtrans_Cnt_En;
  wire Rtrans_Cnt_En0;
  wire [3:0]S;
  wire [16:0]S0_Read_Byte_Cnt;
  wire S0_Read_Byte_Cnt_En;
  wire [31:31]S0_Read_Latency;
  wire [3:0]S0_Write_Byte_Cnt;
  wire [31:31]S0_Write_Latency;
  wire [1:0]UNCONN_IN;
  wire Wr_Add_Issue_i_1_n_0;
  wire [31:0]Wr_Lat_Cnt_Diff_reg;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  wire Wr_cnt_ld;
  wire [0:0]Write_Beat_Cnt_En;
  wire Write_Beat_Cnt_En1;
  wire Write_Beat_Cnt_En10;
  wire [0:0]Write_Latency_En;
  wire Write_Latency_En_Int;
  wire Write_going_on;
  wire Write_going_on_i_1_n_0;
  wire [0:0]Wtrans_Cnt_En;
  wire Wtrans_Cnt_En0;
  wire core_aclk;
  wire [2:0]count_40_return;
  wire [2:2]count_4_return;
  wire ext_trig_cdc_sync_n_2;
  wire mem_reg_0_31_0_5_i_2_n_0;
  wire mem_reg_0_31_0_5_i_4_n_0;
  wire mem_reg_0_31_0_5_i_5_n_0;
  wire [8:0]num_rd_beats;
  wire \num_rd_beats[0]_i_1_n_0 ;
  wire \num_rd_beats[1]_i_1_n_0 ;
  wire \num_rd_beats[2]_i_1_n_0 ;
  wire \num_rd_beats[3]_i_1_n_0 ;
  wire \num_rd_beats[4]_i_1_n_0 ;
  wire \num_rd_beats[5]_i_1_n_0 ;
  wire \num_rd_beats[6]_i_1_n_0 ;
  wire \num_rd_beats[7]_i_1_n_0 ;
  wire \num_rd_beats[8]_i_2_n_0 ;
  wire \num_rd_beats[8]_i_3_n_0 ;
  wire \num_read_beat[8]_i_1_n_0 ;
  wire \num_read_beat[8]_i_2_n_0 ;
  wire [8:0]num_read_beat_reg__0;
  wire [1:0]out;
  wire rd_latency_cnt_inst_n_0;
  wire rd_latency_cnt_inst_n_1;
  wire rd_latency_cnt_inst_n_10;
  wire rd_latency_cnt_inst_n_11;
  wire rd_latency_cnt_inst_n_12;
  wire rd_latency_cnt_inst_n_13;
  wire rd_latency_cnt_inst_n_14;
  wire rd_latency_cnt_inst_n_15;
  wire rd_latency_cnt_inst_n_16;
  wire rd_latency_cnt_inst_n_17;
  wire rd_latency_cnt_inst_n_18;
  wire rd_latency_cnt_inst_n_19;
  wire rd_latency_cnt_inst_n_2;
  wire rd_latency_cnt_inst_n_20;
  wire rd_latency_cnt_inst_n_21;
  wire rd_latency_cnt_inst_n_22;
  wire rd_latency_cnt_inst_n_23;
  wire rd_latency_cnt_inst_n_24;
  wire rd_latency_cnt_inst_n_25;
  wire rd_latency_cnt_inst_n_26;
  wire rd_latency_cnt_inst_n_27;
  wire rd_latency_cnt_inst_n_28;
  wire rd_latency_cnt_inst_n_29;
  wire rd_latency_cnt_inst_n_3;
  wire rd_latency_cnt_inst_n_30;
  wire rd_latency_cnt_inst_n_31;
  wire rd_latency_cnt_inst_n_32;
  wire rd_latency_cnt_inst_n_4;
  wire rd_latency_cnt_inst_n_5;
  wire rd_latency_cnt_inst_n_6;
  wire rd_latency_cnt_inst_n_7;
  wire rd_latency_cnt_inst_n_8;
  wire rd_latency_cnt_inst_n_9;
  wire rd_latency_end;
  wire rd_latency_fifo_inst_n_0;
  wire rd_latency_fifo_inst_n_1;
  wire rd_latency_fifo_inst_n_10;
  wire rd_latency_fifo_inst_n_11;
  wire rd_latency_fifo_inst_n_12;
  wire rd_latency_fifo_inst_n_13;
  wire rd_latency_fifo_inst_n_14;
  wire rd_latency_fifo_inst_n_15;
  wire rd_latency_fifo_inst_n_16;
  wire rd_latency_fifo_inst_n_17;
  wire rd_latency_fifo_inst_n_18;
  wire rd_latency_fifo_inst_n_19;
  wire rd_latency_fifo_inst_n_2;
  wire rd_latency_fifo_inst_n_20;
  wire rd_latency_fifo_inst_n_21;
  wire rd_latency_fifo_inst_n_22;
  wire rd_latency_fifo_inst_n_23;
  wire rd_latency_fifo_inst_n_24;
  wire rd_latency_fifo_inst_n_25;
  wire rd_latency_fifo_inst_n_26;
  wire rd_latency_fifo_inst_n_27;
  wire rd_latency_fifo_inst_n_28;
  wire rd_latency_fifo_inst_n_29;
  wire rd_latency_fifo_inst_n_30;
  wire rd_latency_fifo_inst_n_31;
  wire rd_latency_fifo_inst_n_32;
  wire rd_latency_fifo_inst_n_33;
  wire rd_latency_fifo_inst_n_34;
  wire rd_latency_fifo_inst_n_35;
  wire rd_latency_fifo_inst_n_36;
  wire rd_latency_fifo_inst_n_4;
  wire rd_latency_fifo_inst_n_5;
  wire rd_latency_fifo_inst_n_6;
  wire rd_latency_fifo_inst_n_7;
  wire rd_latency_fifo_inst_n_8;
  wire rd_latency_fifo_inst_n_9;
  (* MAX_FANOUT = "300" *) (* RTL_MAX_FANOUT = "found" *) wire rst_int_n;
  wire \s_level_out_bus_d4_reg[1] ;
  wire slot_0_axi_arready;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire slot_0_axi_awready;
  wire slot_0_axi_awvalid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire slot_0_axi_wlast;
  wire slot_0_axi_wready;
  wire [7:0]slot_0_axi_wstrb;
  wire slot_0_axi_wvalid;
  wire update_max_Wr_Lat;
  wire update_max_Wr_Lat_i_10_n_0;
  wire update_max_Wr_Lat_i_11_n_0;
  wire update_max_Wr_Lat_i_13_n_0;
  wire update_max_Wr_Lat_i_14_n_0;
  wire update_max_Wr_Lat_i_15_n_0;
  wire update_max_Wr_Lat_i_16_n_0;
  wire update_max_Wr_Lat_i_17_n_0;
  wire update_max_Wr_Lat_i_18_n_0;
  wire update_max_Wr_Lat_i_19_n_0;
  wire update_max_Wr_Lat_i_1_n_0;
  wire update_max_Wr_Lat_i_20_n_0;
  wire update_max_Wr_Lat_i_22_n_0;
  wire update_max_Wr_Lat_i_23_n_0;
  wire update_max_Wr_Lat_i_24_n_0;
  wire update_max_Wr_Lat_i_25_n_0;
  wire update_max_Wr_Lat_i_26_n_0;
  wire update_max_Wr_Lat_i_27_n_0;
  wire update_max_Wr_Lat_i_28_n_0;
  wire update_max_Wr_Lat_i_29_n_0;
  wire update_max_Wr_Lat_i_30_n_0;
  wire update_max_Wr_Lat_i_31_n_0;
  wire update_max_Wr_Lat_i_32_n_0;
  wire update_max_Wr_Lat_i_33_n_0;
  wire update_max_Wr_Lat_i_34_n_0;
  wire update_max_Wr_Lat_i_35_n_0;
  wire update_max_Wr_Lat_i_36_n_0;
  wire update_max_Wr_Lat_i_37_n_0;
  wire update_max_Wr_Lat_i_4_n_0;
  wire update_max_Wr_Lat_i_5_n_0;
  wire update_max_Wr_Lat_i_6_n_0;
  wire update_max_Wr_Lat_i_7_n_0;
  wire update_max_Wr_Lat_i_8_n_0;
  wire update_max_Wr_Lat_i_9_n_0;
  wire update_max_Wr_Lat_reg_i_12_n_0;
  wire update_max_Wr_Lat_reg_i_12_n_1;
  wire update_max_Wr_Lat_reg_i_12_n_2;
  wire update_max_Wr_Lat_reg_i_12_n_3;
  wire update_max_Wr_Lat_reg_i_21_n_0;
  wire update_max_Wr_Lat_reg_i_21_n_1;
  wire update_max_Wr_Lat_reg_i_21_n_2;
  wire update_max_Wr_Lat_reg_i_21_n_3;
  wire update_max_Wr_Lat_reg_i_2_n_0;
  wire update_max_Wr_Lat_reg_i_2_n_1;
  wire update_max_Wr_Lat_reg_i_2_n_2;
  wire update_max_Wr_Lat_reg_i_2_n_3;
  wire update_max_Wr_Lat_reg_i_3_n_0;
  wire update_max_Wr_Lat_reg_i_3_n_1;
  wire update_max_Wr_Lat_reg_i_3_n_2;
  wire update_max_Wr_Lat_reg_i_3_n_3;
  wire update_min_Wr_Lat;
  wire update_min_Wr_Lat_i_10_n_0;
  wire update_min_Wr_Lat_i_11_n_0;
  wire update_min_Wr_Lat_i_13_n_0;
  wire update_min_Wr_Lat_i_14_n_0;
  wire update_min_Wr_Lat_i_15_n_0;
  wire update_min_Wr_Lat_i_16_n_0;
  wire update_min_Wr_Lat_i_17_n_0;
  wire update_min_Wr_Lat_i_18_n_0;
  wire update_min_Wr_Lat_i_19_n_0;
  wire update_min_Wr_Lat_i_1_n_0;
  wire update_min_Wr_Lat_i_20_n_0;
  wire update_min_Wr_Lat_i_22_n_0;
  wire update_min_Wr_Lat_i_23_n_0;
  wire update_min_Wr_Lat_i_24_n_0;
  wire update_min_Wr_Lat_i_25_n_0;
  wire update_min_Wr_Lat_i_26_n_0;
  wire update_min_Wr_Lat_i_27_n_0;
  wire update_min_Wr_Lat_i_28_n_0;
  wire update_min_Wr_Lat_i_29_n_0;
  wire update_min_Wr_Lat_i_30_n_0;
  wire update_min_Wr_Lat_i_31_n_0;
  wire update_min_Wr_Lat_i_32_n_0;
  wire update_min_Wr_Lat_i_33_n_0;
  wire update_min_Wr_Lat_i_34_n_0;
  wire update_min_Wr_Lat_i_35_n_0;
  wire update_min_Wr_Lat_i_36_n_0;
  wire update_min_Wr_Lat_i_37_n_0;
  wire update_min_Wr_Lat_i_4_n_0;
  wire update_min_Wr_Lat_i_5_n_0;
  wire update_min_Wr_Lat_i_6_n_0;
  wire update_min_Wr_Lat_i_7_n_0;
  wire update_min_Wr_Lat_i_8_n_0;
  wire update_min_Wr_Lat_i_9_n_0;
  wire update_min_Wr_Lat_reg_i_12_n_0;
  wire update_min_Wr_Lat_reg_i_12_n_1;
  wire update_min_Wr_Lat_reg_i_12_n_2;
  wire update_min_Wr_Lat_reg_i_12_n_3;
  wire update_min_Wr_Lat_reg_i_21_n_0;
  wire update_min_Wr_Lat_reg_i_21_n_1;
  wire update_min_Wr_Lat_reg_i_21_n_2;
  wire update_min_Wr_Lat_reg_i_21_n_3;
  wire update_min_Wr_Lat_reg_i_2_n_0;
  wire update_min_Wr_Lat_reg_i_2_n_1;
  wire update_min_Wr_Lat_reg_i_2_n_2;
  wire update_min_Wr_Lat_reg_i_2_n_3;
  wire update_min_Wr_Lat_reg_i_3_n_0;
  wire update_min_Wr_Lat_reg_i_3_n_1;
  wire update_min_Wr_Lat_reg_i_3_n_2;
  wire update_min_Wr_Lat_reg_i_3_n_3;
  wire [3:0]wr_byte_cnt;
  wire wr_latency_end;
  wire wr_latency_end_d1;
  wire wr_latency_start;
  wire wr_latency_start_d1;
  wire wr_latency_start_d1_reg_0;
  wire [3:3]\NLW_Accum_i_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[31]_i_3_CO_UNCONNECTED ;
  wire [2:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED ;
  wire [3:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED ;
  wire [3:1]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_Max_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_Min_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_Read_Latency_Int_reg[31]_i_29_O_UNCONNECTED ;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_12_O_UNCONNECTED;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_21_O_UNCONNECTED;
  wire [3:0]NLW_update_max_Wr_Lat_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_12_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_21_O_UNCONNECTED;
  wire [3:0]NLW_update_min_Wr_Lat_reg_i_3_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_2 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [11]),
        .O(\Accum_i[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [10]),
        .O(\Accum_i[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_4 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [9]),
        .O(\Accum_i[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_5 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [8]),
        .O(\Accum_i[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_6 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [11]),
        .O(\Accum_i[11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_7 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [10]),
        .O(\Accum_i[11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_8 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [9]),
        .O(\Accum_i[11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[11]_i_9 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [8]),
        .O(\Accum_i[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_2 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [15]),
        .O(\Accum_i[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [14]),
        .O(\Accum_i[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_4 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [13]),
        .O(\Accum_i[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_5 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [12]),
        .O(\Accum_i[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_6 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [15]),
        .O(\Accum_i[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_7 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [14]),
        .O(\Accum_i[15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_8 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [13]),
        .O(\Accum_i[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[15]_i_9 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [12]),
        .O(\Accum_i[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_2 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [19]),
        .O(\Accum_i[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_2__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [19]),
        .O(\Accum_i[19]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [18]),
        .O(\Accum_i[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_3__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [18]),
        .O(\Accum_i[19]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_4 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [17]),
        .O(\Accum_i[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_4__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [17]),
        .O(\Accum_i[19]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_5 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [16]),
        .O(\Accum_i[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_5__2 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [19]),
        .O(\Accum_i[19]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_6 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [19]),
        .O(\Accum_i[19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_6__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [18]),
        .O(\Accum_i[19]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_7 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [18]),
        .O(\Accum_i[19]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_7__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [17]),
        .O(\Accum_i[19]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_8 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [17]),
        .O(\Accum_i[19]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[19]_i_9 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [16]),
        .O(\Accum_i[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_2 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [23]),
        .O(\Accum_i[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_2__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [23]),
        .O(\Accum_i[23]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [22]),
        .O(\Accum_i[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_3__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [22]),
        .O(\Accum_i[23]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_4 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [21]),
        .O(\Accum_i[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_4__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [21]),
        .O(\Accum_i[23]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_5 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [20]),
        .O(\Accum_i[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_5__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [20]),
        .O(\Accum_i[23]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_6 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [23]),
        .O(\Accum_i[23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_6__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [23]),
        .O(\Accum_i[23]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_7 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [22]),
        .O(\Accum_i[23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_7__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [22]),
        .O(\Accum_i[23]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_8 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [21]),
        .O(\Accum_i[23]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_8__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [21]),
        .O(\Accum_i[23]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_9 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [20]),
        .O(\Accum_i[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[23]_i_9__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [20]),
        .O(\Accum_i[23]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_2 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [27]),
        .O(\Accum_i[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_2__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [27]),
        .O(\Accum_i[27]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [26]),
        .O(\Accum_i[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_3__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [26]),
        .O(\Accum_i[27]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_4 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [25]),
        .O(\Accum_i[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_4__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [25]),
        .O(\Accum_i[27]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_5 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [24]),
        .O(\Accum_i[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_5__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [24]),
        .O(\Accum_i[27]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_6 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [27]),
        .O(\Accum_i[27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_6__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [27]),
        .O(\Accum_i[27]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_7 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [26]),
        .O(\Accum_i[27]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_7__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [26]),
        .O(\Accum_i[27]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_8 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [25]),
        .O(\Accum_i[27]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_8__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [25]),
        .O(\Accum_i[27]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_9 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [24]),
        .O(\Accum_i[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[27]_i_9__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [24]),
        .O(\Accum_i[27]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_10 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [28]),
        .O(\Accum_i[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_3 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [30]),
        .O(\Accum_i[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_4 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [30]),
        .O(\Accum_i[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_4__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [29]),
        .O(\Accum_i[31]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_5 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [29]),
        .O(\Accum_i[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_5__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [28]),
        .O(\Accum_i[31]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_6 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [28]),
        .O(\Accum_i[31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_6__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [31]),
        .O(\Accum_i[31]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_7 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [31]),
        .O(\Accum_i[31]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_7__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [30]),
        .O(\Accum_i[31]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_8 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [30]),
        .O(\Accum_i[31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_8__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [29]),
        .O(\Accum_i[31]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_9 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [29]),
        .O(\Accum_i[31]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[31]_i_9__0 
       (.I0(S0_Read_Byte_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_11 [28]),
        .O(\Accum_i[31]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_2 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [7]),
        .O(\Accum_i[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_3 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [6]),
        .O(\Accum_i[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_4 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [5]),
        .O(\Accum_i[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_5 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [4]),
        .O(\Accum_i[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_6 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [7]),
        .O(\Accum_i[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_7 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [6]),
        .O(\Accum_i[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_8 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [5]),
        .O(\Accum_i[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Accum_i[7]_i_9 
       (.I0(Write_Beat_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_8 [4]),
        .O(\Accum_i[7]_i_9_n_0 ));
  CARRY4 \Accum_i_reg[11]_i_1 
       (.CI(\Accum_i_reg[7]_i_1_n_0 ),
        .CO({\Accum_i_reg[11]_i_1_n_0 ,\Accum_i_reg[11]_i_1_n_1 ,\Accum_i_reg[11]_i_1_n_2 ,\Accum_i_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[11]_i_2_n_0 ,\Accum_i[11]_i_3_n_0 ,\Accum_i[11]_i_4_n_0 ,\Accum_i[11]_i_5_n_0 }),
        .O(D[11:8]),
        .S({\Accum_i[11]_i_6_n_0 ,\Accum_i[11]_i_7_n_0 ,\Accum_i[11]_i_8_n_0 ,\Accum_i[11]_i_9_n_0 }));
  CARRY4 \Accum_i_reg[11]_i_1__0 
       (.CI(\Accum_i_reg[7]_i_1__0_n_0 ),
        .CO({\Accum_i_reg[11]_i_1__0_n_0 ,\Accum_i_reg[11]_i_1__0_n_1 ,\Accum_i_reg[11]_i_1__0_n_2 ,\Accum_i_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(S0_Read_Byte_Cnt[11:8]),
        .O(\Accum_i_reg[31]_5 [11:8]),
        .S({\GEN_acc[3].acc_inst_0/Accum_i[11]_i_2_n_0 ,\GEN_acc[3].acc_inst_0/Accum_i[11]_i_3_n_0 ,\GEN_acc[3].acc_inst_0/Accum_i[11]_i_4_n_0 ,\GEN_acc[3].acc_inst_0/Accum_i[11]_i_5_n_0 }));
  CARRY4 \Accum_i_reg[15]_i_1 
       (.CI(\Accum_i_reg[11]_i_1_n_0 ),
        .CO({\Accum_i_reg[15]_i_1_n_0 ,\Accum_i_reg[15]_i_1_n_1 ,\Accum_i_reg[15]_i_1_n_2 ,\Accum_i_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[15]_i_2_n_0 ,\Accum_i[15]_i_3_n_0 ,\Accum_i[15]_i_4_n_0 ,\Accum_i[15]_i_5_n_0 }),
        .O(D[15:12]),
        .S({\Accum_i[15]_i_6_n_0 ,\Accum_i[15]_i_7_n_0 ,\Accum_i[15]_i_8_n_0 ,\Accum_i[15]_i_9_n_0 }));
  CARRY4 \Accum_i_reg[15]_i_1__0 
       (.CI(\Accum_i_reg[11]_i_1__0_n_0 ),
        .CO({\Accum_i_reg[15]_i_1__0_n_0 ,\Accum_i_reg[15]_i_1__0_n_1 ,\Accum_i_reg[15]_i_1__0_n_2 ,\Accum_i_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(S0_Read_Byte_Cnt[15:12]),
        .O(\Accum_i_reg[31]_5 [15:12]),
        .S({\GEN_acc[3].acc_inst_0/Accum_i[15]_i_2_n_0 ,\GEN_acc[3].acc_inst_0/Accum_i[15]_i_3_n_0 ,\GEN_acc[3].acc_inst_0/Accum_i[15]_i_4_n_0 ,\GEN_acc[3].acc_inst_0/Accum_i[15]_i_5_n_0 }));
  CARRY4 \Accum_i_reg[19]_i_1 
       (.CI(\Accum_i_reg[15]_i_1_n_0 ),
        .CO({\Accum_i_reg[19]_i_1_n_0 ,\Accum_i_reg[19]_i_1_n_1 ,\Accum_i_reg[19]_i_1_n_2 ,\Accum_i_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[19]_i_2_n_0 ,\Accum_i[19]_i_3_n_0 ,\Accum_i[19]_i_4_n_0 ,\Accum_i[19]_i_5_n_0 }),
        .O(D[19:16]),
        .S({\Accum_i[19]_i_6_n_0 ,\Accum_i[19]_i_7_n_0 ,\Accum_i[19]_i_8_n_0 ,\Accum_i[19]_i_9_n_0 }));
  CARRY4 \Accum_i_reg[19]_i_1__0 
       (.CI(\Accum_i_reg[15]_i_1__0_n_0 ),
        .CO({\Accum_i_reg[19]_i_1__0_n_0 ,\Accum_i_reg[19]_i_1__0_n_1 ,\Accum_i_reg[19]_i_1__0_n_2 ,\Accum_i_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[19]_i_2__0_n_0 ,\Accum_i[19]_i_3__0_n_0 ,\Accum_i[19]_i_4__0_n_0 ,S0_Read_Byte_Cnt[16]}),
        .O(\Accum_i_reg[31]_5 [19:16]),
        .S({\Accum_i[19]_i_5__2_n_0 ,\Accum_i[19]_i_6__0_n_0 ,\Accum_i[19]_i_7__0_n_0 ,\GEN_acc[3].acc_inst_0/Accum_i[19]_i_8_n_0 }));
  CARRY4 \Accum_i_reg[23]_i_1 
       (.CI(\Accum_i_reg[19]_i_1_n_0 ),
        .CO({\Accum_i_reg[23]_i_1_n_0 ,\Accum_i_reg[23]_i_1_n_1 ,\Accum_i_reg[23]_i_1_n_2 ,\Accum_i_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[23]_i_2_n_0 ,\Accum_i[23]_i_3_n_0 ,\Accum_i[23]_i_4_n_0 ,\Accum_i[23]_i_5_n_0 }),
        .O(D[23:20]),
        .S({\Accum_i[23]_i_6_n_0 ,\Accum_i[23]_i_7_n_0 ,\Accum_i[23]_i_8_n_0 ,\Accum_i[23]_i_9_n_0 }));
  CARRY4 \Accum_i_reg[23]_i_1__0 
       (.CI(\Accum_i_reg[19]_i_1__0_n_0 ),
        .CO({\Accum_i_reg[23]_i_1__0_n_0 ,\Accum_i_reg[23]_i_1__0_n_1 ,\Accum_i_reg[23]_i_1__0_n_2 ,\Accum_i_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[23]_i_2__0_n_0 ,\Accum_i[23]_i_3__0_n_0 ,\Accum_i[23]_i_4__0_n_0 ,\Accum_i[23]_i_5__0_n_0 }),
        .O(\Accum_i_reg[31]_5 [23:20]),
        .S({\Accum_i[23]_i_6__0_n_0 ,\Accum_i[23]_i_7__0_n_0 ,\Accum_i[23]_i_8__0_n_0 ,\Accum_i[23]_i_9__0_n_0 }));
  CARRY4 \Accum_i_reg[27]_i_1 
       (.CI(\Accum_i_reg[23]_i_1_n_0 ),
        .CO({\Accum_i_reg[27]_i_1_n_0 ,\Accum_i_reg[27]_i_1_n_1 ,\Accum_i_reg[27]_i_1_n_2 ,\Accum_i_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[27]_i_2_n_0 ,\Accum_i[27]_i_3_n_0 ,\Accum_i[27]_i_4_n_0 ,\Accum_i[27]_i_5_n_0 }),
        .O(D[27:24]),
        .S({\Accum_i[27]_i_6_n_0 ,\Accum_i[27]_i_7_n_0 ,\Accum_i[27]_i_8_n_0 ,\Accum_i[27]_i_9_n_0 }));
  CARRY4 \Accum_i_reg[27]_i_1__0 
       (.CI(\Accum_i_reg[23]_i_1__0_n_0 ),
        .CO({\Accum_i_reg[27]_i_1__0_n_0 ,\Accum_i_reg[27]_i_1__0_n_1 ,\Accum_i_reg[27]_i_1__0_n_2 ,\Accum_i_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[27]_i_2__0_n_0 ,\Accum_i[27]_i_3__0_n_0 ,\Accum_i[27]_i_4__0_n_0 ,\Accum_i[27]_i_5__0_n_0 }),
        .O(\Accum_i_reg[31]_5 [27:24]),
        .S({\Accum_i[27]_i_6__0_n_0 ,\Accum_i[27]_i_7__0_n_0 ,\Accum_i[27]_i_8__0_n_0 ,\Accum_i[27]_i_9__0_n_0 }));
  CARRY4 \Accum_i_reg[31]_i_2 
       (.CI(\Accum_i_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_Accum_i_reg[31]_i_2_CO_UNCONNECTED [3],\Accum_i_reg[31]_i_2_n_1 ,\Accum_i_reg[31]_i_2_n_2 ,\Accum_i_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Accum_i[31]_i_3_n_0 ,\Accum_i[31]_i_4__0_n_0 ,\Accum_i[31]_i_5__0_n_0 }),
        .O(\Accum_i_reg[31]_5 [31:28]),
        .S({\Accum_i[31]_i_6__0_n_0 ,\Accum_i[31]_i_7__0_n_0 ,\Accum_i[31]_i_8__0_n_0 ,\Accum_i[31]_i_9__0_n_0 }));
  CARRY4 \Accum_i_reg[31]_i_3 
       (.CI(\Accum_i_reg[27]_i_1_n_0 ),
        .CO({\NLW_Accum_i_reg[31]_i_3_CO_UNCONNECTED [3],\Accum_i_reg[31]_i_3_n_1 ,\Accum_i_reg[31]_i_3_n_2 ,\Accum_i_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Accum_i[31]_i_4_n_0 ,\Accum_i[31]_i_5_n_0 ,\Accum_i[31]_i_6_n_0 }),
        .O(D[31:28]),
        .S({\Accum_i[31]_i_7_n_0 ,\Accum_i[31]_i_8_n_0 ,\Accum_i[31]_i_9_n_0 ,\Accum_i[31]_i_10_n_0 }));
  CARRY4 \Accum_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Accum_i_reg[3]_i_1_n_0 ,\Accum_i_reg[3]_i_1_n_1 ,\Accum_i_reg[3]_i_1_n_2 ,\Accum_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(S0_Write_Byte_Cnt),
        .O(D[3:0]),
        .S({\GEN_acc[0].acc_inst_0/Accum_i[3]_i_2_n_0 ,\GEN_acc[0].acc_inst_0/Accum_i[3]_i_3_n_0 ,\GEN_acc[0].acc_inst_0/Accum_i[3]_i_4_n_0 ,\GEN_acc[0].acc_inst_0/Accum_i[3]_i_5_n_0 }));
  CARRY4 \Accum_i_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\Accum_i_reg[3]_i_1__0_n_0 ,\Accum_i_reg[3]_i_1__0_n_1 ,\Accum_i_reg[3]_i_1__0_n_2 ,\Accum_i_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(S0_Read_Byte_Cnt[3:0]),
        .O(\Accum_i_reg[31]_5 [3:0]),
        .S({\GEN_acc[3].acc_inst_0/Accum_i[3]_i_2_n_0 ,\GEN_acc[3].acc_inst_0/Accum_i[3]_i_3_n_0 ,\GEN_acc[3].acc_inst_0/Accum_i[3]_i_4_n_0 ,\GEN_acc[3].acc_inst_0/Accum_i[3]_i_5_n_0 }));
  CARRY4 \Accum_i_reg[7]_i_1 
       (.CI(\Accum_i_reg[3]_i_1_n_0 ),
        .CO({\Accum_i_reg[7]_i_1_n_0 ,\Accum_i_reg[7]_i_1_n_1 ,\Accum_i_reg[7]_i_1_n_2 ,\Accum_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Accum_i[7]_i_2_n_0 ,\Accum_i[7]_i_3_n_0 ,\Accum_i[7]_i_4_n_0 ,\Accum_i[7]_i_5_n_0 }),
        .O(D[7:4]),
        .S({\Accum_i[7]_i_6_n_0 ,\Accum_i[7]_i_7_n_0 ,\Accum_i[7]_i_8_n_0 ,\Accum_i[7]_i_9_n_0 }));
  CARRY4 \Accum_i_reg[7]_i_1__0 
       (.CI(\Accum_i_reg[3]_i_1__0_n_0 ),
        .CO({\Accum_i_reg[7]_i_1__0_n_0 ,\Accum_i_reg[7]_i_1__0_n_1 ,\Accum_i_reg[7]_i_1__0_n_2 ,\Accum_i_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(S0_Read_Byte_Cnt[7:4]),
        .O(\Accum_i_reg[31]_5 [7:4]),
        .S({\GEN_acc[3].acc_inst_0/Accum_i[7]_i_2_n_0 ,\GEN_acc[3].acc_inst_0/Accum_i[7]_i_3_n_0 ,\GEN_acc[3].acc_inst_0/Accum_i[7]_i_4_n_0 ,\GEN_acc[3].acc_inst_0/Accum_i[7]_i_5_n_0 }));
  FDRE Data_valid_reg1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Data_valid_reg),
        .Q(Data_valid_reg1),
        .R(Wr_cnt_ld));
  FDRE Data_valid_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(Data_valid_reg),
        .R(Wr_cnt_ld));
  FDRE Ext_Trig_Metric_en_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(ext_trig_cdc_sync_n_2),
        .Q(Ext_Trig_Metric_en),
        .R(1'b0));
  FDRE \Ext_Triggers_Sync_d1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Triggers_Sync[0]),
        .Q(Ext_Triggers_Sync_d1[0]),
        .R(Wr_cnt_ld));
  FDRE \Ext_Triggers_Sync_d1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Triggers_Sync[1]),
        .Q(Ext_Triggers_Sync_d1[1]),
        .R(Wr_cnt_ld));
  FDRE F34_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_En),
        .Q(F34_Rd_Vld),
        .R(Wr_cnt_ld));
  LUT3 #(
    .INIT(8'hB8)) 
    F34_Rd_Vld_reg_d2_i_1
       (.I0(F34_Rd_Vld_reg__0),
        .I1(rst_int_n),
        .I2(F34_Rd_Vld_reg_d2),
        .O(F34_Rd_Vld_reg_d2_i_1_n_0));
  FDRE F34_Rd_Vld_reg_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_Vld_reg_d2_i_1_n_0),
        .Q(F34_Rd_Vld_reg_d2),
        .R(1'b0));
  FDRE F34_Rd_Vld_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_Vld),
        .Q(F34_Rd_Vld_reg__0),
        .R(Wr_cnt_ld));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized0_8 F3_WR_LAT_START
       (.\Count_Out_i_reg[32] (Count_Out),
        .D({F3_WR_LAT_START_n_1,F3_WR_LAT_START_n_2,F3_WR_LAT_START_n_3}),
        .E(wr_latency_start_d1),
        .F3_Empty(F3_Empty),
        .F4_Empty(F4_Empty),
        .Q({F3_WR_LAT_START_n_4,F3_WR_LAT_START_n_5,F3_WR_LAT_START_n_6,F3_WR_LAT_START_n_7,F3_WR_LAT_START_n_8}),
        .S({F4_WR_LAT_END_n_2,F4_WR_LAT_END_n_3,F4_WR_LAT_END_n_4,F4_WR_LAT_END_n_5}),
        .SR(Wr_cnt_ld),
        .\Wr_Lat_Cnt_Diff_reg_reg[31] (Wr_Lat_Cnt_Diff_reg),
        .core_aclk(core_aclk),
        .dout({F3_WR_LAT_START_n_41,F3_WR_LAT_START_n_42,F3_WR_LAT_START_n_43,F3_WR_LAT_START_n_44,F3_WR_LAT_START_n_45,F3_WR_LAT_START_n_46,F3_WR_LAT_START_n_47,F3_WR_LAT_START_n_48,F3_WR_LAT_START_n_49,F3_WR_LAT_START_n_50,F3_WR_LAT_START_n_51,F3_WR_LAT_START_n_52,F3_WR_LAT_START_n_53,F3_WR_LAT_START_n_54,F3_WR_LAT_START_n_55,F3_WR_LAT_START_n_56,F3_WR_LAT_START_n_57,F3_WR_LAT_START_n_58,F3_WR_LAT_START_n_59,F3_WR_LAT_START_n_60,F3_WR_LAT_START_n_61,F3_WR_LAT_START_n_62,F3_WR_LAT_START_n_63,F3_WR_LAT_START_n_64,F3_WR_LAT_START_n_65,F3_WR_LAT_START_n_66,F3_WR_LAT_START_n_67,F3_WR_LAT_START_n_68,F3_WR_LAT_START_n_69,F3_WR_LAT_START_n_70,F3_WR_LAT_START_n_71,F3_WR_LAT_START_n_72}),
        .\dout_reg[11]_0 ({F4_WR_LAT_END_n_43,F4_WR_LAT_END_n_44,F4_WR_LAT_END_n_45,F4_WR_LAT_END_n_46}),
        .\dout_reg[15]_0 ({F4_WR_LAT_END_n_47,F4_WR_LAT_END_n_48,F4_WR_LAT_END_n_49,F4_WR_LAT_END_n_50}),
        .\dout_reg[19]_0 ({F4_WR_LAT_END_n_51,F4_WR_LAT_END_n_52,F4_WR_LAT_END_n_53,F4_WR_LAT_END_n_54}),
        .\dout_reg[23]_0 ({F4_WR_LAT_END_n_55,F4_WR_LAT_END_n_56,F4_WR_LAT_END_n_57,F4_WR_LAT_END_n_58}),
        .\dout_reg[27]_0 ({F4_WR_LAT_END_n_59,F4_WR_LAT_END_n_60,F4_WR_LAT_END_n_61,F4_WR_LAT_END_n_62}),
        .\dout_reg[31]_0 ({F4_WR_LAT_END_n_63,F4_WR_LAT_END_n_64,F4_WR_LAT_END_n_65,F4_WR_LAT_END_n_66}),
        .\dout_reg[32]_0 ({F4_Rd_Data,F4_WR_LAT_END_n_7,F4_WR_LAT_END_n_8,F4_WR_LAT_END_n_9,F4_WR_LAT_END_n_10,F4_WR_LAT_END_n_11,F4_WR_LAT_END_n_12,F4_WR_LAT_END_n_13,F4_WR_LAT_END_n_14,F4_WR_LAT_END_n_15,F4_WR_LAT_END_n_16,F4_WR_LAT_END_n_17,F4_WR_LAT_END_n_18,F4_WR_LAT_END_n_19,F4_WR_LAT_END_n_20,F4_WR_LAT_END_n_21,F4_WR_LAT_END_n_22,F4_WR_LAT_END_n_23,F4_WR_LAT_END_n_24,F4_WR_LAT_END_n_25,F4_WR_LAT_END_n_26,F4_WR_LAT_END_n_27,F4_WR_LAT_END_n_28,F4_WR_LAT_END_n_29,F4_WR_LAT_END_n_30,F4_WR_LAT_END_n_31,F4_WR_LAT_END_n_32,F4_WR_LAT_END_n_33,F4_WR_LAT_END_n_34,F4_WR_LAT_END_n_35,F4_WR_LAT_END_n_36,F4_WR_LAT_END_n_37,F4_WR_LAT_END_n_38}),
        .\dout_reg[7]_0 ({F4_WR_LAT_END_n_39,F4_WR_LAT_END_n_40,F4_WR_LAT_END_n_41,F4_WR_LAT_END_n_42}),
        .empty_reg_0(F34_Rd_En));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized1_9 F4_WR_LAT_END
       (.\Count_Out_i_reg[32] (Count_Out),
        .D({F3_WR_LAT_START_n_1,F3_WR_LAT_START_n_2,F3_WR_LAT_START_n_3}),
        .E(wr_latency_end_d1),
        .F3_Empty(F3_Empty),
        .F4_Empty(F4_Empty),
        .Q({F4_Rd_Data,F4_WR_LAT_END_n_7,F4_WR_LAT_END_n_8,F4_WR_LAT_END_n_9,F4_WR_LAT_END_n_10,F4_WR_LAT_END_n_11,F4_WR_LAT_END_n_12,F4_WR_LAT_END_n_13,F4_WR_LAT_END_n_14,F4_WR_LAT_END_n_15,F4_WR_LAT_END_n_16,F4_WR_LAT_END_n_17,F4_WR_LAT_END_n_18,F4_WR_LAT_END_n_19,F4_WR_LAT_END_n_20,F4_WR_LAT_END_n_21,F4_WR_LAT_END_n_22,F4_WR_LAT_END_n_23,F4_WR_LAT_END_n_24,F4_WR_LAT_END_n_25,F4_WR_LAT_END_n_26,F4_WR_LAT_END_n_27,F4_WR_LAT_END_n_28,F4_WR_LAT_END_n_29,F4_WR_LAT_END_n_30,F4_WR_LAT_END_n_31,F4_WR_LAT_END_n_32,F4_WR_LAT_END_n_33,F4_WR_LAT_END_n_34,F4_WR_LAT_END_n_35,F4_WR_LAT_END_n_36,F4_WR_LAT_END_n_37,F4_WR_LAT_END_n_38}),
        .S({F4_WR_LAT_END_n_2,F4_WR_LAT_END_n_3,F4_WR_LAT_END_n_4,F4_WR_LAT_END_n_5}),
        .SR(Wr_cnt_ld),
        .\Wr_Lat_Cnt_Diff_reg_reg[11] ({F4_WR_LAT_END_n_43,F4_WR_LAT_END_n_44,F4_WR_LAT_END_n_45,F4_WR_LAT_END_n_46}),
        .\Wr_Lat_Cnt_Diff_reg_reg[15] ({F4_WR_LAT_END_n_47,F4_WR_LAT_END_n_48,F4_WR_LAT_END_n_49,F4_WR_LAT_END_n_50}),
        .\Wr_Lat_Cnt_Diff_reg_reg[19] ({F4_WR_LAT_END_n_51,F4_WR_LAT_END_n_52,F4_WR_LAT_END_n_53,F4_WR_LAT_END_n_54}),
        .\Wr_Lat_Cnt_Diff_reg_reg[23] ({F4_WR_LAT_END_n_55,F4_WR_LAT_END_n_56,F4_WR_LAT_END_n_57,F4_WR_LAT_END_n_58}),
        .\Wr_Lat_Cnt_Diff_reg_reg[27] ({F4_WR_LAT_END_n_59,F4_WR_LAT_END_n_60,F4_WR_LAT_END_n_61,F4_WR_LAT_END_n_62}),
        .\Wr_Lat_Cnt_Diff_reg_reg[31] ({F4_WR_LAT_END_n_63,F4_WR_LAT_END_n_64,F4_WR_LAT_END_n_65,F4_WR_LAT_END_n_66}),
        .\Wr_Lat_Cnt_Diff_reg_reg[7] ({F4_WR_LAT_END_n_39,F4_WR_LAT_END_n_40,F4_WR_LAT_END_n_41,F4_WR_LAT_END_n_42}),
        .core_aclk(core_aclk),
        .dout({F3_WR_LAT_START_n_41,F3_WR_LAT_START_n_42,F3_WR_LAT_START_n_43,F3_WR_LAT_START_n_44,F3_WR_LAT_START_n_45,F3_WR_LAT_START_n_46,F3_WR_LAT_START_n_47,F3_WR_LAT_START_n_48,F3_WR_LAT_START_n_49,F3_WR_LAT_START_n_50,F3_WR_LAT_START_n_51,F3_WR_LAT_START_n_52,F3_WR_LAT_START_n_53,F3_WR_LAT_START_n_54,F3_WR_LAT_START_n_55,F3_WR_LAT_START_n_56,F3_WR_LAT_START_n_57,F3_WR_LAT_START_n_58,F3_WR_LAT_START_n_59,F3_WR_LAT_START_n_60,F3_WR_LAT_START_n_61,F3_WR_LAT_START_n_62,F3_WR_LAT_START_n_63,F3_WR_LAT_START_n_64,F3_WR_LAT_START_n_65,F3_WR_LAT_START_n_66,F3_WR_LAT_START_n_67,F3_WR_LAT_START_n_68,F3_WR_LAT_START_n_69,F3_WR_LAT_START_n_70,F3_WR_LAT_START_n_71,F3_WR_LAT_START_n_72}),
        .rptr_reg({F3_WR_LAT_START_n_4,F3_WR_LAT_START_n_5,F3_WR_LAT_START_n_6,F3_WR_LAT_START_n_7,F3_WR_LAT_START_n_8}),
        .\rptr_reg[0] (F34_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h08)) 
    First_Read_reg_i_1
       (.I0(slot_0_axi_rready),
        .I1(slot_0_axi_rvalid),
        .I2(Read_going_on),
        .O(First_Read_reg_i_1_n_0));
  FDRE First_Read_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(First_Read_reg_i_1_n_0),
        .Q(First_Read_reg),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h08)) 
    First_Write_reg_i_1
       (.I0(slot_0_axi_wvalid),
        .I1(slot_0_axi_wready),
        .I2(Write_going_on),
        .O(First_Write_reg_i_1_n_0));
  FDRE First_Write_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(First_Write_reg_i_1_n_0),
        .Q(First_Write_reg),
        .R(Wr_cnt_ld));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 ),
        .I1(num_rd_beats[6]),
        .I2(num_rd_beats[7]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ),
        .I4(num_rd_beats[8]),
        .I5(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ),
        .I1(num_rd_beats[6]),
        .I2(num_rd_beats[7]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ),
        .I4(num_rd_beats[8]),
        .I5(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h4FD525D52540B040)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 ),
        .I1(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ),
        .I2(num_rd_beats[8]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ),
        .I4(num_rd_beats[7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ),
        .I1(num_rd_beats[1]),
        .I2(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ),
        .I3(num_rd_beats[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7 ),
        .O(Read_Byte_Cnt0[3]));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ),
        .I1(num_rd_beats[1]),
        .I2(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ),
        .I3(num_rd_beats[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBFFFF80880000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1 
       (.I0(Last_Read_buf),
        .I1(rst_int_n),
        .I2(Ext_Trig_Metric_en),
        .I3(out[1]),
        .I4(out[0]),
        .I5(S0_Read_Byte_Cnt_En),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1_n_0 ));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1_n_0 ),
        .Q(S0_Read_Byte_Cnt_En),
        .R(1'b0));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[0]),
        .Q(S0_Read_Byte_Cnt[0]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[10]),
        .Q(S0_Read_Byte_Cnt[10]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 }),
        .O(Read_Byte_Cnt0[10:7]),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 }),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7 }),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[11]),
        .Q(S0_Read_Byte_Cnt[11]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[12]),
        .Q(S0_Read_Byte_Cnt[12]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[13]),
        .Q(S0_Read_Byte_Cnt[13]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[14]),
        .Q(S0_Read_Byte_Cnt[14]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 }),
        .O(Read_Byte_Cnt0[14:11]),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED [2],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED [3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7 }),
        .S({1'b1,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[15]),
        .Q(S0_Read_Byte_Cnt[15]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[16]),
        .Q(S0_Read_Byte_Cnt[16]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0 ),
        .CO({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED [3:1],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED [3:2],Read_Byte_Cnt0[16:15]}),
        .S({1'b0,1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED [2],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED [3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7 }),
        .S({1'b1,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[1]),
        .Q(S0_Read_Byte_Cnt[1]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[2]),
        .Q(S0_Read_Byte_Cnt[2]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63 ,1'b0}),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 ,Read_Byte_Cnt0[2:0]}),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[3]),
        .Q(S0_Read_Byte_Cnt[3]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65 ,1'b0}),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7 }),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[4]),
        .Q(S0_Read_Byte_Cnt[4]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[5]),
        .Q(S0_Read_Byte_Cnt[5]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[6]),
        .Q(S0_Read_Byte_Cnt[6]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4 }),
        .O({Read_Byte_Cnt0[6:4],\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY4 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 }),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7 }),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[7]),
        .Q(S0_Read_Byte_Cnt[7]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[8]),
        .Q(S0_Read_Byte_Cnt[8]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(Read_Byte_Cnt0[9]),
        .Q(S0_Read_Byte_Cnt[9]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rtrans_Cnt_En0),
        .Q(Rtrans_Cnt_En),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En1_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_Beat_Cnt_En10),
        .Q(Write_Beat_Cnt_En1),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_Beat_Cnt_En1),
        .Q(Write_Beat_Cnt_En),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[0]_i_1 
       (.I0(slot_0_axi_wstrb[2]),
        .I1(slot_0_axi_wstrb[3]),
        .I2(slot_0_axi_wstrb[0]),
        .I3(slot_0_axi_wstrb[1]),
        .I4(count_40_return[0]),
        .O(wr_byte_cnt[0]));
  LUT6 #(
    .INIT(64'hC99393369336366C)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[1]_i_1 
       (.I0(count_40_return[0]),
        .I1(count_40_return[1]),
        .I2(slot_0_axi_wstrb[2]),
        .I3(slot_0_axi_wstrb[1]),
        .I4(slot_0_axi_wstrb[0]),
        .I5(slot_0_axi_wstrb[3]),
        .O(wr_byte_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[1]_i_2 
       (.I0(slot_0_axi_wstrb[5]),
        .I1(slot_0_axi_wstrb[4]),
        .I2(slot_0_axi_wstrb[7]),
        .I3(slot_0_axi_wstrb[6]),
        .O(count_40_return[0]));
  LUT4 #(
    .INIT(16'h7EE8)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[1]_i_3 
       (.I0(slot_0_axi_wstrb[6]),
        .I1(slot_0_axi_wstrb[5]),
        .I2(slot_0_axi_wstrb[4]),
        .I3(slot_0_axi_wstrb[7]),
        .O(count_40_return[1]));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[2]_i_1 
       (.I0(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3_n_0 ),
        .I1(count_40_return[2]),
        .I2(slot_0_axi_wstrb[3]),
        .I3(slot_0_axi_wstrb[2]),
        .I4(slot_0_axi_wstrb[0]),
        .I5(slot_0_axi_wstrb[1]),
        .O(wr_byte_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[2]_i_2 
       (.I0(slot_0_axi_wstrb[7]),
        .I1(slot_0_axi_wstrb[6]),
        .I2(slot_0_axi_wstrb[4]),
        .I3(slot_0_axi_wstrb[5]),
        .O(count_40_return[2]));
  LUT6 #(
    .INIT(64'hFFFF800080000000)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_1 
       (.I0(slot_0_axi_wstrb[5]),
        .I1(slot_0_axi_wstrb[4]),
        .I2(slot_0_axi_wstrb[6]),
        .I3(slot_0_axi_wstrb[7]),
        .I4(count_4_return),
        .I5(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3_n_0 ),
        .O(wr_byte_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_2 
       (.I0(slot_0_axi_wstrb[3]),
        .I1(slot_0_axi_wstrb[2]),
        .I2(slot_0_axi_wstrb[0]),
        .I3(slot_0_axi_wstrb[1]),
        .O(count_4_return));
  LUT6 #(
    .INIT(64'h3EEAEAA82AA8A880)) 
    \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3 
       (.I0(count_40_return[1]),
        .I1(slot_0_axi_wstrb[3]),
        .I2(slot_0_axi_wstrb[0]),
        .I3(slot_0_axi_wstrb[1]),
        .I4(slot_0_axi_wstrb[2]),
        .I5(count_40_return[0]),
        .O(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3_n_0 ));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[0]),
        .Q(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[1]),
        .Q(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[2]),
        .Q(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[3]),
        .Q(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0] ),
        .Q(S0_Write_Byte_Cnt[0]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1] ),
        .Q(S0_Write_Byte_Cnt[1]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2] ),
        .Q(S0_Write_Byte_Cnt[2]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[3] ),
        .Q(S0_Write_Byte_Cnt[3]),
        .R(Wr_cnt_ld));
  FDRE \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Wtrans_Cnt_En0),
        .Q(Wtrans_Cnt_En),
        .R(Wr_cnt_ld));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo_10 \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW 
       (.CO(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0 ),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 }),
        .E(Last_Read),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 }),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4 ),
        .Q(num_rd_beats),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 }),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .\dout_reg[2]_0 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5 }),
        .\dout_reg[2]_1 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7 }),
        .\dout_reg[2]_2 (\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0 ),
        .\dout_reg[5]_0 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7 }),
        .\dout_reg[5]_1 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7 }),
        .p_1_out({mem_reg_0_31_0_5_i_4_n_0,mem_reg_0_31_0_5_i_5_n_0,mem_reg_0_31_0_5_i_2_n_0}),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arsize(slot_0_axi_arsize),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rvalid(slot_0_axi_rvalid));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[0].acc_inst_0/Accum_i[3]_i_2 
       (.I0(\Accum_i_reg[31]_8 [3]),
        .I1(out[0]),
        .I2(Write_Beat_Cnt_En),
        .I3(S0_Write_Byte_Cnt[3]),
        .O(\GEN_acc[0].acc_inst_0/Accum_i[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[0].acc_inst_0/Accum_i[3]_i_3 
       (.I0(\Accum_i_reg[31]_8 [2]),
        .I1(out[0]),
        .I2(Write_Beat_Cnt_En),
        .I3(S0_Write_Byte_Cnt[2]),
        .O(\GEN_acc[0].acc_inst_0/Accum_i[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[0].acc_inst_0/Accum_i[3]_i_4 
       (.I0(\Accum_i_reg[31]_8 [1]),
        .I1(out[0]),
        .I2(Write_Beat_Cnt_En),
        .I3(S0_Write_Byte_Cnt[1]),
        .O(\GEN_acc[0].acc_inst_0/Accum_i[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[0].acc_inst_0/Accum_i[3]_i_5 
       (.I0(\Accum_i_reg[31]_8 [0]),
        .I1(out[0]),
        .I2(Write_Beat_Cnt_En),
        .I3(S0_Write_Byte_Cnt[0]),
        .O(\GEN_acc[0].acc_inst_0/Accum_i[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[11]_i_2 
       (.I0(\Accum_i_reg[31]_11 [11]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[11]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[11]_i_3 
       (.I0(\Accum_i_reg[31]_11 [10]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[10]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[11]_i_4 
       (.I0(\Accum_i_reg[31]_11 [9]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[9]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[11]_i_5 
       (.I0(\Accum_i_reg[31]_11 [8]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[8]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[15]_i_2 
       (.I0(\Accum_i_reg[31]_11 [15]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[15]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[15]_i_3 
       (.I0(\Accum_i_reg[31]_11 [14]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[14]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[15]_i_4 
       (.I0(\Accum_i_reg[31]_11 [13]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[13]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[15]_i_5 
       (.I0(\Accum_i_reg[31]_11 [12]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[12]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[19]_i_8 
       (.I0(\Accum_i_reg[31]_11 [16]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[16]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[19]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[3]_i_2 
       (.I0(\Accum_i_reg[31]_11 [3]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[3]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[3]_i_3 
       (.I0(\Accum_i_reg[31]_11 [2]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[2]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[3]_i_4 
       (.I0(\Accum_i_reg[31]_11 [1]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[1]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[3]_i_5 
       (.I0(\Accum_i_reg[31]_11 [0]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[0]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[7]_i_2 
       (.I0(\Accum_i_reg[31]_11 [7]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[7]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[7]_i_3 
       (.I0(\Accum_i_reg[31]_11 [6]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[6]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[7]_i_4 
       (.I0(\Accum_i_reg[31]_11 [5]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[5]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_acc[3].acc_inst_0/Accum_i[7]_i_5 
       (.I0(\Accum_i_reg[31]_11 [4]),
        .I1(out[0]),
        .I2(S0_Read_Byte_Cnt_En),
        .I3(S0_Read_Byte_Cnt[4]),
        .O(\GEN_acc[3].acc_inst_0/Accum_i[7]_i_5_n_0 ));
  FDRE Last_Read_buf_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Last_Read),
        .Q(Last_Read_buf),
        .R(Wr_cnt_ld));
  LUT3 #(
    .INIT(8'h80)) 
    Last_Write_reg_i_1
       (.I0(slot_0_axi_wlast),
        .I1(slot_0_axi_wvalid),
        .I2(slot_0_axi_wready),
        .O(Last_Write));
  FDRE Last_Write_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Last_Write),
        .Q(Last_Write_reg),
        .R(Wr_cnt_ld));
  LUT2 #(
    .INIT(4'h8)) 
    \Max_Read_Latency_Int[31]_i_1 
       (.I0(Read_Latency_En),
        .I1(Max_Read_Latency_Int1),
        .O(Max_Read_Latency_Int0));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_10 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[26] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[27] ),
        .O(\Max_Read_Latency_Int[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_11 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[24] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[25] ),
        .O(\Max_Read_Latency_Int[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_13 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[22] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[23] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .O(\Max_Read_Latency_Int[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_14 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[20] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[21] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .O(\Max_Read_Latency_Int[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_15 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[18] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[19] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .O(\Max_Read_Latency_Int[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_16 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[16] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[17] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .O(\Max_Read_Latency_Int[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_17 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[22] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[23] ),
        .O(\Max_Read_Latency_Int[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_18 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[20] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[21] ),
        .O(\Max_Read_Latency_Int[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_19 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[18] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[19] ),
        .O(\Max_Read_Latency_Int[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_20 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[16] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[17] ),
        .O(\Max_Read_Latency_Int[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_22 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .I1(\Accum_i_reg[31]_7 [30]),
        .I2(\Accum_i_reg[31]_7 [31]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .O(\Max_Read_Latency_Int[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_23 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .I1(\Accum_i_reg[31]_7 [28]),
        .I2(\Accum_i_reg[31]_7 [29]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .O(\Max_Read_Latency_Int[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_24 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .I1(\Accum_i_reg[31]_7 [26]),
        .I2(\Accum_i_reg[31]_7 [27]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .O(\Max_Read_Latency_Int[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_25 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .I1(\Accum_i_reg[31]_7 [24]),
        .I2(\Accum_i_reg[31]_7 [25]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .O(\Max_Read_Latency_Int[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_26 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .I1(\Accum_i_reg[31]_7 [30]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .I3(\Accum_i_reg[31]_7 [31]),
        .O(\Max_Read_Latency_Int[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_27 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .I1(\Accum_i_reg[31]_7 [28]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .I3(\Accum_i_reg[31]_7 [29]),
        .O(\Max_Read_Latency_Int[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_28 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .I1(\Accum_i_reg[31]_7 [26]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .I3(\Accum_i_reg[31]_7 [27]),
        .O(\Max_Read_Latency_Int[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_29 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .I1(\Accum_i_reg[31]_7 [24]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .I3(\Accum_i_reg[31]_7 [25]),
        .O(\Max_Read_Latency_Int[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_30 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .I1(\Accum_i_reg[31]_7 [22]),
        .I2(\Accum_i_reg[31]_7 [23]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .O(\Max_Read_Latency_Int[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_31 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .I1(\Accum_i_reg[31]_7 [20]),
        .I2(\Accum_i_reg[31]_7 [21]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .O(\Max_Read_Latency_Int[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_32 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .I1(\Accum_i_reg[31]_7 [18]),
        .I2(\Accum_i_reg[31]_7 [19]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .O(\Max_Read_Latency_Int[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_33 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .I1(\Accum_i_reg[31]_7 [16]),
        .I2(\Accum_i_reg[31]_7 [17]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .O(\Max_Read_Latency_Int[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_34 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .I1(\Accum_i_reg[31]_7 [22]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .I3(\Accum_i_reg[31]_7 [23]),
        .O(\Max_Read_Latency_Int[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_35 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .I1(\Accum_i_reg[31]_7 [20]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .I3(\Accum_i_reg[31]_7 [21]),
        .O(\Max_Read_Latency_Int[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_36 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .I1(\Accum_i_reg[31]_7 [18]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .I3(\Accum_i_reg[31]_7 [19]),
        .O(\Max_Read_Latency_Int[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_37 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .I1(\Accum_i_reg[31]_7 [16]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .I3(\Accum_i_reg[31]_7 [17]),
        .O(\Max_Read_Latency_Int[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_4 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[30] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[31] ),
        .I3(S0_Read_Latency),
        .O(\Max_Read_Latency_Int[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_5 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[28] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[29] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .O(\Max_Read_Latency_Int[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_6 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[26] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[27] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .O(\Max_Read_Latency_Int[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_7 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[24] ),
        .I2(\Max_Read_Latency_Int_reg_n_0_[25] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .O(\Max_Read_Latency_Int[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_8 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[30] ),
        .I2(S0_Read_Latency),
        .I3(\Max_Read_Latency_Int_reg_n_0_[31] ),
        .O(\Max_Read_Latency_Int[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_9 
       (.I0(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .I1(\Max_Read_Latency_Int_reg_n_0_[28] ),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .I3(\Max_Read_Latency_Int_reg_n_0_[29] ),
        .O(\Max_Read_Latency_Int[31]_i_9_n_0 ));
  FDRE \Max_Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .Q(\Accum_i_reg[31]_7 [16]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .Q(\Accum_i_reg[31]_7 [26]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .Q(\Accum_i_reg[31]_7 [27]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .Q(\Accum_i_reg[31]_7 [28]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .Q(\Accum_i_reg[31]_7 [29]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .Q(\Accum_i_reg[31]_7 [30]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .Q(\Accum_i_reg[31]_7 [31]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .Q(\Accum_i_reg[31]_7 [17]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .Q(\Accum_i_reg[31]_7 [18]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .Q(\Max_Read_Latency_Int_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency),
        .Q(\Max_Read_Latency_Int_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_12 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_21_n_0 ),
        .CO({\Max_Read_Latency_Int_reg[31]_i_12_n_0 ,\Max_Read_Latency_Int_reg[31]_i_12_n_1 ,\Max_Read_Latency_Int_reg[31]_i_12_n_2 ,\Max_Read_Latency_Int_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_22_n_0 ,\Max_Read_Latency_Int[31]_i_23_n_0 ,\Max_Read_Latency_Int[31]_i_24_n_0 ,\Max_Read_Latency_Int[31]_i_25_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_26_n_0 ,\Max_Read_Latency_Int[31]_i_27_n_0 ,\Max_Read_Latency_Int[31]_i_28_n_0 ,\Max_Read_Latency_Int[31]_i_29_n_0 }));
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_2 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_3_n_0 ),
        .CO({Max_Read_Latency_Int1,\Max_Read_Latency_Int_reg[31]_i_2_n_1 ,\Max_Read_Latency_Int_reg[31]_i_2_n_2 ,\Max_Read_Latency_Int_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_4_n_0 ,\Max_Read_Latency_Int[31]_i_5_n_0 ,\Max_Read_Latency_Int[31]_i_6_n_0 ,\Max_Read_Latency_Int[31]_i_7_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_8_n_0 ,\Max_Read_Latency_Int[31]_i_9_n_0 ,\Max_Read_Latency_Int[31]_i_10_n_0 ,\Max_Read_Latency_Int[31]_i_11_n_0 }));
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\Max_Read_Latency_Int_reg[31]_i_21_n_0 ,\Max_Read_Latency_Int_reg[31]_i_21_n_1 ,\Max_Read_Latency_Int_reg[31]_i_21_n_2 ,\Max_Read_Latency_Int_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_30_n_0 ,\Max_Read_Latency_Int[31]_i_31_n_0 ,\Max_Read_Latency_Int[31]_i_32_n_0 ,\Max_Read_Latency_Int[31]_i_33_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_34_n_0 ,\Max_Read_Latency_Int[31]_i_35_n_0 ,\Max_Read_Latency_Int[31]_i_36_n_0 ,\Max_Read_Latency_Int[31]_i_37_n_0 }));
  CARRY4 \Max_Read_Latency_Int_reg[31]_i_3 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_12_n_0 ),
        .CO({\Max_Read_Latency_Int_reg[31]_i_3_n_0 ,\Max_Read_Latency_Int_reg[31]_i_3_n_1 ,\Max_Read_Latency_Int_reg[31]_i_3_n_2 ,\Max_Read_Latency_Int_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\Max_Read_Latency_Int[31]_i_13_n_0 ,\Max_Read_Latency_Int[31]_i_14_n_0 ,\Max_Read_Latency_Int[31]_i_15_n_0 ,\Max_Read_Latency_Int[31]_i_16_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\Max_Read_Latency_Int[31]_i_17_n_0 ,\Max_Read_Latency_Int[31]_i_18_n_0 ,\Max_Read_Latency_Int[31]_i_19_n_0 ,\Max_Read_Latency_Int[31]_i_20_n_0 }));
  FDRE \Max_Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .Q(\Accum_i_reg[31]_7 [19]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .Q(\Accum_i_reg[31]_7 [20]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .Q(\Accum_i_reg[31]_7 [21]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .Q(\Accum_i_reg[31]_7 [22]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .Q(\Accum_i_reg[31]_7 [23]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .Q(\Accum_i_reg[31]_7 [24]),
        .R(Wr_cnt_ld));
  FDRE \Max_Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .Q(\Accum_i_reg[31]_7 [25]),
        .R(Wr_cnt_ld));
  LUT2 #(
    .INIT(4'h8)) 
    \Max_Write_Latency_Int[31]_i_1 
       (.I0(F34_Rd_Vld_reg_d2),
        .I1(update_max_Wr_Lat),
        .O(Max_Write_Latency_Int0));
  FDRE \Max_Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(\Accum_i_reg[31]_6 [16]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(\Accum_i_reg[31]_6 [26]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(\Accum_i_reg[31]_6 [27]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(\Accum_i_reg[31]_6 [28]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(\Accum_i_reg[31]_6 [29]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(\Accum_i_reg[31]_6 [30]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(\Accum_i_reg[31]_6 [31]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(\Accum_i_reg[31]_6 [17]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(\Accum_i_reg[31]_6 [18]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(\Max_Write_Latency_Int_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(\Accum_i_reg[31]_6 [19]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(\Accum_i_reg[31]_6 [20]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(\Accum_i_reg[31]_6 [21]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(\Accum_i_reg[31]_6 [22]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(\Accum_i_reg[31]_6 [23]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(\Accum_i_reg[31]_6 [24]),
        .R(Wr_cnt_ld));
  FDRE \Max_Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(\Accum_i_reg[31]_6 [25]),
        .R(Wr_cnt_ld));
  LUT2 #(
    .INIT(4'h8)) 
    \Min_Read_Latency_Int[31]_i_1 
       (.I0(Min_Read_Latency_Int1),
        .I1(Read_Latency_En),
        .O(Min_Read_Latency_Int0));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_10 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[26] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[27] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .O(\Min_Read_Latency_Int[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_11 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[24] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[25] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .O(\Min_Read_Latency_Int[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_13 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[22] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[23] ),
        .O(\Min_Read_Latency_Int[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_14 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[20] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[21] ),
        .O(\Min_Read_Latency_Int[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_15 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[18] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[19] ),
        .O(\Min_Read_Latency_Int[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_16 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[16] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[17] ),
        .O(\Min_Read_Latency_Int[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_17 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[22] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[23] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .O(\Min_Read_Latency_Int[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_18 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[20] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[21] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .O(\Min_Read_Latency_Int[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_19 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[18] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[19] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .O(\Min_Read_Latency_Int[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_20 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[16] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[17] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .O(\Min_Read_Latency_Int[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_22 
       (.I0(\Accum_i_reg[31]_7 [14]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .I3(\Accum_i_reg[31]_7 [15]),
        .O(\Min_Read_Latency_Int[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_23 
       (.I0(\Accum_i_reg[31]_7 [12]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .I3(\Accum_i_reg[31]_7 [13]),
        .O(\Min_Read_Latency_Int[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_24 
       (.I0(\Accum_i_reg[31]_7 [10]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .I3(\Accum_i_reg[31]_7 [11]),
        .O(\Min_Read_Latency_Int[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_25 
       (.I0(\Accum_i_reg[31]_7 [8]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .I3(\Accum_i_reg[31]_7 [9]),
        .O(\Min_Read_Latency_Int[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_26 
       (.I0(\Accum_i_reg[31]_7 [14]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .I2(\Accum_i_reg[31]_7 [15]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .O(\Min_Read_Latency_Int[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_27 
       (.I0(\Accum_i_reg[31]_7 [12]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .I2(\Accum_i_reg[31]_7 [13]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .O(\Min_Read_Latency_Int[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_28 
       (.I0(\Accum_i_reg[31]_7 [10]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .I2(\Accum_i_reg[31]_7 [11]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .O(\Min_Read_Latency_Int[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_29 
       (.I0(\Accum_i_reg[31]_7 [8]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .I2(\Accum_i_reg[31]_7 [9]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .O(\Min_Read_Latency_Int[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_30 
       (.I0(\Accum_i_reg[31]_7 [6]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .I3(\Accum_i_reg[31]_7 [7]),
        .O(\Min_Read_Latency_Int[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_31 
       (.I0(\Accum_i_reg[31]_7 [4]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .I3(\Accum_i_reg[31]_7 [5]),
        .O(\Min_Read_Latency_Int[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_32 
       (.I0(\Accum_i_reg[31]_7 [2]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .I3(\Accum_i_reg[31]_7 [3]),
        .O(\Min_Read_Latency_Int[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_33 
       (.I0(\Accum_i_reg[31]_7 [0]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .I3(\Accum_i_reg[31]_7 [1]),
        .O(\Min_Read_Latency_Int[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_34 
       (.I0(\Accum_i_reg[31]_7 [6]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .I2(\Accum_i_reg[31]_7 [7]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .O(\Min_Read_Latency_Int[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_35 
       (.I0(\Accum_i_reg[31]_7 [4]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .I2(\Accum_i_reg[31]_7 [5]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .O(\Min_Read_Latency_Int[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_36 
       (.I0(\Accum_i_reg[31]_7 [2]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .I2(\Accum_i_reg[31]_7 [3]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .O(\Min_Read_Latency_Int[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_37 
       (.I0(\Accum_i_reg[31]_7 [0]),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .I2(\Accum_i_reg[31]_7 [1]),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .O(\Min_Read_Latency_Int[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_4 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[30] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .I2(S0_Read_Latency),
        .I3(\Min_Read_Latency_Int_reg_n_0_[31] ),
        .O(\Min_Read_Latency_Int[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_5 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[28] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[29] ),
        .O(\Min_Read_Latency_Int[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_6 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[26] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[27] ),
        .O(\Min_Read_Latency_Int[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_7 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[24] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .I2(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .I3(\Min_Read_Latency_Int_reg_n_0_[25] ),
        .O(\Min_Read_Latency_Int[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_8 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[30] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[31] ),
        .I3(S0_Read_Latency),
        .O(\Min_Read_Latency_Int[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_9 
       (.I0(\Min_Read_Latency_Int_reg_n_0_[28] ),
        .I1(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .I2(\Min_Read_Latency_Int_reg_n_0_[29] ),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .O(\Min_Read_Latency_Int[31]_i_9_n_0 ));
  FDSE \Min_Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .Q(\Accum_i_reg[31]_7 [0]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .Q(\Accum_i_reg[31]_7 [10]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .Q(\Accum_i_reg[31]_7 [11]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .Q(\Accum_i_reg[31]_7 [12]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .Q(\Accum_i_reg[31]_7 [13]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .Q(\Accum_i_reg[31]_7 [14]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .Q(\Accum_i_reg[31]_7 [15]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[16] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[17] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[18] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[19] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .Q(\Accum_i_reg[31]_7 [1]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[20] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[21] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[22] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[23] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[24] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[25] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[26] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[27] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[28] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[29] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .Q(\Accum_i_reg[31]_7 [2]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .Q(\Min_Read_Latency_Int_reg_n_0_[30] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency),
        .Q(\Min_Read_Latency_Int_reg_n_0_[31] ),
        .S(Wr_cnt_ld));
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_12 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_21_n_0 ),
        .CO({\Min_Read_Latency_Int_reg[31]_i_12_n_0 ,\Min_Read_Latency_Int_reg[31]_i_12_n_1 ,\Min_Read_Latency_Int_reg[31]_i_12_n_2 ,\Min_Read_Latency_Int_reg[31]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_22_n_0 ,\Min_Read_Latency_Int[31]_i_23_n_0 ,\Min_Read_Latency_Int[31]_i_24_n_0 ,\Min_Read_Latency_Int[31]_i_25_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_26_n_0 ,\Min_Read_Latency_Int[31]_i_27_n_0 ,\Min_Read_Latency_Int[31]_i_28_n_0 ,\Min_Read_Latency_Int[31]_i_29_n_0 }));
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_2 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_3_n_0 ),
        .CO({Min_Read_Latency_Int1,\Min_Read_Latency_Int_reg[31]_i_2_n_1 ,\Min_Read_Latency_Int_reg[31]_i_2_n_2 ,\Min_Read_Latency_Int_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_4_n_0 ,\Min_Read_Latency_Int[31]_i_5_n_0 ,\Min_Read_Latency_Int[31]_i_6_n_0 ,\Min_Read_Latency_Int[31]_i_7_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_8_n_0 ,\Min_Read_Latency_Int[31]_i_9_n_0 ,\Min_Read_Latency_Int[31]_i_10_n_0 ,\Min_Read_Latency_Int[31]_i_11_n_0 }));
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_21 
       (.CI(1'b0),
        .CO({\Min_Read_Latency_Int_reg[31]_i_21_n_0 ,\Min_Read_Latency_Int_reg[31]_i_21_n_1 ,\Min_Read_Latency_Int_reg[31]_i_21_n_2 ,\Min_Read_Latency_Int_reg[31]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_30_n_0 ,\Min_Read_Latency_Int[31]_i_31_n_0 ,\Min_Read_Latency_Int[31]_i_32_n_0 ,\Min_Read_Latency_Int[31]_i_33_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_34_n_0 ,\Min_Read_Latency_Int[31]_i_35_n_0 ,\Min_Read_Latency_Int[31]_i_36_n_0 ,\Min_Read_Latency_Int[31]_i_37_n_0 }));
  CARRY4 \Min_Read_Latency_Int_reg[31]_i_3 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_12_n_0 ),
        .CO({\Min_Read_Latency_Int_reg[31]_i_3_n_0 ,\Min_Read_Latency_Int_reg[31]_i_3_n_1 ,\Min_Read_Latency_Int_reg[31]_i_3_n_2 ,\Min_Read_Latency_Int_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\Min_Read_Latency_Int[31]_i_13_n_0 ,\Min_Read_Latency_Int[31]_i_14_n_0 ,\Min_Read_Latency_Int[31]_i_15_n_0 ,\Min_Read_Latency_Int[31]_i_16_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\Min_Read_Latency_Int[31]_i_17_n_0 ,\Min_Read_Latency_Int[31]_i_18_n_0 ,\Min_Read_Latency_Int[31]_i_19_n_0 ,\Min_Read_Latency_Int[31]_i_20_n_0 }));
  FDSE \Min_Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .Q(\Accum_i_reg[31]_7 [3]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .Q(\Accum_i_reg[31]_7 [4]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .Q(\Accum_i_reg[31]_7 [5]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .Q(\Accum_i_reg[31]_7 [6]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .Q(\Accum_i_reg[31]_7 [7]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .Q(\Accum_i_reg[31]_7 [8]),
        .S(Wr_cnt_ld));
  FDSE \Min_Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .Q(\Accum_i_reg[31]_7 [9]),
        .S(Wr_cnt_ld));
  LUT2 #(
    .INIT(4'h8)) 
    \Min_Write_Latency_Int[31]_i_1 
       (.I0(update_min_Wr_Lat),
        .I1(F34_Rd_Vld_reg_d2),
        .O(Min_Write_Latency_Int0));
  FDSE \Min_Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(\Accum_i_reg[31]_6 [0]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(\Accum_i_reg[31]_6 [10]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(\Accum_i_reg[31]_6 [11]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(\Accum_i_reg[31]_6 [12]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(\Accum_i_reg[31]_6 [13]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(\Accum_i_reg[31]_6 [14]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(\Accum_i_reg[31]_6 [15]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[16] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[17] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[18] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[19] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(\Accum_i_reg[31]_6 [1]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[20] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[21] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[22] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[23] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[24] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[25] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[26] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[27] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[28] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[29] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(\Accum_i_reg[31]_6 [2]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[30] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(\Min_Write_Latency_Int_reg_n_0_[31] ),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(\Accum_i_reg[31]_6 [3]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(\Accum_i_reg[31]_6 [4]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(\Accum_i_reg[31]_6 [5]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(\Accum_i_reg[31]_6 [6]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(\Accum_i_reg[31]_6 [7]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(\Accum_i_reg[31]_6 [8]),
        .S(Wr_cnt_ld));
  FDSE \Min_Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(\Accum_i_reg[31]_6 [9]),
        .S(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h0008)) 
    No_Rd_Ready_i_1
       (.I0(rst_int_n),
        .I1(slot_0_axi_arvalid),
        .I2(slot_0_axi_arready),
        .I3(Rd_Lat_Start),
        .O(No_Rd_Ready_i_1_n_0));
  FDRE No_Rd_Ready_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(No_Rd_Ready_i_1_n_0),
        .Q(No_Rd_Ready_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0020)) 
    No_Wr_Ready_i_1
       (.I0(rst_int_n),
        .I1(slot_0_axi_awready),
        .I2(slot_0_axi_awvalid),
        .I3(Wr_Lat_Start),
        .O(No_Wr_Ready_i_1_n_0));
  FDRE No_Wr_Ready_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(No_Wr_Ready_i_1_n_0),
        .Q(No_Wr_Ready_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    Rd_Add_Issue_i_1
       (.I0(No_Rd_Ready_reg_n_0),
        .I1(slot_0_axi_arvalid),
        .I2(Rd_Lat_Start),
        .O(Rd_Add_Issue_i_1_n_0));
  FDRE Rd_Add_Issue_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Add_Issue_i_1_n_0),
        .Q(Rd_Latency_Fifo_Wr_En_reg_0),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_36),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_26),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_25),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_24),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_23),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_22),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_21),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_20),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_19),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_18),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_17),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_35),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_16),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_15),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_14),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_13),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_12),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_11),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_10),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_9),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_8),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_7),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_34),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_6),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_4),
        .Q(Rd_Latency_Fifo_Rd_Data_D1),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_33),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_32),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_31),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_30),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_29),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_28),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_27),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  FDRE Rd_Latency_Fifo_Rd_En_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_En),
        .Q(Rd_Latency_Fifo_Rd_En_D1),
        .R(Wr_cnt_ld));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    Rd_Latency_Fifo_Rd_En_i_2
       (.I0(Rd_Latency_Fifo_Rd_En_i_3_n_0),
        .I1(Read_going_on),
        .I2(Rd_Lat_Start),
        .I3(First_Read_reg),
        .I4(Rd_Lat_End),
        .I5(Last_Read_buf),
        .O(rd_latency_end));
  LUT2 #(
    .INIT(4'h8)) 
    Rd_Latency_Fifo_Rd_En_i_3
       (.I0(slot_0_axi_rvalid),
        .I1(slot_0_axi_rready),
        .O(Rd_Latency_Fifo_Rd_En_i_3_n_0));
  FDRE Rd_Latency_Fifo_Rd_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_1),
        .Q(Rd_Latency_Fifo_Rd_En),
        .R(1'b0));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[0] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_32),
        .Q(Rd_Latency_Fifo_Wr_Data[0]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[10] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_22),
        .Q(Rd_Latency_Fifo_Wr_Data[10]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[11] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_21),
        .Q(Rd_Latency_Fifo_Wr_Data[11]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[12] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_20),
        .Q(Rd_Latency_Fifo_Wr_Data[12]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[13] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_19),
        .Q(Rd_Latency_Fifo_Wr_Data[13]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[14] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_18),
        .Q(Rd_Latency_Fifo_Wr_Data[14]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[15] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_17),
        .Q(Rd_Latency_Fifo_Wr_Data[15]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[16] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_16),
        .Q(Rd_Latency_Fifo_Wr_Data[16]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[17] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_15),
        .Q(Rd_Latency_Fifo_Wr_Data[17]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[18] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_14),
        .Q(Rd_Latency_Fifo_Wr_Data[18]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[19] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_13),
        .Q(Rd_Latency_Fifo_Wr_Data[19]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_31),
        .Q(Rd_Latency_Fifo_Wr_Data[1]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[20] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_12),
        .Q(Rd_Latency_Fifo_Wr_Data[20]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[21] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_11),
        .Q(Rd_Latency_Fifo_Wr_Data[21]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[22] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_10),
        .Q(Rd_Latency_Fifo_Wr_Data[22]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[23] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_9),
        .Q(Rd_Latency_Fifo_Wr_Data[23]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[24] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_8),
        .Q(Rd_Latency_Fifo_Wr_Data[24]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[25] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_7),
        .Q(Rd_Latency_Fifo_Wr_Data[25]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[26] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_6),
        .Q(Rd_Latency_Fifo_Wr_Data[26]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[27] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_5),
        .Q(Rd_Latency_Fifo_Wr_Data[27]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[28] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_4),
        .Q(Rd_Latency_Fifo_Wr_Data[28]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[29] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_3),
        .Q(Rd_Latency_Fifo_Wr_Data[29]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_30),
        .Q(Rd_Latency_Fifo_Wr_Data[2]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[30] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_2),
        .Q(Rd_Latency_Fifo_Wr_Data[30]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[31] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_1),
        .Q(Rd_Latency_Fifo_Wr_Data[31]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[32] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_0),
        .Q(Rd_Latency_Fifo_Wr_Data[32]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_29),
        .Q(Rd_Latency_Fifo_Wr_Data[3]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_28),
        .Q(Rd_Latency_Fifo_Wr_Data[4]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_27),
        .Q(Rd_Latency_Fifo_Wr_Data[5]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[6] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_26),
        .Q(Rd_Latency_Fifo_Wr_Data[6]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[7] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_25),
        .Q(Rd_Latency_Fifo_Wr_Data[7]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[8] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_24),
        .Q(Rd_Latency_Fifo_Wr_Data[8]),
        .R(Wr_cnt_ld));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[9] 
       (.C(core_aclk),
        .CE(Rd_Lat_Start_CDC_reg),
        .D(rd_latency_cnt_inst_n_23),
        .Q(Rd_Latency_Fifo_Wr_Data[9]),
        .R(Wr_cnt_ld));
  FDRE Rd_Latency_Fifo_Wr_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_0),
        .Q(Rd_Latency_Fifo_Wr_En),
        .R(1'b0));
  FDRE \Read_Latency_Cnt_Out_D1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_32),
        .Q(Read_Latency_Cnt_Out_D1[0]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_22),
        .Q(Read_Latency_Cnt_Out_D1[10]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_21),
        .Q(Read_Latency_Cnt_Out_D1[11]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_20),
        .Q(Read_Latency_Cnt_Out_D1[12]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_19),
        .Q(Read_Latency_Cnt_Out_D1[13]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_18),
        .Q(Read_Latency_Cnt_Out_D1[14]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_17),
        .Q(Read_Latency_Cnt_Out_D1[15]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_16),
        .Q(Read_Latency_Cnt_Out_D1[16]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_15),
        .Q(Read_Latency_Cnt_Out_D1[17]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_14),
        .Q(Read_Latency_Cnt_Out_D1[18]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_13),
        .Q(Read_Latency_Cnt_Out_D1[19]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_31),
        .Q(Read_Latency_Cnt_Out_D1[1]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_12),
        .Q(Read_Latency_Cnt_Out_D1[20]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_11),
        .Q(Read_Latency_Cnt_Out_D1[21]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_10),
        .Q(Read_Latency_Cnt_Out_D1[22]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_9),
        .Q(Read_Latency_Cnt_Out_D1[23]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_8),
        .Q(Read_Latency_Cnt_Out_D1[24]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_7),
        .Q(Read_Latency_Cnt_Out_D1[25]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_6),
        .Q(Read_Latency_Cnt_Out_D1[26]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_5),
        .Q(Read_Latency_Cnt_Out_D1[27]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_4),
        .Q(Read_Latency_Cnt_Out_D1[28]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_3),
        .Q(Read_Latency_Cnt_Out_D1[29]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_30),
        .Q(Read_Latency_Cnt_Out_D1[2]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_2),
        .Q(Read_Latency_Cnt_Out_D1[30]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_1),
        .Q(Read_Latency_Cnt_Out_D1[31]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_0),
        .Q(Read_Latency_Cnt_Out_D1[32]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_29),
        .Q(Read_Latency_Cnt_Out_D1[3]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_28),
        .Q(Read_Latency_Cnt_Out_D1[4]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_27),
        .Q(Read_Latency_Cnt_Out_D1[5]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_26),
        .Q(Read_Latency_Cnt_Out_D1[6]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_25),
        .Q(Read_Latency_Cnt_Out_D1[7]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_24),
        .Q(Read_Latency_Cnt_Out_D1[8]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_cnt_inst_n_23),
        .Q(Read_Latency_Cnt_Out_D1[9]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[0]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[10]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[11]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[12]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[13]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[14]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[15]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[16]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[17]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[18]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[19]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[1]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[20]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[21]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[22]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[23]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[24]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[25]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[26]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[27]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[28]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[29]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[2]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[30]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[31]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[32]),
        .Q(Read_Latency_Cnt_Out_D2),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[3]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[4]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[5]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[6]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[7]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[8]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Cnt_Out_D2_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[9]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  LUT6 #(
    .INIT(64'hA800A8000000A800)) 
    Read_Latency_En_Int_i_1
       (.I0(rst_int_n),
        .I1(Read_Latency_One_D1),
        .I2(Rd_Latency_Fifo_Rd_En_D1),
        .I3(out[0]),
        .I4(out[1]),
        .I5(Ext_Trig_Metric_en),
        .O(Read_Latency_En_Int1_out));
  FDRE Read_Latency_En_Int_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_En_Int1_out),
        .Q(Read_Latency_En),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \Read_Latency_Int[0]_i_1 
       (.I0(Read_Latency_Int1_in[0]),
        .I1(Rd_Latency_Fifo_Rd_En_D1),
        .I2(Read_Latency_One_D1),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .O(\Read_Latency_Int[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[11]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .O(\Read_Latency_Int[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[11]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .O(\Read_Latency_Int[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[11]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .O(\Read_Latency_Int[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[11]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .O(\Read_Latency_Int[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[11]_i_6 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .O(\Read_Latency_Int[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[11]_i_7 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .O(\Read_Latency_Int[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[11]_i_8 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .O(\Read_Latency_Int[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[11]_i_9 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .O(\Read_Latency_Int[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .O(\Read_Latency_Int[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .O(\Read_Latency_Int[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .O(\Read_Latency_Int[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .O(\Read_Latency_Int[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_6 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .O(\Read_Latency_Int[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_7 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .O(\Read_Latency_Int[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_8 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .O(\Read_Latency_Int[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_9 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .O(\Read_Latency_Int[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[19]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .O(\Read_Latency_Int[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[19]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .O(\Read_Latency_Int[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[19]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .O(\Read_Latency_Int[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[19]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .O(\Read_Latency_Int[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[19]_i_6 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .O(\Read_Latency_Int[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[19]_i_7 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .O(\Read_Latency_Int[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[19]_i_8 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .O(\Read_Latency_Int[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[19]_i_9 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .O(\Read_Latency_Int[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .O(\Read_Latency_Int[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .O(\Read_Latency_Int[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .O(\Read_Latency_Int[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .O(\Read_Latency_Int[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_6 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .O(\Read_Latency_Int[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_7 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .O(\Read_Latency_Int[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_8 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .O(\Read_Latency_Int[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_9 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .O(\Read_Latency_Int[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[27]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .O(\Read_Latency_Int[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[27]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .O(\Read_Latency_Int[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[27]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .O(\Read_Latency_Int[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[27]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .O(\Read_Latency_Int[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[27]_i_6 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .O(\Read_Latency_Int[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[27]_i_7 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .O(\Read_Latency_Int[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[27]_i_8 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .O(\Read_Latency_Int[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[27]_i_9 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .O(\Read_Latency_Int[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Read_Latency_Int[31]_i_1 
       (.I0(Read_Latency_One_D1),
        .I1(rst_int_n),
        .O(Read_Latency_Int));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_12 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_13 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_14 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_15 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_16 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_17 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_18 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_19 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_21 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .O(\Read_Latency_Int[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_22 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .O(\Read_Latency_Int[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_23 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .O(\Read_Latency_Int[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_24 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .O(\Read_Latency_Int[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_25 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .O(\Read_Latency_Int[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_26 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .O(\Read_Latency_Int[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_27 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .O(\Read_Latency_Int[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_28 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .O(\Read_Latency_Int[31]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[31]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .O(\Read_Latency_Int[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_30 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .O(\Read_Latency_Int[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_31 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .O(\Read_Latency_Int[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_32 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .O(\Read_Latency_Int[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_33 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .O(\Read_Latency_Int[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_34 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .O(\Read_Latency_Int[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_35 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .O(\Read_Latency_Int[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_36 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .O(\Read_Latency_Int[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_37 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .O(\Read_Latency_Int[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_38 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .O(\Read_Latency_Int[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_39 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .O(\Read_Latency_Int[31]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[31]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_40 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .O(\Read_Latency_Int[31]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_41 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .O(\Read_Latency_Int[31]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_42 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .O(\Read_Latency_Int[31]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_43 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .O(\Read_Latency_Int[31]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_44 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .O(\Read_Latency_Int[31]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_45 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .O(\Read_Latency_Int[31]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[31]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .O(\Read_Latency_Int[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_6 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_7 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .O(\Read_Latency_Int[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_8 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_9 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .O(\Read_Latency_Int[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[3]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .O(\Read_Latency_Int[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[3]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .O(\Read_Latency_Int[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[3]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .O(\Read_Latency_Int[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[3]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .O(\Read_Latency_Int[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[3]_i_6 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .O(\Read_Latency_Int[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[3]_i_7 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .O(\Read_Latency_Int[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[3]_i_8 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .O(\Read_Latency_Int[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[3]_i_9 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .O(\Read_Latency_Int[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .O(\Read_Latency_Int[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .O(\Read_Latency_Int[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .O(\Read_Latency_Int[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I3(\Read_Latency_Int_reg[31]_i_10_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .O(\Read_Latency_Int[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_6 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .O(\Read_Latency_Int[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_7 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .O(\Read_Latency_Int[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_8 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .O(\Read_Latency_Int[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_9 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .O(\Read_Latency_Int[7]_i_9_n_0 ));
  FDRE \Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int[0]_i_1_n_0 ),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[10]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[11]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[11]_i_1 
       (.CI(\Read_Latency_Int_reg[7]_i_1_n_0 ),
        .CO({\Read_Latency_Int_reg[11]_i_1_n_0 ,\Read_Latency_Int_reg[11]_i_1_n_1 ,\Read_Latency_Int_reg[11]_i_1_n_2 ,\Read_Latency_Int_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[11]_i_2_n_0 ,\Read_Latency_Int[11]_i_3_n_0 ,\Read_Latency_Int[11]_i_4_n_0 ,\Read_Latency_Int[11]_i_5_n_0 }),
        .O(Read_Latency_Int1_in[11:8]),
        .S({\Read_Latency_Int[11]_i_6_n_0 ,\Read_Latency_Int[11]_i_7_n_0 ,\Read_Latency_Int[11]_i_8_n_0 ,\Read_Latency_Int[11]_i_9_n_0 }));
  FDRE \Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[12]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[13]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[14]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[15]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[15]_i_1 
       (.CI(\Read_Latency_Int_reg[11]_i_1_n_0 ),
        .CO({\Read_Latency_Int_reg[15]_i_1_n_0 ,\Read_Latency_Int_reg[15]_i_1_n_1 ,\Read_Latency_Int_reg[15]_i_1_n_2 ,\Read_Latency_Int_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[15]_i_2_n_0 ,\Read_Latency_Int[15]_i_3_n_0 ,\Read_Latency_Int[15]_i_4_n_0 ,\Read_Latency_Int[15]_i_5_n_0 }),
        .O(Read_Latency_Int1_in[15:12]),
        .S({\Read_Latency_Int[15]_i_6_n_0 ,\Read_Latency_Int[15]_i_7_n_0 ,\Read_Latency_Int[15]_i_8_n_0 ,\Read_Latency_Int[15]_i_9_n_0 }));
  FDRE \Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[16]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[17]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[18]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[19]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[19]_i_1 
       (.CI(\Read_Latency_Int_reg[15]_i_1_n_0 ),
        .CO({\Read_Latency_Int_reg[19]_i_1_n_0 ,\Read_Latency_Int_reg[19]_i_1_n_1 ,\Read_Latency_Int_reg[19]_i_1_n_2 ,\Read_Latency_Int_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[19]_i_2_n_0 ,\Read_Latency_Int[19]_i_3_n_0 ,\Read_Latency_Int[19]_i_4_n_0 ,\Read_Latency_Int[19]_i_5_n_0 }),
        .O(Read_Latency_Int1_in[19:16]),
        .S({\Read_Latency_Int[19]_i_6_n_0 ,\Read_Latency_Int[19]_i_7_n_0 ,\Read_Latency_Int[19]_i_8_n_0 ,\Read_Latency_Int[19]_i_9_n_0 }));
  FDRE \Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[1]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[20]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[21]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[22]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[23]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[23]_i_1 
       (.CI(\Read_Latency_Int_reg[19]_i_1_n_0 ),
        .CO({\Read_Latency_Int_reg[23]_i_1_n_0 ,\Read_Latency_Int_reg[23]_i_1_n_1 ,\Read_Latency_Int_reg[23]_i_1_n_2 ,\Read_Latency_Int_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[23]_i_2_n_0 ,\Read_Latency_Int[23]_i_3_n_0 ,\Read_Latency_Int[23]_i_4_n_0 ,\Read_Latency_Int[23]_i_5_n_0 }),
        .O(Read_Latency_Int1_in[23:20]),
        .S({\Read_Latency_Int[23]_i_6_n_0 ,\Read_Latency_Int[23]_i_7_n_0 ,\Read_Latency_Int[23]_i_8_n_0 ,\Read_Latency_Int[23]_i_9_n_0 }));
  FDRE \Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[24]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[25]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[26]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[27]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[27]_i_1 
       (.CI(\Read_Latency_Int_reg[23]_i_1_n_0 ),
        .CO({\Read_Latency_Int_reg[27]_i_1_n_0 ,\Read_Latency_Int_reg[27]_i_1_n_1 ,\Read_Latency_Int_reg[27]_i_1_n_2 ,\Read_Latency_Int_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[27]_i_2_n_0 ,\Read_Latency_Int[27]_i_3_n_0 ,\Read_Latency_Int[27]_i_4_n_0 ,\Read_Latency_Int[27]_i_5_n_0 }),
        .O(Read_Latency_Int1_in[27:24]),
        .S({\Read_Latency_Int[27]_i_6_n_0 ,\Read_Latency_Int[27]_i_7_n_0 ,\Read_Latency_Int[27]_i_8_n_0 ,\Read_Latency_Int[27]_i_9_n_0 }));
  FDRE \Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[28]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[29]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[2]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[30]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[31]),
        .Q(S0_Read_Latency),
        .R(Read_Latency_Int));
  CARRY4 \Read_Latency_Int_reg[31]_i_10 
       (.CI(\Read_Latency_Int_reg[31]_i_11_n_0 ),
        .CO({\Read_Latency_Int_reg[31]_i_10_n_0 ,\Read_Latency_Int_reg[31]_i_10_n_1 ,\Read_Latency_Int_reg[31]_i_10_n_2 ,\Read_Latency_Int_reg[31]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_12_n_0 ,\Read_Latency_Int[31]_i_13_n_0 ,\Read_Latency_Int[31]_i_14_n_0 ,\Read_Latency_Int[31]_i_15_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_10_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_16_n_0 ,\Read_Latency_Int[31]_i_17_n_0 ,\Read_Latency_Int[31]_i_18_n_0 ,\Read_Latency_Int[31]_i_19_n_0 }));
  CARRY4 \Read_Latency_Int_reg[31]_i_11 
       (.CI(\Read_Latency_Int_reg[31]_i_20_n_0 ),
        .CO({\Read_Latency_Int_reg[31]_i_11_n_0 ,\Read_Latency_Int_reg[31]_i_11_n_1 ,\Read_Latency_Int_reg[31]_i_11_n_2 ,\Read_Latency_Int_reg[31]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_21_n_0 ,\Read_Latency_Int[31]_i_22_n_0 ,\Read_Latency_Int[31]_i_23_n_0 ,\Read_Latency_Int[31]_i_24_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_11_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_25_n_0 ,\Read_Latency_Int[31]_i_26_n_0 ,\Read_Latency_Int[31]_i_27_n_0 ,\Read_Latency_Int[31]_i_28_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[31]_i_2 
       (.CI(\Read_Latency_Int_reg[27]_i_1_n_0 ),
        .CO({\NLW_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED [3],\Read_Latency_Int_reg[31]_i_2_n_1 ,\Read_Latency_Int_reg[31]_i_2_n_2 ,\Read_Latency_Int_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Read_Latency_Int[31]_i_3_n_0 ,\Read_Latency_Int[31]_i_4_n_0 ,\Read_Latency_Int[31]_i_5_n_0 }),
        .O(Read_Latency_Int1_in[31:28]),
        .S({\Read_Latency_Int[31]_i_6_n_0 ,\Read_Latency_Int[31]_i_7_n_0 ,\Read_Latency_Int[31]_i_8_n_0 ,\Read_Latency_Int[31]_i_9_n_0 }));
  CARRY4 \Read_Latency_Int_reg[31]_i_20 
       (.CI(\Read_Latency_Int_reg[31]_i_29_n_0 ),
        .CO({\Read_Latency_Int_reg[31]_i_20_n_0 ,\Read_Latency_Int_reg[31]_i_20_n_1 ,\Read_Latency_Int_reg[31]_i_20_n_2 ,\Read_Latency_Int_reg[31]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_30_n_0 ,\Read_Latency_Int[31]_i_31_n_0 ,\Read_Latency_Int[31]_i_32_n_0 ,\Read_Latency_Int[31]_i_33_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_20_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_34_n_0 ,\Read_Latency_Int[31]_i_35_n_0 ,\Read_Latency_Int[31]_i_36_n_0 ,\Read_Latency_Int[31]_i_37_n_0 }));
  CARRY4 \Read_Latency_Int_reg[31]_i_29 
       (.CI(1'b0),
        .CO({\Read_Latency_Int_reg[31]_i_29_n_0 ,\Read_Latency_Int_reg[31]_i_29_n_1 ,\Read_Latency_Int_reg[31]_i_29_n_2 ,\Read_Latency_Int_reg[31]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[31]_i_38_n_0 ,\Read_Latency_Int[31]_i_39_n_0 ,\Read_Latency_Int[31]_i_40_n_0 ,\Read_Latency_Int[31]_i_41_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_29_O_UNCONNECTED [3:0]),
        .S({\Read_Latency_Int[31]_i_42_n_0 ,\Read_Latency_Int[31]_i_43_n_0 ,\Read_Latency_Int[31]_i_44_n_0 ,\Read_Latency_Int[31]_i_45_n_0 }));
  FDRE \Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[3]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Read_Latency_Int_reg[3]_i_1_n_0 ,\Read_Latency_Int_reg[3]_i_1_n_1 ,\Read_Latency_Int_reg[3]_i_1_n_2 ,\Read_Latency_Int_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\Read_Latency_Int[3]_i_2_n_0 ,\Read_Latency_Int[3]_i_3_n_0 ,\Read_Latency_Int[3]_i_4_n_0 ,\Read_Latency_Int[3]_i_5_n_0 }),
        .O(Read_Latency_Int1_in[3:0]),
        .S({\Read_Latency_Int[3]_i_6_n_0 ,\Read_Latency_Int[3]_i_7_n_0 ,\Read_Latency_Int[3]_i_8_n_0 ,\Read_Latency_Int[3]_i_9_n_0 }));
  FDRE \Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[4]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[5]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[6]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[7]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Read_Latency_Int_reg[7]_i_1 
       (.CI(\Read_Latency_Int_reg[3]_i_1_n_0 ),
        .CO({\Read_Latency_Int_reg[7]_i_1_n_0 ,\Read_Latency_Int_reg[7]_i_1_n_1 ,\Read_Latency_Int_reg[7]_i_1_n_2 ,\Read_Latency_Int_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Read_Latency_Int[7]_i_2_n_0 ,\Read_Latency_Int[7]_i_3_n_0 ,\Read_Latency_Int[7]_i_4_n_0 ,\Read_Latency_Int[7]_i_5_n_0 }),
        .O(Read_Latency_Int1_in[7:4]),
        .S({\Read_Latency_Int[7]_i_6_n_0 ,\Read_Latency_Int[7]_i_7_n_0 ,\Read_Latency_Int[7]_i_8_n_0 ,\Read_Latency_Int[7]_i_9_n_0 }));
  FDRE \Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[8]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[9]),
        .Q(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .R(Read_Latency_Int));
  FDRE Read_Latency_One_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_2),
        .Q(Read_Latency_One_D1),
        .R(Wr_cnt_ld));
  FDRE Read_Latency_One_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_One),
        .Q(Read_Latency_One_reg_n_0),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h0C888888)) 
    Read_going_on_i_1
       (.I0(Read_going_on),
        .I1(rst_int_n),
        .I2(slot_0_axi_rlast),
        .I3(slot_0_axi_rready),
        .I4(slot_0_axi_rvalid),
        .O(Read_going_on_i_1_n_0));
  FDRE Read_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_going_on_i_1_n_0),
        .Q(Read_going_on),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    Wr_Add_Issue_i_1
       (.I0(slot_0_axi_awvalid),
        .I1(No_Wr_Ready_reg_n_0),
        .I2(Wr_Lat_Start),
        .O(Wr_Add_Issue_i_1_n_0));
  FDRE Wr_Add_Issue_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Wr_Add_Issue_i_1_n_0),
        .Q(wr_latency_start_d1_reg_0),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[0] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[0]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[10] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[10]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[11] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[11]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[12] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[12]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[13] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[13]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[14] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[14]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[15] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[15]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[16] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[16]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[17] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[17]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[18] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[18]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[19] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[19]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[1] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[1]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[20] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[20]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[21] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[21]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[22] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[22]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[23] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[23]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[24] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[24]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[25] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[25]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[26] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[26]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[27] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[27]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[28] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[28]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[29] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[29]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[2] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[2]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[30] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[30]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[31] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[31]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[3] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[3]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[4] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[4]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[5] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[5]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[6] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[6]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[7] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[7]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[8] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[8]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .R(Wr_cnt_ld));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[9] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[9]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .R(Wr_cnt_ld));
  LUT5 #(
    .INIT(32'hA2000000)) 
    Write_Latency_En_Int_i_1
       (.I0(out[0]),
        .I1(out[1]),
        .I2(Ext_Trig_Metric_en),
        .I3(rst_int_n),
        .I4(F34_Rd_Vld_reg_d2),
        .O(Write_Latency_En_Int));
  FDRE Write_Latency_En_Int_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_Latency_En_Int),
        .Q(Write_Latency_En),
        .R(1'b0));
  FDRE \Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(S0_Write_Latency),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(Wr_cnt_ld));
  FDRE \Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg_d2),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h0C888888)) 
    Write_going_on_i_1
       (.I0(Write_going_on),
        .I1(rst_int_n),
        .I2(slot_0_axi_wlast),
        .I3(slot_0_axi_wvalid),
        .I4(slot_0_axi_wready),
        .O(Write_going_on_i_1_n_0));
  FDRE Write_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_going_on_i_1_n_0),
        .Q(Write_going_on),
        .R(1'b0));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized1_11 ext_trig_cdc_sync
       (.D(Ext_Triggers_Sync),
        .Ext_Trig_Metric_en_reg(ext_trig_cdc_sync_n_2),
        .Ext_Trig_Metric_en_reg_0(Ext_Trig_Metric_en),
        .Q(Ext_Triggers_Sync_d1),
        .SR(Wr_cnt_ld),
        .UNCONN_IN(UNCONN_IN),
        .core_aclk(core_aclk),
        .out(out[1]),
        .rst_int_n(rst_int_n));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [8]),
        .O(\Accum_i_reg[8] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_1__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [8]),
        .O(\Accum_i_reg[8]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_1__5
       (.I0(\Accum_i_reg[31]_10 [7]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[7]),
        .O(\Accum_i_reg[7] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_1__6
       (.I0(\Accum_i_reg[31]_13 [7]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [7]),
        .O(\Accum_i_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_2
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [7]),
        .O(\Accum_i_reg[8] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_2__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [7]),
        .O(\Accum_i_reg[8]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_2__5
       (.I0(\Accum_i_reg[31]_10 [6]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[6]),
        .O(\Accum_i_reg[7] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_2__6
       (.I0(\Accum_i_reg[31]_13 [6]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [6]),
        .O(\Accum_i_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [6]),
        .O(\Accum_i_reg[8] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_3__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [6]),
        .O(\Accum_i_reg[8]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_3__5
       (.I0(\Accum_i_reg[31]_10 [5]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[5]),
        .O(\Accum_i_reg[7] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_3__6
       (.I0(\Accum_i_reg[31]_13 [5]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [5]),
        .O(\Accum_i_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_4
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [5]),
        .O(\Accum_i_reg[8] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_4__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [5]),
        .O(\Accum_i_reg[8]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_4__5
       (.I0(\Accum_i_reg[31]_10 [4]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[4]),
        .O(\Accum_i_reg[7] [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__0_i_4__6
       (.I0(\Accum_i_reg[31]_13 [4]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [4]),
        .O(\Accum_i_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_5
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [8]),
        .O(\Accum_i_reg[8]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_5__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [8]),
        .O(\Accum_i_reg[8]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_6
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [7]),
        .O(\Accum_i_reg[8]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_6__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [7]),
        .O(\Accum_i_reg[8]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_7
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [6]),
        .O(\Accum_i_reg[8]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_7__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [6]),
        .O(\Accum_i_reg[8]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_8
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [5]),
        .O(\Accum_i_reg[8]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__0_i_8__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [5]),
        .O(\Accum_i_reg[8]_2 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [12]),
        .O(\Accum_i_reg[12] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_1__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [12]),
        .O(\Accum_i_reg[12]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_1__5
       (.I0(\Accum_i_reg[31]_10 [11]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[11]),
        .O(\Accum_i_reg[11] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_1__6
       (.I0(\Accum_i_reg[31]_13 [11]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [11]),
        .O(\Accum_i_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_2
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [11]),
        .O(\Accum_i_reg[12] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_2__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [11]),
        .O(\Accum_i_reg[12]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_2__5
       (.I0(\Accum_i_reg[31]_10 [10]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[10]),
        .O(\Accum_i_reg[11] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_2__6
       (.I0(\Accum_i_reg[31]_13 [10]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [10]),
        .O(\Accum_i_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [10]),
        .O(\Accum_i_reg[12] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_3__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [10]),
        .O(\Accum_i_reg[12]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_3__5
       (.I0(\Accum_i_reg[31]_10 [9]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[9]),
        .O(\Accum_i_reg[11] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_3__6
       (.I0(\Accum_i_reg[31]_13 [9]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [9]),
        .O(\Accum_i_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_4
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [9]),
        .O(\Accum_i_reg[12] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_4__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [9]),
        .O(\Accum_i_reg[12]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_4__5
       (.I0(\Accum_i_reg[31]_10 [8]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[8]),
        .O(\Accum_i_reg[11] [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__1_i_4__6
       (.I0(\Accum_i_reg[31]_13 [8]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [8]),
        .O(\Accum_i_reg[11]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_5
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [12]),
        .O(\Accum_i_reg[12]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_5__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [12]),
        .O(\Accum_i_reg[12]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_6
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [11]),
        .O(\Accum_i_reg[12]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_6__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [11]),
        .O(\Accum_i_reg[12]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_7
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [10]),
        .O(\Accum_i_reg[12]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_7__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [10]),
        .O(\Accum_i_reg[12]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_8
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [9]),
        .O(\Accum_i_reg[12]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__1_i_8__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [9]),
        .O(\Accum_i_reg[12]_2 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [16]),
        .O(\Accum_i_reg[16] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_1__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [16]),
        .O(\Accum_i_reg[16]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_1__5
       (.I0(\Accum_i_reg[31]_10 [15]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[15]),
        .O(\Accum_i_reg[15] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_1__6
       (.I0(\Accum_i_reg[31]_13 [15]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [15]),
        .O(\Accum_i_reg[15]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_2
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [15]),
        .O(\Accum_i_reg[16] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_2__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [15]),
        .O(\Accum_i_reg[16]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_2__5
       (.I0(\Accum_i_reg[31]_10 [14]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[14]),
        .O(\Accum_i_reg[15] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_2__6
       (.I0(\Accum_i_reg[31]_13 [14]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [14]),
        .O(\Accum_i_reg[15]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [14]),
        .O(\Accum_i_reg[16] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_3__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [14]),
        .O(\Accum_i_reg[16]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_3__5
       (.I0(\Accum_i_reg[31]_10 [13]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[13]),
        .O(\Accum_i_reg[15] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_3__6
       (.I0(\Accum_i_reg[31]_13 [13]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [13]),
        .O(\Accum_i_reg[15]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_4
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [13]),
        .O(\Accum_i_reg[16] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_4__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [13]),
        .O(\Accum_i_reg[16]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_4__5
       (.I0(\Accum_i_reg[31]_10 [12]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[12]),
        .O(\Accum_i_reg[15] [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__2_i_4__6
       (.I0(\Accum_i_reg[31]_13 [12]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [12]),
        .O(\Accum_i_reg[15]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_5
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [16]),
        .O(\Accum_i_reg[16]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_5__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [16]),
        .O(\Accum_i_reg[16]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_6
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [15]),
        .O(\Accum_i_reg[16]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_6__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [15]),
        .O(\Accum_i_reg[16]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_7
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [14]),
        .O(\Accum_i_reg[16]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_7__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [14]),
        .O(\Accum_i_reg[16]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_8
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [13]),
        .O(\Accum_i_reg[16]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__2_i_8__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [13]),
        .O(\Accum_i_reg[16]_2 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [20]),
        .O(\Accum_i_reg[20] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_1__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [20]),
        .O(\Accum_i_reg[20]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_1__5
       (.I0(\Accum_i_reg[31]_10 [19]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[19]),
        .O(\Accum_i_reg[19] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_1__6
       (.I0(\Accum_i_reg[31]_13 [19]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [19]),
        .O(\Accum_i_reg[19]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_2
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [19]),
        .O(\Accum_i_reg[20] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_2__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [19]),
        .O(\Accum_i_reg[20]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_2__5
       (.I0(\Accum_i_reg[31]_10 [18]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[18]),
        .O(\Accum_i_reg[19] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_2__6
       (.I0(\Accum_i_reg[31]_13 [18]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [18]),
        .O(\Accum_i_reg[19]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [18]),
        .O(\Accum_i_reg[20] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_3__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [18]),
        .O(\Accum_i_reg[20]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_3__5
       (.I0(\Accum_i_reg[31]_10 [17]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[17]),
        .O(\Accum_i_reg[19] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_3__6
       (.I0(\Accum_i_reg[31]_13 [17]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [17]),
        .O(\Accum_i_reg[19]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_4
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [17]),
        .O(\Accum_i_reg[20] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_4__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [17]),
        .O(\Accum_i_reg[20]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_4__5
       (.I0(\Accum_i_reg[31]_10 [16]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[16]),
        .O(\Accum_i_reg[19] [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__3_i_4__6
       (.I0(\Accum_i_reg[31]_13 [16]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [16]),
        .O(\Accum_i_reg[19]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_5
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [20]),
        .O(\Accum_i_reg[20]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_5__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [20]),
        .O(\Accum_i_reg[20]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_6
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [19]),
        .O(\Accum_i_reg[20]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_6__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [19]),
        .O(\Accum_i_reg[20]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_7
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [18]),
        .O(\Accum_i_reg[20]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_7__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [18]),
        .O(\Accum_i_reg[20]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_8
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [17]),
        .O(\Accum_i_reg[20]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__3_i_8__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [17]),
        .O(\Accum_i_reg[20]_2 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [24]),
        .O(\Accum_i_reg[24] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_1__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [24]),
        .O(\Accum_i_reg[24]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_1__5
       (.I0(\Accum_i_reg[31]_10 [23]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[23]),
        .O(\Accum_i_reg[23] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_1__6
       (.I0(\Accum_i_reg[31]_13 [23]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [23]),
        .O(\Accum_i_reg[23]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_2
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [23]),
        .O(\Accum_i_reg[24] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_2__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [23]),
        .O(\Accum_i_reg[24]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_2__5
       (.I0(\Accum_i_reg[31]_10 [22]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[22]),
        .O(\Accum_i_reg[23] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_2__6
       (.I0(\Accum_i_reg[31]_13 [22]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [22]),
        .O(\Accum_i_reg[23]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [22]),
        .O(\Accum_i_reg[24] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_3__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [22]),
        .O(\Accum_i_reg[24]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_3__5
       (.I0(\Accum_i_reg[31]_10 [21]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[21]),
        .O(\Accum_i_reg[23] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_3__6
       (.I0(\Accum_i_reg[31]_13 [21]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [21]),
        .O(\Accum_i_reg[23]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_4
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [21]),
        .O(\Accum_i_reg[24] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_4__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [21]),
        .O(\Accum_i_reg[24]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_4__5
       (.I0(\Accum_i_reg[31]_10 [20]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[20]),
        .O(\Accum_i_reg[23] [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__4_i_4__6
       (.I0(\Accum_i_reg[31]_13 [20]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [20]),
        .O(\Accum_i_reg[23]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_5
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [24]),
        .O(\Accum_i_reg[24]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_5__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [24]),
        .O(\Accum_i_reg[24]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_6
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [23]),
        .O(\Accum_i_reg[24]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_6__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [23]),
        .O(\Accum_i_reg[24]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_7
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [22]),
        .O(\Accum_i_reg[24]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_7__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [22]),
        .O(\Accum_i_reg[24]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_8
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [21]),
        .O(\Accum_i_reg[24]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__4_i_8__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [21]),
        .O(\Accum_i_reg[24]_2 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [28]),
        .O(\Accum_i_reg[28] [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_1__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [28]),
        .O(\Accum_i_reg[28]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_1__5
       (.I0(\Accum_i_reg[31]_10 [27]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[27]),
        .O(\Accum_i_reg[27] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_1__6
       (.I0(\Accum_i_reg[31]_13 [27]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [27]),
        .O(\Accum_i_reg[27]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_2
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [27]),
        .O(\Accum_i_reg[28] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_2__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [27]),
        .O(\Accum_i_reg[28]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_2__5
       (.I0(\Accum_i_reg[31]_10 [26]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[26]),
        .O(\Accum_i_reg[27] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_2__6
       (.I0(\Accum_i_reg[31]_13 [26]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [26]),
        .O(\Accum_i_reg[27]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [26]),
        .O(\Accum_i_reg[28] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_3__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [26]),
        .O(\Accum_i_reg[28]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_3__5
       (.I0(\Accum_i_reg[31]_10 [25]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[25]),
        .O(\Accum_i_reg[27] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_3__6
       (.I0(\Accum_i_reg[31]_13 [25]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [25]),
        .O(\Accum_i_reg[27]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_4
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [25]),
        .O(\Accum_i_reg[28] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_4__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [25]),
        .O(\Accum_i_reg[28]_0 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_4__5
       (.I0(\Accum_i_reg[31]_10 [24]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[24]),
        .O(\Accum_i_reg[27] [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__5_i_4__6
       (.I0(\Accum_i_reg[31]_13 [24]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [24]),
        .O(\Accum_i_reg[27]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_5
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [28]),
        .O(\Accum_i_reg[28]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_5__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [28]),
        .O(\Accum_i_reg[28]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_6
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [27]),
        .O(\Accum_i_reg[28]_1 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_6__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [27]),
        .O(\Accum_i_reg[28]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_7
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [26]),
        .O(\Accum_i_reg[28]_1 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_7__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [26]),
        .O(\Accum_i_reg[28]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_8
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [25]),
        .O(\Accum_i_reg[28]_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__5_i_8__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [25]),
        .O(\Accum_i_reg[28]_2 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [30]),
        .O(\Accum_i_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_1__0
       (.I0(\Accum_i_reg[31]_10 [31]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(S0_Write_Latency),
        .O(\Accum_i_reg[31]_1 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_1__1
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [30]),
        .O(\Accum_i_reg[31]_3 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_1__2
       (.I0(\Accum_i_reg[31]_13 [31]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(S0_Read_Latency),
        .O(\Accum_i_reg[31]_4 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_2
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [29]),
        .O(\Accum_i_reg[31]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_2__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [29]),
        .O(\Accum_i_reg[31]_3 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_2__5
       (.I0(\Accum_i_reg[31]_10 [30]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[30]),
        .O(\Accum_i_reg[31]_1 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_2__6
       (.I0(\Accum_i_reg[31]_13 [30]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [30]),
        .O(\Accum_i_reg[31]_4 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [31]),
        .O(\Accum_i_reg[31] [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_3__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [31]),
        .O(\Accum_i_reg[31]_2 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_3__5
       (.I0(\Accum_i_reg[31]_10 [29]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[29]),
        .O(\Accum_i_reg[31]_1 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_3__6
       (.I0(\Accum_i_reg[31]_13 [29]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [29]),
        .O(\Accum_i_reg[31]_4 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_4
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [30]),
        .O(\Accum_i_reg[31] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_4__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [30]),
        .O(\Accum_i_reg[31]_2 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_4__5
       (.I0(\Accum_i_reg[31]_10 [28]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[28]),
        .O(\Accum_i_reg[31]_1 [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry__6_i_4__6
       (.I0(\Accum_i_reg[31]_13 [28]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [28]),
        .O(\Accum_i_reg[31]_4 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_5
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [29]),
        .O(\Accum_i_reg[31] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry__6_i_5__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [29]),
        .O(\Accum_i_reg[31]_2 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_1
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [0]),
        .O(\Accum_i_reg[4] ));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_1__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [0]),
        .O(\Accum_i_reg[4]_1 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_1__5
       (.I0(\Accum_i_reg[31]_10 [3]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[3]),
        .O(\Accum_i_reg[3] [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_1__6
       (.I0(\Accum_i_reg[31]_13 [3]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [3]),
        .O(\Accum_i_reg[3]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_2
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [4]),
        .O(DI[3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_2__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [4]),
        .O(\Accum_i_reg[4]_0 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_2__5
       (.I0(\Accum_i_reg[31]_10 [2]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[2]),
        .O(\Accum_i_reg[3] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_2__6
       (.I0(\Accum_i_reg[31]_13 [2]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [2]),
        .O(\Accum_i_reg[3]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_3
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [3]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_3__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [3]),
        .O(\Accum_i_reg[4]_0 [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_3__5
       (.I0(\Accum_i_reg[31]_10 [1]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[1]),
        .O(\Accum_i_reg[3] [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_3__6
       (.I0(\Accum_i_reg[31]_13 [1]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [1]),
        .O(\Accum_i_reg[3]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_4
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [2]),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_4__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [2]),
        .O(\Accum_i_reg[4]_0 [1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_4__5
       (.I0(\Accum_i_reg[31]_10 [0]),
        .I1(out[0]),
        .I2(Write_Latency_En),
        .I3(Q[0]),
        .O(\Accum_i_reg[3] [0]));
  LUT4 #(
    .INIT(16'h7F80)) 
    i__carry_i_4__6
       (.I0(\Accum_i_reg[31]_13 [0]),
        .I1(out[0]),
        .I2(Read_Latency_En),
        .I3(\Max_Read_Latency_Int_reg[30]_0 [0]),
        .O(\Accum_i_reg[3]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_5
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [1]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_5__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [1]),
        .O(\Accum_i_reg[4]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_6
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [4]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_6__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [4]),
        .O(\Accum_i_reg[4]_2 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_7
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [3]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_7__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [3]),
        .O(\Accum_i_reg[4]_2 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_8
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_8__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [2]),
        .O(\Accum_i_reg[4]_2 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_9
       (.I0(Wtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_9 [1]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_9__0
       (.I0(Rtrans_Cnt_En),
        .I1(out[0]),
        .I2(\Accum_i_reg[31]_12 [1]),
        .O(\Accum_i_reg[4]_2 [0]));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_31_0_5_i_2
       (.I0(slot_0_axi_arsize[0]),
        .I1(slot_0_axi_arsize[1]),
        .I2(slot_0_axi_arsize[2]),
        .O(mem_reg_0_31_0_5_i_2_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    mem_reg_0_31_0_5_i_4
       (.I0(slot_0_axi_arsize[2]),
        .I1(slot_0_axi_arsize[1]),
        .I2(slot_0_axi_arsize[0]),
        .O(mem_reg_0_31_0_5_i_4_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_31_0_5_i_5
       (.I0(slot_0_axi_arsize[1]),
        .I1(slot_0_axi_arsize[2]),
        .I2(slot_0_axi_arsize[0]),
        .O(mem_reg_0_31_0_5_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \num_rd_beats[0]_i_1 
       (.I0(num_read_beat_reg__0[0]),
        .O(\num_rd_beats[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_rd_beats[1]_i_1 
       (.I0(num_read_beat_reg__0[0]),
        .I1(num_read_beat_reg__0[1]),
        .O(\num_rd_beats[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_rd_beats[2]_i_1 
       (.I0(num_read_beat_reg__0[0]),
        .I1(num_read_beat_reg__0[1]),
        .I2(num_read_beat_reg__0[2]),
        .O(\num_rd_beats[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_rd_beats[3]_i_1 
       (.I0(num_read_beat_reg__0[1]),
        .I1(num_read_beat_reg__0[0]),
        .I2(num_read_beat_reg__0[2]),
        .I3(num_read_beat_reg__0[3]),
        .O(\num_rd_beats[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \num_rd_beats[4]_i_1 
       (.I0(num_read_beat_reg__0[2]),
        .I1(num_read_beat_reg__0[0]),
        .I2(num_read_beat_reg__0[1]),
        .I3(num_read_beat_reg__0[3]),
        .I4(num_read_beat_reg__0[4]),
        .O(\num_rd_beats[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \num_rd_beats[5]_i_1 
       (.I0(num_read_beat_reg__0[3]),
        .I1(num_read_beat_reg__0[1]),
        .I2(num_read_beat_reg__0[0]),
        .I3(num_read_beat_reg__0[2]),
        .I4(num_read_beat_reg__0[4]),
        .I5(num_read_beat_reg__0[5]),
        .O(\num_rd_beats[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \num_rd_beats[6]_i_1 
       (.I0(\num_rd_beats[8]_i_3_n_0 ),
        .I1(num_read_beat_reg__0[6]),
        .O(\num_rd_beats[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_rd_beats[7]_i_1 
       (.I0(\num_rd_beats[8]_i_3_n_0 ),
        .I1(num_read_beat_reg__0[6]),
        .I2(num_read_beat_reg__0[7]),
        .O(\num_rd_beats[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_rd_beats[8]_i_2 
       (.I0(num_read_beat_reg__0[6]),
        .I1(\num_rd_beats[8]_i_3_n_0 ),
        .I2(num_read_beat_reg__0[7]),
        .I3(num_read_beat_reg__0[8]),
        .O(\num_rd_beats[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \num_rd_beats[8]_i_3 
       (.I0(num_read_beat_reg__0[5]),
        .I1(num_read_beat_reg__0[3]),
        .I2(num_read_beat_reg__0[1]),
        .I3(num_read_beat_reg__0[0]),
        .I4(num_read_beat_reg__0[2]),
        .I5(num_read_beat_reg__0[4]),
        .O(\num_rd_beats[8]_i_3_n_0 ));
  FDRE \num_rd_beats_reg[0] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[0]_i_1_n_0 ),
        .Q(num_rd_beats[0]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[1] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[1]_i_1_n_0 ),
        .Q(num_rd_beats[1]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[2] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[2]_i_1_n_0 ),
        .Q(num_rd_beats[2]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[3] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[3]_i_1_n_0 ),
        .Q(num_rd_beats[3]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[4] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[4]_i_1_n_0 ),
        .Q(num_rd_beats[4]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[5] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[5]_i_1_n_0 ),
        .Q(num_rd_beats[5]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[6] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[6]_i_1_n_0 ),
        .Q(num_rd_beats[6]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[7] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[7]_i_1_n_0 ),
        .Q(num_rd_beats[7]),
        .R(Wr_cnt_ld));
  FDRE \num_rd_beats_reg[8] 
       (.C(core_aclk),
        .CE(Last_Read),
        .D(\num_rd_beats[8]_i_2_n_0 ),
        .Q(num_rd_beats[8]),
        .R(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h80FF)) 
    \num_read_beat[8]_i_1 
       (.I0(slot_0_axi_rvalid),
        .I1(slot_0_axi_rready),
        .I2(slot_0_axi_rlast),
        .I3(rst_int_n),
        .O(\num_read_beat[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \num_read_beat[8]_i_2 
       (.I0(slot_0_axi_rvalid),
        .I1(slot_0_axi_rready),
        .I2(slot_0_axi_rlast),
        .O(\num_read_beat[8]_i_2_n_0 ));
  FDRE \num_read_beat_reg[0] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[0]_i_1_n_0 ),
        .Q(num_read_beat_reg__0[0]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[1] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[1]_i_1_n_0 ),
        .Q(num_read_beat_reg__0[1]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[2] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[2]_i_1_n_0 ),
        .Q(num_read_beat_reg__0[2]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[3] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[3]_i_1_n_0 ),
        .Q(num_read_beat_reg__0[3]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[4] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[4]_i_1_n_0 ),
        .Q(num_read_beat_reg__0[4]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[5] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[5]_i_1_n_0 ),
        .Q(num_read_beat_reg__0[5]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[6] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[6]_i_1_n_0 ),
        .Q(num_read_beat_reg__0[6]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[7] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[7]_i_1_n_0 ),
        .Q(num_read_beat_reg__0[7]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[8] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[8]_i_2_n_0 ),
        .Q(num_read_beat_reg__0[8]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_12 rd_latency_cnt_inst
       (.Data_valid_reg(Data_valid_reg),
        .Ext_Trig_Metric_en_reg(Ext_Trig_Metric_en),
        .Q({rd_latency_cnt_inst_n_0,rd_latency_cnt_inst_n_1,rd_latency_cnt_inst_n_2,rd_latency_cnt_inst_n_3,rd_latency_cnt_inst_n_4,rd_latency_cnt_inst_n_5,rd_latency_cnt_inst_n_6,rd_latency_cnt_inst_n_7,rd_latency_cnt_inst_n_8,rd_latency_cnt_inst_n_9,rd_latency_cnt_inst_n_10,rd_latency_cnt_inst_n_11,rd_latency_cnt_inst_n_12,rd_latency_cnt_inst_n_13,rd_latency_cnt_inst_n_14,rd_latency_cnt_inst_n_15,rd_latency_cnt_inst_n_16,rd_latency_cnt_inst_n_17,rd_latency_cnt_inst_n_18,rd_latency_cnt_inst_n_19,rd_latency_cnt_inst_n_20,rd_latency_cnt_inst_n_21,rd_latency_cnt_inst_n_22,rd_latency_cnt_inst_n_23,rd_latency_cnt_inst_n_24,rd_latency_cnt_inst_n_25,rd_latency_cnt_inst_n_26,rd_latency_cnt_inst_n_27,rd_latency_cnt_inst_n_28,rd_latency_cnt_inst_n_29,rd_latency_cnt_inst_n_30,rd_latency_cnt_inst_n_31,rd_latency_cnt_inst_n_32}),
        .Rd_Lat_Start(Rd_Lat_Start),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .out(out),
        .rst_int_n(rst_int_n));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized2_13 rd_latency_fifo_inst
       (.E(Rd_Latency_Fifo_Wr_En),
        .First_Read_reg(First_Read_reg),
        .Last_Read_buf(Last_Read_buf),
        .Q(Rd_Latency_Fifo_Wr_Data),
        .Rd_Add_Issue_reg(Rd_Latency_Fifo_Wr_En_reg_0),
        .Rd_Lat_End(Rd_Lat_End),
        .Rd_Lat_Start(Rd_Lat_Start),
        .\Rd_Latency_Fifo_Rd_Data_D1_reg[32] ({rd_latency_fifo_inst_n_4,rd_latency_fifo_inst_n_5,rd_latency_fifo_inst_n_6,rd_latency_fifo_inst_n_7,rd_latency_fifo_inst_n_8,rd_latency_fifo_inst_n_9,rd_latency_fifo_inst_n_10,rd_latency_fifo_inst_n_11,rd_latency_fifo_inst_n_12,rd_latency_fifo_inst_n_13,rd_latency_fifo_inst_n_14,rd_latency_fifo_inst_n_15,rd_latency_fifo_inst_n_16,rd_latency_fifo_inst_n_17,rd_latency_fifo_inst_n_18,rd_latency_fifo_inst_n_19,rd_latency_fifo_inst_n_20,rd_latency_fifo_inst_n_21,rd_latency_fifo_inst_n_22,rd_latency_fifo_inst_n_23,rd_latency_fifo_inst_n_24,rd_latency_fifo_inst_n_25,rd_latency_fifo_inst_n_26,rd_latency_fifo_inst_n_27,rd_latency_fifo_inst_n_28,rd_latency_fifo_inst_n_29,rd_latency_fifo_inst_n_30,rd_latency_fifo_inst_n_31,rd_latency_fifo_inst_n_32,rd_latency_fifo_inst_n_33,rd_latency_fifo_inst_n_34,rd_latency_fifo_inst_n_35,rd_latency_fifo_inst_n_36}),
        .Rd_Latency_Fifo_Rd_En(Rd_Latency_Fifo_Rd_En),
        .Rd_Latency_Fifo_Rd_En_reg(rd_latency_fifo_inst_n_1),
        .Rd_Latency_Fifo_Wr_En_reg(rd_latency_fifo_inst_n_0),
        .Read_Latency_One(Read_Latency_One),
        .Read_Latency_One_D1(Read_Latency_One_D1),
        .Read_Latency_One_D1_reg(rd_latency_fifo_inst_n_2),
        .Read_Latency_One_reg(Read_Latency_One_reg_n_0),
        .Read_going_on_reg(First_Read_reg_i_1_n_0),
        .SR(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .rd_latency_end(rd_latency_end),
        .rst_int_n(rst_int_n),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arvalid(slot_0_axi_arvalid));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE rst_int_n_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(\s_level_out_bus_d4_reg[1] ),
        .Q(rst_int_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    update_max_Wr_Lat_i_1
       (.I0(update_max_Wr_Lat_reg_i_2_n_0),
        .I1(F34_Rd_Vld_reg__0),
        .I2(update_max_Wr_Lat),
        .O(update_max_Wr_Lat_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_10
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[26] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[27] ),
        .O(update_max_Wr_Lat_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_11
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[24] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[25] ),
        .O(update_max_Wr_Lat_i_11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_13
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[22] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[23] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .O(update_max_Wr_Lat_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_14
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[20] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[21] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .O(update_max_Wr_Lat_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_15
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[18] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[19] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .O(update_max_Wr_Lat_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_16
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[16] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[17] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .O(update_max_Wr_Lat_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_17
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[22] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[23] ),
        .O(update_max_Wr_Lat_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_18
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[20] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[21] ),
        .O(update_max_Wr_Lat_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_19
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[18] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[19] ),
        .O(update_max_Wr_Lat_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_20
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[16] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[17] ),
        .O(update_max_Wr_Lat_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_22
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I1(\Accum_i_reg[31]_6 [30]),
        .I2(\Accum_i_reg[31]_6 [31]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .O(update_max_Wr_Lat_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_23
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I1(\Accum_i_reg[31]_6 [28]),
        .I2(\Accum_i_reg[31]_6 [29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .O(update_max_Wr_Lat_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_24
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I1(\Accum_i_reg[31]_6 [26]),
        .I2(\Accum_i_reg[31]_6 [27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .O(update_max_Wr_Lat_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_25
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I1(\Accum_i_reg[31]_6 [24]),
        .I2(\Accum_i_reg[31]_6 [25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .O(update_max_Wr_Lat_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_26
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I1(\Accum_i_reg[31]_6 [30]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .I3(\Accum_i_reg[31]_6 [31]),
        .O(update_max_Wr_Lat_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_27
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I1(\Accum_i_reg[31]_6 [28]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .I3(\Accum_i_reg[31]_6 [29]),
        .O(update_max_Wr_Lat_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_28
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I1(\Accum_i_reg[31]_6 [26]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .I3(\Accum_i_reg[31]_6 [27]),
        .O(update_max_Wr_Lat_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_29
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I1(\Accum_i_reg[31]_6 [24]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .I3(\Accum_i_reg[31]_6 [25]),
        .O(update_max_Wr_Lat_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_30
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I1(\Accum_i_reg[31]_6 [22]),
        .I2(\Accum_i_reg[31]_6 [23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .O(update_max_Wr_Lat_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_31
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I1(\Accum_i_reg[31]_6 [20]),
        .I2(\Accum_i_reg[31]_6 [21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .O(update_max_Wr_Lat_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_32
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I1(\Accum_i_reg[31]_6 [18]),
        .I2(\Accum_i_reg[31]_6 [19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .O(update_max_Wr_Lat_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_33
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I1(\Accum_i_reg[31]_6 [16]),
        .I2(\Accum_i_reg[31]_6 [17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .O(update_max_Wr_Lat_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_34
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I1(\Accum_i_reg[31]_6 [22]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .I3(\Accum_i_reg[31]_6 [23]),
        .O(update_max_Wr_Lat_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_35
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I1(\Accum_i_reg[31]_6 [20]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .I3(\Accum_i_reg[31]_6 [21]),
        .O(update_max_Wr_Lat_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_36
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I1(\Accum_i_reg[31]_6 [18]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .I3(\Accum_i_reg[31]_6 [19]),
        .O(update_max_Wr_Lat_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_37
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I1(\Accum_i_reg[31]_6 [16]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .I3(\Accum_i_reg[31]_6 [17]),
        .O(update_max_Wr_Lat_i_37_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_4
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[30] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[31] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .O(update_max_Wr_Lat_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_5
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[28] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[29] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .O(update_max_Wr_Lat_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_6
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[26] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[27] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .O(update_max_Wr_Lat_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_7
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[24] ),
        .I2(\Max_Write_Latency_Int_reg_n_0_[25] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .O(update_max_Wr_Lat_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_8
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[30] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[31] ),
        .O(update_max_Wr_Lat_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_9
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I1(\Max_Write_Latency_Int_reg_n_0_[28] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .I3(\Max_Write_Latency_Int_reg_n_0_[29] ),
        .O(update_max_Wr_Lat_i_9_n_0));
  FDRE update_max_Wr_Lat_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(update_max_Wr_Lat_i_1_n_0),
        .Q(update_max_Wr_Lat),
        .R(Wr_cnt_ld));
  CARRY4 update_max_Wr_Lat_reg_i_12
       (.CI(update_max_Wr_Lat_reg_i_21_n_0),
        .CO({update_max_Wr_Lat_reg_i_12_n_0,update_max_Wr_Lat_reg_i_12_n_1,update_max_Wr_Lat_reg_i_12_n_2,update_max_Wr_Lat_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_22_n_0,update_max_Wr_Lat_i_23_n_0,update_max_Wr_Lat_i_24_n_0,update_max_Wr_Lat_i_25_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_12_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_26_n_0,update_max_Wr_Lat_i_27_n_0,update_max_Wr_Lat_i_28_n_0,update_max_Wr_Lat_i_29_n_0}));
  CARRY4 update_max_Wr_Lat_reg_i_2
       (.CI(update_max_Wr_Lat_reg_i_3_n_0),
        .CO({update_max_Wr_Lat_reg_i_2_n_0,update_max_Wr_Lat_reg_i_2_n_1,update_max_Wr_Lat_reg_i_2_n_2,update_max_Wr_Lat_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_4_n_0,update_max_Wr_Lat_i_5_n_0,update_max_Wr_Lat_i_6_n_0,update_max_Wr_Lat_i_7_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_2_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_8_n_0,update_max_Wr_Lat_i_9_n_0,update_max_Wr_Lat_i_10_n_0,update_max_Wr_Lat_i_11_n_0}));
  CARRY4 update_max_Wr_Lat_reg_i_21
       (.CI(1'b0),
        .CO({update_max_Wr_Lat_reg_i_21_n_0,update_max_Wr_Lat_reg_i_21_n_1,update_max_Wr_Lat_reg_i_21_n_2,update_max_Wr_Lat_reg_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_30_n_0,update_max_Wr_Lat_i_31_n_0,update_max_Wr_Lat_i_32_n_0,update_max_Wr_Lat_i_33_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_21_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_34_n_0,update_max_Wr_Lat_i_35_n_0,update_max_Wr_Lat_i_36_n_0,update_max_Wr_Lat_i_37_n_0}));
  CARRY4 update_max_Wr_Lat_reg_i_3
       (.CI(update_max_Wr_Lat_reg_i_12_n_0),
        .CO({update_max_Wr_Lat_reg_i_3_n_0,update_max_Wr_Lat_reg_i_3_n_1,update_max_Wr_Lat_reg_i_3_n_2,update_max_Wr_Lat_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({update_max_Wr_Lat_i_13_n_0,update_max_Wr_Lat_i_14_n_0,update_max_Wr_Lat_i_15_n_0,update_max_Wr_Lat_i_16_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_3_O_UNCONNECTED[3:0]),
        .S({update_max_Wr_Lat_i_17_n_0,update_max_Wr_Lat_i_18_n_0,update_max_Wr_Lat_i_19_n_0,update_max_Wr_Lat_i_20_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    update_min_Wr_Lat_i_1
       (.I0(update_min_Wr_Lat_reg_i_2_n_0),
        .I1(F34_Rd_Vld_reg__0),
        .I2(update_min_Wr_Lat),
        .O(update_min_Wr_Lat_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_10
       (.I0(\Min_Write_Latency_Int_reg_n_0_[26] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[27] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .O(update_min_Wr_Lat_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_11
       (.I0(\Min_Write_Latency_Int_reg_n_0_[24] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[25] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .O(update_min_Wr_Lat_i_11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_13
       (.I0(\Min_Write_Latency_Int_reg_n_0_[22] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[23] ),
        .O(update_min_Wr_Lat_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_14
       (.I0(\Min_Write_Latency_Int_reg_n_0_[20] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[21] ),
        .O(update_min_Wr_Lat_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_15
       (.I0(\Min_Write_Latency_Int_reg_n_0_[18] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[19] ),
        .O(update_min_Wr_Lat_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_16
       (.I0(\Min_Write_Latency_Int_reg_n_0_[16] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[17] ),
        .O(update_min_Wr_Lat_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_17
       (.I0(\Min_Write_Latency_Int_reg_n_0_[22] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[23] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .O(update_min_Wr_Lat_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_18
       (.I0(\Min_Write_Latency_Int_reg_n_0_[20] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[21] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .O(update_min_Wr_Lat_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_19
       (.I0(\Min_Write_Latency_Int_reg_n_0_[18] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[19] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .O(update_min_Wr_Lat_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_20
       (.I0(\Min_Write_Latency_Int_reg_n_0_[16] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[17] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .O(update_min_Wr_Lat_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_22
       (.I0(\Accum_i_reg[31]_6 [14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .I3(\Accum_i_reg[31]_6 [15]),
        .O(update_min_Wr_Lat_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_23
       (.I0(\Accum_i_reg[31]_6 [12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .I3(\Accum_i_reg[31]_6 [13]),
        .O(update_min_Wr_Lat_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_24
       (.I0(\Accum_i_reg[31]_6 [10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .I3(\Accum_i_reg[31]_6 [11]),
        .O(update_min_Wr_Lat_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_25
       (.I0(\Accum_i_reg[31]_6 [8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .I3(\Accum_i_reg[31]_6 [9]),
        .O(update_min_Wr_Lat_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_26
       (.I0(\Accum_i_reg[31]_6 [14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I2(\Accum_i_reg[31]_6 [15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .O(update_min_Wr_Lat_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_27
       (.I0(\Accum_i_reg[31]_6 [12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I2(\Accum_i_reg[31]_6 [13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .O(update_min_Wr_Lat_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_28
       (.I0(\Accum_i_reg[31]_6 [10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I2(\Accum_i_reg[31]_6 [11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .O(update_min_Wr_Lat_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_29
       (.I0(\Accum_i_reg[31]_6 [8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I2(\Accum_i_reg[31]_6 [9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .O(update_min_Wr_Lat_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_30
       (.I0(\Accum_i_reg[31]_6 [6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .I3(\Accum_i_reg[31]_6 [7]),
        .O(update_min_Wr_Lat_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_31
       (.I0(\Accum_i_reg[31]_6 [4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .I3(\Accum_i_reg[31]_6 [5]),
        .O(update_min_Wr_Lat_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_32
       (.I0(\Accum_i_reg[31]_6 [2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .I3(\Accum_i_reg[31]_6 [3]),
        .O(update_min_Wr_Lat_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_33
       (.I0(\Accum_i_reg[31]_6 [0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .I3(\Accum_i_reg[31]_6 [1]),
        .O(update_min_Wr_Lat_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_34
       (.I0(\Accum_i_reg[31]_6 [6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I2(\Accum_i_reg[31]_6 [7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .O(update_min_Wr_Lat_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_35
       (.I0(\Accum_i_reg[31]_6 [4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I2(\Accum_i_reg[31]_6 [5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .O(update_min_Wr_Lat_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_36
       (.I0(\Accum_i_reg[31]_6 [2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I2(\Accum_i_reg[31]_6 [3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .O(update_min_Wr_Lat_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_37
       (.I0(\Accum_i_reg[31]_6 [0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I2(\Accum_i_reg[31]_6 [1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .O(update_min_Wr_Lat_i_37_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_4
       (.I0(\Min_Write_Latency_Int_reg_n_0_[30] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[31] ),
        .O(update_min_Wr_Lat_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_5
       (.I0(\Min_Write_Latency_Int_reg_n_0_[28] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[29] ),
        .O(update_min_Wr_Lat_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_6
       (.I0(\Min_Write_Latency_Int_reg_n_0_[26] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[27] ),
        .O(update_min_Wr_Lat_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_7
       (.I0(\Min_Write_Latency_Int_reg_n_0_[24] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .I3(\Min_Write_Latency_Int_reg_n_0_[25] ),
        .O(update_min_Wr_Lat_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_8
       (.I0(\Min_Write_Latency_Int_reg_n_0_[30] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[31] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .O(update_min_Wr_Lat_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_9
       (.I0(\Min_Write_Latency_Int_reg_n_0_[28] ),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I2(\Min_Write_Latency_Int_reg_n_0_[29] ),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .O(update_min_Wr_Lat_i_9_n_0));
  FDRE update_min_Wr_Lat_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(update_min_Wr_Lat_i_1_n_0),
        .Q(update_min_Wr_Lat),
        .R(Wr_cnt_ld));
  CARRY4 update_min_Wr_Lat_reg_i_12
       (.CI(update_min_Wr_Lat_reg_i_21_n_0),
        .CO({update_min_Wr_Lat_reg_i_12_n_0,update_min_Wr_Lat_reg_i_12_n_1,update_min_Wr_Lat_reg_i_12_n_2,update_min_Wr_Lat_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_22_n_0,update_min_Wr_Lat_i_23_n_0,update_min_Wr_Lat_i_24_n_0,update_min_Wr_Lat_i_25_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_12_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_26_n_0,update_min_Wr_Lat_i_27_n_0,update_min_Wr_Lat_i_28_n_0,update_min_Wr_Lat_i_29_n_0}));
  CARRY4 update_min_Wr_Lat_reg_i_2
       (.CI(update_min_Wr_Lat_reg_i_3_n_0),
        .CO({update_min_Wr_Lat_reg_i_2_n_0,update_min_Wr_Lat_reg_i_2_n_1,update_min_Wr_Lat_reg_i_2_n_2,update_min_Wr_Lat_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_4_n_0,update_min_Wr_Lat_i_5_n_0,update_min_Wr_Lat_i_6_n_0,update_min_Wr_Lat_i_7_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_2_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_8_n_0,update_min_Wr_Lat_i_9_n_0,update_min_Wr_Lat_i_10_n_0,update_min_Wr_Lat_i_11_n_0}));
  CARRY4 update_min_Wr_Lat_reg_i_21
       (.CI(1'b0),
        .CO({update_min_Wr_Lat_reg_i_21_n_0,update_min_Wr_Lat_reg_i_21_n_1,update_min_Wr_Lat_reg_i_21_n_2,update_min_Wr_Lat_reg_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_30_n_0,update_min_Wr_Lat_i_31_n_0,update_min_Wr_Lat_i_32_n_0,update_min_Wr_Lat_i_33_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_21_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_34_n_0,update_min_Wr_Lat_i_35_n_0,update_min_Wr_Lat_i_36_n_0,update_min_Wr_Lat_i_37_n_0}));
  CARRY4 update_min_Wr_Lat_reg_i_3
       (.CI(update_min_Wr_Lat_reg_i_12_n_0),
        .CO({update_min_Wr_Lat_reg_i_3_n_0,update_min_Wr_Lat_reg_i_3_n_1,update_min_Wr_Lat_reg_i_3_n_2,update_min_Wr_Lat_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({update_min_Wr_Lat_i_13_n_0,update_min_Wr_Lat_i_14_n_0,update_min_Wr_Lat_i_15_n_0,update_min_Wr_Lat_i_16_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_3_O_UNCONNECTED[3:0]),
        .S({update_min_Wr_Lat_i_17_n_0,update_min_Wr_Lat_i_18_n_0,update_min_Wr_Lat_i_19_n_0,update_min_Wr_Lat_i_20_n_0}));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_14 wr_latency_cnt_inst
       (.Data_valid_reg(Data_valid_reg),
        .Data_valid_reg1(Data_valid_reg1),
        .E(E),
        .Q(Count_Out),
        .SR(Wr_cnt_ld),
        .Wr_Lat_Start(Wr_Lat_Start),
        .core_aclk(core_aclk),
        .rst_int_n(rst_int_n));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    wr_latency_end_d1_i_1
       (.I0(First_Write_reg_i_1_n_0),
        .I1(First_Write_reg),
        .I2(Wr_Lat_End),
        .I3(Last_Write),
        .I4(Wr_Lat_Start),
        .I5(Last_Write_reg),
        .O(wr_latency_end));
  FDRE wr_latency_end_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_end),
        .Q(wr_latency_end_d1),
        .R(Wr_cnt_ld));
  FDRE wr_latency_start_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_start),
        .Q(wr_latency_start_d1),
        .R(Wr_cnt_ld));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_metric_counters_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_counters_profile
   (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_3 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_31 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_32 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_33 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_34 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_35 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_36 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_37 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_38 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_39 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_40 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_41 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_42 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_43 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_44 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_45 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_46 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_47 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_48 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_49 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_50 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_51 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_52 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_53 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_54 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_55 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_56 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_57 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_58 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_59 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_60 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_61 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_62 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_63 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_64 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_65 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_66 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_67 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_68 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_69 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_70 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_71 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_72 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_73 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_74 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_75 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_76 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_77 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_78 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_79 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_80 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_81 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_82 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_83 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_84 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_85 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_86 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_87 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_88 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_89 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_90 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_91 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_92 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_93 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_94 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_95 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_96 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_11 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_97 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_12 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_98 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_13 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_99 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_100 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_101 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_102 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_103 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_104 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_105 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_106 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_107 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_108 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_109 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_110 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_111 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_112 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_113 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_114 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_115 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_116 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_117 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_118 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_119 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_120 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_121 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_122 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_123 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_124 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_125 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_126 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_127 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_128 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_129 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_130 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_131 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_132 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_133 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_134 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_135 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_136 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_137 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_138 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_139 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_140 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_141 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_142 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_143 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_144 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_145 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_146 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_147 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_148 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_149 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_150 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_151 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_152 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_153 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_154 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_155 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_156 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_157 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_158 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_159 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_160 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_161 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_162 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_163 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_164 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_165 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_166 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_167 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_168 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_169 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_170 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_171 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_172 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_173 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_174 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_175 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_176 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_177 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_178 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_179 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_180 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_181 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_182 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_183 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_184 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_185 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_186 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_187 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_188 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_189 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_190 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_191 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_192 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_193 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_194 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_195 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_196 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_197 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_198 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_199 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_200 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_201 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_202 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_203 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_204 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_205 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_206 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_207 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_208 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_209 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_210 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_211 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_212 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_213 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_214 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_215 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_216 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_217 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_218 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_219 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_14 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_220 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_221 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_222 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_223 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_224 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_225 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_226 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_227 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_228 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_229 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_230 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_231 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_232 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_233 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_234 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_235 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_236 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_237 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_238 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_239 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_240 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_241 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_242 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_243 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_244 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_245 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_246 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_247 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_248 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_249 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_250 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_251 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_252 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_253 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_254 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_15 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_255 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_256 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_257 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_16 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_258 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_17 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_259 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_18 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_260 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_19 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_261 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_20 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_262 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_21 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_263 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_22 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_264 ,
    \Accum_i_reg[0] ,
    \Accum_i_reg[0]_0 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg ,
    DI,
    S,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 ,
    Q,
    \Accum_i_reg[3] ,
    \Accum_i_reg[7] ,
    \Accum_i_reg[11] ,
    \Accum_i_reg[15] ,
    \Accum_i_reg[19] ,
    \Accum_i_reg[23] ,
    \Accum_i_reg[27] ,
    \Accum_i_reg[31] ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 ,
    S0_Read_Latency,
    \Accum_i_reg[3]_0 ,
    \Accum_i_reg[7]_0 ,
    \Accum_i_reg[11]_0 ,
    \Accum_i_reg[15]_0 ,
    \Accum_i_reg[19]_0 ,
    \Accum_i_reg[23]_0 ,
    \Accum_i_reg[27]_0 ,
    \Accum_i_reg[31]_0 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_16 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_17 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_18 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_19 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_20 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_21 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_22 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_23 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_24 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_25 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_26 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_27 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_28 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_29 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_30 ,
    \Write_Latency_Int_reg[30] ,
    \Accum_i_reg[3]_1 ,
    \Accum_i_reg[7]_1 ,
    \Accum_i_reg[11]_1 ,
    \Accum_i_reg[15]_1 ,
    \Accum_i_reg[19]_1 ,
    \Accum_i_reg[23]_1 ,
    \Accum_i_reg[27]_1 ,
    \Accum_i_reg[31]_1 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_16 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_17 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_18 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_19 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_20 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_21 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_22 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_23 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_24 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_25 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_26 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_27 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_28 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_29 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_30 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_31 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_32 ,
    S1_Read_Latency,
    \Accum_i_reg[3]_2 ,
    \Accum_i_reg[7]_2 ,
    \Accum_i_reg[11]_2 ,
    \Accum_i_reg[15]_2 ,
    \Accum_i_reg[19]_2 ,
    \Accum_i_reg[23]_2 ,
    \Accum_i_reg[27]_2 ,
    \Accum_i_reg[31]_2 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_31 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_32 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_33 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_34 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_35 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_36 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_37 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_38 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_39 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_40 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_41 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_42 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_43 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_44 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_45 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_46 ,
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_47 ,
    \Write_Latency_Int_reg[30]_0 ,
    \Accum_i_reg[3]_3 ,
    \Accum_i_reg[7]_3 ,
    \Accum_i_reg[11]_3 ,
    \Accum_i_reg[15]_3 ,
    \Accum_i_reg[19]_3 ,
    \Accum_i_reg[23]_3 ,
    \Accum_i_reg[27]_3 ,
    \Accum_i_reg[31]_3 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_33 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_34 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_35 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_36 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_37 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_38 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_39 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_40 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_41 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_42 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_43 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_44 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_45 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_46 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_47 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_48 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_49 ,
    S2_Read_Latency,
    \Accum_i_reg[3]_4 ,
    \Accum_i_reg[7]_4 ,
    \Accum_i_reg[11]_4 ,
    \Accum_i_reg[15]_4 ,
    \Accum_i_reg[19]_4 ,
    \Accum_i_reg[23]_4 ,
    \Accum_i_reg[27]_4 ,
    \Accum_i_reg[31]_4 ,
    out,
    Wtrans_Cnt_En,
    Rtrans_Cnt_En,
    \Lat_Addr_11downto2_CDC_reg[6] ,
    \Lat_Addr_11downto2_CDC_reg[7] ,
    Lat_Addr_11downto2,
    \Lat_Addr_11downto2_CDC_reg[7]_0 ,
    \Lat_Addr_11downto2_CDC_reg[6]_0 ,
    SR,
    E,
    D,
    core_aclk,
    \s_level_out_bus_d4_reg[1] ,
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ,
    \s_level_out_bus_d4_reg[0] ,
    \s_level_out_bus_d4_reg[0]_0 ,
    \s_level_out_bus_d4_reg[0]_1 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg ,
    \s_level_out_bus_d4_reg[0]_2 ,
    \s_level_out_bus_d4_reg[0]_3 ,
    \s_level_out_bus_d4_reg[0]_4 ,
    \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg ,
    \s_level_out_bus_d4_reg[0]_5 ,
    \s_level_out_bus_d4_reg[0]_6 ,
    \s_level_out_bus_d4_reg[0]_7 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg_0 ,
    \s_level_out_bus_d4_reg[0]_8 ,
    \s_level_out_bus_d4_reg[0]_9 ,
    \s_level_out_bus_d4_reg[0]_10 ,
    \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg_0 ,
    \s_level_out_bus_d4_reg[0]_11 ,
    \s_level_out_bus_d4_reg[0]_12 ,
    \s_level_out_bus_d4_reg[0]_13 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg_1 ,
    \s_level_out_bus_d4_reg[0]_14 ,
    \s_level_out_bus_d4_reg[0]_15 ,
    \s_level_out_bus_d4_reg[0]_16 ,
    \Max_Write_Latency_Int_reg[15] ,
    \s_level_out_bus_d4_reg[0]_17 ,
    \Max_Read_Latency_Int_reg[15] ,
    \s_level_out_bus_d4_reg[0]_18 ,
    \Max_Write_Latency_Int_reg[15]_0 ,
    \s_level_out_bus_d4_reg[0]_19 ,
    \Max_Read_Latency_Int_reg[15]_0 ,
    \s_level_out_bus_d4_reg[0]_20 ,
    \Max_Write_Latency_Int_reg[15]_1 ,
    \s_level_out_bus_d4_reg[0]_21 ,
    \Max_Read_Latency_Int_reg[15]_1 ,
    core_aresetn,
    Write_Latency_En,
    Read_Latency_En);
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_3 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_31 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_32 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_33 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_34 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_35 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_36 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_37 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_38 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_39 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_40 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_41 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_42 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_43 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_44 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_45 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_46 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_47 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_48 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_49 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_50 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_51 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_52 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_53 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_54 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_55 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_56 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_57 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_58 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_59 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_60 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_61 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_62 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_63 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_64 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_65 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_66 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_67 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_68 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_69 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_70 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_71 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_72 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_73 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_74 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_75 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_76 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_77 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_78 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_79 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_80 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_81 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_82 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_83 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_84 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_85 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_86 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_87 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_88 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_89 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_90 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_91 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_92 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_93 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_94 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_95 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_96 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_11 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_97 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_12 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_98 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_13 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_99 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_100 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_101 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_102 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_103 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_104 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_105 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_106 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_107 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_108 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_109 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_110 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_111 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_112 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_113 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_114 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_115 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_116 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_117 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_118 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_119 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_120 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_121 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_122 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_123 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_124 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_125 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_126 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_127 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_128 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_129 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_130 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_131 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_132 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_133 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_134 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_135 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_136 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_137 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_138 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_139 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_140 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_141 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_142 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_143 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_144 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_145 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_146 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_147 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_148 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_149 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_150 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_151 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_152 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_153 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_154 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_155 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_156 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_157 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_158 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_159 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_160 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_161 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_162 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_163 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_164 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_165 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_166 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_167 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_168 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_169 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_170 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_171 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_172 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_173 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_174 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_175 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_176 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_177 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_178 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_179 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_180 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_181 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_182 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_183 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_184 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_185 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_186 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_187 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_188 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_189 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_190 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_191 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_192 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_193 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_194 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_195 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_196 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_197 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_198 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_199 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_200 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_201 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_202 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_203 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_204 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_205 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_206 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_207 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_208 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_209 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_210 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_211 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_212 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_213 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_214 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_215 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_216 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_217 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_218 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_219 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_14 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_220 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_221 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_222 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_223 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_224 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_225 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_226 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_227 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_228 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_229 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_230 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_231 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_232 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_233 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_234 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_235 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_236 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_237 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_238 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_239 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_240 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_241 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_242 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_243 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_244 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_245 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_246 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_247 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_248 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_249 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_250 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_251 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_252 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_253 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_254 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_15 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_255 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_256 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_257 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_16 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_258 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_17 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_259 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_18 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_260 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_19 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_261 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_20 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_262 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_21 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_263 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_22 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_264 ;
  output [2:0]\Accum_i_reg[0] ;
  output [2:0]\Accum_i_reg[0]_0 ;
  input \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ;
  input [1:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 ;
  input [2:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 ;
  input [30:0]Q;
  input [3:0]\Accum_i_reg[3] ;
  input [3:0]\Accum_i_reg[7] ;
  input [3:0]\Accum_i_reg[11] ;
  input [3:0]\Accum_i_reg[15] ;
  input [3:0]\Accum_i_reg[19] ;
  input [3:0]\Accum_i_reg[23] ;
  input [3:0]\Accum_i_reg[27] ;
  input [3:0]\Accum_i_reg[31] ;
  input \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ;
  input [1:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 ;
  input [2:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 ;
  input [30:0]S0_Read_Latency;
  input [3:0]\Accum_i_reg[3]_0 ;
  input [3:0]\Accum_i_reg[7]_0 ;
  input [3:0]\Accum_i_reg[11]_0 ;
  input [3:0]\Accum_i_reg[15]_0 ;
  input [3:0]\Accum_i_reg[19]_0 ;
  input [3:0]\Accum_i_reg[23]_0 ;
  input [3:0]\Accum_i_reg[27]_0 ;
  input [3:0]\Accum_i_reg[31]_0 ;
  input \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_16 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_17 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_18 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_19 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_20 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_21 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_22 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_23 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_24 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_25 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_26 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_27 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_28 ;
  input [1:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_29 ;
  input [2:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_30 ;
  input [30:0]\Write_Latency_Int_reg[30] ;
  input [3:0]\Accum_i_reg[3]_1 ;
  input [3:0]\Accum_i_reg[7]_1 ;
  input [3:0]\Accum_i_reg[11]_1 ;
  input [3:0]\Accum_i_reg[15]_1 ;
  input [3:0]\Accum_i_reg[19]_1 ;
  input [3:0]\Accum_i_reg[23]_1 ;
  input [3:0]\Accum_i_reg[27]_1 ;
  input [3:0]\Accum_i_reg[31]_1 ;
  input \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_16 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_17 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_18 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_19 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_20 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_21 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_22 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_23 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_24 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_25 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_26 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_27 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_28 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_29 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_30 ;
  input [1:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_31 ;
  input [2:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_32 ;
  input [30:0]S1_Read_Latency;
  input [3:0]\Accum_i_reg[3]_2 ;
  input [3:0]\Accum_i_reg[7]_2 ;
  input [3:0]\Accum_i_reg[11]_2 ;
  input [3:0]\Accum_i_reg[15]_2 ;
  input [3:0]\Accum_i_reg[19]_2 ;
  input [3:0]\Accum_i_reg[23]_2 ;
  input [3:0]\Accum_i_reg[27]_2 ;
  input [3:0]\Accum_i_reg[31]_2 ;
  input \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_31 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_32 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_33 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_34 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_35 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_36 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_37 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_38 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_39 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_40 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_41 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_42 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_43 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_44 ;
  input [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_45 ;
  input [1:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_46 ;
  input [2:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_47 ;
  input [30:0]\Write_Latency_Int_reg[30]_0 ;
  input [3:0]\Accum_i_reg[3]_3 ;
  input [3:0]\Accum_i_reg[7]_3 ;
  input [3:0]\Accum_i_reg[11]_3 ;
  input [3:0]\Accum_i_reg[15]_3 ;
  input [3:0]\Accum_i_reg[19]_3 ;
  input [3:0]\Accum_i_reg[23]_3 ;
  input [3:0]\Accum_i_reg[27]_3 ;
  input [3:0]\Accum_i_reg[31]_3 ;
  input \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_33 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_34 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_35 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_36 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_37 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_38 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_39 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_40 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_41 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_42 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_43 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_44 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_45 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_46 ;
  input [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_47 ;
  input [1:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_48 ;
  input [2:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_49 ;
  input [30:0]S2_Read_Latency;
  input [3:0]\Accum_i_reg[3]_4 ;
  input [3:0]\Accum_i_reg[7]_4 ;
  input [3:0]\Accum_i_reg[11]_4 ;
  input [3:0]\Accum_i_reg[15]_4 ;
  input [3:0]\Accum_i_reg[19]_4 ;
  input [3:0]\Accum_i_reg[23]_4 ;
  input [3:0]\Accum_i_reg[27]_4 ;
  input [3:0]\Accum_i_reg[31]_4 ;
  input [0:0]out;
  input [2:0]Wtrans_Cnt_En;
  input [2:0]Rtrans_Cnt_En;
  input \Lat_Addr_11downto2_CDC_reg[6] ;
  input \Lat_Addr_11downto2_CDC_reg[7] ;
  input [1:0]Lat_Addr_11downto2;
  input \Lat_Addr_11downto2_CDC_reg[7]_0 ;
  input \Lat_Addr_11downto2_CDC_reg[6]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]D;
  input core_aclk;
  input [0:0]\s_level_out_bus_d4_reg[1] ;
  input [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input [0:0]\s_level_out_bus_d4_reg[0]_0 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_1 ;
  input [31:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg ;
  input [0:0]\s_level_out_bus_d4_reg[0]_2 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_3 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_4 ;
  input [31:0]\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg ;
  input [0:0]\s_level_out_bus_d4_reg[0]_5 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_6 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_7 ;
  input [31:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg_0 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_8 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_9 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_10 ;
  input [31:0]\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg_0 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_11 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_12 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_13 ;
  input [31:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg_1 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_14 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_15 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_16 ;
  input [31:0]\Max_Write_Latency_Int_reg[15] ;
  input [0:0]\s_level_out_bus_d4_reg[0]_17 ;
  input [31:0]\Max_Read_Latency_Int_reg[15] ;
  input [0:0]\s_level_out_bus_d4_reg[0]_18 ;
  input [31:0]\Max_Write_Latency_Int_reg[15]_0 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_19 ;
  input [31:0]\Max_Read_Latency_Int_reg[15]_0 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_20 ;
  input [31:0]\Max_Write_Latency_Int_reg[15]_1 ;
  input [0:0]\s_level_out_bus_d4_reg[0]_21 ;
  input [31:0]\Max_Read_Latency_Int_reg[15]_1 ;
  input [0:0]core_aresetn;
  input [2:0]Write_Latency_En;
  input [2:0]Read_Latency_En;

  wire [2:0]\Accum_i_reg[0] ;
  wire [2:0]\Accum_i_reg[0]_0 ;
  wire [3:0]\Accum_i_reg[11] ;
  wire [3:0]\Accum_i_reg[11]_0 ;
  wire [3:0]\Accum_i_reg[11]_1 ;
  wire [3:0]\Accum_i_reg[11]_2 ;
  wire [3:0]\Accum_i_reg[11]_3 ;
  wire [3:0]\Accum_i_reg[11]_4 ;
  wire [3:0]\Accum_i_reg[15] ;
  wire [3:0]\Accum_i_reg[15]_0 ;
  wire [3:0]\Accum_i_reg[15]_1 ;
  wire [3:0]\Accum_i_reg[15]_2 ;
  wire [3:0]\Accum_i_reg[15]_3 ;
  wire [3:0]\Accum_i_reg[15]_4 ;
  wire [3:0]\Accum_i_reg[19] ;
  wire [3:0]\Accum_i_reg[19]_0 ;
  wire [3:0]\Accum_i_reg[19]_1 ;
  wire [3:0]\Accum_i_reg[19]_2 ;
  wire [3:0]\Accum_i_reg[19]_3 ;
  wire [3:0]\Accum_i_reg[19]_4 ;
  wire [3:0]\Accum_i_reg[23] ;
  wire [3:0]\Accum_i_reg[23]_0 ;
  wire [3:0]\Accum_i_reg[23]_1 ;
  wire [3:0]\Accum_i_reg[23]_2 ;
  wire [3:0]\Accum_i_reg[23]_3 ;
  wire [3:0]\Accum_i_reg[23]_4 ;
  wire [3:0]\Accum_i_reg[27] ;
  wire [3:0]\Accum_i_reg[27]_0 ;
  wire [3:0]\Accum_i_reg[27]_1 ;
  wire [3:0]\Accum_i_reg[27]_2 ;
  wire [3:0]\Accum_i_reg[27]_3 ;
  wire [3:0]\Accum_i_reg[27]_4 ;
  wire [3:0]\Accum_i_reg[31] ;
  wire [3:0]\Accum_i_reg[31]_0 ;
  wire [3:0]\Accum_i_reg[31]_1 ;
  wire [3:0]\Accum_i_reg[31]_2 ;
  wire [3:0]\Accum_i_reg[31]_3 ;
  wire [3:0]\Accum_i_reg[31]_4 ;
  wire [3:0]\Accum_i_reg[3] ;
  wire [3:0]\Accum_i_reg[3]_0 ;
  wire [3:0]\Accum_i_reg[3]_1 ;
  wire [3:0]\Accum_i_reg[3]_2 ;
  wire [3:0]\Accum_i_reg[3]_3 ;
  wire [3:0]\Accum_i_reg[3]_4 ;
  wire [3:0]\Accum_i_reg[7] ;
  wire [3:0]\Accum_i_reg[7]_0 ;
  wire [3:0]\Accum_i_reg[7]_1 ;
  wire [3:0]\Accum_i_reg[7]_2 ;
  wire [3:0]\Accum_i_reg[7]_3 ;
  wire [3:0]\Accum_i_reg[7]_4 ;
  wire [31:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [31:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg ;
  wire [31:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg_0 ;
  wire [31:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg_1 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 ;
  wire [2:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_16 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_17 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_18 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_19 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_20 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_21 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_22 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_23 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_24 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_25 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_26 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_27 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_28 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_29 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_30 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_31 ;
  wire [2:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_32 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_33 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_34 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_35 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_36 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_37 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_38 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_39 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_40 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_41 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_42 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_43 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_44 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_45 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_46 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_47 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_48 ;
  wire [2:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_49 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ;
  wire [31:0]\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg ;
  wire [31:0]\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg_0 ;
  wire \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 ;
  wire [2:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 ;
  wire \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_16 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_17 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_18 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_19 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_20 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_21 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_22 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_23 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_24 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_25 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_26 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_27 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_28 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_29 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ;
  wire [2:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_30 ;
  wire \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_31 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_32 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_33 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_34 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_35 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_36 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_37 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_38 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_39 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_40 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_41 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_42 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_43 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_44 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_45 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_46 ;
  wire [2:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_47 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_100 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_101 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_102 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_103 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_104 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_105 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_106 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_107 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_108 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_109 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_110 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_111 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_112 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_113 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_114 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_115 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_116 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_117 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_118 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_119 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_120 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_121 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_122 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_123 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_124 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_125 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_126 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_127 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_128 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_129 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_130 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_131 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_132 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_133 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_134 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_135 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_136 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_137 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_138 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_139 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_140 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_141 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_142 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_143 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_144 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_145 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_146 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_147 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_148 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_149 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_150 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_151 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_152 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_153 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_154 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_155 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_156 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_157 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_158 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_159 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_160 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_161 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_162 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_163 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_164 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_165 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_166 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_167 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_168 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_169 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_170 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_171 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_172 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_173 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_174 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_175 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_176 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_177 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_178 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_179 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_180 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_181 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_182 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_183 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_184 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_185 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_186 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_187 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_188 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_189 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_190 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_191 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_192 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_193 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_194 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_195 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_196 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_197 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_198 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_199 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_200 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_201 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_202 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_203 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_204 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_205 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_206 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_207 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_208 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_209 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_210 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_211 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_212 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_213 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_214 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_215 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_216 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_217 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_218 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_219 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_220 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_221 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_222 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_223 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_224 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_225 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_226 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_227 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_228 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_229 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_230 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_231 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_232 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_233 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_234 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_235 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_236 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_237 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_238 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_239 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_240 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_241 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_242 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_243 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_244 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_245 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_246 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_247 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_248 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_249 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_250 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_251 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_252 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_253 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_254 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_255 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_256 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_257 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_258 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_259 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_260 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_261 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_262 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_263 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_264 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_31 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_32 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_33 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_34 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_35 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_36 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_37 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_38 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_39 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_40 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_41 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_42 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_43 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_44 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_45 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_46 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_47 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_48 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_49 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_50 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_51 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_52 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_53 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_54 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_55 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_56 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_57 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_58 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_59 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_60 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_61 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_62 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_63 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_64 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_65 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_66 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_67 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_68 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_69 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_70 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_71 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_72 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_73 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_74 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_75 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_76 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_77 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_78 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_79 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_80 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_81 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_82 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_83 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_84 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_85 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_86 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_87 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_88 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_89 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_90 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_91 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_92 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_93 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_94 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_95 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_96 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_97 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_98 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_99 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_11 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_12 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_13 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_14 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_15 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_16 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_17 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_18 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_19 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_20 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_21 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_22 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_3 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 ;
  wire [0:0]\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ;
  wire \GEN_acc[0].acc_inst_0_n_0 ;
  wire \GEN_acc[0].acc_inst_0_n_33 ;
  wire \GEN_acc[0].acc_inst_0_n_34 ;
  wire \GEN_acc[0].acc_inst_0_n_35 ;
  wire \GEN_acc[0].acc_inst_0_n_36 ;
  wire \GEN_acc[0].acc_inst_0_n_37 ;
  wire \GEN_acc[0].acc_inst_0_n_38 ;
  wire \GEN_acc[0].acc_inst_0_n_39 ;
  wire \GEN_acc[0].acc_inst_0_n_40 ;
  wire \GEN_acc[0].acc_inst_0_n_41 ;
  wire \GEN_acc[0].acc_inst_0_n_42 ;
  wire \GEN_acc[0].acc_inst_0_n_43 ;
  wire \GEN_acc[0].acc_inst_0_n_44 ;
  wire \GEN_acc[0].acc_inst_0_n_45 ;
  wire \GEN_acc[0].acc_inst_0_n_46 ;
  wire \GEN_acc[0].acc_inst_0_n_47 ;
  wire \GEN_acc[0].acc_inst_0_n_48 ;
  wire \GEN_acc[0].acc_inst_0_n_49 ;
  wire \GEN_acc[0].acc_inst_0_n_50 ;
  wire \GEN_acc[0].acc_inst_0_n_51 ;
  wire \GEN_acc[0].acc_inst_0_n_52 ;
  wire \GEN_acc[0].acc_inst_0_n_53 ;
  wire \GEN_acc[0].acc_inst_0_n_54 ;
  wire \GEN_acc[0].acc_inst_0_n_55 ;
  wire \GEN_acc[0].acc_inst_0_n_56 ;
  wire \GEN_acc[0].acc_inst_0_n_57 ;
  wire \GEN_acc[0].acc_inst_0_n_58 ;
  wire \GEN_acc[0].acc_inst_0_n_59 ;
  wire \GEN_acc[0].acc_inst_0_n_60 ;
  wire \GEN_acc[0].acc_inst_0_n_61 ;
  wire \GEN_acc[0].acc_inst_0_n_62 ;
  wire \GEN_acc[0].acc_inst_0_n_63 ;
  wire \GEN_acc[12].acc_inst_0_n_0 ;
  wire \GEN_acc[12].acc_inst_0_n_33 ;
  wire \GEN_acc[12].acc_inst_0_n_34 ;
  wire \GEN_acc[12].acc_inst_0_n_35 ;
  wire \GEN_acc[12].acc_inst_0_n_36 ;
  wire \GEN_acc[12].acc_inst_0_n_37 ;
  wire \GEN_acc[12].acc_inst_0_n_38 ;
  wire \GEN_acc[12].acc_inst_0_n_39 ;
  wire \GEN_acc[12].acc_inst_0_n_40 ;
  wire \GEN_acc[12].acc_inst_0_n_41 ;
  wire \GEN_acc[12].acc_inst_0_n_42 ;
  wire \GEN_acc[12].acc_inst_0_n_43 ;
  wire \GEN_acc[12].acc_inst_0_n_44 ;
  wire \GEN_acc[12].acc_inst_0_n_45 ;
  wire \GEN_acc[12].acc_inst_0_n_46 ;
  wire \GEN_acc[12].acc_inst_0_n_47 ;
  wire \GEN_acc[12].acc_inst_0_n_48 ;
  wire \GEN_acc[12].acc_inst_0_n_49 ;
  wire \GEN_acc[12].acc_inst_0_n_50 ;
  wire \GEN_acc[12].acc_inst_0_n_51 ;
  wire \GEN_acc[12].acc_inst_0_n_52 ;
  wire \GEN_acc[12].acc_inst_0_n_53 ;
  wire \GEN_acc[12].acc_inst_0_n_54 ;
  wire \GEN_acc[12].acc_inst_0_n_55 ;
  wire \GEN_acc[12].acc_inst_0_n_56 ;
  wire \GEN_acc[12].acc_inst_0_n_57 ;
  wire \GEN_acc[12].acc_inst_0_n_58 ;
  wire \GEN_acc[12].acc_inst_0_n_59 ;
  wire \GEN_acc[12].acc_inst_0_n_60 ;
  wire \GEN_acc[12].acc_inst_0_n_61 ;
  wire \GEN_acc[12].acc_inst_0_n_62 ;
  wire \GEN_acc[12].acc_inst_0_n_63 ;
  wire \GEN_acc[13].acc_inst_0_n_32 ;
  wire \GEN_acc[13].acc_inst_0_n_33 ;
  wire \GEN_acc[13].acc_inst_0_n_34 ;
  wire \GEN_acc[13].acc_inst_0_n_35 ;
  wire \GEN_acc[13].acc_inst_0_n_36 ;
  wire \GEN_acc[13].acc_inst_0_n_37 ;
  wire \GEN_acc[13].acc_inst_0_n_38 ;
  wire \GEN_acc[13].acc_inst_0_n_39 ;
  wire \GEN_acc[13].acc_inst_0_n_40 ;
  wire \GEN_acc[13].acc_inst_0_n_41 ;
  wire \GEN_acc[13].acc_inst_0_n_42 ;
  wire \GEN_acc[13].acc_inst_0_n_43 ;
  wire \GEN_acc[13].acc_inst_0_n_44 ;
  wire \GEN_acc[13].acc_inst_0_n_45 ;
  wire \GEN_acc[13].acc_inst_0_n_46 ;
  wire \GEN_acc[13].acc_inst_0_n_47 ;
  wire \GEN_acc[13].acc_inst_0_n_48 ;
  wire \GEN_acc[13].acc_inst_0_n_49 ;
  wire \GEN_acc[13].acc_inst_0_n_50 ;
  wire \GEN_acc[13].acc_inst_0_n_51 ;
  wire \GEN_acc[13].acc_inst_0_n_52 ;
  wire \GEN_acc[13].acc_inst_0_n_53 ;
  wire \GEN_acc[13].acc_inst_0_n_54 ;
  wire \GEN_acc[13].acc_inst_0_n_55 ;
  wire \GEN_acc[13].acc_inst_0_n_56 ;
  wire \GEN_acc[13].acc_inst_0_n_57 ;
  wire \GEN_acc[13].acc_inst_0_n_58 ;
  wire \GEN_acc[13].acc_inst_0_n_59 ;
  wire \GEN_acc[13].acc_inst_0_n_60 ;
  wire \GEN_acc[13].acc_inst_0_n_61 ;
  wire \GEN_acc[13].acc_inst_0_n_62 ;
  wire \GEN_acc[13].acc_inst_0_n_63 ;
  wire \GEN_acc[2].acc_inst_0_n_0 ;
  wire \GEN_acc[2].acc_inst_0_n_33 ;
  wire \GEN_acc[2].acc_inst_0_n_34 ;
  wire \GEN_acc[2].acc_inst_0_n_35 ;
  wire \GEN_acc[2].acc_inst_0_n_36 ;
  wire \GEN_acc[2].acc_inst_0_n_37 ;
  wire \GEN_acc[2].acc_inst_0_n_38 ;
  wire \GEN_acc[2].acc_inst_0_n_39 ;
  wire \GEN_acc[2].acc_inst_0_n_40 ;
  wire \GEN_acc[2].acc_inst_0_n_41 ;
  wire \GEN_acc[2].acc_inst_0_n_42 ;
  wire \GEN_acc[2].acc_inst_0_n_43 ;
  wire \GEN_acc[2].acc_inst_0_n_44 ;
  wire \GEN_acc[2].acc_inst_0_n_45 ;
  wire \GEN_acc[2].acc_inst_0_n_46 ;
  wire \GEN_acc[2].acc_inst_0_n_47 ;
  wire \GEN_acc[2].acc_inst_0_n_48 ;
  wire \GEN_acc[2].acc_inst_0_n_49 ;
  wire \GEN_acc[2].acc_inst_0_n_50 ;
  wire \GEN_acc[2].acc_inst_0_n_51 ;
  wire \GEN_acc[2].acc_inst_0_n_52 ;
  wire \GEN_acc[2].acc_inst_0_n_53 ;
  wire \GEN_acc[2].acc_inst_0_n_54 ;
  wire \GEN_acc[2].acc_inst_0_n_55 ;
  wire \GEN_acc[2].acc_inst_0_n_56 ;
  wire \GEN_acc[2].acc_inst_0_n_57 ;
  wire \GEN_acc[2].acc_inst_0_n_58 ;
  wire \GEN_acc[2].acc_inst_0_n_59 ;
  wire \GEN_acc[2].acc_inst_0_n_60 ;
  wire \GEN_acc[2].acc_inst_0_n_61 ;
  wire \GEN_acc[2].acc_inst_0_n_62 ;
  wire \GEN_acc[2].acc_inst_0_n_63 ;
  wire \GEN_acc[4].acc_inst_0_n_32 ;
  wire \GEN_acc[4].acc_inst_0_n_33 ;
  wire \GEN_acc[4].acc_inst_0_n_34 ;
  wire \GEN_acc[4].acc_inst_0_n_35 ;
  wire \GEN_acc[4].acc_inst_0_n_36 ;
  wire \GEN_acc[4].acc_inst_0_n_37 ;
  wire \GEN_acc[4].acc_inst_0_n_38 ;
  wire \GEN_acc[4].acc_inst_0_n_39 ;
  wire \GEN_acc[4].acc_inst_0_n_40 ;
  wire \GEN_acc[4].acc_inst_0_n_41 ;
  wire \GEN_acc[4].acc_inst_0_n_42 ;
  wire \GEN_acc[4].acc_inst_0_n_43 ;
  wire \GEN_acc[4].acc_inst_0_n_44 ;
  wire \GEN_acc[4].acc_inst_0_n_45 ;
  wire \GEN_acc[4].acc_inst_0_n_46 ;
  wire \GEN_acc[4].acc_inst_0_n_47 ;
  wire \GEN_acc[4].acc_inst_0_n_48 ;
  wire \GEN_acc[4].acc_inst_0_n_49 ;
  wire \GEN_acc[4].acc_inst_0_n_50 ;
  wire \GEN_acc[4].acc_inst_0_n_51 ;
  wire \GEN_acc[4].acc_inst_0_n_52 ;
  wire \GEN_acc[4].acc_inst_0_n_53 ;
  wire \GEN_acc[4].acc_inst_0_n_54 ;
  wire \GEN_acc[4].acc_inst_0_n_55 ;
  wire \GEN_acc[4].acc_inst_0_n_56 ;
  wire \GEN_acc[4].acc_inst_0_n_57 ;
  wire \GEN_acc[4].acc_inst_0_n_58 ;
  wire \GEN_acc[4].acc_inst_0_n_59 ;
  wire \GEN_acc[4].acc_inst_0_n_60 ;
  wire \GEN_acc[4].acc_inst_0_n_61 ;
  wire \GEN_acc[4].acc_inst_0_n_62 ;
  wire \GEN_acc[4].acc_inst_0_n_63 ;
  wire [1:0]Lat_Addr_11downto2;
  wire \Lat_Addr_11downto2_CDC_reg[6] ;
  wire \Lat_Addr_11downto2_CDC_reg[6]_0 ;
  wire \Lat_Addr_11downto2_CDC_reg[7] ;
  wire \Lat_Addr_11downto2_CDC_reg[7]_0 ;
  wire [31:0]\Max_Read_Latency_Int_reg[15] ;
  wire [31:0]\Max_Read_Latency_Int_reg[15]_0 ;
  wire [31:0]\Max_Read_Latency_Int_reg[15]_1 ;
  wire [31:0]\Max_Write_Latency_Int_reg[15] ;
  wire [31:0]\Max_Write_Latency_Int_reg[15]_0 ;
  wire [31:0]\Max_Write_Latency_Int_reg[15]_1 ;
  wire [30:0]Q;
  wire [2:0]Read_Latency_En;
  wire [2:0]Rtrans_Cnt_En;
  wire [3:0]S;
  wire [30:0]S0_Read_Latency;
  wire [30:0]S1_Read_Latency;
  wire [30:0]S2_Read_Latency;
  wire [0:0]SR;
  wire [31:0]\Sample_Metric_Cnt[16]_33 ;
  wire [2:0]Write_Latency_En;
  wire [30:0]\Write_Latency_Int_reg[30] ;
  wire [30:0]\Write_Latency_Int_reg[30]_0 ;
  wire [2:0]Wtrans_Cnt_En;
  wire core_aclk;
  wire [0:0]core_aresetn;
  wire [0:0]out;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_0 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_1 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_10 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_11 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_12 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_13 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_14 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_15 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_16 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_17 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_18 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_19 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_2 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_20 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_21 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_3 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_4 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_5 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_6 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_7 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_8 ;
  wire [0:0]\s_level_out_bus_d4_reg[0]_9 ;
  wire [0:0]\s_level_out_bus_d4_reg[1] ;

  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile \GEN_acc[0].acc_inst_0 
       (.D(D),
        .E(E),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_acc[0].acc_inst_0_n_0 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (\GEN_acc[0].acc_inst_0_n_33 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (\GEN_acc[0].acc_inst_0_n_34 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 (\GEN_acc[0].acc_inst_0_n_43 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 (\GEN_acc[0].acc_inst_0_n_44 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 (\GEN_acc[0].acc_inst_0_n_45 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 (\GEN_acc[0].acc_inst_0_n_46 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 (\GEN_acc[0].acc_inst_0_n_47 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 (\GEN_acc[0].acc_inst_0_n_48 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 (\GEN_acc[0].acc_inst_0_n_49 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 (\GEN_acc[0].acc_inst_0_n_50 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 (\GEN_acc[0].acc_inst_0_n_51 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 (\GEN_acc[0].acc_inst_0_n_52 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (\GEN_acc[0].acc_inst_0_n_35 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 (\GEN_acc[0].acc_inst_0_n_53 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 (\GEN_acc[0].acc_inst_0_n_54 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 (\GEN_acc[0].acc_inst_0_n_55 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 (\GEN_acc[0].acc_inst_0_n_56 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 (\GEN_acc[0].acc_inst_0_n_57 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 (\GEN_acc[0].acc_inst_0_n_58 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 (\GEN_acc[0].acc_inst_0_n_59 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 (\GEN_acc[0].acc_inst_0_n_60 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 (\GEN_acc[0].acc_inst_0_n_61 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 (\GEN_acc[0].acc_inst_0_n_62 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (\GEN_acc[0].acc_inst_0_n_36 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 (\GEN_acc[0].acc_inst_0_n_63 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 (\GEN_acc[0].acc_inst_0_n_37 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 (\GEN_acc[0].acc_inst_0_n_38 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 (\GEN_acc[0].acc_inst_0_n_39 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 (\GEN_acc[0].acc_inst_0_n_40 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 (\GEN_acc[0].acc_inst_0_n_41 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 (\GEN_acc[0].acc_inst_0_n_42 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_13 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Lat_Addr_11downto2_CDC_reg[6] (\Lat_Addr_11downto2_CDC_reg[6]_0 ),
        .\Lat_Addr_11downto2_CDC_reg[7] (\Lat_Addr_11downto2_CDC_reg[7]_0 ),
        .SR(SR),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_16 \GEN_acc[10].acc_inst_0 
       (.\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_16 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_17 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_18 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_27 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_28 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_29 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_30 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_31 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_32 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_19 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_20 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_21 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_22 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_23 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_24 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_25 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_26 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_257 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .Rtrans_Cnt_En(Rtrans_Cnt_En[1]),
        .SR(SR),
        .core_aclk(core_aclk),
        .out(out),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_8 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_17 \GEN_acc[11].acc_inst_0 
       (.\Accum_i_reg[11]_0 (\Accum_i_reg[11]_2 ),
        .\Accum_i_reg[15]_0 (\Accum_i_reg[15]_2 ),
        .\Accum_i_reg[19]_0 (\Accum_i_reg[19]_2 ),
        .\Accum_i_reg[23]_0 (\Accum_i_reg[23]_2 ),
        .\Accum_i_reg[27]_0 (\Accum_i_reg[27]_2 ),
        .\Accum_i_reg[31]_0 (\Accum_i_reg[31]_2 ),
        .\Accum_i_reg[3]_0 (\Accum_i_reg[3]_2 ),
        .\Accum_i_reg[7]_0 (\Accum_i_reg[7]_2 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_258 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_16 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .S1_Read_Latency(S1_Read_Latency),
        .SR(SR),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_9 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_18 \GEN_acc[12].acc_inst_0 
       (.\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg (\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg_0 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_acc[12].acc_inst_0_n_0 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (\GEN_acc[12].acc_inst_0_n_33 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (\GEN_acc[12].acc_inst_0_n_34 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 (\GEN_acc[12].acc_inst_0_n_43 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 (\GEN_acc[12].acc_inst_0_n_44 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 (\GEN_acc[12].acc_inst_0_n_45 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 (\GEN_acc[12].acc_inst_0_n_46 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 (\GEN_acc[12].acc_inst_0_n_47 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 (\GEN_acc[12].acc_inst_0_n_48 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 (\GEN_acc[12].acc_inst_0_n_49 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 (\GEN_acc[12].acc_inst_0_n_50 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 (\GEN_acc[12].acc_inst_0_n_51 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 (\GEN_acc[12].acc_inst_0_n_52 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (\GEN_acc[12].acc_inst_0_n_35 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 (\GEN_acc[12].acc_inst_0_n_53 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 (\GEN_acc[12].acc_inst_0_n_54 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 (\GEN_acc[12].acc_inst_0_n_55 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 (\GEN_acc[12].acc_inst_0_n_56 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 (\GEN_acc[12].acc_inst_0_n_57 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 (\GEN_acc[12].acc_inst_0_n_58 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 (\GEN_acc[12].acc_inst_0_n_59 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 (\GEN_acc[12].acc_inst_0_n_60 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 (\GEN_acc[12].acc_inst_0_n_61 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 (\GEN_acc[12].acc_inst_0_n_62 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (\GEN_acc[12].acc_inst_0_n_36 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 (\GEN_acc[12].acc_inst_0_n_63 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 (\GEN_acc[12].acc_inst_0_n_37 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 (\GEN_acc[12].acc_inst_0_n_38 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 (\GEN_acc[12].acc_inst_0_n_39 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 (\GEN_acc[12].acc_inst_0_n_40 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 (\GEN_acc[12].acc_inst_0_n_41 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 (\GEN_acc[12].acc_inst_0_n_42 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Lat_Addr_11downto2_CDC_reg[6] (\Lat_Addr_11downto2_CDC_reg[6]_0 ),
        .\Lat_Addr_11downto2_CDC_reg[7] (\Lat_Addr_11downto2_CDC_reg[7]_0 ),
        .SR(SR),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_10 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_19 \GEN_acc[13].acc_inst_0 
       (.\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_31 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_32 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_33 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_42 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_43 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_44 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_45 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_46 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_47 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_34 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_35 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_36 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_37 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_38 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_39 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_40 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_41 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_acc[13].acc_inst_0_n_32 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (\GEN_acc[13].acc_inst_0_n_33 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (\GEN_acc[13].acc_inst_0_n_34 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 (\GEN_acc[13].acc_inst_0_n_43 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 (\GEN_acc[13].acc_inst_0_n_44 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 (\GEN_acc[13].acc_inst_0_n_45 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 (\GEN_acc[13].acc_inst_0_n_46 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 (\GEN_acc[13].acc_inst_0_n_47 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 (\GEN_acc[13].acc_inst_0_n_48 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 (\GEN_acc[13].acc_inst_0_n_49 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 (\GEN_acc[13].acc_inst_0_n_50 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 (\GEN_acc[13].acc_inst_0_n_51 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 (\GEN_acc[13].acc_inst_0_n_52 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (\GEN_acc[13].acc_inst_0_n_35 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 (\GEN_acc[13].acc_inst_0_n_53 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 (\GEN_acc[13].acc_inst_0_n_54 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 (\GEN_acc[13].acc_inst_0_n_55 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 (\GEN_acc[13].acc_inst_0_n_56 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 (\GEN_acc[13].acc_inst_0_n_57 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 (\GEN_acc[13].acc_inst_0_n_58 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 (\GEN_acc[13].acc_inst_0_n_59 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 (\GEN_acc[13].acc_inst_0_n_60 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 (\GEN_acc[13].acc_inst_0_n_61 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 (\GEN_acc[13].acc_inst_0_n_62 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (\GEN_acc[13].acc_inst_0_n_36 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 (\GEN_acc[13].acc_inst_0_n_63 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 (\GEN_acc[13].acc_inst_0_n_37 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 (\GEN_acc[13].acc_inst_0_n_38 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 (\GEN_acc[13].acc_inst_0_n_39 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 (\GEN_acc[13].acc_inst_0_n_40 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 (\GEN_acc[13].acc_inst_0_n_41 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 (\GEN_acc[13].acc_inst_0_n_42 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Lat_Addr_11downto2_CDC_reg[6] (\Lat_Addr_11downto2_CDC_reg[6]_0 ),
        .\Lat_Addr_11downto2_CDC_reg[7] (\Lat_Addr_11downto2_CDC_reg[7]_0 ),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_3 ),
        .SR(SR),
        .Wtrans_Cnt_En(Wtrans_Cnt_En[2]),
        .core_aclk(core_aclk),
        .out(out),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_11 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_20 \GEN_acc[14].acc_inst_0 
       (.\Accum_i_reg[0]_0 (\GEN_acc[12].acc_inst_0_n_0 ),
        .\Accum_i_reg[10]_0 (\GEN_acc[12].acc_inst_0_n_42 ),
        .\Accum_i_reg[11]_0 (\Accum_i_reg[11]_3 ),
        .\Accum_i_reg[11]_1 (\GEN_acc[12].acc_inst_0_n_43 ),
        .\Accum_i_reg[12]_0 (\GEN_acc[12].acc_inst_0_n_44 ),
        .\Accum_i_reg[13]_0 (\GEN_acc[12].acc_inst_0_n_45 ),
        .\Accum_i_reg[14]_0 (\GEN_acc[12].acc_inst_0_n_46 ),
        .\Accum_i_reg[15]_0 (\Accum_i_reg[15]_3 ),
        .\Accum_i_reg[15]_1 (\GEN_acc[12].acc_inst_0_n_47 ),
        .\Accum_i_reg[16]_0 (\GEN_acc[12].acc_inst_0_n_48 ),
        .\Accum_i_reg[17]_0 (\GEN_acc[12].acc_inst_0_n_49 ),
        .\Accum_i_reg[18]_0 (\GEN_acc[12].acc_inst_0_n_50 ),
        .\Accum_i_reg[19]_0 (\Accum_i_reg[19]_3 ),
        .\Accum_i_reg[19]_1 (\GEN_acc[12].acc_inst_0_n_51 ),
        .\Accum_i_reg[1]_0 (\GEN_acc[12].acc_inst_0_n_33 ),
        .\Accum_i_reg[20]_0 (\GEN_acc[12].acc_inst_0_n_52 ),
        .\Accum_i_reg[21]_0 (\GEN_acc[12].acc_inst_0_n_53 ),
        .\Accum_i_reg[22]_0 (\GEN_acc[12].acc_inst_0_n_54 ),
        .\Accum_i_reg[23]_0 (\Accum_i_reg[23]_3 ),
        .\Accum_i_reg[23]_1 (\GEN_acc[12].acc_inst_0_n_55 ),
        .\Accum_i_reg[24]_0 (\GEN_acc[12].acc_inst_0_n_56 ),
        .\Accum_i_reg[25]_0 (\GEN_acc[12].acc_inst_0_n_57 ),
        .\Accum_i_reg[26]_0 (\GEN_acc[12].acc_inst_0_n_58 ),
        .\Accum_i_reg[27]_0 (\Accum_i_reg[27]_3 ),
        .\Accum_i_reg[27]_1 (\GEN_acc[12].acc_inst_0_n_59 ),
        .\Accum_i_reg[28]_0 (\GEN_acc[12].acc_inst_0_n_60 ),
        .\Accum_i_reg[29]_0 (\GEN_acc[12].acc_inst_0_n_61 ),
        .\Accum_i_reg[2]_0 (\GEN_acc[12].acc_inst_0_n_34 ),
        .\Accum_i_reg[30]_0 (\GEN_acc[12].acc_inst_0_n_62 ),
        .\Accum_i_reg[31]_0 (\Accum_i_reg[31]_3 ),
        .\Accum_i_reg[31]_1 (\GEN_acc[12].acc_inst_0_n_63 ),
        .\Accum_i_reg[3]_0 (\Accum_i_reg[3]_3 ),
        .\Accum_i_reg[3]_1 (\GEN_acc[12].acc_inst_0_n_35 ),
        .\Accum_i_reg[4]_0 (\GEN_acc[12].acc_inst_0_n_36 ),
        .\Accum_i_reg[5]_0 (\GEN_acc[12].acc_inst_0_n_37 ),
        .\Accum_i_reg[6]_0 (\GEN_acc[12].acc_inst_0_n_38 ),
        .\Accum_i_reg[7]_0 (\Accum_i_reg[7]_3 ),
        .\Accum_i_reg[7]_1 (\GEN_acc[12].acc_inst_0_n_39 ),
        .\Accum_i_reg[8]_0 (\GEN_acc[12].acc_inst_0_n_40 ),
        .\Accum_i_reg[9]_0 (\GEN_acc[12].acc_inst_0_n_41 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_33 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_36 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_39 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_42 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_45 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_48 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_51 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_54 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_57 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_60 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_63 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_66 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_69 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_72 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_75 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_78 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_81 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_84 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_87 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_90 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_93 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Lat_Addr_11downto2_CDC_reg[6] (\Lat_Addr_11downto2_CDC_reg[6] ),
        .\Lat_Addr_11downto2_CDC_reg[7] (\Lat_Addr_11downto2_CDC_reg[7] ),
        .SR(SR),
        .\Write_Latency_Int_reg[30] (\Write_Latency_Int_reg[30]_0 ),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_12 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_21 \GEN_acc[15].acc_inst_0 
       (.\Accum_i_reg[0]_0 (\GEN_acc[13].acc_inst_0_n_32 ),
        .\Accum_i_reg[10]_0 (\GEN_acc[13].acc_inst_0_n_42 ),
        .\Accum_i_reg[11]_0 (\GEN_acc[13].acc_inst_0_n_43 ),
        .\Accum_i_reg[12]_0 (\GEN_acc[13].acc_inst_0_n_44 ),
        .\Accum_i_reg[13]_0 (\GEN_acc[13].acc_inst_0_n_45 ),
        .\Accum_i_reg[14]_0 (\GEN_acc[13].acc_inst_0_n_46 ),
        .\Accum_i_reg[15]_0 (\GEN_acc[13].acc_inst_0_n_47 ),
        .\Accum_i_reg[16]_0 (\GEN_acc[13].acc_inst_0_n_48 ),
        .\Accum_i_reg[17]_0 (\GEN_acc[13].acc_inst_0_n_49 ),
        .\Accum_i_reg[18]_0 (\GEN_acc[13].acc_inst_0_n_50 ),
        .\Accum_i_reg[19]_0 (\GEN_acc[13].acc_inst_0_n_51 ),
        .\Accum_i_reg[1]_0 (\GEN_acc[13].acc_inst_0_n_33 ),
        .\Accum_i_reg[20]_0 (\GEN_acc[13].acc_inst_0_n_52 ),
        .\Accum_i_reg[21]_0 (\GEN_acc[13].acc_inst_0_n_53 ),
        .\Accum_i_reg[22]_0 (\GEN_acc[13].acc_inst_0_n_54 ),
        .\Accum_i_reg[23]_0 (\GEN_acc[13].acc_inst_0_n_55 ),
        .\Accum_i_reg[24]_0 (\GEN_acc[13].acc_inst_0_n_56 ),
        .\Accum_i_reg[25]_0 (\GEN_acc[13].acc_inst_0_n_57 ),
        .\Accum_i_reg[26]_0 (\GEN_acc[13].acc_inst_0_n_58 ),
        .\Accum_i_reg[27]_0 (\GEN_acc[13].acc_inst_0_n_59 ),
        .\Accum_i_reg[28]_0 (\GEN_acc[13].acc_inst_0_n_60 ),
        .\Accum_i_reg[29]_0 (\GEN_acc[13].acc_inst_0_n_61 ),
        .\Accum_i_reg[2]_0 (\GEN_acc[13].acc_inst_0_n_34 ),
        .\Accum_i_reg[30]_0 (\GEN_acc[13].acc_inst_0_n_62 ),
        .\Accum_i_reg[31]_0 (\GEN_acc[13].acc_inst_0_n_63 ),
        .\Accum_i_reg[3]_0 (\GEN_acc[13].acc_inst_0_n_35 ),
        .\Accum_i_reg[4]_0 (\GEN_acc[13].acc_inst_0_n_36 ),
        .\Accum_i_reg[5]_0 (\GEN_acc[13].acc_inst_0_n_37 ),
        .\Accum_i_reg[6]_0 (\GEN_acc[13].acc_inst_0_n_38 ),
        .\Accum_i_reg[7]_0 (\GEN_acc[13].acc_inst_0_n_39 ),
        .\Accum_i_reg[8]_0 (\GEN_acc[13].acc_inst_0_n_40 ),
        .\Accum_i_reg[9]_0 (\GEN_acc[13].acc_inst_0_n_41 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg (\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg_1 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_32 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_35 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_38 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_41 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_44 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_47 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_50 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_53 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_56 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_59 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_62 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_65 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_68 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_71 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_74 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_77 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_80 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_83 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_86 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_89 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_92 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Lat_Addr_11downto2_CDC_reg[6] (\Lat_Addr_11downto2_CDC_reg[6] ),
        .\Lat_Addr_11downto2_CDC_reg[7] (\Lat_Addr_11downto2_CDC_reg[7] ),
        .SR(SR),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_13 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_22 \GEN_acc[16].acc_inst_0 
       (.\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_33 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_34 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_35 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_44 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_45 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_46 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_47 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_48 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_49 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_36 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_37 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_38 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_39 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_40 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_41 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_42 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_43 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\Sample_Metric_Cnt[16]_33 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4 ),
        .Rtrans_Cnt_En(Rtrans_Cnt_En[2]),
        .SR(SR),
        .core_aclk(core_aclk),
        .out(out),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_14 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_23 \GEN_acc[17].acc_inst_0 
       (.\Accum_i_reg[11]_0 (\Accum_i_reg[11]_4 ),
        .\Accum_i_reg[15]_0 (\Accum_i_reg[15]_4 ),
        .\Accum_i_reg[19]_0 (\Accum_i_reg[19]_4 ),
        .\Accum_i_reg[23]_0 (\Accum_i_reg[23]_4 ),
        .\Accum_i_reg[27]_0 (\Accum_i_reg[27]_4 ),
        .\Accum_i_reg[31]_0 (\Accum_i_reg[31]_4 ),
        .\Accum_i_reg[31]_1 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4 ),
        .\Accum_i_reg[3]_0 (\Accum_i_reg[3]_4 ),
        .\Accum_i_reg[7]_0 (\Accum_i_reg[7]_4 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_219 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_220 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_221 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_230 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_231 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_232 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_233 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_234 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_235 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_236 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_237 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_238 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_239 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_222 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_240 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_241 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_242 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_243 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_244 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_245 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_246 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_247 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_248 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_249 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_223 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_250 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_224 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_225 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_226 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_227 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_228 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_229 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_14 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 (\Sample_Metric_Cnt[16]_33 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .Lat_Addr_11downto2(Lat_Addr_11downto2),
        .\Lat_Addr_11downto2_CDC_reg[6] (\Lat_Addr_11downto2_CDC_reg[6]_0 ),
        .\Lat_Addr_11downto2_CDC_reg[7] (\Lat_Addr_11downto2_CDC_reg[7]_0 ),
        .S2_Read_Latency(S2_Read_Latency),
        .SR(SR),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_15 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_24 \GEN_acc[1].acc_inst_0 
       (.DI(DI),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_98 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_102 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_106 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_142 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_146 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_150 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_154 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_158 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_162 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_166 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_170 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_174 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_178 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_110 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_182 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_186 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_190 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_194 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_198 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_202 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_206 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_210 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_214 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_218 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_114 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_254 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_118 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_122 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_126 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_130 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_134 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_138 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Lat_Addr_11downto2_CDC_reg[6] (\Lat_Addr_11downto2_CDC_reg[6]_0 ),
        .\Lat_Addr_11downto2_CDC_reg[7] (\Lat_Addr_11downto2_CDC_reg[7]_0 ),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] ),
        .S(S),
        .SR(SR),
        .Wtrans_Cnt_En(Wtrans_Cnt_En[0]),
        .core_aclk(core_aclk),
        .out(out),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0] ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_25 \GEN_acc[2].acc_inst_0 
       (.\Accum_i_reg[11]_0 (\Accum_i_reg[11] ),
        .\Accum_i_reg[15]_0 (\Accum_i_reg[15] ),
        .\Accum_i_reg[19]_0 (\Accum_i_reg[19] ),
        .\Accum_i_reg[23]_0 (\Accum_i_reg[23] ),
        .\Accum_i_reg[27]_0 (\Accum_i_reg[27] ),
        .\Accum_i_reg[31]_0 (\Accum_i_reg[31] ),
        .\Accum_i_reg[3]_0 (\Accum_i_reg[3] ),
        .\Accum_i_reg[7]_0 (\Accum_i_reg[7] ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_acc[2].acc_inst_0_n_0 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (\GEN_acc[2].acc_inst_0_n_33 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (\GEN_acc[2].acc_inst_0_n_34 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 (\GEN_acc[2].acc_inst_0_n_43 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 (\GEN_acc[2].acc_inst_0_n_44 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 (\GEN_acc[2].acc_inst_0_n_45 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 (\GEN_acc[2].acc_inst_0_n_46 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 (\GEN_acc[2].acc_inst_0_n_47 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 (\GEN_acc[2].acc_inst_0_n_48 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 (\GEN_acc[2].acc_inst_0_n_49 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 (\GEN_acc[2].acc_inst_0_n_50 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 (\GEN_acc[2].acc_inst_0_n_51 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 (\GEN_acc[2].acc_inst_0_n_52 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (\GEN_acc[2].acc_inst_0_n_35 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 (\GEN_acc[2].acc_inst_0_n_53 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 (\GEN_acc[2].acc_inst_0_n_54 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 (\GEN_acc[2].acc_inst_0_n_55 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 (\GEN_acc[2].acc_inst_0_n_56 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 (\GEN_acc[2].acc_inst_0_n_57 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 (\GEN_acc[2].acc_inst_0_n_58 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 (\GEN_acc[2].acc_inst_0_n_59 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 (\GEN_acc[2].acc_inst_0_n_60 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 (\GEN_acc[2].acc_inst_0_n_61 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 (\GEN_acc[2].acc_inst_0_n_62 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (\GEN_acc[2].acc_inst_0_n_36 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 (\GEN_acc[2].acc_inst_0_n_63 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 (\GEN_acc[2].acc_inst_0_n_37 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 (\GEN_acc[2].acc_inst_0_n_38 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 (\GEN_acc[2].acc_inst_0_n_39 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 (\GEN_acc[2].acc_inst_0_n_40 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 (\GEN_acc[2].acc_inst_0_n_41 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 (\GEN_acc[2].acc_inst_0_n_42 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Lat_Addr_11downto2_CDC_reg[6] (\Lat_Addr_11downto2_CDC_reg[6] ),
        .\Lat_Addr_11downto2_CDC_reg[7] (\Lat_Addr_11downto2_CDC_reg[7] ),
        .Q(Q),
        .SR(SR),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_0 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_26 \GEN_acc[3].acc_inst_0 
       (.\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg (\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_255 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_15 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .SR(SR),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_1 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_27 \GEN_acc[4].acc_inst_0 
       (.\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 (\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_acc[4].acc_inst_0_n_32 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (\GEN_acc[4].acc_inst_0_n_33 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (\GEN_acc[4].acc_inst_0_n_34 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 (\GEN_acc[4].acc_inst_0_n_43 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 (\GEN_acc[4].acc_inst_0_n_44 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 (\GEN_acc[4].acc_inst_0_n_45 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 (\GEN_acc[4].acc_inst_0_n_46 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 (\GEN_acc[4].acc_inst_0_n_47 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 (\GEN_acc[4].acc_inst_0_n_48 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 (\GEN_acc[4].acc_inst_0_n_49 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 (\GEN_acc[4].acc_inst_0_n_50 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 (\GEN_acc[4].acc_inst_0_n_51 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 (\GEN_acc[4].acc_inst_0_n_52 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (\GEN_acc[4].acc_inst_0_n_35 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 (\GEN_acc[4].acc_inst_0_n_53 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 (\GEN_acc[4].acc_inst_0_n_54 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 (\GEN_acc[4].acc_inst_0_n_55 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 (\GEN_acc[4].acc_inst_0_n_56 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 (\GEN_acc[4].acc_inst_0_n_57 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 (\GEN_acc[4].acc_inst_0_n_58 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 (\GEN_acc[4].acc_inst_0_n_59 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 (\GEN_acc[4].acc_inst_0_n_60 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 (\GEN_acc[4].acc_inst_0_n_61 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 (\GEN_acc[4].acc_inst_0_n_62 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (\GEN_acc[4].acc_inst_0_n_36 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 (\GEN_acc[4].acc_inst_0_n_63 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 (\GEN_acc[4].acc_inst_0_n_37 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 (\GEN_acc[4].acc_inst_0_n_38 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 (\GEN_acc[4].acc_inst_0_n_39 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 (\GEN_acc[4].acc_inst_0_n_40 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 (\GEN_acc[4].acc_inst_0_n_41 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 (\GEN_acc[4].acc_inst_0_n_42 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Lat_Addr_11downto2_CDC_reg[6] (\Lat_Addr_11downto2_CDC_reg[6]_0 ),
        .\Lat_Addr_11downto2_CDC_reg[7] (\Lat_Addr_11downto2_CDC_reg[7]_0 ),
        .Q(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ),
        .Rtrans_Cnt_En(Rtrans_Cnt_En[0]),
        .SR(SR),
        .core_aclk(core_aclk),
        .out(out),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_2 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_28 \GEN_acc[5].acc_inst_0 
       (.\Accum_i_reg[11]_0 (\Accum_i_reg[11]_0 ),
        .\Accum_i_reg[15]_0 (\Accum_i_reg[15]_0 ),
        .\Accum_i_reg[19]_0 (\Accum_i_reg[19]_0 ),
        .\Accum_i_reg[23]_0 (\Accum_i_reg[23]_0 ),
        .\Accum_i_reg[27]_0 (\Accum_i_reg[27]_0 ),
        .\Accum_i_reg[31]_0 (\Accum_i_reg[31]_0 ),
        .\Accum_i_reg[3]_0 (\Accum_i_reg[3]_0 ),
        .\Accum_i_reg[7]_0 (\Accum_i_reg[7]_0 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_97 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_101 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_105 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_141 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_145 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_149 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_153 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_157 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_161 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_165 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_169 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_173 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_177 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_109 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_181 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_185 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_189 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_193 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_197 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_201 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_205 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_209 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_213 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_217 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_113 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_253 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_117 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_121 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_125 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_129 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_133 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_137 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_12 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Lat_Addr_11downto2_CDC_reg[6] (\Lat_Addr_11downto2_CDC_reg[6]_0 ),
        .\Lat_Addr_11downto2_CDC_reg[7] (\Lat_Addr_11downto2_CDC_reg[7]_0 ),
        .S0_Read_Latency(S0_Read_Latency),
        .SR(SR),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_3 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_29 \GEN_acc[6].acc_inst_0 
       (.\Accum_i_reg[0]_0 (\GEN_acc[4].acc_inst_0_n_32 ),
        .\Accum_i_reg[0]_1 (\GEN_acc[2].acc_inst_0_n_0 ),
        .\Accum_i_reg[0]_2 (\GEN_acc[0].acc_inst_0_n_0 ),
        .\Accum_i_reg[10]_0 (\GEN_acc[4].acc_inst_0_n_42 ),
        .\Accum_i_reg[10]_1 (\GEN_acc[2].acc_inst_0_n_42 ),
        .\Accum_i_reg[10]_2 (\GEN_acc[0].acc_inst_0_n_42 ),
        .\Accum_i_reg[11]_0 (\GEN_acc[4].acc_inst_0_n_43 ),
        .\Accum_i_reg[11]_1 (\GEN_acc[2].acc_inst_0_n_43 ),
        .\Accum_i_reg[11]_2 (\GEN_acc[0].acc_inst_0_n_43 ),
        .\Accum_i_reg[12]_0 (\GEN_acc[4].acc_inst_0_n_44 ),
        .\Accum_i_reg[12]_1 (\GEN_acc[2].acc_inst_0_n_44 ),
        .\Accum_i_reg[12]_2 (\GEN_acc[0].acc_inst_0_n_44 ),
        .\Accum_i_reg[13]_0 (\GEN_acc[4].acc_inst_0_n_45 ),
        .\Accum_i_reg[13]_1 (\GEN_acc[2].acc_inst_0_n_45 ),
        .\Accum_i_reg[13]_2 (\GEN_acc[0].acc_inst_0_n_45 ),
        .\Accum_i_reg[14]_0 (\GEN_acc[4].acc_inst_0_n_46 ),
        .\Accum_i_reg[14]_1 (\GEN_acc[2].acc_inst_0_n_46 ),
        .\Accum_i_reg[14]_2 (\GEN_acc[0].acc_inst_0_n_46 ),
        .\Accum_i_reg[15]_0 (\GEN_acc[4].acc_inst_0_n_47 ),
        .\Accum_i_reg[15]_1 (\GEN_acc[2].acc_inst_0_n_47 ),
        .\Accum_i_reg[15]_2 (\GEN_acc[0].acc_inst_0_n_47 ),
        .\Accum_i_reg[16]_0 (\GEN_acc[4].acc_inst_0_n_48 ),
        .\Accum_i_reg[16]_1 (\GEN_acc[2].acc_inst_0_n_48 ),
        .\Accum_i_reg[16]_2 (\GEN_acc[0].acc_inst_0_n_48 ),
        .\Accum_i_reg[17]_0 (\GEN_acc[4].acc_inst_0_n_49 ),
        .\Accum_i_reg[17]_1 (\GEN_acc[2].acc_inst_0_n_49 ),
        .\Accum_i_reg[17]_2 (\GEN_acc[0].acc_inst_0_n_49 ),
        .\Accum_i_reg[18]_0 (\GEN_acc[4].acc_inst_0_n_50 ),
        .\Accum_i_reg[18]_1 (\GEN_acc[2].acc_inst_0_n_50 ),
        .\Accum_i_reg[18]_2 (\GEN_acc[0].acc_inst_0_n_50 ),
        .\Accum_i_reg[19]_0 (\GEN_acc[4].acc_inst_0_n_51 ),
        .\Accum_i_reg[19]_1 (\GEN_acc[2].acc_inst_0_n_51 ),
        .\Accum_i_reg[19]_2 (\GEN_acc[0].acc_inst_0_n_51 ),
        .\Accum_i_reg[1]_0 (\GEN_acc[4].acc_inst_0_n_33 ),
        .\Accum_i_reg[1]_1 (\GEN_acc[2].acc_inst_0_n_33 ),
        .\Accum_i_reg[1]_2 (\GEN_acc[0].acc_inst_0_n_33 ),
        .\Accum_i_reg[20]_0 (\GEN_acc[4].acc_inst_0_n_52 ),
        .\Accum_i_reg[20]_1 (\GEN_acc[2].acc_inst_0_n_52 ),
        .\Accum_i_reg[20]_2 (\GEN_acc[0].acc_inst_0_n_52 ),
        .\Accum_i_reg[21]_0 (\GEN_acc[4].acc_inst_0_n_53 ),
        .\Accum_i_reg[21]_1 (\GEN_acc[2].acc_inst_0_n_53 ),
        .\Accum_i_reg[21]_2 (\GEN_acc[0].acc_inst_0_n_53 ),
        .\Accum_i_reg[22]_0 (\GEN_acc[4].acc_inst_0_n_54 ),
        .\Accum_i_reg[22]_1 (\GEN_acc[2].acc_inst_0_n_54 ),
        .\Accum_i_reg[22]_2 (\GEN_acc[0].acc_inst_0_n_54 ),
        .\Accum_i_reg[23]_0 (\GEN_acc[4].acc_inst_0_n_55 ),
        .\Accum_i_reg[23]_1 (\GEN_acc[2].acc_inst_0_n_55 ),
        .\Accum_i_reg[23]_2 (\GEN_acc[0].acc_inst_0_n_55 ),
        .\Accum_i_reg[24]_0 (\GEN_acc[4].acc_inst_0_n_56 ),
        .\Accum_i_reg[24]_1 (\GEN_acc[2].acc_inst_0_n_56 ),
        .\Accum_i_reg[24]_2 (\GEN_acc[0].acc_inst_0_n_56 ),
        .\Accum_i_reg[25]_0 (\GEN_acc[4].acc_inst_0_n_57 ),
        .\Accum_i_reg[25]_1 (\GEN_acc[2].acc_inst_0_n_57 ),
        .\Accum_i_reg[25]_2 (\GEN_acc[0].acc_inst_0_n_57 ),
        .\Accum_i_reg[26]_0 (\GEN_acc[4].acc_inst_0_n_58 ),
        .\Accum_i_reg[26]_1 (\GEN_acc[2].acc_inst_0_n_58 ),
        .\Accum_i_reg[26]_2 (\GEN_acc[0].acc_inst_0_n_58 ),
        .\Accum_i_reg[27]_0 (\GEN_acc[4].acc_inst_0_n_59 ),
        .\Accum_i_reg[27]_1 (\GEN_acc[2].acc_inst_0_n_59 ),
        .\Accum_i_reg[27]_2 (\GEN_acc[0].acc_inst_0_n_59 ),
        .\Accum_i_reg[28]_0 (\GEN_acc[4].acc_inst_0_n_60 ),
        .\Accum_i_reg[28]_1 (\GEN_acc[2].acc_inst_0_n_60 ),
        .\Accum_i_reg[28]_2 (\GEN_acc[0].acc_inst_0_n_60 ),
        .\Accum_i_reg[29]_0 (\GEN_acc[4].acc_inst_0_n_61 ),
        .\Accum_i_reg[29]_1 (\GEN_acc[2].acc_inst_0_n_61 ),
        .\Accum_i_reg[29]_2 (\GEN_acc[0].acc_inst_0_n_61 ),
        .\Accum_i_reg[2]_0 (\GEN_acc[4].acc_inst_0_n_34 ),
        .\Accum_i_reg[2]_1 (\GEN_acc[2].acc_inst_0_n_34 ),
        .\Accum_i_reg[2]_2 (\GEN_acc[0].acc_inst_0_n_34 ),
        .\Accum_i_reg[30]_0 (\GEN_acc[4].acc_inst_0_n_62 ),
        .\Accum_i_reg[30]_1 (\GEN_acc[2].acc_inst_0_n_62 ),
        .\Accum_i_reg[30]_2 (\GEN_acc[0].acc_inst_0_n_62 ),
        .\Accum_i_reg[31]_0 (\GEN_acc[4].acc_inst_0_n_63 ),
        .\Accum_i_reg[31]_1 (\GEN_acc[2].acc_inst_0_n_63 ),
        .\Accum_i_reg[31]_2 (\GEN_acc[0].acc_inst_0_n_63 ),
        .\Accum_i_reg[3]_0 (\GEN_acc[4].acc_inst_0_n_35 ),
        .\Accum_i_reg[3]_1 (\GEN_acc[2].acc_inst_0_n_35 ),
        .\Accum_i_reg[3]_2 (\GEN_acc[0].acc_inst_0_n_35 ),
        .\Accum_i_reg[4]_0 (\GEN_acc[4].acc_inst_0_n_36 ),
        .\Accum_i_reg[4]_1 (\GEN_acc[2].acc_inst_0_n_36 ),
        .\Accum_i_reg[4]_2 (\GEN_acc[0].acc_inst_0_n_36 ),
        .\Accum_i_reg[5]_0 (\GEN_acc[4].acc_inst_0_n_37 ),
        .\Accum_i_reg[5]_1 (\GEN_acc[2].acc_inst_0_n_37 ),
        .\Accum_i_reg[5]_2 (\GEN_acc[0].acc_inst_0_n_37 ),
        .\Accum_i_reg[6]_0 (\GEN_acc[4].acc_inst_0_n_38 ),
        .\Accum_i_reg[6]_1 (\GEN_acc[2].acc_inst_0_n_38 ),
        .\Accum_i_reg[6]_2 (\GEN_acc[0].acc_inst_0_n_38 ),
        .\Accum_i_reg[7]_0 (\GEN_acc[4].acc_inst_0_n_39 ),
        .\Accum_i_reg[7]_1 (\GEN_acc[2].acc_inst_0_n_39 ),
        .\Accum_i_reg[7]_2 (\GEN_acc[0].acc_inst_0_n_39 ),
        .\Accum_i_reg[8]_0 (\GEN_acc[4].acc_inst_0_n_40 ),
        .\Accum_i_reg[8]_1 (\GEN_acc[2].acc_inst_0_n_40 ),
        .\Accum_i_reg[8]_2 (\GEN_acc[0].acc_inst_0_n_40 ),
        .\Accum_i_reg[9]_0 (\GEN_acc[4].acc_inst_0_n_41 ),
        .\Accum_i_reg[9]_1 (\GEN_acc[2].acc_inst_0_n_41 ),
        .\Accum_i_reg[9]_2 (\GEN_acc[0].acc_inst_0_n_41 ),
        .\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg (\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_34 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_37 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_40 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_43 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_46 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_49 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_52 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_55 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_58 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_61 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_64 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_67 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_70 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_73 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_76 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_79 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_82 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_85 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_88 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_91 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_94 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_31 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .Lat_Addr_11downto2(Lat_Addr_11downto2),
        .\Lat_Addr_11downto2_CDC_reg[6] (\Lat_Addr_11downto2_CDC_reg[6] ),
        .\Lat_Addr_11downto2_CDC_reg[7] (\Lat_Addr_11downto2_CDC_reg[7] ),
        .SR(SR),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_4 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_30 \GEN_acc[7].acc_inst_0 
       (.\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_16 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_25 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_26 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_27 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_28 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_29 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_30 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_17 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_18 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_19 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_20 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_21 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_22 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_23 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 (\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_24 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_256 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .SR(SR),
        .Wtrans_Cnt_En(Wtrans_Cnt_En[1]),
        .core_aclk(core_aclk),
        .out(out),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_5 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_31 \GEN_acc[8].acc_inst_0 
       (.\Accum_i_reg[11]_0 (\Accum_i_reg[11]_1 ),
        .\Accum_i_reg[15]_0 (\Accum_i_reg[15]_1 ),
        .\Accum_i_reg[19]_0 (\Accum_i_reg[19]_1 ),
        .\Accum_i_reg[23]_0 (\Accum_i_reg[23]_1 ),
        .\Accum_i_reg[27]_0 (\Accum_i_reg[27]_1 ),
        .\Accum_i_reg[31]_0 (\Accum_i_reg[31]_1 ),
        .\Accum_i_reg[3]_0 (\Accum_i_reg[3]_1 ),
        .\Accum_i_reg[7]_0 (\Accum_i_reg[7]_1 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_96 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_100 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_104 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_140 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_144 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_148 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_152 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_156 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_160 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_164 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_168 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_172 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_176 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_108 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_180 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_184 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_188 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_192 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_196 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_200 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_204 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_208 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_212 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_216 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_112 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_252 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_116 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_120 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_124 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_128 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_132 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_136 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_11 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Lat_Addr_11downto2_CDC_reg[6] (\Lat_Addr_11downto2_CDC_reg[6]_0 ),
        .\Lat_Addr_11downto2_CDC_reg[7] (\Lat_Addr_11downto2_CDC_reg[7]_0 ),
        .SR(SR),
        .\Write_Latency_Int_reg[30] (\Write_Latency_Int_reg[30] ),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_6 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_32 \GEN_acc[9].acc_inst_0 
       (.\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg (\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg_0 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_95 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_99 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_103 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_139 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_143 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_147 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_151 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_155 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_159 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_163 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_167 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_171 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_175 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_107 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_179 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_183 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_187 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_191 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_195 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_199 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_203 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_207 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_211 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_215 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_111 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_251 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_115 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_119 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_123 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_127 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_131 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_135 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Lat_Addr_11downto2_CDC_reg[6] (\Lat_Addr_11downto2_CDC_reg[6]_0 ),
        .\Lat_Addr_11downto2_CDC_reg[7] (\Lat_Addr_11downto2_CDC_reg[7]_0 ),
        .SR(SR),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_7 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_33 \GEN_acc_extnd[0].acc_extnd_inst_0 
       (.\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_259 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_17 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Max_Write_Latency_Int_reg[15] (\Max_Write_Latency_Int_reg[15] ),
        .SR(SR),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_16 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_34 \GEN_acc_extnd[1].acc_extnd_inst_0 
       (.\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_260 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_18 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Max_Read_Latency_Int_reg[15] (\Max_Read_Latency_Int_reg[15] ),
        .SR(SR),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_17 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_35 \GEN_acc_extnd[2].acc_extnd_inst_0 
       (.\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_261 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_19 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Max_Write_Latency_Int_reg[15] (\Max_Write_Latency_Int_reg[15]_0 ),
        .SR(SR),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_18 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_36 \GEN_acc_extnd[3].acc_extnd_inst_0 
       (.\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_262 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_20 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Max_Read_Latency_Int_reg[15] (\Max_Read_Latency_Int_reg[15]_0 ),
        .SR(SR),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_19 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_37 \GEN_acc_extnd[4].acc_extnd_inst_0 
       (.\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_263 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_21 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Max_Write_Latency_Int_reg[15] (\Max_Write_Latency_Int_reg[15]_1 ),
        .SR(SR),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_20 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_38 \GEN_acc_extnd[5].acc_extnd_inst_0 
       (.\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_RAM.Metric_ram_CDCR_reg_264 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_22 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg ),
        .\Max_Read_Latency_Int_reg[15] (\Max_Read_Latency_Int_reg[15]_1 ),
        .SR(SR),
        .core_aclk(core_aclk),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0]_21 ),
        .\s_level_out_bus_d4_reg[1] (\s_level_out_bus_d4_reg[1] ));
  FDRE \MinMax_Read_Latency_En_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_En[0]),
        .Q(\Accum_i_reg[0]_0 [0]),
        .R(core_aresetn));
  FDRE \MinMax_Read_Latency_En_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_En[1]),
        .Q(\Accum_i_reg[0]_0 [1]),
        .R(core_aresetn));
  FDRE \MinMax_Read_Latency_En_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_En[2]),
        .Q(\Accum_i_reg[0]_0 [2]),
        .R(core_aresetn));
  FDRE \MinMax_Write_Latency_En_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_Latency_En[0]),
        .Q(\Accum_i_reg[0] [0]),
        .R(core_aresetn));
  FDRE \MinMax_Write_Latency_En_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_Latency_En[1]),
        .Q(\Accum_i_reg[0] [1]),
        .R(core_aresetn));
  FDRE \MinMax_Write_Latency_En_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_Latency_En[2]),
        .Q(\Accum_i_reg[0] [2]),
        .R(core_aresetn));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_profile
   (s_axi_wready,
    p_0_in,
    s_axi_rdata,
    s_axi_awready,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_bvalid,
    interrupt,
    trigger_in_ack,
    slot_0_axi_arsize,
    slot_0_axi_arready,
    slot_0_axi_arvalid,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    slot_0_axi_rlast,
    slot_0_axi_wvalid,
    slot_0_axi_wready,
    slot_1_axi_arready,
    slot_1_axi_arvalid,
    slot_1_axi_rvalid,
    slot_1_axi_rready,
    slot_1_axi_rlast,
    slot_1_axi_wvalid,
    slot_1_axi_wready,
    slot_1_axi_arsize,
    slot_2_axi_arsize,
    slot_2_axi_arready,
    slot_2_axi_arvalid,
    slot_2_axi_rvalid,
    slot_2_axi_rready,
    slot_2_axi_rlast,
    slot_2_axi_wvalid,
    slot_2_axi_wready,
    core_aresetn,
    reset_event_sync,
    slot_0_axi_awvalid,
    slot_1_axi_awvalid,
    slot_2_axi_awvalid,
    slot_0_ext_trig_stop,
    core_aclk,
    slot_0_ext_trig,
    slot_0_axi_wlast,
    slot_0_axi_awready,
    slot_0_axi_wstrb,
    slot_1_axi_wstrb,
    slot_1_ext_trig_stop,
    slot_1_ext_trig,
    slot_1_axi_wlast,
    slot_1_axi_awready,
    slot_2_ext_trig_stop,
    slot_2_ext_trig,
    slot_2_axi_wlast,
    slot_2_axi_awready,
    slot_2_axi_wstrb,
    s_axi_aclk,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wvalid,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    s_axi_wdata,
    trigger_in,
    capture_event_sync);
  output s_axi_wready;
  output p_0_in;
  output [31:0]s_axi_rdata;
  output s_axi_awready;
  output s_axi_arready;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output interrupt;
  output trigger_in_ack;
  input [2:0]slot_0_axi_arsize;
  input slot_0_axi_arready;
  input slot_0_axi_arvalid;
  input slot_0_axi_rvalid;
  input slot_0_axi_rready;
  input slot_0_axi_rlast;
  input slot_0_axi_wvalid;
  input slot_0_axi_wready;
  input slot_1_axi_arready;
  input slot_1_axi_arvalid;
  input slot_1_axi_rvalid;
  input slot_1_axi_rready;
  input slot_1_axi_rlast;
  input slot_1_axi_wvalid;
  input slot_1_axi_wready;
  input [2:0]slot_1_axi_arsize;
  input [2:0]slot_2_axi_arsize;
  input slot_2_axi_arready;
  input slot_2_axi_arvalid;
  input slot_2_axi_rvalid;
  input slot_2_axi_rready;
  input slot_2_axi_rlast;
  input slot_2_axi_wvalid;
  input slot_2_axi_wready;
  input core_aresetn;
  input reset_event_sync;
  input slot_0_axi_awvalid;
  input slot_1_axi_awvalid;
  input slot_2_axi_awvalid;
  input slot_0_ext_trig_stop;
  input core_aclk;
  input slot_0_ext_trig;
  input slot_0_axi_wlast;
  input slot_0_axi_awready;
  input [7:0]slot_0_axi_wstrb;
  input [3:0]slot_1_axi_wstrb;
  input slot_1_ext_trig_stop;
  input slot_1_ext_trig;
  input slot_1_axi_wlast;
  input slot_1_axi_awready;
  input slot_2_ext_trig_stop;
  input slot_2_ext_trig;
  input slot_2_axi_wlast;
  input slot_2_axi_awready;
  input [7:0]slot_2_axi_wstrb;
  input s_axi_aclk;
  input [15:0]s_axi_awaddr;
  input [15:0]s_axi_araddr;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_wvalid;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input [31:0]s_axi_wdata;
  input trigger_in;
  input capture_event_sync;

  wire Addr_3downto0_is_0x4;
  wire Addr_3downto0_is_0x8;
  wire Addr_3downto0_is_0xC;
  wire [11:2]Bus2IP_Addr;
  wire Bus2IP_RdCE;
  wire [4:0]Control_Bits_sync;
  wire Control_Set_Rd_En;
  wire Control_Set_Wr_En;
  wire Event_Log_En;
  wire Event_Log_Set_Rd_En;
  wire Ext_Trig_Metric_en;
  wire Ext_Trig_Metric_en_8;
  wire Ext_Trig_Metric_en_9;
  wire \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_3 ;
  wire \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_4 ;
  wire \GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync_n_3 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_1346 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_1349 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_192 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_225 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_258 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_323 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_324 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_325 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_326 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_327 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_328 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_329 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_330 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_331 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_332 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_333 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_334 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_335 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_336 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_337 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_338 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_339 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_340 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_341 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_342 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_343 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_344 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_345 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_346 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_347 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_348 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_349 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_350 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_351 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_352 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_353 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_354 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_355 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_356 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_357 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_358 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_359 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_360 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_361 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_362 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_363 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_364 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_365 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_366 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_367 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_368 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_369 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_370 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_371 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_372 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_373 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_374 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_375 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_376 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_377 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_378 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_379 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_380 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_381 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_382 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_383 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_384 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_385 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_386 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_387 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_388 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_389 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_390 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_391 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_392 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_393 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_394 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_395 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_396 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_397 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_398 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_399 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_400 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_401 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_402 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_403 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_404 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_405 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_406 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_407 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_408 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_409 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_410 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_411 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_412 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_413 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_414 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_415 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_448 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_481 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_514 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_547 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_580 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_581 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_582 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_583 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_584 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_585 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_586 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_587 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_588 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_589 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_590 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_591 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_592 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_593 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_594 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_595 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_596 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_597 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_598 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_599 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_600 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_601 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_602 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_603 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_604 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_605 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_606 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_607 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_608 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_609 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_610 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_611 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_612 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_613 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_614 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_615 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_616 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_617 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_618 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_619 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_620 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_621 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_622 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_623 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_624 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_625 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_626 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_627 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_628 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_629 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_630 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_631 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_632 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_633 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_634 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_635 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_636 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_637 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_638 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_639 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_640 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_641 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_642 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_643 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_644 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_645 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_646 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_647 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_648 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_649 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_650 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_651 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_652 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_653 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_654 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_655 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_656 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_657 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_658 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_659 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_660 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_661 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_662 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_663 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_664 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_665 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_666 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_667 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_668 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_669 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_670 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_671 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_672 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_673 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_674 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_675 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_676 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_677 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_678 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_679 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_680 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_681 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_682 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_683 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_684 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_685 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_686 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_687 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_688 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_689 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_690 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_691 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_692 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_693 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_694 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_695 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_696 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_697 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_698 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_699 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_700 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_733 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_734 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_735 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_736 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_737 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_738 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_739 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_740 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_741 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_742 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_743 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_744 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_745 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_746 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_747 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_748 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_749 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_750 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_751 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_752 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_753 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_754 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_755 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_756 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_757 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_758 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_759 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_760 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_761 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_762 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_763 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_764 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_765 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_766 ;
  wire \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_767 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_10 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_100 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_101 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_102 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_103 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_104 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_105 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_106 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_107 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_108 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_109 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_11 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_110 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_111 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_112 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_113 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_114 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_115 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_12 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_13 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_14 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_147 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_148 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_149 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_15 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_150 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_151 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_152 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_153 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_154 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_155 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_156 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_157 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_158 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_159 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_16 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_160 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_161 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_162 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_163 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_164 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_165 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_166 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_167 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_168 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_169 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_17 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_170 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_171 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_172 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_173 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_174 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_175 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_176 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_177 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_178 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_179 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_18 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_180 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_181 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_182 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_183 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_184 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_185 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_186 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_187 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_188 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_189 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_19 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_190 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_191 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_192 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_193 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_194 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_195 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_196 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_197 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_198 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_199 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_20 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_200 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_201 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_202 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_21 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_22 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_23 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_24 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_25 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_26 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_267 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_268 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_269 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_27 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_270 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_271 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_272 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_273 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_274 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_275 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_276 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_277 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_278 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_279 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_28 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_280 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_281 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_282 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_283 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_284 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_285 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_286 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_287 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_288 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_289 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_29 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_290 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_291 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_292 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_293 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_294 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_295 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_296 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_297 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_298 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_299 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_30 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_300 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_301 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_302 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_303 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_304 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_305 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_306 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_307 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_308 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_309 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_31 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_310 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_311 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_312 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_313 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_314 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_315 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_316 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_317 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_318 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_319 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_32 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_320 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_321 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_322 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_33 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_34 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_35 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_36 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_37 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_38 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_39 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_40 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_41 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_42 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_43 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_44 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_45 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_46 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_5 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_6 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_78 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_79 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_80 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_81 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_82 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_83 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_84 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_85 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_86 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_87 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_88 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_89 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_9 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_90 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_91 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_92 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_93 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_94 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_95 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_96 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_97 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_98 ;
  wire \GEN_SLOT0_PROFILE.metric_calc_inst0_n_99 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_10 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_100 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_101 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_102 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_103 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_104 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_105 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_106 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_107 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_108 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_109 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_11 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_110 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_111 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_112 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_113 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_114 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_115 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_12 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_13 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_14 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_147 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_148 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_149 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_15 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_150 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_151 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_152 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_153 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_154 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_155 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_156 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_157 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_158 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_159 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_16 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_160 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_161 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_162 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_163 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_164 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_165 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_166 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_167 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_168 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_169 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_17 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_170 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_171 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_172 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_173 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_174 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_175 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_176 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_177 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_178 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_179 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_18 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_180 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_181 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_182 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_183 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_184 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_185 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_186 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_187 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_188 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_189 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_19 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_190 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_191 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_192 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_193 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_194 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_195 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_196 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_197 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_198 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_199 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_20 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_200 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_201 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_202 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_21 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_22 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_23 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_24 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_25 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_26 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_267 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_268 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_269 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_27 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_270 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_271 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_272 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_273 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_274 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_275 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_276 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_277 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_278 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_279 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_28 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_280 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_281 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_282 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_283 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_284 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_285 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_286 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_287 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_288 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_289 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_29 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_290 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_291 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_292 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_293 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_294 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_295 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_296 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_297 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_298 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_299 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_30 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_300 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_301 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_302 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_303 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_304 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_305 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_306 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_307 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_308 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_309 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_31 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_310 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_311 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_312 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_313 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_314 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_315 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_316 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_317 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_318 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_319 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_32 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_320 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_321 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_322 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_33 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_34 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_35 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_36 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_37 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_38 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_39 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_40 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_41 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_42 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_43 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_44 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_45 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_46 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_5 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_6 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_78 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_79 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_80 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_81 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_82 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_83 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_84 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_85 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_86 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_87 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_88 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_89 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_9 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_90 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_91 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_92 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_93 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_94 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_95 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_96 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_97 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_98 ;
  wire \GEN_SLOT1.metric_calc_inst1_n_99 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_10 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_100 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_101 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_102 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_103 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_104 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_105 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_106 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_107 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_108 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_109 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_11 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_110 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_111 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_112 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_113 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_114 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_115 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_12 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_13 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_14 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_147 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_148 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_149 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_15 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_150 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_151 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_152 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_153 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_154 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_155 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_156 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_157 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_158 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_159 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_16 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_160 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_161 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_162 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_163 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_164 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_165 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_166 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_167 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_168 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_169 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_17 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_170 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_171 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_172 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_173 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_174 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_175 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_176 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_177 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_178 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_179 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_18 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_180 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_181 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_182 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_183 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_184 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_185 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_186 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_187 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_188 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_189 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_19 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_190 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_191 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_192 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_193 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_194 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_195 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_196 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_197 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_198 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_199 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_20 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_200 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_201 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_202 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_21 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_22 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_23 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_24 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_25 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_26 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_267 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_268 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_269 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_27 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_270 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_271 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_272 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_273 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_274 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_275 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_276 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_277 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_278 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_279 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_28 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_280 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_281 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_282 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_283 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_284 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_285 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_286 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_287 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_288 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_289 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_29 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_290 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_291 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_292 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_293 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_294 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_295 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_296 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_297 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_298 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_299 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_30 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_300 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_301 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_302 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_303 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_304 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_305 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_306 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_307 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_308 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_309 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_31 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_310 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_311 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_312 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_313 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_314 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_315 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_316 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_317 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_318 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_319 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_32 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_320 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_321 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_322 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_33 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_34 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_35 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_36 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_37 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_38 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_39 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_40 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_41 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_42 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_43 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_44 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_45 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_46 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_5 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_6 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_78 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_79 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_80 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_81 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_82 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_83 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_84 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_85 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_86 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_87 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_88 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_89 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_9 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_90 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_91 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_92 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_93 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_94 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_95 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_96 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_97 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_98 ;
  wire \GEN_SLOT2.metric_calc_inst2_n_99 ;
  wire \GEN_SYNC[0].cdc_sync_inst/p_0_in0_in ;
  wire \GEN_SYNC[0].cdc_sync_inst/p_in_d1_cdc_from_reg0 ;
  wire [31:0]\GEN_acc[0].acc_inst_0/Accum_i1_in ;
  wire \GEN_acc[0].acc_inst_0/p_0_in ;
  wire \GEN_acc[10].acc_inst_0/p_0_in ;
  wire \GEN_acc[11].acc_inst_0/p_0_in ;
  wire [31:0]\GEN_acc[12].acc_inst_0/Accum_i1_in ;
  wire \GEN_acc[12].acc_inst_0/p_0_in ;
  wire \GEN_acc[13].acc_inst_0/p_0_in ;
  wire \GEN_acc[14].acc_inst_0/p_0_in ;
  wire [31:0]\GEN_acc[15].acc_inst_0/Accum_i1_in ;
  wire \GEN_acc[15].acc_inst_0/p_0_in ;
  wire \GEN_acc[16].acc_inst_0/p_0_in ;
  wire \GEN_acc[17].acc_inst_0/p_0_in ;
  wire \GEN_acc[1].acc_inst_0/p_0_in ;
  wire \GEN_acc[2].acc_inst_0/p_0_in ;
  wire [31:0]\GEN_acc[3].acc_inst_0/Accum_i1_in ;
  wire \GEN_acc[3].acc_inst_0/p_0_in ;
  wire \GEN_acc[4].acc_inst_0/p_0_in ;
  wire \GEN_acc[5].acc_inst_0/p_0_in ;
  wire [31:0]\GEN_acc[6].acc_inst_0/Accum_i1_in ;
  wire \GEN_acc[6].acc_inst_0/p_0_in ;
  wire \GEN_acc[7].acc_inst_0/p_0_in ;
  wire \GEN_acc[8].acc_inst_0/p_0_in ;
  wire [31:0]\GEN_acc[9].acc_inst_0/Accum_i1_in ;
  wire \GEN_acc[9].acc_inst_0/p_0_in ;
  wire [31:31]\GEN_acc_extnd[0].acc_extnd_inst_0/Accum_i ;
  wire \GEN_acc_extnd[0].acc_extnd_inst_0/p_0_in ;
  wire \GEN_acc_extnd[1].acc_extnd_inst_0/p_0_in ;
  wire \GEN_acc_extnd[2].acc_extnd_inst_0/p_0_in ;
  wire \GEN_acc_extnd[3].acc_extnd_inst_0/p_0_in ;
  wire \GEN_acc_extnd[4].acc_extnd_inst_0/p_0_in ;
  wire \GEN_acc_extnd[5].acc_extnd_inst_0/p_0_in ;
  wire Global_Intr_En;
  wire [31:0]IP2Bus_Data;
  wire IP2Bus_DataValid;
  wire Interval_Cnt_En;
  wire Interval_Cnt_En_sync;
  wire Interval_Cnt_Ld;
  wire Interval_Cnt_Ld_sync;
  wire [1:0]Intr_In_sync;
  wire [0:0]Intr_Reg_IER;
  wire [1:0]Intr_Reg_ISR;
  wire Intr_Reg_Set_Rd_En;
  wire [4:2]Lat_Addr_11downto2;
  wire [31:0]\Metric_Cnt[0]_0 ;
  wire [31:0]\Metric_Cnt[10]_20 ;
  wire [31:0]\Metric_Cnt[11]_22 ;
  wire [31:0]\Metric_Cnt[12]_24 ;
  wire [31:0]\Metric_Cnt[13]_26 ;
  wire [31:0]\Metric_Cnt[14]_28 ;
  wire [31:0]\Metric_Cnt[15]_30 ;
  wire [31:0]\Metric_Cnt[16]_32 ;
  wire [31:0]\Metric_Cnt[17]_34 ;
  wire [31:0]\Metric_Cnt[1]_2 ;
  wire [31:0]\Metric_Cnt[2]_4 ;
  wire [31:0]\Metric_Cnt[3]_6 ;
  wire [31:0]\Metric_Cnt[4]_8 ;
  wire [31:0]\Metric_Cnt[5]_10 ;
  wire [31:0]\Metric_Cnt[6]_12 ;
  wire [31:0]\Metric_Cnt[7]_14 ;
  wire [31:0]\Metric_Cnt[8]_16 ;
  wire [31:0]\Metric_Cnt[9]_18 ;
  wire Metric_Cnt_Reg_Set_Rd_En;
  wire [31:0]\Metric_Cnt_extnd[0]_36 ;
  wire [31:0]\Metric_Cnt_extnd[1]_38 ;
  wire [31:0]\Metric_Cnt_extnd[2]_40 ;
  wire [31:0]\Metric_Cnt_extnd[3]_42 ;
  wire [31:0]\Metric_Cnt_extnd[4]_44 ;
  wire [31:0]\Metric_Cnt_extnd[5]_46 ;
  wire Metrics_Cnt_En;
  wire Metrics_Cnt_En_Int;
  wire Metrics_Cnt_En_Int_0;
  wire Metrics_Cnt_En_Int_4;
  wire Metrics_Cnt_Reset;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire [2:0]Read_Latency_En;
  wire Reset_On_Sample_Int_Lapse;
  wire Reset_On_Sample_Int_Lapse_sync;
  wire [2:0]Rtrans_Cnt_En;
  wire Rtrans_Cnt_En0;
  wire Rtrans_Cnt_En0_2;
  wire Rtrans_Cnt_En0_6;
  wire [15:0]S0_Max_Read_Latency;
  wire [15:0]S0_Max_Write_Latency;
  wire [15:0]S0_Min_Read_Latency;
  wire [15:0]S0_Min_Write_Latency;
  wire S0_Read_Byte_Cnt_En;
  wire [30:0]S0_Read_Latency;
  wire [30:0]S0_Write_Latency;
  wire [15:0]S1_Max_Read_Latency;
  wire [15:0]S1_Max_Write_Latency;
  wire [15:0]S1_Min_Read_Latency;
  wire [15:0]S1_Min_Write_Latency;
  wire S1_Read_Byte_Cnt_En;
  wire [30:0]S1_Read_Latency;
  wire [30:0]S1_Write_Latency;
  wire [15:0]S2_Max_Read_Latency;
  wire [15:0]S2_Max_Write_Latency;
  wire [15:0]S2_Min_Read_Latency;
  wire [15:0]S2_Min_Write_Latency;
  wire S2_Read_Byte_Cnt_En;
  wire [30:0]S2_Read_Latency;
  wire [30:0]S2_Write_Latency;
  wire Samp_Metric_Cnt_Reg_Set_Rd_En;
  wire Sample_Cnt_Ld;
  wire Sample_En;
  wire [31:0]Sample_Interval;
  wire Sample_Interval_Cnt_Lapse;
  wire Sample_Interval_i_reg_CDC0;
  wire [31:0]\Sample_Metric_Cnt[10]_21 ;
  wire [31:0]\Sample_Metric_Cnt[11]_23 ;
  wire [31:0]\Sample_Metric_Cnt[3]_7 ;
  wire [31:0]\Sample_Metric_Cnt[7]_15 ;
  wire [31:0]\Sample_Metric_Cnt_extnd[0]_37 ;
  wire [31:0]\Sample_Metric_Cnt_extnd[1]_39 ;
  wire [31:0]\Sample_Metric_Cnt_extnd[2]_41 ;
  wire [31:0]\Sample_Metric_Cnt_extnd[3]_43 ;
  wire [31:0]\Sample_Metric_Cnt_extnd[4]_45 ;
  wire [31:0]\Sample_Metric_Cnt_extnd[5]_47 ;
  wire Sample_Reg_Rd_En;
  wire Status_Reg_FOC_Rd_En;
  wire Status_Reg_Set_Rd_En;
  wire Status_Reg_WIF_Rd_En;
  wire Streaming_FIFO_Reset;
  wire Trace_Filter_Rd_En;
  wire Trace_Filter_Wr_En;
  wire Use_Ext_Trig;
  wire Use_Ext_Trig_Log;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  wire [2:0]Write_Beat_Cnt_En;
  wire Write_Beat_Cnt_En10;
  wire Write_Beat_Cnt_En10_1;
  wire Write_Beat_Cnt_En10_5;
  wire [2:0]Write_Latency_En;
  wire [2:0]Wtrans_Cnt_En;
  wire Wtrans_Cnt_En0;
  wire Wtrans_Cnt_En0_3;
  wire Wtrans_Cnt_En0_7;
  wire accum_in_valid_extnd_2;
  wire accum_in_valid_extnd_3;
  wire accum_in_valid_extnd_4;
  wire accum_in_valid_extnd_5;
  wire axi_interface_inst_n_15;
  wire axi_interface_inst_n_17;
  wire axi_interface_inst_n_18;
  wire axi_interface_inst_n_20;
  wire axi_interface_inst_n_37;
  wire axi_interface_inst_n_38;
  wire axi_interface_inst_n_39;
  wire axi_interface_inst_n_40;
  wire capture_event_sync;
  wire core_aclk;
  wire core_aresetn;
  wire interrupt;
  wire p_0_in;
  wire p_14_in;
  wire rd_latency_start;
  wire rd_latency_start_10;
  wire rd_latency_start_12;
  wire register_module_inst_n_24;
  wire register_module_inst_n_25;
  wire register_module_inst_n_26;
  wire register_module_inst_n_27;
  wire register_module_inst_n_29;
  wire reset_event_sync;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [0:0]s_level_out_bus_d6;
  wire slot_0_axi_arready;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire slot_0_axi_awready;
  wire slot_0_axi_awvalid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire slot_0_axi_wlast;
  wire slot_0_axi_wready;
  wire [7:0]slot_0_axi_wstrb;
  wire slot_0_axi_wvalid;
  wire slot_0_ext_trig;
  wire slot_0_ext_trig_stop;
  wire slot_1_axi_arready;
  wire [2:0]slot_1_axi_arsize;
  wire slot_1_axi_arvalid;
  wire slot_1_axi_awready;
  wire slot_1_axi_awvalid;
  wire slot_1_axi_rlast;
  wire slot_1_axi_rready;
  wire slot_1_axi_rvalid;
  wire slot_1_axi_wlast;
  wire slot_1_axi_wready;
  wire [3:0]slot_1_axi_wstrb;
  wire slot_1_axi_wvalid;
  wire slot_1_ext_trig;
  wire slot_1_ext_trig_stop;
  wire slot_2_axi_arready;
  wire [2:0]slot_2_axi_arsize;
  wire slot_2_axi_arvalid;
  wire slot_2_axi_awready;
  wire slot_2_axi_awvalid;
  wire slot_2_axi_rlast;
  wire slot_2_axi_rready;
  wire slot_2_axi_rvalid;
  wire slot_2_axi_wlast;
  wire slot_2_axi_wready;
  wire [7:0]slot_2_axi_wstrb;
  wire slot_2_axi_wvalid;
  wire slot_2_ext_trig;
  wire slot_2_ext_trig_stop;
  wire trigger_in;
  wire trigger_in_ack;
  wire trigger_in_sync;
  wire wr_latency_start;
  wire wr_latency_start_11;
  wire wr_latency_start_13;

  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized0 \GEN_CONTROL_SYNC.control_sig_cdc_sync 
       (.\Accum_i_reg[0] (\GEN_acc[0].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_0 (\GEN_acc[1].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_1 (\GEN_acc[2].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_10 (\GEN_acc[11].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_11 (\GEN_acc[12].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_12 (\GEN_acc[13].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_13 (\GEN_acc[14].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_14 (\GEN_acc[15].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_15 (\GEN_acc[16].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_16 (\GEN_acc[17].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_17 (\GEN_acc_extnd[0].acc_extnd_inst_0/p_0_in ),
        .\Accum_i_reg[0]_18 (\GEN_acc_extnd[1].acc_extnd_inst_0/p_0_in ),
        .\Accum_i_reg[0]_19 (\GEN_acc_extnd[2].acc_extnd_inst_0/p_0_in ),
        .\Accum_i_reg[0]_2 (\GEN_acc[3].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_20 (\GEN_acc_extnd[3].acc_extnd_inst_0/p_0_in ),
        .\Accum_i_reg[0]_21 (\GEN_acc_extnd[4].acc_extnd_inst_0/p_0_in ),
        .\Accum_i_reg[0]_22 (\GEN_acc_extnd[5].acc_extnd_inst_0/p_0_in ),
        .\Accum_i_reg[0]_3 (\GEN_acc[4].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_4 (\GEN_acc[5].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_5 (\GEN_acc[6].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_6 (\GEN_acc[7].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_7 (\GEN_acc[8].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_8 (\GEN_acc[9].acc_inst_0/p_0_in ),
        .\Accum_i_reg[0]_9 (\GEN_acc[10].acc_inst_0/p_0_in ),
        .D({Use_Ext_Trig_Log,Use_Ext_Trig,Streaming_FIFO_Reset,Event_Log_En,Metrics_Cnt_Reset,Metrics_Cnt_En}),
        .E(Metrics_Cnt_En_Int_4),
        .Ext_Trig_Metric_en(Ext_Trig_Metric_en),
        .Ext_Trig_Metric_en_6(Ext_Trig_Metric_en_8),
        .Ext_Trig_Metric_en_7(Ext_Trig_Metric_en_9),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] (Metrics_Cnt_En_Int_0),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 (Metrics_Cnt_En_Int),
        .\MinMax_Read_Latency_En_reg[2] ({accum_in_valid_extnd_5,accum_in_valid_extnd_3,\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_1349 }),
        .Q({accum_in_valid_extnd_4,accum_in_valid_extnd_2,\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_1346 }),
        .Read_Latency_En(Read_Latency_En),
        .Rtrans_Cnt_En(Rtrans_Cnt_En),
        .Rtrans_Cnt_En0(Rtrans_Cnt_En0_6),
        .Rtrans_Cnt_En0_1(Rtrans_Cnt_En0_2),
        .Rtrans_Cnt_En0_4(Rtrans_Cnt_En0),
        .S0_Read_Byte_Cnt_En(S0_Read_Byte_Cnt_En),
        .S1_Read_Byte_Cnt_En(S1_Read_Byte_Cnt_En),
        .S2_Read_Byte_Cnt_En(S2_Read_Byte_Cnt_En),
        .SR(\GEN_CONTROL_SYNC.control_sig_cdc_sync_n_3 ),
        .Write_Beat_Cnt_En(Write_Beat_Cnt_En),
        .Write_Beat_Cnt_En10(Write_Beat_Cnt_En10_5),
        .Write_Beat_Cnt_En10_2(Write_Beat_Cnt_En10_1),
        .Write_Beat_Cnt_En10_5(Write_Beat_Cnt_En10),
        .Write_Latency_En(Write_Latency_En),
        .Wtrans_Cnt_En(Wtrans_Cnt_En),
        .Wtrans_Cnt_En0(Wtrans_Cnt_En0_7),
        .Wtrans_Cnt_En0_0(Wtrans_Cnt_En0_3),
        .Wtrans_Cnt_En0_3(Wtrans_Cnt_En0),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .out({Control_Bits_sync[4],Control_Bits_sync[1:0]}),
        .reset_event_sync(reset_event_sync),
        .rst_int_n_reg(\GEN_CONTROL_SYNC.control_sig_cdc_sync_n_4 ),
        .\s_level_out_bus_d5_reg[0]_0 (p_0_in),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_awready(slot_0_axi_awready),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_0_axi_wready(slot_0_axi_wready),
        .slot_0_axi_wvalid(slot_0_axi_wvalid),
        .slot_1_axi_arready(slot_1_axi_arready),
        .slot_1_axi_arvalid(slot_1_axi_arvalid),
        .slot_1_axi_awready(slot_1_axi_awready),
        .slot_1_axi_awvalid(slot_1_axi_awvalid),
        .slot_1_axi_wready(slot_1_axi_wready),
        .slot_1_axi_wvalid(slot_1_axi_wvalid),
        .slot_2_axi_arready(slot_2_axi_arready),
        .slot_2_axi_arvalid(slot_2_axi_arvalid),
        .slot_2_axi_awready(slot_2_axi_awready),
        .slot_2_axi_awvalid(slot_2_axi_awvalid),
        .slot_2_axi_wready(slot_2_axi_wready),
        .slot_2_axi_wvalid(slot_2_axi_wvalid));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized3 \GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync 
       (.D({Reset_On_Sample_Int_Lapse_sync,Interval_Cnt_Ld_sync,Interval_Cnt_En_sync}),
        .E(\GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync_n_3 ),
        .\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg ({Reset_On_Sample_Int_Lapse,Interval_Cnt_Ld,Interval_Cnt_En}),
        .SR(p_0_in),
        .Sample_Cnt_Ld(Sample_Cnt_Ld),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .core_aclk(core_aclk),
        .out(Control_Bits_sync[0]));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_intr_sync \GEN_INTR_ASYNC.intr_sync_module_inst 
       (.Intr_In_sync(Intr_In_sync),
        .core_aclk(core_aclk),
        .core_aresetn(p_0_in),
        .out(\GEN_SYNC[0].cdc_sync_inst/p_0_in0_in ),
        .p_in_d1_cdc_from_reg0(\GEN_SYNC[0].cdc_sync_inst/p_in_d1_cdc_from_reg0 ),
        .s_axi_aclk(s_axi_aclk),
        .s_level_out_bus_d6(s_level_out_bus_d6));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_counters_profile \GEN_METRIC_COUNT_PROFILE.metric_counters_inst 
       (.\Accum_i_reg[0] ({accum_in_valid_extnd_4,accum_in_valid_extnd_2,\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_1346 }),
        .\Accum_i_reg[0]_0 ({accum_in_valid_extnd_5,accum_in_valid_extnd_3,\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_1349 }),
        .\Accum_i_reg[11] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_275 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_276 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_277 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_278 }),
        .\Accum_i_reg[11]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_303 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_304 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_305 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_306 }),
        .\Accum_i_reg[11]_1 ({\GEN_SLOT1.metric_calc_inst1_n_275 ,\GEN_SLOT1.metric_calc_inst1_n_276 ,\GEN_SLOT1.metric_calc_inst1_n_277 ,\GEN_SLOT1.metric_calc_inst1_n_278 }),
        .\Accum_i_reg[11]_2 ({\GEN_SLOT1.metric_calc_inst1_n_303 ,\GEN_SLOT1.metric_calc_inst1_n_304 ,\GEN_SLOT1.metric_calc_inst1_n_305 ,\GEN_SLOT1.metric_calc_inst1_n_306 }),
        .\Accum_i_reg[11]_3 ({\GEN_SLOT2.metric_calc_inst2_n_275 ,\GEN_SLOT2.metric_calc_inst2_n_276 ,\GEN_SLOT2.metric_calc_inst2_n_277 ,\GEN_SLOT2.metric_calc_inst2_n_278 }),
        .\Accum_i_reg[11]_4 ({\GEN_SLOT2.metric_calc_inst2_n_303 ,\GEN_SLOT2.metric_calc_inst2_n_304 ,\GEN_SLOT2.metric_calc_inst2_n_305 ,\GEN_SLOT2.metric_calc_inst2_n_306 }),
        .\Accum_i_reg[15] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_279 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_280 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_281 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_282 }),
        .\Accum_i_reg[15]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_307 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_308 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_309 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_310 }),
        .\Accum_i_reg[15]_1 ({\GEN_SLOT1.metric_calc_inst1_n_279 ,\GEN_SLOT1.metric_calc_inst1_n_280 ,\GEN_SLOT1.metric_calc_inst1_n_281 ,\GEN_SLOT1.metric_calc_inst1_n_282 }),
        .\Accum_i_reg[15]_2 ({\GEN_SLOT1.metric_calc_inst1_n_307 ,\GEN_SLOT1.metric_calc_inst1_n_308 ,\GEN_SLOT1.metric_calc_inst1_n_309 ,\GEN_SLOT1.metric_calc_inst1_n_310 }),
        .\Accum_i_reg[15]_3 ({\GEN_SLOT2.metric_calc_inst2_n_279 ,\GEN_SLOT2.metric_calc_inst2_n_280 ,\GEN_SLOT2.metric_calc_inst2_n_281 ,\GEN_SLOT2.metric_calc_inst2_n_282 }),
        .\Accum_i_reg[15]_4 ({\GEN_SLOT2.metric_calc_inst2_n_307 ,\GEN_SLOT2.metric_calc_inst2_n_308 ,\GEN_SLOT2.metric_calc_inst2_n_309 ,\GEN_SLOT2.metric_calc_inst2_n_310 }),
        .\Accum_i_reg[19] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_283 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_284 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_285 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_286 }),
        .\Accum_i_reg[19]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_311 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_312 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_313 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_314 }),
        .\Accum_i_reg[19]_1 ({\GEN_SLOT1.metric_calc_inst1_n_283 ,\GEN_SLOT1.metric_calc_inst1_n_284 ,\GEN_SLOT1.metric_calc_inst1_n_285 ,\GEN_SLOT1.metric_calc_inst1_n_286 }),
        .\Accum_i_reg[19]_2 ({\GEN_SLOT1.metric_calc_inst1_n_311 ,\GEN_SLOT1.metric_calc_inst1_n_312 ,\GEN_SLOT1.metric_calc_inst1_n_313 ,\GEN_SLOT1.metric_calc_inst1_n_314 }),
        .\Accum_i_reg[19]_3 ({\GEN_SLOT2.metric_calc_inst2_n_283 ,\GEN_SLOT2.metric_calc_inst2_n_284 ,\GEN_SLOT2.metric_calc_inst2_n_285 ,\GEN_SLOT2.metric_calc_inst2_n_286 }),
        .\Accum_i_reg[19]_4 ({\GEN_SLOT2.metric_calc_inst2_n_311 ,\GEN_SLOT2.metric_calc_inst2_n_312 ,\GEN_SLOT2.metric_calc_inst2_n_313 ,\GEN_SLOT2.metric_calc_inst2_n_314 }),
        .\Accum_i_reg[23] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_287 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_288 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_289 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_290 }),
        .\Accum_i_reg[23]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_315 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_316 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_317 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_318 }),
        .\Accum_i_reg[23]_1 ({\GEN_SLOT1.metric_calc_inst1_n_287 ,\GEN_SLOT1.metric_calc_inst1_n_288 ,\GEN_SLOT1.metric_calc_inst1_n_289 ,\GEN_SLOT1.metric_calc_inst1_n_290 }),
        .\Accum_i_reg[23]_2 ({\GEN_SLOT1.metric_calc_inst1_n_315 ,\GEN_SLOT1.metric_calc_inst1_n_316 ,\GEN_SLOT1.metric_calc_inst1_n_317 ,\GEN_SLOT1.metric_calc_inst1_n_318 }),
        .\Accum_i_reg[23]_3 ({\GEN_SLOT2.metric_calc_inst2_n_287 ,\GEN_SLOT2.metric_calc_inst2_n_288 ,\GEN_SLOT2.metric_calc_inst2_n_289 ,\GEN_SLOT2.metric_calc_inst2_n_290 }),
        .\Accum_i_reg[23]_4 ({\GEN_SLOT2.metric_calc_inst2_n_315 ,\GEN_SLOT2.metric_calc_inst2_n_316 ,\GEN_SLOT2.metric_calc_inst2_n_317 ,\GEN_SLOT2.metric_calc_inst2_n_318 }),
        .\Accum_i_reg[27] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_291 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_292 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_293 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_294 }),
        .\Accum_i_reg[27]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_319 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_320 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_321 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_322 }),
        .\Accum_i_reg[27]_1 ({\GEN_SLOT1.metric_calc_inst1_n_291 ,\GEN_SLOT1.metric_calc_inst1_n_292 ,\GEN_SLOT1.metric_calc_inst1_n_293 ,\GEN_SLOT1.metric_calc_inst1_n_294 }),
        .\Accum_i_reg[27]_2 ({\GEN_SLOT1.metric_calc_inst1_n_319 ,\GEN_SLOT1.metric_calc_inst1_n_320 ,\GEN_SLOT1.metric_calc_inst1_n_321 ,\GEN_SLOT1.metric_calc_inst1_n_322 }),
        .\Accum_i_reg[27]_3 ({\GEN_SLOT2.metric_calc_inst2_n_291 ,\GEN_SLOT2.metric_calc_inst2_n_292 ,\GEN_SLOT2.metric_calc_inst2_n_293 ,\GEN_SLOT2.metric_calc_inst2_n_294 }),
        .\Accum_i_reg[27]_4 ({\GEN_SLOT2.metric_calc_inst2_n_319 ,\GEN_SLOT2.metric_calc_inst2_n_320 ,\GEN_SLOT2.metric_calc_inst2_n_321 ,\GEN_SLOT2.metric_calc_inst2_n_322 }),
        .\Accum_i_reg[31] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_43 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_44 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_45 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_46 }),
        .\Accum_i_reg[31]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_112 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_113 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_114 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_115 }),
        .\Accum_i_reg[31]_1 ({\GEN_SLOT1.metric_calc_inst1_n_43 ,\GEN_SLOT1.metric_calc_inst1_n_44 ,\GEN_SLOT1.metric_calc_inst1_n_45 ,\GEN_SLOT1.metric_calc_inst1_n_46 }),
        .\Accum_i_reg[31]_2 ({\GEN_SLOT1.metric_calc_inst1_n_112 ,\GEN_SLOT1.metric_calc_inst1_n_113 ,\GEN_SLOT1.metric_calc_inst1_n_114 ,\GEN_SLOT1.metric_calc_inst1_n_115 }),
        .\Accum_i_reg[31]_3 ({\GEN_SLOT2.metric_calc_inst2_n_43 ,\GEN_SLOT2.metric_calc_inst2_n_44 ,\GEN_SLOT2.metric_calc_inst2_n_45 ,\GEN_SLOT2.metric_calc_inst2_n_46 }),
        .\Accum_i_reg[31]_4 ({\GEN_SLOT2.metric_calc_inst2_n_112 ,\GEN_SLOT2.metric_calc_inst2_n_113 ,\GEN_SLOT2.metric_calc_inst2_n_114 ,\GEN_SLOT2.metric_calc_inst2_n_115 }),
        .\Accum_i_reg[3] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_267 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_268 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_269 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_270 }),
        .\Accum_i_reg[3]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_295 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_296 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_297 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_298 }),
        .\Accum_i_reg[3]_1 ({\GEN_SLOT1.metric_calc_inst1_n_267 ,\GEN_SLOT1.metric_calc_inst1_n_268 ,\GEN_SLOT1.metric_calc_inst1_n_269 ,\GEN_SLOT1.metric_calc_inst1_n_270 }),
        .\Accum_i_reg[3]_2 ({\GEN_SLOT1.metric_calc_inst1_n_295 ,\GEN_SLOT1.metric_calc_inst1_n_296 ,\GEN_SLOT1.metric_calc_inst1_n_297 ,\GEN_SLOT1.metric_calc_inst1_n_298 }),
        .\Accum_i_reg[3]_3 ({\GEN_SLOT2.metric_calc_inst2_n_267 ,\GEN_SLOT2.metric_calc_inst2_n_268 ,\GEN_SLOT2.metric_calc_inst2_n_269 ,\GEN_SLOT2.metric_calc_inst2_n_270 }),
        .\Accum_i_reg[3]_4 ({\GEN_SLOT2.metric_calc_inst2_n_295 ,\GEN_SLOT2.metric_calc_inst2_n_296 ,\GEN_SLOT2.metric_calc_inst2_n_297 ,\GEN_SLOT2.metric_calc_inst2_n_298 }),
        .\Accum_i_reg[7] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_271 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_272 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_273 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_274 }),
        .\Accum_i_reg[7]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_299 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_300 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_301 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_302 }),
        .\Accum_i_reg[7]_1 ({\GEN_SLOT1.metric_calc_inst1_n_271 ,\GEN_SLOT1.metric_calc_inst1_n_272 ,\GEN_SLOT1.metric_calc_inst1_n_273 ,\GEN_SLOT1.metric_calc_inst1_n_274 }),
        .\Accum_i_reg[7]_2 ({\GEN_SLOT1.metric_calc_inst1_n_299 ,\GEN_SLOT1.metric_calc_inst1_n_300 ,\GEN_SLOT1.metric_calc_inst1_n_301 ,\GEN_SLOT1.metric_calc_inst1_n_302 }),
        .\Accum_i_reg[7]_3 ({\GEN_SLOT2.metric_calc_inst2_n_271 ,\GEN_SLOT2.metric_calc_inst2_n_272 ,\GEN_SLOT2.metric_calc_inst2_n_273 ,\GEN_SLOT2.metric_calc_inst2_n_274 }),
        .\Accum_i_reg[7]_4 ({\GEN_SLOT2.metric_calc_inst2_n_299 ,\GEN_SLOT2.metric_calc_inst2_n_300 ,\GEN_SLOT2.metric_calc_inst2_n_301 ,\GEN_SLOT2.metric_calc_inst2_n_302 }),
        .D(\GEN_acc[0].acc_inst_0/Accum_i1_in ),
        .DI({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_38 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_39 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_40 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_41 }),
        .E(\GEN_acc[0].acc_inst_0/p_0_in ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg (\GEN_acc[3].acc_inst_0/Accum_i1_in ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg_0 (\GEN_acc[9].acc_inst_0/Accum_i1_in ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg_1 (\GEN_acc[15].acc_inst_0/Accum_i1_in ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg (\GEN_SLOT0_PROFILE.metric_calc_inst0_n_111 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_107 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_108 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_109 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_110 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_175 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_176 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_177 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_178 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_87 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_88 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_89 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_90 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_195 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_196 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_197 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_198 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_83 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_84 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_85 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_86 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_199 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_200 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_201 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_202 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_81 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_82 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_78 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_79 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_80 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_16 (\GEN_SLOT1.metric_calc_inst1_n_111 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_17 ({\GEN_SLOT1.metric_calc_inst1_n_107 ,\GEN_SLOT1.metric_calc_inst1_n_108 ,\GEN_SLOT1.metric_calc_inst1_n_109 ,\GEN_SLOT1.metric_calc_inst1_n_110 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_18 ({\GEN_SLOT1.metric_calc_inst1_n_175 ,\GEN_SLOT1.metric_calc_inst1_n_176 ,\GEN_SLOT1.metric_calc_inst1_n_177 ,\GEN_SLOT1.metric_calc_inst1_n_178 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_19 ({\GEN_SLOT1.metric_calc_inst1_n_103 ,\GEN_SLOT1.metric_calc_inst1_n_104 ,\GEN_SLOT1.metric_calc_inst1_n_105 ,\GEN_SLOT1.metric_calc_inst1_n_106 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_103 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_104 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_105 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_106 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_20 ({\GEN_SLOT1.metric_calc_inst1_n_179 ,\GEN_SLOT1.metric_calc_inst1_n_180 ,\GEN_SLOT1.metric_calc_inst1_n_181 ,\GEN_SLOT1.metric_calc_inst1_n_182 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_21 ({\GEN_SLOT1.metric_calc_inst1_n_99 ,\GEN_SLOT1.metric_calc_inst1_n_100 ,\GEN_SLOT1.metric_calc_inst1_n_101 ,\GEN_SLOT1.metric_calc_inst1_n_102 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_22 ({\GEN_SLOT1.metric_calc_inst1_n_183 ,\GEN_SLOT1.metric_calc_inst1_n_184 ,\GEN_SLOT1.metric_calc_inst1_n_185 ,\GEN_SLOT1.metric_calc_inst1_n_186 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_23 ({\GEN_SLOT1.metric_calc_inst1_n_95 ,\GEN_SLOT1.metric_calc_inst1_n_96 ,\GEN_SLOT1.metric_calc_inst1_n_97 ,\GEN_SLOT1.metric_calc_inst1_n_98 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_24 ({\GEN_SLOT1.metric_calc_inst1_n_187 ,\GEN_SLOT1.metric_calc_inst1_n_188 ,\GEN_SLOT1.metric_calc_inst1_n_189 ,\GEN_SLOT1.metric_calc_inst1_n_190 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_25 ({\GEN_SLOT1.metric_calc_inst1_n_91 ,\GEN_SLOT1.metric_calc_inst1_n_92 ,\GEN_SLOT1.metric_calc_inst1_n_93 ,\GEN_SLOT1.metric_calc_inst1_n_94 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_26 ({\GEN_SLOT1.metric_calc_inst1_n_191 ,\GEN_SLOT1.metric_calc_inst1_n_192 ,\GEN_SLOT1.metric_calc_inst1_n_193 ,\GEN_SLOT1.metric_calc_inst1_n_194 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_27 ({\GEN_SLOT1.metric_calc_inst1_n_87 ,\GEN_SLOT1.metric_calc_inst1_n_88 ,\GEN_SLOT1.metric_calc_inst1_n_89 ,\GEN_SLOT1.metric_calc_inst1_n_90 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_28 ({\GEN_SLOT1.metric_calc_inst1_n_195 ,\GEN_SLOT1.metric_calc_inst1_n_196 ,\GEN_SLOT1.metric_calc_inst1_n_197 ,\GEN_SLOT1.metric_calc_inst1_n_198 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_29 ({\GEN_SLOT1.metric_calc_inst1_n_83 ,\GEN_SLOT1.metric_calc_inst1_n_84 ,\GEN_SLOT1.metric_calc_inst1_n_85 ,\GEN_SLOT1.metric_calc_inst1_n_86 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_179 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_180 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_181 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_182 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_30 ({\GEN_SLOT1.metric_calc_inst1_n_199 ,\GEN_SLOT1.metric_calc_inst1_n_200 ,\GEN_SLOT1.metric_calc_inst1_n_201 ,\GEN_SLOT1.metric_calc_inst1_n_202 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_31 ({\GEN_SLOT1.metric_calc_inst1_n_81 ,\GEN_SLOT1.metric_calc_inst1_n_82 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_32 ({\GEN_SLOT1.metric_calc_inst1_n_78 ,\GEN_SLOT1.metric_calc_inst1_n_79 ,\GEN_SLOT1.metric_calc_inst1_n_80 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_33 (\GEN_SLOT2.metric_calc_inst2_n_111 ),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_34 ({\GEN_SLOT2.metric_calc_inst2_n_107 ,\GEN_SLOT2.metric_calc_inst2_n_108 ,\GEN_SLOT2.metric_calc_inst2_n_109 ,\GEN_SLOT2.metric_calc_inst2_n_110 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_35 ({\GEN_SLOT2.metric_calc_inst2_n_175 ,\GEN_SLOT2.metric_calc_inst2_n_176 ,\GEN_SLOT2.metric_calc_inst2_n_177 ,\GEN_SLOT2.metric_calc_inst2_n_178 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_36 ({\GEN_SLOT2.metric_calc_inst2_n_103 ,\GEN_SLOT2.metric_calc_inst2_n_104 ,\GEN_SLOT2.metric_calc_inst2_n_105 ,\GEN_SLOT2.metric_calc_inst2_n_106 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_37 ({\GEN_SLOT2.metric_calc_inst2_n_179 ,\GEN_SLOT2.metric_calc_inst2_n_180 ,\GEN_SLOT2.metric_calc_inst2_n_181 ,\GEN_SLOT2.metric_calc_inst2_n_182 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_38 ({\GEN_SLOT2.metric_calc_inst2_n_99 ,\GEN_SLOT2.metric_calc_inst2_n_100 ,\GEN_SLOT2.metric_calc_inst2_n_101 ,\GEN_SLOT2.metric_calc_inst2_n_102 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_39 ({\GEN_SLOT2.metric_calc_inst2_n_183 ,\GEN_SLOT2.metric_calc_inst2_n_184 ,\GEN_SLOT2.metric_calc_inst2_n_185 ,\GEN_SLOT2.metric_calc_inst2_n_186 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_99 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_100 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_101 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_102 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_40 ({\GEN_SLOT2.metric_calc_inst2_n_95 ,\GEN_SLOT2.metric_calc_inst2_n_96 ,\GEN_SLOT2.metric_calc_inst2_n_97 ,\GEN_SLOT2.metric_calc_inst2_n_98 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_41 ({\GEN_SLOT2.metric_calc_inst2_n_187 ,\GEN_SLOT2.metric_calc_inst2_n_188 ,\GEN_SLOT2.metric_calc_inst2_n_189 ,\GEN_SLOT2.metric_calc_inst2_n_190 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_42 ({\GEN_SLOT2.metric_calc_inst2_n_91 ,\GEN_SLOT2.metric_calc_inst2_n_92 ,\GEN_SLOT2.metric_calc_inst2_n_93 ,\GEN_SLOT2.metric_calc_inst2_n_94 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_43 ({\GEN_SLOT2.metric_calc_inst2_n_191 ,\GEN_SLOT2.metric_calc_inst2_n_192 ,\GEN_SLOT2.metric_calc_inst2_n_193 ,\GEN_SLOT2.metric_calc_inst2_n_194 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_44 ({\GEN_SLOT2.metric_calc_inst2_n_87 ,\GEN_SLOT2.metric_calc_inst2_n_88 ,\GEN_SLOT2.metric_calc_inst2_n_89 ,\GEN_SLOT2.metric_calc_inst2_n_90 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_45 ({\GEN_SLOT2.metric_calc_inst2_n_195 ,\GEN_SLOT2.metric_calc_inst2_n_196 ,\GEN_SLOT2.metric_calc_inst2_n_197 ,\GEN_SLOT2.metric_calc_inst2_n_198 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_46 ({\GEN_SLOT2.metric_calc_inst2_n_83 ,\GEN_SLOT2.metric_calc_inst2_n_84 ,\GEN_SLOT2.metric_calc_inst2_n_85 ,\GEN_SLOT2.metric_calc_inst2_n_86 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_47 ({\GEN_SLOT2.metric_calc_inst2_n_199 ,\GEN_SLOT2.metric_calc_inst2_n_200 ,\GEN_SLOT2.metric_calc_inst2_n_201 ,\GEN_SLOT2.metric_calc_inst2_n_202 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_48 ({\GEN_SLOT2.metric_calc_inst2_n_81 ,\GEN_SLOT2.metric_calc_inst2_n_82 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_49 ({\GEN_SLOT2.metric_calc_inst2_n_78 ,\GEN_SLOT2.metric_calc_inst2_n_79 ,\GEN_SLOT2.metric_calc_inst2_n_80 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_183 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_184 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_185 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_186 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_95 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_96 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_97 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_98 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_187 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_188 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_189 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_190 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_91 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_92 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_93 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_94 }),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_191 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_192 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_193 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_194 }),
        .\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg (\GEN_acc[6].acc_inst_0/Accum_i1_in ),
        .\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg_0 (\GEN_acc[12].acc_inst_0/Accum_i1_in ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg (\GEN_SLOT0_PROFILE.metric_calc_inst0_n_42 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_34 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_35 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_36 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_37 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_151 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_152 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_153 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_154 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_14 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_15 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_16 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_17 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_171 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_172 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_173 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_174 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_12 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_13 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_9 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_10 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_11 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14 (\GEN_SLOT1.metric_calc_inst1_n_42 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15 ({\GEN_SLOT1.metric_calc_inst1_n_38 ,\GEN_SLOT1.metric_calc_inst1_n_39 ,\GEN_SLOT1.metric_calc_inst1_n_40 ,\GEN_SLOT1.metric_calc_inst1_n_41 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_16 ({\GEN_SLOT1.metric_calc_inst1_n_147 ,\GEN_SLOT1.metric_calc_inst1_n_148 ,\GEN_SLOT1.metric_calc_inst1_n_149 ,\GEN_SLOT1.metric_calc_inst1_n_150 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_17 ({\GEN_SLOT1.metric_calc_inst1_n_34 ,\GEN_SLOT1.metric_calc_inst1_n_35 ,\GEN_SLOT1.metric_calc_inst1_n_36 ,\GEN_SLOT1.metric_calc_inst1_n_37 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_18 ({\GEN_SLOT1.metric_calc_inst1_n_151 ,\GEN_SLOT1.metric_calc_inst1_n_152 ,\GEN_SLOT1.metric_calc_inst1_n_153 ,\GEN_SLOT1.metric_calc_inst1_n_154 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_19 ({\GEN_SLOT1.metric_calc_inst1_n_30 ,\GEN_SLOT1.metric_calc_inst1_n_31 ,\GEN_SLOT1.metric_calc_inst1_n_32 ,\GEN_SLOT1.metric_calc_inst1_n_33 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_30 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_31 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_32 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_33 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_20 ({\GEN_SLOT1.metric_calc_inst1_n_155 ,\GEN_SLOT1.metric_calc_inst1_n_156 ,\GEN_SLOT1.metric_calc_inst1_n_157 ,\GEN_SLOT1.metric_calc_inst1_n_158 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_21 ({\GEN_SLOT1.metric_calc_inst1_n_26 ,\GEN_SLOT1.metric_calc_inst1_n_27 ,\GEN_SLOT1.metric_calc_inst1_n_28 ,\GEN_SLOT1.metric_calc_inst1_n_29 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_22 ({\GEN_SLOT1.metric_calc_inst1_n_159 ,\GEN_SLOT1.metric_calc_inst1_n_160 ,\GEN_SLOT1.metric_calc_inst1_n_161 ,\GEN_SLOT1.metric_calc_inst1_n_162 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_23 ({\GEN_SLOT1.metric_calc_inst1_n_22 ,\GEN_SLOT1.metric_calc_inst1_n_23 ,\GEN_SLOT1.metric_calc_inst1_n_24 ,\GEN_SLOT1.metric_calc_inst1_n_25 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_24 ({\GEN_SLOT1.metric_calc_inst1_n_163 ,\GEN_SLOT1.metric_calc_inst1_n_164 ,\GEN_SLOT1.metric_calc_inst1_n_165 ,\GEN_SLOT1.metric_calc_inst1_n_166 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_25 ({\GEN_SLOT1.metric_calc_inst1_n_18 ,\GEN_SLOT1.metric_calc_inst1_n_19 ,\GEN_SLOT1.metric_calc_inst1_n_20 ,\GEN_SLOT1.metric_calc_inst1_n_21 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_26 ({\GEN_SLOT1.metric_calc_inst1_n_167 ,\GEN_SLOT1.metric_calc_inst1_n_168 ,\GEN_SLOT1.metric_calc_inst1_n_169 ,\GEN_SLOT1.metric_calc_inst1_n_170 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_27 ({\GEN_SLOT1.metric_calc_inst1_n_14 ,\GEN_SLOT1.metric_calc_inst1_n_15 ,\GEN_SLOT1.metric_calc_inst1_n_16 ,\GEN_SLOT1.metric_calc_inst1_n_17 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_28 ({\GEN_SLOT1.metric_calc_inst1_n_171 ,\GEN_SLOT1.metric_calc_inst1_n_172 ,\GEN_SLOT1.metric_calc_inst1_n_173 ,\GEN_SLOT1.metric_calc_inst1_n_174 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_29 ({\GEN_SLOT1.metric_calc_inst1_n_12 ,\GEN_SLOT1.metric_calc_inst1_n_13 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_155 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_156 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_157 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_158 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_30 ({\GEN_SLOT1.metric_calc_inst1_n_9 ,\GEN_SLOT1.metric_calc_inst1_n_10 ,\GEN_SLOT1.metric_calc_inst1_n_11 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_31 (\GEN_SLOT2.metric_calc_inst2_n_42 ),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_32 ({\GEN_SLOT2.metric_calc_inst2_n_38 ,\GEN_SLOT2.metric_calc_inst2_n_39 ,\GEN_SLOT2.metric_calc_inst2_n_40 ,\GEN_SLOT2.metric_calc_inst2_n_41 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_33 ({\GEN_SLOT2.metric_calc_inst2_n_147 ,\GEN_SLOT2.metric_calc_inst2_n_148 ,\GEN_SLOT2.metric_calc_inst2_n_149 ,\GEN_SLOT2.metric_calc_inst2_n_150 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_34 ({\GEN_SLOT2.metric_calc_inst2_n_34 ,\GEN_SLOT2.metric_calc_inst2_n_35 ,\GEN_SLOT2.metric_calc_inst2_n_36 ,\GEN_SLOT2.metric_calc_inst2_n_37 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_35 ({\GEN_SLOT2.metric_calc_inst2_n_151 ,\GEN_SLOT2.metric_calc_inst2_n_152 ,\GEN_SLOT2.metric_calc_inst2_n_153 ,\GEN_SLOT2.metric_calc_inst2_n_154 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_36 ({\GEN_SLOT2.metric_calc_inst2_n_30 ,\GEN_SLOT2.metric_calc_inst2_n_31 ,\GEN_SLOT2.metric_calc_inst2_n_32 ,\GEN_SLOT2.metric_calc_inst2_n_33 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_37 ({\GEN_SLOT2.metric_calc_inst2_n_155 ,\GEN_SLOT2.metric_calc_inst2_n_156 ,\GEN_SLOT2.metric_calc_inst2_n_157 ,\GEN_SLOT2.metric_calc_inst2_n_158 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_38 ({\GEN_SLOT2.metric_calc_inst2_n_26 ,\GEN_SLOT2.metric_calc_inst2_n_27 ,\GEN_SLOT2.metric_calc_inst2_n_28 ,\GEN_SLOT2.metric_calc_inst2_n_29 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_39 ({\GEN_SLOT2.metric_calc_inst2_n_159 ,\GEN_SLOT2.metric_calc_inst2_n_160 ,\GEN_SLOT2.metric_calc_inst2_n_161 ,\GEN_SLOT2.metric_calc_inst2_n_162 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_26 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_27 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_28 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_29 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_40 ({\GEN_SLOT2.metric_calc_inst2_n_22 ,\GEN_SLOT2.metric_calc_inst2_n_23 ,\GEN_SLOT2.metric_calc_inst2_n_24 ,\GEN_SLOT2.metric_calc_inst2_n_25 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_41 ({\GEN_SLOT2.metric_calc_inst2_n_163 ,\GEN_SLOT2.metric_calc_inst2_n_164 ,\GEN_SLOT2.metric_calc_inst2_n_165 ,\GEN_SLOT2.metric_calc_inst2_n_166 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_42 ({\GEN_SLOT2.metric_calc_inst2_n_18 ,\GEN_SLOT2.metric_calc_inst2_n_19 ,\GEN_SLOT2.metric_calc_inst2_n_20 ,\GEN_SLOT2.metric_calc_inst2_n_21 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_43 ({\GEN_SLOT2.metric_calc_inst2_n_167 ,\GEN_SLOT2.metric_calc_inst2_n_168 ,\GEN_SLOT2.metric_calc_inst2_n_169 ,\GEN_SLOT2.metric_calc_inst2_n_170 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_44 ({\GEN_SLOT2.metric_calc_inst2_n_14 ,\GEN_SLOT2.metric_calc_inst2_n_15 ,\GEN_SLOT2.metric_calc_inst2_n_16 ,\GEN_SLOT2.metric_calc_inst2_n_17 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_45 ({\GEN_SLOT2.metric_calc_inst2_n_171 ,\GEN_SLOT2.metric_calc_inst2_n_172 ,\GEN_SLOT2.metric_calc_inst2_n_173 ,\GEN_SLOT2.metric_calc_inst2_n_174 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_46 ({\GEN_SLOT2.metric_calc_inst2_n_12 ,\GEN_SLOT2.metric_calc_inst2_n_13 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_47 ({\GEN_SLOT2.metric_calc_inst2_n_9 ,\GEN_SLOT2.metric_calc_inst2_n_10 ,\GEN_SLOT2.metric_calc_inst2_n_11 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_159 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_160 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_161 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_162 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_22 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_23 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_24 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_25 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_163 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_164 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_165 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_166 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_18 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_19 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_20 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_21 }),
        .\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_167 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_168 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_169 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_170 }),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_192 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_225 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_258 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_331 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_100 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_581 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_101 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_582 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_102 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_583 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_103 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_584 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_104 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_585 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_105 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_586 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_106 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_587 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_107 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_588 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_108 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_589 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_109 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_590 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_332 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_110 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_591 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_111 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_592 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_112 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_593 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_113 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_594 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_114 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_595 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_115 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_596 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_116 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_597 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_117 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_598 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_118 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_599 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_119 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_600 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_333 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_120 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_601 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_121 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_602 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_122 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_603 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_123 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_604 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_124 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_605 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_125 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_606 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_126 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_607 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_127 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_608 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_128 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_609 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_129 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_610 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_334 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_130 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_611 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_131 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_612 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_132 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_613 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_133 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_614 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_134 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_615 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_135 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_616 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_136 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_617 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_137 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_618 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_138 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_619 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_139 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_620 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_14 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_335 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_140 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_621 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_141 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_622 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_142 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_623 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_143 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_624 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_144 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_625 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_145 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_626 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_146 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_627 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_147 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_628 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_148 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_629 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_149 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_630 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_15 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_336 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_150 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_631 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_151 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_632 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_152 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_633 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_153 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_634 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_154 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_635 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_155 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_636 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_156 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_637 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_157 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_638 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_158 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_639 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_159 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_640 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_16 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_337 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_160 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_641 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_161 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_642 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_162 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_643 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_163 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_644 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_164 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_645 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_165 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_646 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_166 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_647 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_167 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_648 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_168 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_649 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_169 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_650 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_17 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_338 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_170 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_651 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_171 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_652 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_172 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_653 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_173 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_654 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_174 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_655 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_175 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_656 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_176 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_657 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_177 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_658 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_178 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_659 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_179 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_660 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_18 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_339 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_180 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_661 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_181 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_662 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_182 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_663 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_183 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_664 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_184 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_665 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_185 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_666 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_186 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_667 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_187 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_668 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_188 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_669 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_189 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_670 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_19 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_340 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_190 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_671 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_191 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_672 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_192 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_673 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_193 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_674 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_194 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_675 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_195 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_676 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_196 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_677 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_197 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_678 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_198 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_679 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_199 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_680 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_323 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_20 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_341 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_200 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_681 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_201 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_682 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_202 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_683 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_203 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_684 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_204 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_685 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_205 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_686 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_206 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_687 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_207 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_688 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_208 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_689 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_209 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_690 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_21 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_342 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_210 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_691 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_211 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_692 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_212 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_693 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_213 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_694 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_214 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_695 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_215 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_696 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_216 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_697 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_217 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_698 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_218 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_699 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_219 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_700 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_22 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_343 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_220 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_733 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_221 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_734 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_222 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_735 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_223 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_736 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_224 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_737 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_225 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_738 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_226 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_739 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_227 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_740 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_228 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_741 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_229 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_742 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_23 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_344 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_230 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_743 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_231 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_744 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_232 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_745 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_233 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_746 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_234 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_747 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_235 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_748 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_236 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_749 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_237 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_750 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_238 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_751 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_239 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_752 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_24 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_345 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_240 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_753 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_241 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_754 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_242 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_755 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_243 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_756 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_244 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_757 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_245 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_758 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_246 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_759 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_247 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_760 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_248 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_761 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_249 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_762 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_25 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_346 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_250 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_763 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_251 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_764 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_252 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_765 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_253 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_766 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_254 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_767 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_255 (\Sample_Metric_Cnt[3]_7 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_256 (\Sample_Metric_Cnt[7]_15 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_257 (\Sample_Metric_Cnt[10]_21 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_258 (\Sample_Metric_Cnt[11]_23 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_259 (\Sample_Metric_Cnt_extnd[0]_37 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_26 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_347 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_260 (\Sample_Metric_Cnt_extnd[1]_39 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_261 (\Sample_Metric_Cnt_extnd[2]_41 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_262 (\Sample_Metric_Cnt_extnd[3]_43 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_263 (\Sample_Metric_Cnt_extnd[4]_45 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_264 (\Sample_Metric_Cnt_extnd[5]_47 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_27 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_348 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_28 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_349 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_29 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_350 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_324 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_30 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_351 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_31 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_352 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_32 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_353 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_33 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_354 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_34 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_355 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_35 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_356 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_36 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_357 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_37 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_358 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_38 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_359 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_39 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_360 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_325 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_40 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_361 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_41 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_362 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_42 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_363 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_43 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_364 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_44 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_365 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_45 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_366 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_46 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_367 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_47 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_368 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_48 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_369 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_49 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_370 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_326 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_50 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_371 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_51 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_372 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_52 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_373 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_53 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_374 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_54 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_375 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_55 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_376 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_56 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_377 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_57 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_378 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_58 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_379 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_59 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_380 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_327 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_60 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_381 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_61 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_382 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_62 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_383 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_63 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_384 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_64 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_385 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_65 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_386 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_66 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_387 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_67 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_388 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_68 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_389 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_69 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_390 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_328 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_70 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_391 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_71 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_392 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_72 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_393 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_73 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_394 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_74 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_395 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_75 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_396 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_76 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_397 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_77 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_398 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_78 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_399 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_79 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_400 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_329 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_80 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_401 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_81 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_402 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_82 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_403 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_83 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_404 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_84 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_405 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_85 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_406 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_86 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_407 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_87 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_408 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_88 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_409 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_89 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_410 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_330 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_90 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_411 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_91 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_412 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_92 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_413 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_93 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_414 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_94 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_415 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_95 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_448 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_96 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_481 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_97 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_514 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_98 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_547 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_99 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_580 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] (\Metric_Cnt[1]_2 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\Metric_Cnt[4]_8 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 (\Metric_Cnt[7]_14 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 (\Metric_Cnt[9]_18 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_11 (\Metric_Cnt[8]_16 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_12 (\Metric_Cnt[5]_10 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_13 (\Metric_Cnt[0]_0 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_14 (\Metric_Cnt[17]_34 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_15 (\Metric_Cnt[3]_6 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_16 (\Metric_Cnt[11]_22 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_17 (\Metric_Cnt_extnd[0]_36 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_18 (\Metric_Cnt_extnd[1]_38 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_19 (\Metric_Cnt_extnd[2]_40 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 (\Metric_Cnt[10]_20 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_20 (\Metric_Cnt_extnd[3]_42 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_21 (\Metric_Cnt_extnd[4]_44 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_22 (\Metric_Cnt_extnd[5]_46 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_3 (\Metric_Cnt[13]_26 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4 (\Metric_Cnt[16]_32 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 (\Metric_Cnt[15]_30 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 (\Metric_Cnt[14]_28 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 (\Metric_Cnt[6]_12 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 (\Metric_Cnt[2]_4 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 (\Metric_Cnt[12]_24 ),
        .\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg (Sample_En),
        .Lat_Addr_11downto2({Lat_Addr_11downto2[4],Lat_Addr_11downto2[2]}),
        .\Lat_Addr_11downto2_CDC_reg[6] (register_module_inst_n_25),
        .\Lat_Addr_11downto2_CDC_reg[6]_0 (register_module_inst_n_26),
        .\Lat_Addr_11downto2_CDC_reg[7] (register_module_inst_n_24),
        .\Lat_Addr_11downto2_CDC_reg[7]_0 (register_module_inst_n_27),
        .\Max_Read_Latency_Int_reg[15] ({S0_Max_Read_Latency,S0_Min_Read_Latency}),
        .\Max_Read_Latency_Int_reg[15]_0 ({S1_Max_Read_Latency,S1_Min_Read_Latency}),
        .\Max_Read_Latency_Int_reg[15]_1 ({S2_Max_Read_Latency,S2_Min_Read_Latency}),
        .\Max_Write_Latency_Int_reg[15] ({S0_Max_Write_Latency,S0_Min_Write_Latency}),
        .\Max_Write_Latency_Int_reg[15]_0 ({S1_Max_Write_Latency,S1_Min_Write_Latency}),
        .\Max_Write_Latency_Int_reg[15]_1 ({S2_Max_Write_Latency,S2_Min_Write_Latency}),
        .Q(S0_Write_Latency),
        .Read_Latency_En(Read_Latency_En),
        .Rtrans_Cnt_En(Rtrans_Cnt_En),
        .S({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_147 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_148 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_149 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_150 }),
        .S0_Read_Latency(S0_Read_Latency),
        .S1_Read_Latency(S1_Read_Latency),
        .S2_Read_Latency(S2_Read_Latency),
        .SR(\GEN_acc_extnd[0].acc_extnd_inst_0/Accum_i ),
        .Write_Latency_En(Write_Latency_En),
        .\Write_Latency_Int_reg[30] (S1_Write_Latency),
        .\Write_Latency_Int_reg[30]_0 (S2_Write_Latency),
        .Wtrans_Cnt_En(Wtrans_Cnt_En),
        .core_aclk(core_aclk),
        .core_aresetn(p_0_in),
        .out(Control_Bits_sync[0]),
        .\s_level_out_bus_d4_reg[0] (\GEN_acc[1].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_0 (\GEN_acc[2].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_1 (\GEN_acc[3].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_10 (\GEN_acc[12].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_11 (\GEN_acc[13].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_12 (\GEN_acc[14].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_13 (\GEN_acc[15].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_14 (\GEN_acc[16].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_15 (\GEN_acc[17].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_16 (\GEN_acc_extnd[0].acc_extnd_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_17 (\GEN_acc_extnd[1].acc_extnd_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_18 (\GEN_acc_extnd[2].acc_extnd_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_19 (\GEN_acc_extnd[3].acc_extnd_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_2 (\GEN_acc[4].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_20 (\GEN_acc_extnd[4].acc_extnd_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_21 (\GEN_acc_extnd[5].acc_extnd_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_3 (\GEN_acc[5].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_4 (\GEN_acc[6].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_5 (\GEN_acc[7].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_6 (\GEN_acc[8].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_7 (\GEN_acc[9].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_8 (\GEN_acc[10].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[0]_9 (\GEN_acc[11].acc_inst_0/p_0_in ),
        .\s_level_out_bus_d4_reg[1] (\GEN_CONTROL_SYNC.control_sig_cdc_sync_n_3 ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_samp_intl_cnt \GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst 
       (.D({Interval_Cnt_Ld_sync,Interval_Cnt_En_sync}),
        .E(\GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync_n_3 ),
        .Sample_Cnt_Ld(Sample_Cnt_Ld),
        .Sample_Interval(Sample_Interval),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .core_aresetn_0(p_0_in),
        .out(\GEN_SYNC[0].cdc_sync_inst/p_0_in0_in ),
        .p_in_d1_cdc_from_reg0(\GEN_SYNC[0].cdc_sync_inst/p_in_d1_cdc_from_reg0 ),
        .\s_level_out_bus_d4_reg[0] (Control_Bits_sync[0]));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile__xdcDup__1 \GEN_SLOT0_PROFILE.metric_calc_inst0 
       (.\Accum_i_reg[11] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_275 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_276 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_277 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_278 }),
        .\Accum_i_reg[11]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_303 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_304 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_305 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_306 }),
        .\Accum_i_reg[12] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_30 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_31 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_32 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_33 }),
        .\Accum_i_reg[12]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_99 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_100 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_101 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_102 }),
        .\Accum_i_reg[12]_1 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_155 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_156 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_157 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_158 }),
        .\Accum_i_reg[12]_2 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_183 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_184 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_185 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_186 }),
        .\Accum_i_reg[15] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_279 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_280 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_281 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_282 }),
        .\Accum_i_reg[15]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_307 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_308 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_309 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_310 }),
        .\Accum_i_reg[16] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_26 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_27 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_28 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_29 }),
        .\Accum_i_reg[16]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_95 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_96 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_97 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_98 }),
        .\Accum_i_reg[16]_1 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_159 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_160 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_161 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_162 }),
        .\Accum_i_reg[16]_2 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_187 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_188 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_189 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_190 }),
        .\Accum_i_reg[19] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_283 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_284 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_285 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_286 }),
        .\Accum_i_reg[19]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_311 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_312 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_313 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_314 }),
        .\Accum_i_reg[20] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_22 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_23 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_24 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_25 }),
        .\Accum_i_reg[20]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_91 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_92 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_93 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_94 }),
        .\Accum_i_reg[20]_1 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_163 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_164 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_165 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_166 }),
        .\Accum_i_reg[20]_2 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_191 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_192 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_193 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_194 }),
        .\Accum_i_reg[23] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_287 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_288 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_289 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_290 }),
        .\Accum_i_reg[23]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_315 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_316 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_317 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_318 }),
        .\Accum_i_reg[24] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_18 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_19 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_20 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_21 }),
        .\Accum_i_reg[24]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_87 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_88 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_89 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_90 }),
        .\Accum_i_reg[24]_1 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_167 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_168 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_169 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_170 }),
        .\Accum_i_reg[24]_2 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_195 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_196 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_197 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_198 }),
        .\Accum_i_reg[27] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_291 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_292 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_293 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_294 }),
        .\Accum_i_reg[27]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_319 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_320 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_321 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_322 }),
        .\Accum_i_reg[28] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_14 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_15 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_16 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_17 }),
        .\Accum_i_reg[28]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_83 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_84 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_85 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_86 }),
        .\Accum_i_reg[28]_1 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_171 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_172 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_173 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_174 }),
        .\Accum_i_reg[28]_2 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_199 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_200 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_201 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_202 }),
        .\Accum_i_reg[31] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_9 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_10 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_11 }),
        .\Accum_i_reg[31]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_12 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_13 }),
        .\Accum_i_reg[31]_1 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_43 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_44 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_45 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_46 }),
        .\Accum_i_reg[31]_10 (\Metric_Cnt[2]_4 ),
        .\Accum_i_reg[31]_11 (\Metric_Cnt[3]_6 ),
        .\Accum_i_reg[31]_12 (\Metric_Cnt[4]_8 ),
        .\Accum_i_reg[31]_13 (\Metric_Cnt[5]_10 ),
        .\Accum_i_reg[31]_2 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_78 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_79 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_80 }),
        .\Accum_i_reg[31]_3 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_81 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_82 }),
        .\Accum_i_reg[31]_4 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_112 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_113 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_114 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_115 }),
        .\Accum_i_reg[31]_5 (\GEN_acc[3].acc_inst_0/Accum_i1_in ),
        .\Accum_i_reg[31]_6 ({S0_Max_Write_Latency,S0_Min_Write_Latency}),
        .\Accum_i_reg[31]_7 ({S0_Max_Read_Latency,S0_Min_Read_Latency}),
        .\Accum_i_reg[31]_8 (\Metric_Cnt[0]_0 ),
        .\Accum_i_reg[31]_9 (\Metric_Cnt[1]_2 ),
        .\Accum_i_reg[3] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_267 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_268 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_269 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_270 }),
        .\Accum_i_reg[3]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_295 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_296 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_297 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_298 }),
        .\Accum_i_reg[4] (\GEN_SLOT0_PROFILE.metric_calc_inst0_n_42 ),
        .\Accum_i_reg[4]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_107 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_108 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_109 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_110 }),
        .\Accum_i_reg[4]_1 (\GEN_SLOT0_PROFILE.metric_calc_inst0_n_111 ),
        .\Accum_i_reg[4]_2 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_175 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_176 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_177 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_178 }),
        .\Accum_i_reg[7] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_271 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_272 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_273 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_274 }),
        .\Accum_i_reg[7]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_299 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_300 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_301 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_302 }),
        .\Accum_i_reg[8] ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_34 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_35 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_36 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_37 }),
        .\Accum_i_reg[8]_0 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_103 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_104 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_105 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_106 }),
        .\Accum_i_reg[8]_1 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_151 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_152 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_153 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_154 }),
        .\Accum_i_reg[8]_2 ({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_179 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_180 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_181 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_182 }),
        .D(\GEN_acc[0].acc_inst_0/Accum_i1_in ),
        .DI({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_38 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_39 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_40 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_41 }),
        .E(Metrics_Cnt_En_Int_4),
        .Ext_Trig_Metric_en(Ext_Trig_Metric_en),
        .\Max_Read_Latency_Int_reg[30]_0 (S0_Read_Latency),
        .Q(S0_Write_Latency),
        .Rd_Lat_End(Rd_Lat_End),
        .Rd_Lat_Start(Rd_Lat_Start),
        .Rd_Lat_Start_CDC_reg(rd_latency_start_12),
        .Rd_Latency_Fifo_Wr_En_reg_0(\GEN_SLOT0_PROFILE.metric_calc_inst0_n_5 ),
        .Read_Latency_En(Read_Latency_En[0]),
        .Rtrans_Cnt_En(Rtrans_Cnt_En[0]),
        .Rtrans_Cnt_En0(Rtrans_Cnt_En0_6),
        .S({\GEN_SLOT0_PROFILE.metric_calc_inst0_n_147 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_148 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_149 ,\GEN_SLOT0_PROFILE.metric_calc_inst0_n_150 }),
        .S0_Read_Byte_Cnt_En(S0_Read_Byte_Cnt_En),
        .UNCONN_IN({slot_0_ext_trig_stop,slot_0_ext_trig}),
        .Wr_Lat_End(Wr_Lat_End),
        .Wr_Lat_Start(Wr_Lat_Start),
        .Write_Beat_Cnt_En(Write_Beat_Cnt_En[0]),
        .Write_Beat_Cnt_En10(Write_Beat_Cnt_En10_5),
        .Write_Latency_En(Write_Latency_En[0]),
        .Wtrans_Cnt_En(Wtrans_Cnt_En[0]),
        .Wtrans_Cnt_En0(Wtrans_Cnt_En0_7),
        .core_aclk(core_aclk),
        .out({Control_Bits_sync[4],Control_Bits_sync[0]}),
        .\s_level_out_bus_d4_reg[1] (\GEN_CONTROL_SYNC.control_sig_cdc_sync_n_4 ),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arsize(slot_0_axi_arsize),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_awready(slot_0_axi_awready),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .slot_0_axi_wlast(slot_0_axi_wlast),
        .slot_0_axi_wready(slot_0_axi_wready),
        .slot_0_axi_wstrb(slot_0_axi_wstrb),
        .slot_0_axi_wvalid(slot_0_axi_wvalid),
        .wr_latency_start(wr_latency_start_13),
        .wr_latency_start_d1_reg_0(\GEN_SLOT0_PROFILE.metric_calc_inst0_n_6 ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile__parameterized0 \GEN_SLOT1.metric_calc_inst1 
       (.\Accum_i_reg[11] ({\GEN_SLOT1.metric_calc_inst1_n_275 ,\GEN_SLOT1.metric_calc_inst1_n_276 ,\GEN_SLOT1.metric_calc_inst1_n_277 ,\GEN_SLOT1.metric_calc_inst1_n_278 }),
        .\Accum_i_reg[11]_0 ({\GEN_SLOT1.metric_calc_inst1_n_303 ,\GEN_SLOT1.metric_calc_inst1_n_304 ,\GEN_SLOT1.metric_calc_inst1_n_305 ,\GEN_SLOT1.metric_calc_inst1_n_306 }),
        .\Accum_i_reg[12] ({\GEN_SLOT1.metric_calc_inst1_n_30 ,\GEN_SLOT1.metric_calc_inst1_n_31 ,\GEN_SLOT1.metric_calc_inst1_n_32 ,\GEN_SLOT1.metric_calc_inst1_n_33 }),
        .\Accum_i_reg[12]_0 ({\GEN_SLOT1.metric_calc_inst1_n_99 ,\GEN_SLOT1.metric_calc_inst1_n_100 ,\GEN_SLOT1.metric_calc_inst1_n_101 ,\GEN_SLOT1.metric_calc_inst1_n_102 }),
        .\Accum_i_reg[12]_1 ({\GEN_SLOT1.metric_calc_inst1_n_155 ,\GEN_SLOT1.metric_calc_inst1_n_156 ,\GEN_SLOT1.metric_calc_inst1_n_157 ,\GEN_SLOT1.metric_calc_inst1_n_158 }),
        .\Accum_i_reg[12]_2 ({\GEN_SLOT1.metric_calc_inst1_n_183 ,\GEN_SLOT1.metric_calc_inst1_n_184 ,\GEN_SLOT1.metric_calc_inst1_n_185 ,\GEN_SLOT1.metric_calc_inst1_n_186 }),
        .\Accum_i_reg[15] ({\GEN_SLOT1.metric_calc_inst1_n_279 ,\GEN_SLOT1.metric_calc_inst1_n_280 ,\GEN_SLOT1.metric_calc_inst1_n_281 ,\GEN_SLOT1.metric_calc_inst1_n_282 }),
        .\Accum_i_reg[15]_0 ({\GEN_SLOT1.metric_calc_inst1_n_307 ,\GEN_SLOT1.metric_calc_inst1_n_308 ,\GEN_SLOT1.metric_calc_inst1_n_309 ,\GEN_SLOT1.metric_calc_inst1_n_310 }),
        .\Accum_i_reg[16] ({\GEN_SLOT1.metric_calc_inst1_n_26 ,\GEN_SLOT1.metric_calc_inst1_n_27 ,\GEN_SLOT1.metric_calc_inst1_n_28 ,\GEN_SLOT1.metric_calc_inst1_n_29 }),
        .\Accum_i_reg[16]_0 ({\GEN_SLOT1.metric_calc_inst1_n_95 ,\GEN_SLOT1.metric_calc_inst1_n_96 ,\GEN_SLOT1.metric_calc_inst1_n_97 ,\GEN_SLOT1.metric_calc_inst1_n_98 }),
        .\Accum_i_reg[16]_1 ({\GEN_SLOT1.metric_calc_inst1_n_159 ,\GEN_SLOT1.metric_calc_inst1_n_160 ,\GEN_SLOT1.metric_calc_inst1_n_161 ,\GEN_SLOT1.metric_calc_inst1_n_162 }),
        .\Accum_i_reg[16]_2 ({\GEN_SLOT1.metric_calc_inst1_n_187 ,\GEN_SLOT1.metric_calc_inst1_n_188 ,\GEN_SLOT1.metric_calc_inst1_n_189 ,\GEN_SLOT1.metric_calc_inst1_n_190 }),
        .\Accum_i_reg[19] ({\GEN_SLOT1.metric_calc_inst1_n_283 ,\GEN_SLOT1.metric_calc_inst1_n_284 ,\GEN_SLOT1.metric_calc_inst1_n_285 ,\GEN_SLOT1.metric_calc_inst1_n_286 }),
        .\Accum_i_reg[19]_0 ({\GEN_SLOT1.metric_calc_inst1_n_311 ,\GEN_SLOT1.metric_calc_inst1_n_312 ,\GEN_SLOT1.metric_calc_inst1_n_313 ,\GEN_SLOT1.metric_calc_inst1_n_314 }),
        .\Accum_i_reg[20] ({\GEN_SLOT1.metric_calc_inst1_n_22 ,\GEN_SLOT1.metric_calc_inst1_n_23 ,\GEN_SLOT1.metric_calc_inst1_n_24 ,\GEN_SLOT1.metric_calc_inst1_n_25 }),
        .\Accum_i_reg[20]_0 ({\GEN_SLOT1.metric_calc_inst1_n_91 ,\GEN_SLOT1.metric_calc_inst1_n_92 ,\GEN_SLOT1.metric_calc_inst1_n_93 ,\GEN_SLOT1.metric_calc_inst1_n_94 }),
        .\Accum_i_reg[20]_1 ({\GEN_SLOT1.metric_calc_inst1_n_163 ,\GEN_SLOT1.metric_calc_inst1_n_164 ,\GEN_SLOT1.metric_calc_inst1_n_165 ,\GEN_SLOT1.metric_calc_inst1_n_166 }),
        .\Accum_i_reg[20]_2 ({\GEN_SLOT1.metric_calc_inst1_n_191 ,\GEN_SLOT1.metric_calc_inst1_n_192 ,\GEN_SLOT1.metric_calc_inst1_n_193 ,\GEN_SLOT1.metric_calc_inst1_n_194 }),
        .\Accum_i_reg[23] ({\GEN_SLOT1.metric_calc_inst1_n_287 ,\GEN_SLOT1.metric_calc_inst1_n_288 ,\GEN_SLOT1.metric_calc_inst1_n_289 ,\GEN_SLOT1.metric_calc_inst1_n_290 }),
        .\Accum_i_reg[23]_0 ({\GEN_SLOT1.metric_calc_inst1_n_315 ,\GEN_SLOT1.metric_calc_inst1_n_316 ,\GEN_SLOT1.metric_calc_inst1_n_317 ,\GEN_SLOT1.metric_calc_inst1_n_318 }),
        .\Accum_i_reg[24] ({\GEN_SLOT1.metric_calc_inst1_n_18 ,\GEN_SLOT1.metric_calc_inst1_n_19 ,\GEN_SLOT1.metric_calc_inst1_n_20 ,\GEN_SLOT1.metric_calc_inst1_n_21 }),
        .\Accum_i_reg[24]_0 ({\GEN_SLOT1.metric_calc_inst1_n_87 ,\GEN_SLOT1.metric_calc_inst1_n_88 ,\GEN_SLOT1.metric_calc_inst1_n_89 ,\GEN_SLOT1.metric_calc_inst1_n_90 }),
        .\Accum_i_reg[24]_1 ({\GEN_SLOT1.metric_calc_inst1_n_167 ,\GEN_SLOT1.metric_calc_inst1_n_168 ,\GEN_SLOT1.metric_calc_inst1_n_169 ,\GEN_SLOT1.metric_calc_inst1_n_170 }),
        .\Accum_i_reg[24]_2 ({\GEN_SLOT1.metric_calc_inst1_n_195 ,\GEN_SLOT1.metric_calc_inst1_n_196 ,\GEN_SLOT1.metric_calc_inst1_n_197 ,\GEN_SLOT1.metric_calc_inst1_n_198 }),
        .\Accum_i_reg[27] ({\GEN_SLOT1.metric_calc_inst1_n_291 ,\GEN_SLOT1.metric_calc_inst1_n_292 ,\GEN_SLOT1.metric_calc_inst1_n_293 ,\GEN_SLOT1.metric_calc_inst1_n_294 }),
        .\Accum_i_reg[27]_0 ({\GEN_SLOT1.metric_calc_inst1_n_319 ,\GEN_SLOT1.metric_calc_inst1_n_320 ,\GEN_SLOT1.metric_calc_inst1_n_321 ,\GEN_SLOT1.metric_calc_inst1_n_322 }),
        .\Accum_i_reg[28] ({\GEN_SLOT1.metric_calc_inst1_n_14 ,\GEN_SLOT1.metric_calc_inst1_n_15 ,\GEN_SLOT1.metric_calc_inst1_n_16 ,\GEN_SLOT1.metric_calc_inst1_n_17 }),
        .\Accum_i_reg[28]_0 ({\GEN_SLOT1.metric_calc_inst1_n_83 ,\GEN_SLOT1.metric_calc_inst1_n_84 ,\GEN_SLOT1.metric_calc_inst1_n_85 ,\GEN_SLOT1.metric_calc_inst1_n_86 }),
        .\Accum_i_reg[28]_1 ({\GEN_SLOT1.metric_calc_inst1_n_171 ,\GEN_SLOT1.metric_calc_inst1_n_172 ,\GEN_SLOT1.metric_calc_inst1_n_173 ,\GEN_SLOT1.metric_calc_inst1_n_174 }),
        .\Accum_i_reg[28]_2 ({\GEN_SLOT1.metric_calc_inst1_n_199 ,\GEN_SLOT1.metric_calc_inst1_n_200 ,\GEN_SLOT1.metric_calc_inst1_n_201 ,\GEN_SLOT1.metric_calc_inst1_n_202 }),
        .\Accum_i_reg[31] ({\GEN_SLOT1.metric_calc_inst1_n_9 ,\GEN_SLOT1.metric_calc_inst1_n_10 ,\GEN_SLOT1.metric_calc_inst1_n_11 }),
        .\Accum_i_reg[31]_0 ({\GEN_SLOT1.metric_calc_inst1_n_12 ,\GEN_SLOT1.metric_calc_inst1_n_13 }),
        .\Accum_i_reg[31]_1 ({\GEN_SLOT1.metric_calc_inst1_n_43 ,\GEN_SLOT1.metric_calc_inst1_n_44 ,\GEN_SLOT1.metric_calc_inst1_n_45 ,\GEN_SLOT1.metric_calc_inst1_n_46 }),
        .\Accum_i_reg[31]_10 (\Metric_Cnt[7]_14 ),
        .\Accum_i_reg[31]_11 (\Metric_Cnt[8]_16 ),
        .\Accum_i_reg[31]_12 (\Metric_Cnt[9]_18 ),
        .\Accum_i_reg[31]_13 (\Metric_Cnt[10]_20 ),
        .\Accum_i_reg[31]_14 (\Metric_Cnt[11]_22 ),
        .\Accum_i_reg[31]_2 ({\GEN_SLOT1.metric_calc_inst1_n_78 ,\GEN_SLOT1.metric_calc_inst1_n_79 ,\GEN_SLOT1.metric_calc_inst1_n_80 }),
        .\Accum_i_reg[31]_3 ({\GEN_SLOT1.metric_calc_inst1_n_81 ,\GEN_SLOT1.metric_calc_inst1_n_82 }),
        .\Accum_i_reg[31]_4 ({\GEN_SLOT1.metric_calc_inst1_n_112 ,\GEN_SLOT1.metric_calc_inst1_n_113 ,\GEN_SLOT1.metric_calc_inst1_n_114 ,\GEN_SLOT1.metric_calc_inst1_n_115 }),
        .\Accum_i_reg[31]_5 (\GEN_acc[6].acc_inst_0/Accum_i1_in ),
        .\Accum_i_reg[31]_6 (\GEN_acc[9].acc_inst_0/Accum_i1_in ),
        .\Accum_i_reg[31]_7 ({S1_Max_Write_Latency,S1_Min_Write_Latency}),
        .\Accum_i_reg[31]_8 ({S1_Max_Read_Latency,S1_Min_Read_Latency}),
        .\Accum_i_reg[31]_9 (\Metric_Cnt[6]_12 ),
        .\Accum_i_reg[3] ({\GEN_SLOT1.metric_calc_inst1_n_267 ,\GEN_SLOT1.metric_calc_inst1_n_268 ,\GEN_SLOT1.metric_calc_inst1_n_269 ,\GEN_SLOT1.metric_calc_inst1_n_270 }),
        .\Accum_i_reg[3]_0 ({\GEN_SLOT1.metric_calc_inst1_n_295 ,\GEN_SLOT1.metric_calc_inst1_n_296 ,\GEN_SLOT1.metric_calc_inst1_n_297 ,\GEN_SLOT1.metric_calc_inst1_n_298 }),
        .\Accum_i_reg[4] ({\GEN_SLOT1.metric_calc_inst1_n_38 ,\GEN_SLOT1.metric_calc_inst1_n_39 ,\GEN_SLOT1.metric_calc_inst1_n_40 ,\GEN_SLOT1.metric_calc_inst1_n_41 }),
        .\Accum_i_reg[4]_0 (\GEN_SLOT1.metric_calc_inst1_n_42 ),
        .\Accum_i_reg[4]_1 ({\GEN_SLOT1.metric_calc_inst1_n_107 ,\GEN_SLOT1.metric_calc_inst1_n_108 ,\GEN_SLOT1.metric_calc_inst1_n_109 ,\GEN_SLOT1.metric_calc_inst1_n_110 }),
        .\Accum_i_reg[4]_2 (\GEN_SLOT1.metric_calc_inst1_n_111 ),
        .\Accum_i_reg[4]_3 ({\GEN_SLOT1.metric_calc_inst1_n_147 ,\GEN_SLOT1.metric_calc_inst1_n_148 ,\GEN_SLOT1.metric_calc_inst1_n_149 ,\GEN_SLOT1.metric_calc_inst1_n_150 }),
        .\Accum_i_reg[4]_4 ({\GEN_SLOT1.metric_calc_inst1_n_175 ,\GEN_SLOT1.metric_calc_inst1_n_176 ,\GEN_SLOT1.metric_calc_inst1_n_177 ,\GEN_SLOT1.metric_calc_inst1_n_178 }),
        .\Accum_i_reg[7] ({\GEN_SLOT1.metric_calc_inst1_n_271 ,\GEN_SLOT1.metric_calc_inst1_n_272 ,\GEN_SLOT1.metric_calc_inst1_n_273 ,\GEN_SLOT1.metric_calc_inst1_n_274 }),
        .\Accum_i_reg[7]_0 ({\GEN_SLOT1.metric_calc_inst1_n_299 ,\GEN_SLOT1.metric_calc_inst1_n_300 ,\GEN_SLOT1.metric_calc_inst1_n_301 ,\GEN_SLOT1.metric_calc_inst1_n_302 }),
        .\Accum_i_reg[8] ({\GEN_SLOT1.metric_calc_inst1_n_34 ,\GEN_SLOT1.metric_calc_inst1_n_35 ,\GEN_SLOT1.metric_calc_inst1_n_36 ,\GEN_SLOT1.metric_calc_inst1_n_37 }),
        .\Accum_i_reg[8]_0 ({\GEN_SLOT1.metric_calc_inst1_n_103 ,\GEN_SLOT1.metric_calc_inst1_n_104 ,\GEN_SLOT1.metric_calc_inst1_n_105 ,\GEN_SLOT1.metric_calc_inst1_n_106 }),
        .\Accum_i_reg[8]_1 ({\GEN_SLOT1.metric_calc_inst1_n_151 ,\GEN_SLOT1.metric_calc_inst1_n_152 ,\GEN_SLOT1.metric_calc_inst1_n_153 ,\GEN_SLOT1.metric_calc_inst1_n_154 }),
        .\Accum_i_reg[8]_2 ({\GEN_SLOT1.metric_calc_inst1_n_179 ,\GEN_SLOT1.metric_calc_inst1_n_180 ,\GEN_SLOT1.metric_calc_inst1_n_181 ,\GEN_SLOT1.metric_calc_inst1_n_182 }),
        .D({slot_1_ext_trig_stop,slot_1_ext_trig}),
        .E(Metrics_Cnt_En_Int_0),
        .Ext_Trig_Metric_en(Ext_Trig_Metric_en_8),
        .\Max_Read_Latency_Int_reg[30]_0 (S1_Read_Latency),
        .Q(S1_Write_Latency),
        .Rd_Lat_End(Rd_Lat_End),
        .Rd_Lat_Start(Rd_Lat_Start),
        .Rd_Lat_Start_CDC_reg(rd_latency_start_10),
        .Rd_Latency_Fifo_Wr_En_reg_0(\GEN_SLOT1.metric_calc_inst1_n_5 ),
        .Read_Latency_En(Read_Latency_En[1]),
        .Rtrans_Cnt_En(Rtrans_Cnt_En[1]),
        .Rtrans_Cnt_En0(Rtrans_Cnt_En0_2),
        .S1_Read_Byte_Cnt_En(S1_Read_Byte_Cnt_En),
        .Wr_Lat_End(Wr_Lat_End),
        .Wr_Lat_Start(Wr_Lat_Start),
        .Write_Beat_Cnt_En(Write_Beat_Cnt_En[1]),
        .Write_Beat_Cnt_En10(Write_Beat_Cnt_En10_1),
        .Write_Latency_En(Write_Latency_En[1]),
        .Wtrans_Cnt_En(Wtrans_Cnt_En[1]),
        .Wtrans_Cnt_En0(Wtrans_Cnt_En0_3),
        .core_aclk(core_aclk),
        .out({Control_Bits_sync[4],Control_Bits_sync[0]}),
        .\s_level_out_bus_d4_reg[1] (\GEN_CONTROL_SYNC.control_sig_cdc_sync_n_4 ),
        .slot_1_axi_arready(slot_1_axi_arready),
        .slot_1_axi_arsize(slot_1_axi_arsize),
        .slot_1_axi_arvalid(slot_1_axi_arvalid),
        .slot_1_axi_awready(slot_1_axi_awready),
        .slot_1_axi_awvalid(slot_1_axi_awvalid),
        .slot_1_axi_rlast(slot_1_axi_rlast),
        .slot_1_axi_rready(slot_1_axi_rready),
        .slot_1_axi_rvalid(slot_1_axi_rvalid),
        .slot_1_axi_wlast(slot_1_axi_wlast),
        .slot_1_axi_wready(slot_1_axi_wready),
        .slot_1_axi_wstrb(slot_1_axi_wstrb),
        .slot_1_axi_wvalid(slot_1_axi_wvalid),
        .wr_latency_start(wr_latency_start_11),
        .wr_latency_start_d1_reg_0(\GEN_SLOT1.metric_calc_inst1_n_6 ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile \GEN_SLOT2.metric_calc_inst2 
       (.\Accum_i_reg[11] ({\GEN_SLOT2.metric_calc_inst2_n_275 ,\GEN_SLOT2.metric_calc_inst2_n_276 ,\GEN_SLOT2.metric_calc_inst2_n_277 ,\GEN_SLOT2.metric_calc_inst2_n_278 }),
        .\Accum_i_reg[11]_0 ({\GEN_SLOT2.metric_calc_inst2_n_303 ,\GEN_SLOT2.metric_calc_inst2_n_304 ,\GEN_SLOT2.metric_calc_inst2_n_305 ,\GEN_SLOT2.metric_calc_inst2_n_306 }),
        .\Accum_i_reg[12] ({\GEN_SLOT2.metric_calc_inst2_n_30 ,\GEN_SLOT2.metric_calc_inst2_n_31 ,\GEN_SLOT2.metric_calc_inst2_n_32 ,\GEN_SLOT2.metric_calc_inst2_n_33 }),
        .\Accum_i_reg[12]_0 ({\GEN_SLOT2.metric_calc_inst2_n_99 ,\GEN_SLOT2.metric_calc_inst2_n_100 ,\GEN_SLOT2.metric_calc_inst2_n_101 ,\GEN_SLOT2.metric_calc_inst2_n_102 }),
        .\Accum_i_reg[12]_1 ({\GEN_SLOT2.metric_calc_inst2_n_155 ,\GEN_SLOT2.metric_calc_inst2_n_156 ,\GEN_SLOT2.metric_calc_inst2_n_157 ,\GEN_SLOT2.metric_calc_inst2_n_158 }),
        .\Accum_i_reg[12]_2 ({\GEN_SLOT2.metric_calc_inst2_n_183 ,\GEN_SLOT2.metric_calc_inst2_n_184 ,\GEN_SLOT2.metric_calc_inst2_n_185 ,\GEN_SLOT2.metric_calc_inst2_n_186 }),
        .\Accum_i_reg[15] ({\GEN_SLOT2.metric_calc_inst2_n_279 ,\GEN_SLOT2.metric_calc_inst2_n_280 ,\GEN_SLOT2.metric_calc_inst2_n_281 ,\GEN_SLOT2.metric_calc_inst2_n_282 }),
        .\Accum_i_reg[15]_0 ({\GEN_SLOT2.metric_calc_inst2_n_307 ,\GEN_SLOT2.metric_calc_inst2_n_308 ,\GEN_SLOT2.metric_calc_inst2_n_309 ,\GEN_SLOT2.metric_calc_inst2_n_310 }),
        .\Accum_i_reg[16] ({\GEN_SLOT2.metric_calc_inst2_n_26 ,\GEN_SLOT2.metric_calc_inst2_n_27 ,\GEN_SLOT2.metric_calc_inst2_n_28 ,\GEN_SLOT2.metric_calc_inst2_n_29 }),
        .\Accum_i_reg[16]_0 ({\GEN_SLOT2.metric_calc_inst2_n_95 ,\GEN_SLOT2.metric_calc_inst2_n_96 ,\GEN_SLOT2.metric_calc_inst2_n_97 ,\GEN_SLOT2.metric_calc_inst2_n_98 }),
        .\Accum_i_reg[16]_1 ({\GEN_SLOT2.metric_calc_inst2_n_159 ,\GEN_SLOT2.metric_calc_inst2_n_160 ,\GEN_SLOT2.metric_calc_inst2_n_161 ,\GEN_SLOT2.metric_calc_inst2_n_162 }),
        .\Accum_i_reg[16]_2 ({\GEN_SLOT2.metric_calc_inst2_n_187 ,\GEN_SLOT2.metric_calc_inst2_n_188 ,\GEN_SLOT2.metric_calc_inst2_n_189 ,\GEN_SLOT2.metric_calc_inst2_n_190 }),
        .\Accum_i_reg[19] ({\GEN_SLOT2.metric_calc_inst2_n_283 ,\GEN_SLOT2.metric_calc_inst2_n_284 ,\GEN_SLOT2.metric_calc_inst2_n_285 ,\GEN_SLOT2.metric_calc_inst2_n_286 }),
        .\Accum_i_reg[19]_0 ({\GEN_SLOT2.metric_calc_inst2_n_311 ,\GEN_SLOT2.metric_calc_inst2_n_312 ,\GEN_SLOT2.metric_calc_inst2_n_313 ,\GEN_SLOT2.metric_calc_inst2_n_314 }),
        .\Accum_i_reg[20] ({\GEN_SLOT2.metric_calc_inst2_n_22 ,\GEN_SLOT2.metric_calc_inst2_n_23 ,\GEN_SLOT2.metric_calc_inst2_n_24 ,\GEN_SLOT2.metric_calc_inst2_n_25 }),
        .\Accum_i_reg[20]_0 ({\GEN_SLOT2.metric_calc_inst2_n_91 ,\GEN_SLOT2.metric_calc_inst2_n_92 ,\GEN_SLOT2.metric_calc_inst2_n_93 ,\GEN_SLOT2.metric_calc_inst2_n_94 }),
        .\Accum_i_reg[20]_1 ({\GEN_SLOT2.metric_calc_inst2_n_163 ,\GEN_SLOT2.metric_calc_inst2_n_164 ,\GEN_SLOT2.metric_calc_inst2_n_165 ,\GEN_SLOT2.metric_calc_inst2_n_166 }),
        .\Accum_i_reg[20]_2 ({\GEN_SLOT2.metric_calc_inst2_n_191 ,\GEN_SLOT2.metric_calc_inst2_n_192 ,\GEN_SLOT2.metric_calc_inst2_n_193 ,\GEN_SLOT2.metric_calc_inst2_n_194 }),
        .\Accum_i_reg[23] ({\GEN_SLOT2.metric_calc_inst2_n_287 ,\GEN_SLOT2.metric_calc_inst2_n_288 ,\GEN_SLOT2.metric_calc_inst2_n_289 ,\GEN_SLOT2.metric_calc_inst2_n_290 }),
        .\Accum_i_reg[23]_0 ({\GEN_SLOT2.metric_calc_inst2_n_315 ,\GEN_SLOT2.metric_calc_inst2_n_316 ,\GEN_SLOT2.metric_calc_inst2_n_317 ,\GEN_SLOT2.metric_calc_inst2_n_318 }),
        .\Accum_i_reg[24] ({\GEN_SLOT2.metric_calc_inst2_n_18 ,\GEN_SLOT2.metric_calc_inst2_n_19 ,\GEN_SLOT2.metric_calc_inst2_n_20 ,\GEN_SLOT2.metric_calc_inst2_n_21 }),
        .\Accum_i_reg[24]_0 ({\GEN_SLOT2.metric_calc_inst2_n_87 ,\GEN_SLOT2.metric_calc_inst2_n_88 ,\GEN_SLOT2.metric_calc_inst2_n_89 ,\GEN_SLOT2.metric_calc_inst2_n_90 }),
        .\Accum_i_reg[24]_1 ({\GEN_SLOT2.metric_calc_inst2_n_167 ,\GEN_SLOT2.metric_calc_inst2_n_168 ,\GEN_SLOT2.metric_calc_inst2_n_169 ,\GEN_SLOT2.metric_calc_inst2_n_170 }),
        .\Accum_i_reg[24]_2 ({\GEN_SLOT2.metric_calc_inst2_n_195 ,\GEN_SLOT2.metric_calc_inst2_n_196 ,\GEN_SLOT2.metric_calc_inst2_n_197 ,\GEN_SLOT2.metric_calc_inst2_n_198 }),
        .\Accum_i_reg[27] ({\GEN_SLOT2.metric_calc_inst2_n_291 ,\GEN_SLOT2.metric_calc_inst2_n_292 ,\GEN_SLOT2.metric_calc_inst2_n_293 ,\GEN_SLOT2.metric_calc_inst2_n_294 }),
        .\Accum_i_reg[27]_0 ({\GEN_SLOT2.metric_calc_inst2_n_319 ,\GEN_SLOT2.metric_calc_inst2_n_320 ,\GEN_SLOT2.metric_calc_inst2_n_321 ,\GEN_SLOT2.metric_calc_inst2_n_322 }),
        .\Accum_i_reg[28] ({\GEN_SLOT2.metric_calc_inst2_n_14 ,\GEN_SLOT2.metric_calc_inst2_n_15 ,\GEN_SLOT2.metric_calc_inst2_n_16 ,\GEN_SLOT2.metric_calc_inst2_n_17 }),
        .\Accum_i_reg[28]_0 ({\GEN_SLOT2.metric_calc_inst2_n_83 ,\GEN_SLOT2.metric_calc_inst2_n_84 ,\GEN_SLOT2.metric_calc_inst2_n_85 ,\GEN_SLOT2.metric_calc_inst2_n_86 }),
        .\Accum_i_reg[28]_1 ({\GEN_SLOT2.metric_calc_inst2_n_171 ,\GEN_SLOT2.metric_calc_inst2_n_172 ,\GEN_SLOT2.metric_calc_inst2_n_173 ,\GEN_SLOT2.metric_calc_inst2_n_174 }),
        .\Accum_i_reg[28]_2 ({\GEN_SLOT2.metric_calc_inst2_n_199 ,\GEN_SLOT2.metric_calc_inst2_n_200 ,\GEN_SLOT2.metric_calc_inst2_n_201 ,\GEN_SLOT2.metric_calc_inst2_n_202 }),
        .\Accum_i_reg[31] ({\GEN_SLOT2.metric_calc_inst2_n_9 ,\GEN_SLOT2.metric_calc_inst2_n_10 ,\GEN_SLOT2.metric_calc_inst2_n_11 }),
        .\Accum_i_reg[31]_0 ({\GEN_SLOT2.metric_calc_inst2_n_12 ,\GEN_SLOT2.metric_calc_inst2_n_13 }),
        .\Accum_i_reg[31]_1 ({\GEN_SLOT2.metric_calc_inst2_n_43 ,\GEN_SLOT2.metric_calc_inst2_n_44 ,\GEN_SLOT2.metric_calc_inst2_n_45 ,\GEN_SLOT2.metric_calc_inst2_n_46 }),
        .\Accum_i_reg[31]_10 (\Metric_Cnt[13]_26 ),
        .\Accum_i_reg[31]_11 (\Metric_Cnt[14]_28 ),
        .\Accum_i_reg[31]_12 (\Metric_Cnt[15]_30 ),
        .\Accum_i_reg[31]_13 (\Metric_Cnt[16]_32 ),
        .\Accum_i_reg[31]_14 (\Metric_Cnt[17]_34 ),
        .\Accum_i_reg[31]_2 ({\GEN_SLOT2.metric_calc_inst2_n_78 ,\GEN_SLOT2.metric_calc_inst2_n_79 ,\GEN_SLOT2.metric_calc_inst2_n_80 }),
        .\Accum_i_reg[31]_3 ({\GEN_SLOT2.metric_calc_inst2_n_81 ,\GEN_SLOT2.metric_calc_inst2_n_82 }),
        .\Accum_i_reg[31]_4 ({\GEN_SLOT2.metric_calc_inst2_n_112 ,\GEN_SLOT2.metric_calc_inst2_n_113 ,\GEN_SLOT2.metric_calc_inst2_n_114 ,\GEN_SLOT2.metric_calc_inst2_n_115 }),
        .\Accum_i_reg[31]_5 (\GEN_acc[12].acc_inst_0/Accum_i1_in ),
        .\Accum_i_reg[31]_6 (\GEN_acc[15].acc_inst_0/Accum_i1_in ),
        .\Accum_i_reg[31]_7 ({S2_Max_Write_Latency,S2_Min_Write_Latency}),
        .\Accum_i_reg[31]_8 ({S2_Max_Read_Latency,S2_Min_Read_Latency}),
        .\Accum_i_reg[31]_9 (\Metric_Cnt[12]_24 ),
        .\Accum_i_reg[3] ({\GEN_SLOT2.metric_calc_inst2_n_267 ,\GEN_SLOT2.metric_calc_inst2_n_268 ,\GEN_SLOT2.metric_calc_inst2_n_269 ,\GEN_SLOT2.metric_calc_inst2_n_270 }),
        .\Accum_i_reg[3]_0 ({\GEN_SLOT2.metric_calc_inst2_n_295 ,\GEN_SLOT2.metric_calc_inst2_n_296 ,\GEN_SLOT2.metric_calc_inst2_n_297 ,\GEN_SLOT2.metric_calc_inst2_n_298 }),
        .\Accum_i_reg[4] ({\GEN_SLOT2.metric_calc_inst2_n_38 ,\GEN_SLOT2.metric_calc_inst2_n_39 ,\GEN_SLOT2.metric_calc_inst2_n_40 ,\GEN_SLOT2.metric_calc_inst2_n_41 }),
        .\Accum_i_reg[4]_0 (\GEN_SLOT2.metric_calc_inst2_n_42 ),
        .\Accum_i_reg[4]_1 ({\GEN_SLOT2.metric_calc_inst2_n_107 ,\GEN_SLOT2.metric_calc_inst2_n_108 ,\GEN_SLOT2.metric_calc_inst2_n_109 ,\GEN_SLOT2.metric_calc_inst2_n_110 }),
        .\Accum_i_reg[4]_2 (\GEN_SLOT2.metric_calc_inst2_n_111 ),
        .\Accum_i_reg[4]_3 ({\GEN_SLOT2.metric_calc_inst2_n_147 ,\GEN_SLOT2.metric_calc_inst2_n_148 ,\GEN_SLOT2.metric_calc_inst2_n_149 ,\GEN_SLOT2.metric_calc_inst2_n_150 }),
        .\Accum_i_reg[4]_4 ({\GEN_SLOT2.metric_calc_inst2_n_175 ,\GEN_SLOT2.metric_calc_inst2_n_176 ,\GEN_SLOT2.metric_calc_inst2_n_177 ,\GEN_SLOT2.metric_calc_inst2_n_178 }),
        .\Accum_i_reg[7] ({\GEN_SLOT2.metric_calc_inst2_n_271 ,\GEN_SLOT2.metric_calc_inst2_n_272 ,\GEN_SLOT2.metric_calc_inst2_n_273 ,\GEN_SLOT2.metric_calc_inst2_n_274 }),
        .\Accum_i_reg[7]_0 ({\GEN_SLOT2.metric_calc_inst2_n_299 ,\GEN_SLOT2.metric_calc_inst2_n_300 ,\GEN_SLOT2.metric_calc_inst2_n_301 ,\GEN_SLOT2.metric_calc_inst2_n_302 }),
        .\Accum_i_reg[8] ({\GEN_SLOT2.metric_calc_inst2_n_34 ,\GEN_SLOT2.metric_calc_inst2_n_35 ,\GEN_SLOT2.metric_calc_inst2_n_36 ,\GEN_SLOT2.metric_calc_inst2_n_37 }),
        .\Accum_i_reg[8]_0 ({\GEN_SLOT2.metric_calc_inst2_n_103 ,\GEN_SLOT2.metric_calc_inst2_n_104 ,\GEN_SLOT2.metric_calc_inst2_n_105 ,\GEN_SLOT2.metric_calc_inst2_n_106 }),
        .\Accum_i_reg[8]_1 ({\GEN_SLOT2.metric_calc_inst2_n_151 ,\GEN_SLOT2.metric_calc_inst2_n_152 ,\GEN_SLOT2.metric_calc_inst2_n_153 ,\GEN_SLOT2.metric_calc_inst2_n_154 }),
        .\Accum_i_reg[8]_2 ({\GEN_SLOT2.metric_calc_inst2_n_179 ,\GEN_SLOT2.metric_calc_inst2_n_180 ,\GEN_SLOT2.metric_calc_inst2_n_181 ,\GEN_SLOT2.metric_calc_inst2_n_182 }),
        .D({slot_2_ext_trig_stop,slot_2_ext_trig}),
        .E(Metrics_Cnt_En_Int),
        .Ext_Trig_Metric_en(Ext_Trig_Metric_en_9),
        .\Max_Read_Latency_Int_reg[30]_0 (S2_Read_Latency),
        .Q(S2_Write_Latency),
        .Rd_Lat_End(Rd_Lat_End),
        .Rd_Lat_Start(Rd_Lat_Start),
        .Rd_Lat_Start_CDC_reg(rd_latency_start),
        .Rd_Latency_Fifo_Wr_En_reg_0(\GEN_SLOT2.metric_calc_inst2_n_5 ),
        .Read_Latency_En(Read_Latency_En[2]),
        .Rtrans_Cnt_En(Rtrans_Cnt_En[2]),
        .Rtrans_Cnt_En0(Rtrans_Cnt_En0),
        .S2_Read_Byte_Cnt_En(S2_Read_Byte_Cnt_En),
        .Wr_Lat_End(Wr_Lat_End),
        .Wr_Lat_Start(Wr_Lat_Start),
        .Write_Beat_Cnt_En(Write_Beat_Cnt_En[2]),
        .Write_Beat_Cnt_En10(Write_Beat_Cnt_En10),
        .Write_Latency_En(Write_Latency_En[2]),
        .Wtrans_Cnt_En(Wtrans_Cnt_En[2]),
        .Wtrans_Cnt_En0(Wtrans_Cnt_En0),
        .core_aclk(core_aclk),
        .out({Control_Bits_sync[4],Control_Bits_sync[0]}),
        .\s_level_out_bus_d4_reg[1] (\GEN_CONTROL_SYNC.control_sig_cdc_sync_n_4 ),
        .slot_2_axi_arready(slot_2_axi_arready),
        .slot_2_axi_arsize(slot_2_axi_arsize),
        .slot_2_axi_arvalid(slot_2_axi_arvalid),
        .slot_2_axi_awready(slot_2_axi_awready),
        .slot_2_axi_awvalid(slot_2_axi_awvalid),
        .slot_2_axi_rlast(slot_2_axi_rlast),
        .slot_2_axi_rready(slot_2_axi_rready),
        .slot_2_axi_rvalid(slot_2_axi_rvalid),
        .slot_2_axi_wlast(slot_2_axi_wlast),
        .slot_2_axi_wready(slot_2_axi_wready),
        .slot_2_axi_wstrb(slot_2_axi_wstrb),
        .slot_2_axi_wvalid(slot_2_axi_wvalid),
        .wr_latency_start(wr_latency_start),
        .wr_latency_start_d1_reg_0(\GEN_SLOT2.metric_calc_inst2_n_6 ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_axi_interface axi_interface_inst
       (.Addr_3downto0_is_0x4(Addr_3downto0_is_0x4),
        .Addr_3downto0_is_0x8(Addr_3downto0_is_0x8),
        .Addr_3downto0_is_0xC(Addr_3downto0_is_0xC),
        .Bus2IP_RdCE(Bus2IP_RdCE),
        .Control_Set_Rd_En(Control_Set_Rd_En),
        .Control_Set_Wr_En(Control_Set_Wr_En),
        .D(IP2Bus_Data),
        .E(Sample_Interval_i_reg_CDC0),
        .Event_Log_Set_Rd_En(Event_Log_Set_Rd_En),
        .\GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg (axi_interface_inst_n_40),
        .\GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg (axi_interface_inst_n_39),
        .\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg (axi_interface_inst_n_38),
        .\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0 ({Reset_On_Sample_Int_Lapse,Interval_Cnt_Ld,Interval_Cnt_En}),
        .Global_Intr_En(Global_Intr_En),
        .Global_Intr_En_reg(axi_interface_inst_n_20),
        .Global_Intr_En_reg_0(axi_interface_inst_n_37),
        .IP2Bus_DataValid_reg(register_module_inst_n_29),
        .IP2Bus_DataValid_reg_0(IP2Bus_DataValid),
        .Intr_Reg_Set_Rd_En(Intr_Reg_Set_Rd_En),
        .Lat_Intr_Reg_GIE_Rd_En_reg(axi_interface_inst_n_15),
        .Lat_Intr_Reg_IER_Rd_En_reg(axi_interface_inst_n_17),
        .Lat_Intr_Reg_ISR_Rd_En_reg(axi_interface_inst_n_18),
        .Lat_Sample_Reg_Rd_En_reg(Sample_Reg_Rd_En),
        .Metric_Cnt_Reg_Set_Rd_En(Metric_Cnt_Reg_Set_Rd_En),
        .Q(Bus2IP_Addr),
        .Samp_Metric_Cnt_Reg_Set_Rd_En(Samp_Metric_Cnt_Reg_Set_Rd_En),
        .Status_Reg_FOC_Rd_En(Status_Reg_FOC_Rd_En),
        .Status_Reg_Set_Rd_En(Status_Reg_Set_Rd_En),
        .Status_Reg_WIF_Rd_En(Status_Reg_WIF_Rd_En),
        .Trace_Filter_Rd_En(Trace_Filter_Rd_En),
        .\Trace_ctrl_reg_reg[30] (Trace_Filter_Wr_En),
        .p_14_in(p_14_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({s_axi_wdata[8],s_axi_wdata[1:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .s_level_out_bus_d6(s_level_out_bus_d6));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_interrupt_module interrupt_module_inst
       (.Addr_3downto0_is_0x4(Addr_3downto0_is_0x4),
        .Addr_3downto0_is_0x8(Addr_3downto0_is_0x8),
        .Global_Intr_En(Global_Intr_En),
        .\IER_reg[0]_0 (Intr_Reg_IER),
        .Intr_In_sync(Intr_In_sync),
        .Intr_Reg_ISR(Intr_Reg_ISR),
        .\bus2ip_addr_i_reg[4] (axi_interface_inst_n_20),
        .interrupt(interrupt),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[2:1]),
        .s_level_out_bus_d6(s_level_out_bus_d6));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_register_module_profile register_module_inst
       (.\Accum_i_reg[0] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_700 ),
        .\Accum_i_reg[0]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_448 ),
        .\Accum_i_reg[0]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_481 ),
        .\Accum_i_reg[0]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_514 ),
        .\Accum_i_reg[0]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_547 ),
        .\Accum_i_reg[10] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_742 ),
        .\Accum_i_reg[10]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_616 ),
        .\Accum_i_reg[10]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_617 ),
        .\Accum_i_reg[10]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_618 ),
        .\Accum_i_reg[10]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_619 ),
        .\Accum_i_reg[11] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_743 ),
        .\Accum_i_reg[11]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_620 ),
        .\Accum_i_reg[11]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_621 ),
        .\Accum_i_reg[11]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_622 ),
        .\Accum_i_reg[11]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_623 ),
        .\Accum_i_reg[12] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_744 ),
        .\Accum_i_reg[12]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_624 ),
        .\Accum_i_reg[12]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_625 ),
        .\Accum_i_reg[12]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_626 ),
        .\Accum_i_reg[12]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_627 ),
        .\Accum_i_reg[13] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_745 ),
        .\Accum_i_reg[13]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_628 ),
        .\Accum_i_reg[13]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_629 ),
        .\Accum_i_reg[13]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_630 ),
        .\Accum_i_reg[13]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_631 ),
        .\Accum_i_reg[14] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_746 ),
        .\Accum_i_reg[14]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_632 ),
        .\Accum_i_reg[14]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_633 ),
        .\Accum_i_reg[14]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_634 ),
        .\Accum_i_reg[14]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_635 ),
        .\Accum_i_reg[15] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_747 ),
        .\Accum_i_reg[15]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_636 ),
        .\Accum_i_reg[15]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_637 ),
        .\Accum_i_reg[15]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_638 ),
        .\Accum_i_reg[15]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_639 ),
        .\Accum_i_reg[16] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_748 ),
        .\Accum_i_reg[16]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_640 ),
        .\Accum_i_reg[16]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_641 ),
        .\Accum_i_reg[16]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_642 ),
        .\Accum_i_reg[16]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_643 ),
        .\Accum_i_reg[17] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_749 ),
        .\Accum_i_reg[17]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_644 ),
        .\Accum_i_reg[17]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_645 ),
        .\Accum_i_reg[17]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_646 ),
        .\Accum_i_reg[17]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_647 ),
        .\Accum_i_reg[18] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_750 ),
        .\Accum_i_reg[18]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_648 ),
        .\Accum_i_reg[18]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_649 ),
        .\Accum_i_reg[18]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_650 ),
        .\Accum_i_reg[18]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_651 ),
        .\Accum_i_reg[19] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_751 ),
        .\Accum_i_reg[19]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_652 ),
        .\Accum_i_reg[19]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_653 ),
        .\Accum_i_reg[19]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_654 ),
        .\Accum_i_reg[19]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_655 ),
        .\Accum_i_reg[1] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_733 ),
        .\Accum_i_reg[1]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_580 ),
        .\Accum_i_reg[1]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_581 ),
        .\Accum_i_reg[1]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_582 ),
        .\Accum_i_reg[1]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_583 ),
        .\Accum_i_reg[20] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_752 ),
        .\Accum_i_reg[20]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_656 ),
        .\Accum_i_reg[20]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_657 ),
        .\Accum_i_reg[20]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_658 ),
        .\Accum_i_reg[20]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_659 ),
        .\Accum_i_reg[21] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_753 ),
        .\Accum_i_reg[21]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_660 ),
        .\Accum_i_reg[21]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_661 ),
        .\Accum_i_reg[21]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_662 ),
        .\Accum_i_reg[21]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_663 ),
        .\Accum_i_reg[22] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_754 ),
        .\Accum_i_reg[22]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_664 ),
        .\Accum_i_reg[22]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_665 ),
        .\Accum_i_reg[22]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_666 ),
        .\Accum_i_reg[22]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_667 ),
        .\Accum_i_reg[23] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_755 ),
        .\Accum_i_reg[23]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_668 ),
        .\Accum_i_reg[23]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_669 ),
        .\Accum_i_reg[23]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_670 ),
        .\Accum_i_reg[23]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_671 ),
        .\Accum_i_reg[24] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_756 ),
        .\Accum_i_reg[24]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_672 ),
        .\Accum_i_reg[24]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_673 ),
        .\Accum_i_reg[24]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_674 ),
        .\Accum_i_reg[24]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_675 ),
        .\Accum_i_reg[25] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_757 ),
        .\Accum_i_reg[25]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_676 ),
        .\Accum_i_reg[25]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_677 ),
        .\Accum_i_reg[25]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_678 ),
        .\Accum_i_reg[25]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_679 ),
        .\Accum_i_reg[26] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_758 ),
        .\Accum_i_reg[26]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_680 ),
        .\Accum_i_reg[26]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_681 ),
        .\Accum_i_reg[26]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_682 ),
        .\Accum_i_reg[26]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_683 ),
        .\Accum_i_reg[27] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_759 ),
        .\Accum_i_reg[27]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_684 ),
        .\Accum_i_reg[27]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_685 ),
        .\Accum_i_reg[27]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_686 ),
        .\Accum_i_reg[27]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_687 ),
        .\Accum_i_reg[28] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_760 ),
        .\Accum_i_reg[28]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_688 ),
        .\Accum_i_reg[28]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_689 ),
        .\Accum_i_reg[28]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_690 ),
        .\Accum_i_reg[28]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_691 ),
        .\Accum_i_reg[29] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_761 ),
        .\Accum_i_reg[29]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_692 ),
        .\Accum_i_reg[29]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_693 ),
        .\Accum_i_reg[29]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_694 ),
        .\Accum_i_reg[29]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_695 ),
        .\Accum_i_reg[2] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_734 ),
        .\Accum_i_reg[2]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_584 ),
        .\Accum_i_reg[2]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_585 ),
        .\Accum_i_reg[2]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_586 ),
        .\Accum_i_reg[2]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_587 ),
        .\Accum_i_reg[30] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_762 ),
        .\Accum_i_reg[30]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_696 ),
        .\Accum_i_reg[30]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_697 ),
        .\Accum_i_reg[30]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_698 ),
        .\Accum_i_reg[30]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_699 ),
        .\Accum_i_reg[31] (\Metric_Cnt[11]_22 ),
        .\Accum_i_reg[31]_0 (\Metric_Cnt[10]_20 ),
        .\Accum_i_reg[31]_1 (\Metric_Cnt[7]_14 ),
        .\Accum_i_reg[31]_10 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_764 ),
        .\Accum_i_reg[31]_11 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_765 ),
        .\Accum_i_reg[31]_12 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_766 ),
        .\Accum_i_reg[31]_13 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_767 ),
        .\Accum_i_reg[31]_2 (\Metric_Cnt[3]_6 ),
        .\Accum_i_reg[31]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_763 ),
        .\Accum_i_reg[31]_4 (\Metric_Cnt_extnd[5]_46 ),
        .\Accum_i_reg[31]_5 (\Metric_Cnt_extnd[1]_38 ),
        .\Accum_i_reg[31]_6 (\Metric_Cnt_extnd[3]_42 ),
        .\Accum_i_reg[31]_7 (\Metric_Cnt_extnd[4]_44 ),
        .\Accum_i_reg[31]_8 (\Metric_Cnt_extnd[0]_36 ),
        .\Accum_i_reg[31]_9 (\Metric_Cnt_extnd[2]_40 ),
        .\Accum_i_reg[3] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_735 ),
        .\Accum_i_reg[3]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_588 ),
        .\Accum_i_reg[3]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_589 ),
        .\Accum_i_reg[3]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_590 ),
        .\Accum_i_reg[3]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_591 ),
        .\Accum_i_reg[4] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_736 ),
        .\Accum_i_reg[4]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_592 ),
        .\Accum_i_reg[4]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_593 ),
        .\Accum_i_reg[4]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_594 ),
        .\Accum_i_reg[4]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_595 ),
        .\Accum_i_reg[5] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_737 ),
        .\Accum_i_reg[5]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_596 ),
        .\Accum_i_reg[5]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_597 ),
        .\Accum_i_reg[5]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_598 ),
        .\Accum_i_reg[5]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_599 ),
        .\Accum_i_reg[6] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_738 ),
        .\Accum_i_reg[6]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_600 ),
        .\Accum_i_reg[6]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_601 ),
        .\Accum_i_reg[6]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_602 ),
        .\Accum_i_reg[6]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_603 ),
        .\Accum_i_reg[7] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_739 ),
        .\Accum_i_reg[7]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_604 ),
        .\Accum_i_reg[7]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_605 ),
        .\Accum_i_reg[7]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_606 ),
        .\Accum_i_reg[7]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_607 ),
        .\Accum_i_reg[8] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_740 ),
        .\Accum_i_reg[8]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_608 ),
        .\Accum_i_reg[8]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_609 ),
        .\Accum_i_reg[8]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_610 ),
        .\Accum_i_reg[8]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_611 ),
        .\Accum_i_reg[9] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_741 ),
        .\Accum_i_reg[9]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_612 ),
        .\Accum_i_reg[9]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_613 ),
        .\Accum_i_reg[9]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_614 ),
        .\Accum_i_reg[9]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_615 ),
        .Addr_3downto0_is_0x4(Addr_3downto0_is_0x4),
        .Addr_3downto0_is_0x8(Addr_3downto0_is_0x8),
        .Addr_3downto0_is_0xC(Addr_3downto0_is_0xC),
        .Bus2IP_RdCE(Bus2IP_RdCE),
        .Control_Set_Rd_En(Control_Set_Rd_En),
        .Control_Set_Wr_En(Control_Set_Wr_En),
        .D({Use_Ext_Trig_Log,Use_Ext_Trig,Streaming_FIFO_Reset,Event_Log_En,Metrics_Cnt_Reset,Metrics_Cnt_En}),
        .E(Sample_Reg_Rd_En),
        .Event_Log_Set_Rd_En(Event_Log_Set_Rd_En),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (register_module_inst_n_24),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (register_module_inst_n_25),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (register_module_inst_n_26),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (register_module_inst_n_27),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] (Sample_En),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_192 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_225 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_350 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_351 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_353 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_354 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_356 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_357 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_359 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_360 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_362 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_363 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_365 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_366 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_368 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_369 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_371 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_372 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_374 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_375 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_377 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_378 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_323 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_324 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_380 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_381 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_383 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_384 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_386 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_387 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_389 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_390 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_392 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_393 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_395 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_396 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_398 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_399 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_401 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_402 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_404 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_405 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_407 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_408 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_326 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_327 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_410 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_411 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] (\Sample_Metric_Cnt[11]_23 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 (\Sample_Metric_Cnt[10]_21 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 (\Sample_Metric_Cnt[7]_15 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 (\Sample_Metric_Cnt_extnd[2]_41 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 (\Sample_Metric_Cnt[3]_7 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_413 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_414 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 (\Sample_Metric_Cnt_extnd[5]_47 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 (\Sample_Metric_Cnt_extnd[1]_39 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 (\Sample_Metric_Cnt_extnd[3]_43 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 (\Sample_Metric_Cnt_extnd[4]_45 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 (\Sample_Metric_Cnt_extnd[0]_37 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_329 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_330 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_332 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_333 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_335 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_336 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_338 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_339 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_341 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_342 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_344 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_345 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_347 ),
        .\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_348 ),
        .\GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg_0 (axi_interface_inst_n_40),
        .\GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg_0 (axi_interface_inst_n_39),
        .\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0 (axi_interface_inst_n_38),
        .Global_Intr_En(Global_Intr_En),
        .Global_Intr_En_reg_0(axi_interface_inst_n_37),
        .\IER_reg[0] (Intr_Reg_IER),
        .\IP2Bus_Data_reg[31]_0 (Sample_Interval),
        .\IP2Bus_Data_sampled_reg[31] (IP2Bus_DataValid),
        .\IP2Bus_Data_sampled_reg[31]_0 (IP2Bus_Data),
        .Intr_Reg_ISR(Intr_Reg_ISR),
        .Intr_Reg_Set_Rd_En(Intr_Reg_Set_Rd_En),
        .\Lat_Addr_11downto2_CDC_reg[2]_0 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_415 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_1 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_412 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_10 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_385 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_11 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_382 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_12 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_379 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_13 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_376 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_14 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_373 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_15 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_370 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_16 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_367 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_17 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_364 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_18 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_361 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_19 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_358 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_2 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_409 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_20 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_355 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_21 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_352 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_22 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_349 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_23 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_346 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_24 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_343 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_25 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_340 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_26 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_337 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_27 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_334 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_28 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_331 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_29 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_328 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_3 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_406 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_30 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_325 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_31 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_258 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_4 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_403 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_5 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_400 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_6 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_397 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_7 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_394 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_8 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_391 ),
        .\Lat_Addr_11downto2_CDC_reg[2]_9 (\GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_388 ),
        .Metric_Cnt_Reg_Set_Rd_En(Metric_Cnt_Reg_Set_Rd_En),
        .Q({Lat_Addr_11downto2[4],Lat_Addr_11downto2[2]}),
        .Rd_Add_Issue_reg(\GEN_SLOT0_PROFILE.metric_calc_inst0_n_5 ),
        .Rd_Add_Issue_reg_0(\GEN_SLOT1.metric_calc_inst1_n_5 ),
        .Rd_Add_Issue_reg_1(\GEN_SLOT2.metric_calc_inst2_n_5 ),
        .Rd_Lat_End(Rd_Lat_End),
        .Rd_Lat_Start(Rd_Lat_Start),
        .\Rd_Latency_Fifo_Wr_Data_reg[32] (rd_latency_start_12),
        .\Rd_Latency_Fifo_Wr_Data_reg[32]_0 (rd_latency_start_10),
        .\Rd_Latency_Fifo_Wr_Data_reg[32]_1 (rd_latency_start),
        .SR(\GEN_acc_extnd[0].acc_extnd_inst_0/Accum_i ),
        .Samp_Metric_Cnt_Reg_Set_Rd_En(Samp_Metric_Cnt_Reg_Set_Rd_En),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .Status_Reg_FOC_Rd_En(Status_Reg_FOC_Rd_En),
        .Status_Reg_Set_Rd_En(Status_Reg_Set_Rd_En),
        .Status_Reg_WIF_Rd_En(Status_Reg_WIF_Rd_En),
        .Trace_Filter_Rd_En(Trace_Filter_Rd_En),
        .Wr_Add_Issue_reg(\GEN_SLOT0_PROFILE.metric_calc_inst0_n_6 ),
        .Wr_Add_Issue_reg_0(\GEN_SLOT1.metric_calc_inst1_n_6 ),
        .Wr_Add_Issue_reg_1(\GEN_SLOT2.metric_calc_inst2_n_6 ),
        .Wr_Lat_End(Wr_Lat_End),
        .Wr_Lat_Start(Wr_Lat_Start),
        .\bus2ip_addr_i_reg[0] (axi_interface_inst_n_17),
        .\bus2ip_addr_i_reg[0]_0 (Sample_Interval_i_reg_CDC0),
        .\bus2ip_addr_i_reg[11] (Bus2IP_Addr),
        .\bus2ip_addr_i_reg[2] (axi_interface_inst_n_18),
        .\bus2ip_addr_i_reg[2]_0 (axi_interface_inst_n_15),
        .capture_event_sync(capture_event_sync),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .core_aresetn_0(p_0_in),
        .out(Control_Bits_sync[1]),
        .p_14_in(p_14_in),
        .rvalid_reg(register_module_inst_n_29),
        .rvalid_reg_0(s_axi_rvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .\s_level_out_bus_d1_cdc_to_reg[2] ({Reset_On_Sample_Int_Lapse,Interval_Cnt_Ld,Interval_Cnt_En}),
        .\s_level_out_bus_d4_reg[2] (Reset_On_Sample_Int_Lapse_sync),
        .s_level_out_bus_d6(s_level_out_bus_d6),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_awready(slot_0_axi_awready),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_1_axi_arready(slot_1_axi_arready),
        .slot_1_axi_arvalid(slot_1_axi_arvalid),
        .slot_1_axi_awready(slot_1_axi_awready),
        .slot_1_axi_awvalid(slot_1_axi_awvalid),
        .slot_2_axi_arready(slot_2_axi_arready),
        .slot_2_axi_arvalid(slot_2_axi_arvalid),
        .slot_2_axi_awready(slot_2_axi_awready),
        .slot_2_axi_awvalid(slot_2_axi_awvalid),
        .wr_latency_start(wr_latency_start_13),
        .wr_latency_start_0(wr_latency_start_11),
        .wr_latency_start_1(wr_latency_start),
        .write_req_reg(Trace_Filter_Wr_En));
  (* equivalent_register_removal = "no" *) 
  FDRE trigger_in_ack_r_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(trigger_in_sync),
        .Q(trigger_in_ack),
        .R(p_0_in));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized6 trigger_sig_cdc_sync
       (.core_aclk(core_aclk),
        .core_aresetn(p_0_in),
        .out(trigger_in_sync),
        .trigger_in(trigger_in));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_register_module_profile" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_register_module_profile
   (Q,
    s_level_out_bus_d6,
    D,
    Wr_Lat_Start,
    Wr_Lat_End,
    Rd_Lat_Start,
    Rd_Lat_End,
    \IP2Bus_Data_sampled_reg[31] ,
    Global_Intr_En,
    \s_level_out_bus_d1_cdc_to_reg[2] ,
    wr_latency_start,
    \Rd_Latency_Fifo_Wr_Data_reg[32] ,
    wr_latency_start_0,
    \Rd_Latency_Fifo_Wr_Data_reg[32]_0 ,
    wr_latency_start_1,
    \Rd_Latency_Fifo_Wr_Data_reg[32]_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    SR,
    rvalid_reg,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_sampled_reg[31]_0 ,
    core_aclk,
    Bus2IP_RdCE,
    E,
    s_axi_aclk,
    core_aresetn_0,
    Samp_Metric_Cnt_Reg_Set_Rd_En,
    Metric_Cnt_Reg_Set_Rd_En,
    Control_Set_Wr_En,
    s_axi_wdata,
    Trace_Filter_Rd_En,
    Event_Log_Set_Rd_En,
    Status_Reg_WIF_Rd_En,
    Status_Reg_FOC_Rd_En,
    Status_Reg_Set_Rd_En,
    \bus2ip_addr_i_reg[2] ,
    \bus2ip_addr_i_reg[0] ,
    \bus2ip_addr_i_reg[2]_0 ,
    Intr_Reg_Set_Rd_En,
    Control_Set_Rd_En,
    Addr_3downto0_is_0xC,
    Addr_3downto0_is_0x8,
    Addr_3downto0_is_0x4,
    p_14_in,
    Global_Intr_En_reg_0,
    \GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg_0 ,
    \GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg_0 ,
    \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0 ,
    \Lat_Addr_11downto2_CDC_reg[2]_0 ,
    \Lat_Addr_11downto2_CDC_reg[2]_1 ,
    \Lat_Addr_11downto2_CDC_reg[2]_2 ,
    \Lat_Addr_11downto2_CDC_reg[2]_3 ,
    \Lat_Addr_11downto2_CDC_reg[2]_4 ,
    \Lat_Addr_11downto2_CDC_reg[2]_5 ,
    \Lat_Addr_11downto2_CDC_reg[2]_6 ,
    \Lat_Addr_11downto2_CDC_reg[2]_7 ,
    \Lat_Addr_11downto2_CDC_reg[2]_8 ,
    \Lat_Addr_11downto2_CDC_reg[2]_9 ,
    \Lat_Addr_11downto2_CDC_reg[2]_10 ,
    \Lat_Addr_11downto2_CDC_reg[2]_11 ,
    \Lat_Addr_11downto2_CDC_reg[2]_12 ,
    \Lat_Addr_11downto2_CDC_reg[2]_13 ,
    \Lat_Addr_11downto2_CDC_reg[2]_14 ,
    \Lat_Addr_11downto2_CDC_reg[2]_15 ,
    \Lat_Addr_11downto2_CDC_reg[2]_16 ,
    \Lat_Addr_11downto2_CDC_reg[2]_17 ,
    \Lat_Addr_11downto2_CDC_reg[2]_18 ,
    \Lat_Addr_11downto2_CDC_reg[2]_19 ,
    \Lat_Addr_11downto2_CDC_reg[2]_20 ,
    \Lat_Addr_11downto2_CDC_reg[2]_21 ,
    \Lat_Addr_11downto2_CDC_reg[2]_22 ,
    \Lat_Addr_11downto2_CDC_reg[2]_23 ,
    \Lat_Addr_11downto2_CDC_reg[2]_24 ,
    \Lat_Addr_11downto2_CDC_reg[2]_25 ,
    \Lat_Addr_11downto2_CDC_reg[2]_26 ,
    \Lat_Addr_11downto2_CDC_reg[2]_27 ,
    \Lat_Addr_11downto2_CDC_reg[2]_28 ,
    \Lat_Addr_11downto2_CDC_reg[2]_29 ,
    \Lat_Addr_11downto2_CDC_reg[2]_30 ,
    \Lat_Addr_11downto2_CDC_reg[2]_31 ,
    slot_0_axi_awvalid,
    slot_0_axi_awready,
    Wr_Add_Issue_reg,
    slot_0_axi_arready,
    slot_0_axi_arvalid,
    Rd_Add_Issue_reg,
    slot_1_axi_awvalid,
    slot_1_axi_awready,
    Wr_Add_Issue_reg_0,
    slot_1_axi_arready,
    slot_1_axi_arvalid,
    Rd_Add_Issue_reg_0,
    slot_2_axi_awvalid,
    slot_2_axi_awready,
    Wr_Add_Issue_reg_1,
    slot_2_axi_arready,
    slot_2_axi_arvalid,
    Rd_Add_Issue_reg_1,
    \Accum_i_reg[0] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1 ,
    \Accum_i_reg[0]_0 ,
    \Accum_i_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] ,
    \Accum_i_reg[0]_1 ,
    \Accum_i_reg[31]_0 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ,
    \Accum_i_reg[0]_2 ,
    \Accum_i_reg[31]_1 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 ,
    \Accum_i_reg[0]_3 ,
    \Accum_i_reg[31]_2 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 ,
    \Accum_i_reg[1] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]_0 ,
    \Accum_i_reg[1]_0 ,
    \Accum_i_reg[1]_1 ,
    \Accum_i_reg[1]_2 ,
    \Accum_i_reg[1]_3 ,
    \Accum_i_reg[2] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]_0 ,
    \Accum_i_reg[2]_0 ,
    \Accum_i_reg[2]_1 ,
    \Accum_i_reg[2]_2 ,
    \Accum_i_reg[2]_3 ,
    \Accum_i_reg[3] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]_0 ,
    \Accum_i_reg[3]_0 ,
    \Accum_i_reg[3]_1 ,
    \Accum_i_reg[3]_2 ,
    \Accum_i_reg[3]_3 ,
    \Accum_i_reg[4] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]_0 ,
    \Accum_i_reg[4]_0 ,
    \Accum_i_reg[4]_1 ,
    \Accum_i_reg[4]_2 ,
    \Accum_i_reg[4]_3 ,
    \Accum_i_reg[5] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]_0 ,
    \Accum_i_reg[5]_0 ,
    \Accum_i_reg[5]_1 ,
    \Accum_i_reg[5]_2 ,
    \Accum_i_reg[5]_3 ,
    \Accum_i_reg[6] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0 ,
    \Accum_i_reg[6]_0 ,
    \Accum_i_reg[6]_1 ,
    \Accum_i_reg[6]_2 ,
    \Accum_i_reg[6]_3 ,
    \Accum_i_reg[7] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0 ,
    \Accum_i_reg[7]_0 ,
    \Accum_i_reg[7]_1 ,
    \Accum_i_reg[7]_2 ,
    \Accum_i_reg[7]_3 ,
    \Accum_i_reg[8] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]_0 ,
    \Accum_i_reg[8]_0 ,
    \Accum_i_reg[8]_1 ,
    \Accum_i_reg[8]_2 ,
    \Accum_i_reg[8]_3 ,
    \Accum_i_reg[9] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]_0 ,
    \Accum_i_reg[9]_0 ,
    \Accum_i_reg[9]_1 ,
    \Accum_i_reg[9]_2 ,
    \Accum_i_reg[9]_3 ,
    \Accum_i_reg[10] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]_0 ,
    \Accum_i_reg[10]_0 ,
    \Accum_i_reg[10]_1 ,
    \Accum_i_reg[10]_2 ,
    \Accum_i_reg[10]_3 ,
    \Accum_i_reg[11] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]_0 ,
    \Accum_i_reg[11]_0 ,
    \Accum_i_reg[11]_1 ,
    \Accum_i_reg[11]_2 ,
    \Accum_i_reg[11]_3 ,
    \Accum_i_reg[12] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]_0 ,
    \Accum_i_reg[12]_0 ,
    \Accum_i_reg[12]_1 ,
    \Accum_i_reg[12]_2 ,
    \Accum_i_reg[12]_3 ,
    \Accum_i_reg[13] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]_0 ,
    \Accum_i_reg[13]_0 ,
    \Accum_i_reg[13]_1 ,
    \Accum_i_reg[13]_2 ,
    \Accum_i_reg[13]_3 ,
    \Accum_i_reg[14] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]_0 ,
    \Accum_i_reg[14]_0 ,
    \Accum_i_reg[14]_1 ,
    \Accum_i_reg[14]_2 ,
    \Accum_i_reg[14]_3 ,
    \Accum_i_reg[15] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]_0 ,
    \Accum_i_reg[15]_0 ,
    \Accum_i_reg[15]_1 ,
    \Accum_i_reg[15]_2 ,
    \Accum_i_reg[15]_3 ,
    \Accum_i_reg[16] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]_0 ,
    \Accum_i_reg[16]_0 ,
    \Accum_i_reg[16]_1 ,
    \Accum_i_reg[16]_2 ,
    \Accum_i_reg[16]_3 ,
    \Accum_i_reg[17] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]_0 ,
    \Accum_i_reg[17]_0 ,
    \Accum_i_reg[17]_1 ,
    \Accum_i_reg[17]_2 ,
    \Accum_i_reg[17]_3 ,
    \Accum_i_reg[18] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]_0 ,
    \Accum_i_reg[18]_0 ,
    \Accum_i_reg[18]_1 ,
    \Accum_i_reg[18]_2 ,
    \Accum_i_reg[18]_3 ,
    \Accum_i_reg[19] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]_0 ,
    \Accum_i_reg[19]_0 ,
    \Accum_i_reg[19]_1 ,
    \Accum_i_reg[19]_2 ,
    \Accum_i_reg[19]_3 ,
    \Accum_i_reg[20] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]_0 ,
    \Accum_i_reg[20]_0 ,
    \Accum_i_reg[20]_1 ,
    \Accum_i_reg[20]_2 ,
    \Accum_i_reg[20]_3 ,
    \Accum_i_reg[21] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]_0 ,
    \Accum_i_reg[21]_0 ,
    \Accum_i_reg[21]_1 ,
    \Accum_i_reg[21]_2 ,
    \Accum_i_reg[21]_3 ,
    \Accum_i_reg[22] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]_0 ,
    \Accum_i_reg[22]_0 ,
    \Accum_i_reg[22]_1 ,
    \Accum_i_reg[22]_2 ,
    \Accum_i_reg[22]_3 ,
    \Accum_i_reg[23] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]_0 ,
    \Accum_i_reg[23]_0 ,
    \Accum_i_reg[23]_1 ,
    \Accum_i_reg[23]_2 ,
    \Accum_i_reg[23]_3 ,
    \Accum_i_reg[24] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]_0 ,
    \Accum_i_reg[24]_0 ,
    \Accum_i_reg[24]_1 ,
    \Accum_i_reg[24]_2 ,
    \Accum_i_reg[24]_3 ,
    \Accum_i_reg[25] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]_0 ,
    \Accum_i_reg[25]_0 ,
    \Accum_i_reg[25]_1 ,
    \Accum_i_reg[25]_2 ,
    \Accum_i_reg[25]_3 ,
    \Accum_i_reg[26] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]_0 ,
    \Accum_i_reg[26]_0 ,
    \Accum_i_reg[26]_1 ,
    \Accum_i_reg[26]_2 ,
    \Accum_i_reg[26]_3 ,
    \Accum_i_reg[27] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]_0 ,
    \Accum_i_reg[27]_0 ,
    \Accum_i_reg[27]_1 ,
    \Accum_i_reg[27]_2 ,
    \Accum_i_reg[27]_3 ,
    \Accum_i_reg[28] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]_0 ,
    \Accum_i_reg[28]_0 ,
    \Accum_i_reg[28]_1 ,
    \Accum_i_reg[28]_2 ,
    \Accum_i_reg[28]_3 ,
    \Accum_i_reg[29] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]_0 ,
    \Accum_i_reg[29]_0 ,
    \Accum_i_reg[29]_1 ,
    \Accum_i_reg[29]_2 ,
    \Accum_i_reg[29]_3 ,
    \Accum_i_reg[30] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]_0 ,
    \Accum_i_reg[30]_0 ,
    \Accum_i_reg[30]_1 ,
    \Accum_i_reg[30]_2 ,
    \Accum_i_reg[30]_3 ,
    \Accum_i_reg[31]_3 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_3 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4 ,
    \Accum_i_reg[31]_4 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 ,
    \Accum_i_reg[31]_5 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 ,
    \Accum_i_reg[31]_6 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 ,
    \Accum_i_reg[31]_7 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 ,
    \Accum_i_reg[31]_8 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 ,
    \Accum_i_reg[31]_9 ,
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 ,
    \Accum_i_reg[31]_10 ,
    \Accum_i_reg[31]_11 ,
    \Accum_i_reg[31]_12 ,
    \Accum_i_reg[31]_13 ,
    \s_level_out_bus_d4_reg[2] ,
    Sample_Interval_Cnt_Lapse,
    out,
    core_aresetn,
    s_axi_aresetn,
    s_axi_rready,
    rvalid_reg_0,
    capture_event_sync,
    \bus2ip_addr_i_reg[11] ,
    write_req_reg,
    \bus2ip_addr_i_reg[0]_0 ,
    \IER_reg[0] ,
    Intr_Reg_ISR);
  output [1:0]Q;
  output [0:0]s_level_out_bus_d6;
  output [5:0]D;
  output Wr_Lat_Start;
  output Wr_Lat_End;
  output Rd_Lat_Start;
  output Rd_Lat_End;
  output [0:0]\IP2Bus_Data_sampled_reg[31] ;
  output Global_Intr_En;
  output [2:0]\s_level_out_bus_d1_cdc_to_reg[2] ;
  output wr_latency_start;
  output [0:0]\Rd_Latency_Fifo_Wr_Data_reg[32] ;
  output wr_latency_start_0;
  output [0:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ;
  output wr_latency_start_1;
  output [0:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  output \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  output [0:0]SR;
  output rvalid_reg;
  output [0:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] ;
  output [31:0]\IP2Bus_Data_reg[31]_0 ;
  output [31:0]\IP2Bus_Data_sampled_reg[31]_0 ;
  input core_aclk;
  input Bus2IP_RdCE;
  input [0:0]E;
  input s_axi_aclk;
  input [0:0]core_aresetn_0;
  input Samp_Metric_Cnt_Reg_Set_Rd_En;
  input Metric_Cnt_Reg_Set_Rd_En;
  input Control_Set_Wr_En;
  input [31:0]s_axi_wdata;
  input Trace_Filter_Rd_En;
  input Event_Log_Set_Rd_En;
  input Status_Reg_WIF_Rd_En;
  input Status_Reg_FOC_Rd_En;
  input Status_Reg_Set_Rd_En;
  input \bus2ip_addr_i_reg[2] ;
  input \bus2ip_addr_i_reg[0] ;
  input \bus2ip_addr_i_reg[2]_0 ;
  input Intr_Reg_Set_Rd_En;
  input Control_Set_Rd_En;
  input Addr_3downto0_is_0xC;
  input Addr_3downto0_is_0x8;
  input Addr_3downto0_is_0x4;
  input p_14_in;
  input Global_Intr_En_reg_0;
  input \GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg_0 ;
  input \GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg_0 ;
  input \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_0 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_1 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_2 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_3 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_4 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_5 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_6 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_7 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_8 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_9 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_10 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_11 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_12 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_13 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_14 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_15 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_16 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_17 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_18 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_19 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_20 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_21 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_22 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_23 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_24 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_25 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_26 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_27 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_28 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_29 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_30 ;
  input \Lat_Addr_11downto2_CDC_reg[2]_31 ;
  input slot_0_axi_awvalid;
  input slot_0_axi_awready;
  input Wr_Add_Issue_reg;
  input slot_0_axi_arready;
  input slot_0_axi_arvalid;
  input Rd_Add_Issue_reg;
  input slot_1_axi_awvalid;
  input slot_1_axi_awready;
  input Wr_Add_Issue_reg_0;
  input slot_1_axi_arready;
  input slot_1_axi_arvalid;
  input Rd_Add_Issue_reg_0;
  input slot_2_axi_awvalid;
  input slot_2_axi_awready;
  input Wr_Add_Issue_reg_1;
  input slot_2_axi_arready;
  input slot_2_axi_arvalid;
  input Rd_Add_Issue_reg_1;
  input \Accum_i_reg[0] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0 ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1 ;
  input \Accum_i_reg[0]_0 ;
  input [31:0]\Accum_i_reg[31] ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] ;
  input \Accum_i_reg[0]_1 ;
  input [31:0]\Accum_i_reg[31]_0 ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  input \Accum_i_reg[0]_2 ;
  input [31:0]\Accum_i_reg[31]_1 ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 ;
  input \Accum_i_reg[0]_3 ;
  input [31:0]\Accum_i_reg[31]_2 ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 ;
  input \Accum_i_reg[1] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]_0 ;
  input \Accum_i_reg[1]_0 ;
  input \Accum_i_reg[1]_1 ;
  input \Accum_i_reg[1]_2 ;
  input \Accum_i_reg[1]_3 ;
  input \Accum_i_reg[2] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]_0 ;
  input \Accum_i_reg[2]_0 ;
  input \Accum_i_reg[2]_1 ;
  input \Accum_i_reg[2]_2 ;
  input \Accum_i_reg[2]_3 ;
  input \Accum_i_reg[3] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]_0 ;
  input \Accum_i_reg[3]_0 ;
  input \Accum_i_reg[3]_1 ;
  input \Accum_i_reg[3]_2 ;
  input \Accum_i_reg[3]_3 ;
  input \Accum_i_reg[4] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]_0 ;
  input \Accum_i_reg[4]_0 ;
  input \Accum_i_reg[4]_1 ;
  input \Accum_i_reg[4]_2 ;
  input \Accum_i_reg[4]_3 ;
  input \Accum_i_reg[5] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]_0 ;
  input \Accum_i_reg[5]_0 ;
  input \Accum_i_reg[5]_1 ;
  input \Accum_i_reg[5]_2 ;
  input \Accum_i_reg[5]_3 ;
  input \Accum_i_reg[6] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0 ;
  input \Accum_i_reg[6]_0 ;
  input \Accum_i_reg[6]_1 ;
  input \Accum_i_reg[6]_2 ;
  input \Accum_i_reg[6]_3 ;
  input \Accum_i_reg[7] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0 ;
  input \Accum_i_reg[7]_0 ;
  input \Accum_i_reg[7]_1 ;
  input \Accum_i_reg[7]_2 ;
  input \Accum_i_reg[7]_3 ;
  input \Accum_i_reg[8] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]_0 ;
  input \Accum_i_reg[8]_0 ;
  input \Accum_i_reg[8]_1 ;
  input \Accum_i_reg[8]_2 ;
  input \Accum_i_reg[8]_3 ;
  input \Accum_i_reg[9] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]_0 ;
  input \Accum_i_reg[9]_0 ;
  input \Accum_i_reg[9]_1 ;
  input \Accum_i_reg[9]_2 ;
  input \Accum_i_reg[9]_3 ;
  input \Accum_i_reg[10] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]_0 ;
  input \Accum_i_reg[10]_0 ;
  input \Accum_i_reg[10]_1 ;
  input \Accum_i_reg[10]_2 ;
  input \Accum_i_reg[10]_3 ;
  input \Accum_i_reg[11] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]_0 ;
  input \Accum_i_reg[11]_0 ;
  input \Accum_i_reg[11]_1 ;
  input \Accum_i_reg[11]_2 ;
  input \Accum_i_reg[11]_3 ;
  input \Accum_i_reg[12] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]_0 ;
  input \Accum_i_reg[12]_0 ;
  input \Accum_i_reg[12]_1 ;
  input \Accum_i_reg[12]_2 ;
  input \Accum_i_reg[12]_3 ;
  input \Accum_i_reg[13] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]_0 ;
  input \Accum_i_reg[13]_0 ;
  input \Accum_i_reg[13]_1 ;
  input \Accum_i_reg[13]_2 ;
  input \Accum_i_reg[13]_3 ;
  input \Accum_i_reg[14] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]_0 ;
  input \Accum_i_reg[14]_0 ;
  input \Accum_i_reg[14]_1 ;
  input \Accum_i_reg[14]_2 ;
  input \Accum_i_reg[14]_3 ;
  input \Accum_i_reg[15] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]_0 ;
  input \Accum_i_reg[15]_0 ;
  input \Accum_i_reg[15]_1 ;
  input \Accum_i_reg[15]_2 ;
  input \Accum_i_reg[15]_3 ;
  input \Accum_i_reg[16] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]_0 ;
  input \Accum_i_reg[16]_0 ;
  input \Accum_i_reg[16]_1 ;
  input \Accum_i_reg[16]_2 ;
  input \Accum_i_reg[16]_3 ;
  input \Accum_i_reg[17] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]_0 ;
  input \Accum_i_reg[17]_0 ;
  input \Accum_i_reg[17]_1 ;
  input \Accum_i_reg[17]_2 ;
  input \Accum_i_reg[17]_3 ;
  input \Accum_i_reg[18] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]_0 ;
  input \Accum_i_reg[18]_0 ;
  input \Accum_i_reg[18]_1 ;
  input \Accum_i_reg[18]_2 ;
  input \Accum_i_reg[18]_3 ;
  input \Accum_i_reg[19] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]_0 ;
  input \Accum_i_reg[19]_0 ;
  input \Accum_i_reg[19]_1 ;
  input \Accum_i_reg[19]_2 ;
  input \Accum_i_reg[19]_3 ;
  input \Accum_i_reg[20] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]_0 ;
  input \Accum_i_reg[20]_0 ;
  input \Accum_i_reg[20]_1 ;
  input \Accum_i_reg[20]_2 ;
  input \Accum_i_reg[20]_3 ;
  input \Accum_i_reg[21] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]_0 ;
  input \Accum_i_reg[21]_0 ;
  input \Accum_i_reg[21]_1 ;
  input \Accum_i_reg[21]_2 ;
  input \Accum_i_reg[21]_3 ;
  input \Accum_i_reg[22] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]_0 ;
  input \Accum_i_reg[22]_0 ;
  input \Accum_i_reg[22]_1 ;
  input \Accum_i_reg[22]_2 ;
  input \Accum_i_reg[22]_3 ;
  input \Accum_i_reg[23] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]_0 ;
  input \Accum_i_reg[23]_0 ;
  input \Accum_i_reg[23]_1 ;
  input \Accum_i_reg[23]_2 ;
  input \Accum_i_reg[23]_3 ;
  input \Accum_i_reg[24] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]_0 ;
  input \Accum_i_reg[24]_0 ;
  input \Accum_i_reg[24]_1 ;
  input \Accum_i_reg[24]_2 ;
  input \Accum_i_reg[24]_3 ;
  input \Accum_i_reg[25] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]_0 ;
  input \Accum_i_reg[25]_0 ;
  input \Accum_i_reg[25]_1 ;
  input \Accum_i_reg[25]_2 ;
  input \Accum_i_reg[25]_3 ;
  input \Accum_i_reg[26] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]_0 ;
  input \Accum_i_reg[26]_0 ;
  input \Accum_i_reg[26]_1 ;
  input \Accum_i_reg[26]_2 ;
  input \Accum_i_reg[26]_3 ;
  input \Accum_i_reg[27] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]_0 ;
  input \Accum_i_reg[27]_0 ;
  input \Accum_i_reg[27]_1 ;
  input \Accum_i_reg[27]_2 ;
  input \Accum_i_reg[27]_3 ;
  input \Accum_i_reg[28] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]_0 ;
  input \Accum_i_reg[28]_0 ;
  input \Accum_i_reg[28]_1 ;
  input \Accum_i_reg[28]_2 ;
  input \Accum_i_reg[28]_3 ;
  input \Accum_i_reg[29] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]_0 ;
  input \Accum_i_reg[29]_0 ;
  input \Accum_i_reg[29]_1 ;
  input \Accum_i_reg[29]_2 ;
  input \Accum_i_reg[29]_3 ;
  input \Accum_i_reg[30] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]_0 ;
  input \Accum_i_reg[30]_0 ;
  input \Accum_i_reg[30]_1 ;
  input \Accum_i_reg[30]_2 ;
  input \Accum_i_reg[30]_3 ;
  input \Accum_i_reg[31]_3 ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_3 ;
  input \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4 ;
  input [31:0]\Accum_i_reg[31]_4 ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 ;
  input [31:0]\Accum_i_reg[31]_5 ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 ;
  input [31:0]\Accum_i_reg[31]_6 ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 ;
  input [31:0]\Accum_i_reg[31]_7 ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 ;
  input [31:0]\Accum_i_reg[31]_8 ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 ;
  input [31:0]\Accum_i_reg[31]_9 ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 ;
  input \Accum_i_reg[31]_10 ;
  input \Accum_i_reg[31]_11 ;
  input \Accum_i_reg[31]_12 ;
  input \Accum_i_reg[31]_13 ;
  input [0:0]\s_level_out_bus_d4_reg[2] ;
  input Sample_Interval_Cnt_Lapse;
  input [0:0]out;
  input core_aresetn;
  input s_axi_aresetn;
  input s_axi_rready;
  input rvalid_reg_0;
  input capture_event_sync;
  input [9:0]\bus2ip_addr_i_reg[11] ;
  input [0:0]write_req_reg;
  input [0:0]\bus2ip_addr_i_reg[0]_0 ;
  input [0:0]\IER_reg[0] ;
  input [1:0]Intr_Reg_ISR;

  wire [31:0]A;
  wire \Accum_i_reg[0] ;
  wire \Accum_i_reg[0]_0 ;
  wire \Accum_i_reg[0]_1 ;
  wire \Accum_i_reg[0]_2 ;
  wire \Accum_i_reg[0]_3 ;
  wire \Accum_i_reg[10] ;
  wire \Accum_i_reg[10]_0 ;
  wire \Accum_i_reg[10]_1 ;
  wire \Accum_i_reg[10]_2 ;
  wire \Accum_i_reg[10]_3 ;
  wire \Accum_i_reg[11] ;
  wire \Accum_i_reg[11]_0 ;
  wire \Accum_i_reg[11]_1 ;
  wire \Accum_i_reg[11]_2 ;
  wire \Accum_i_reg[11]_3 ;
  wire \Accum_i_reg[12] ;
  wire \Accum_i_reg[12]_0 ;
  wire \Accum_i_reg[12]_1 ;
  wire \Accum_i_reg[12]_2 ;
  wire \Accum_i_reg[12]_3 ;
  wire \Accum_i_reg[13] ;
  wire \Accum_i_reg[13]_0 ;
  wire \Accum_i_reg[13]_1 ;
  wire \Accum_i_reg[13]_2 ;
  wire \Accum_i_reg[13]_3 ;
  wire \Accum_i_reg[14] ;
  wire \Accum_i_reg[14]_0 ;
  wire \Accum_i_reg[14]_1 ;
  wire \Accum_i_reg[14]_2 ;
  wire \Accum_i_reg[14]_3 ;
  wire \Accum_i_reg[15] ;
  wire \Accum_i_reg[15]_0 ;
  wire \Accum_i_reg[15]_1 ;
  wire \Accum_i_reg[15]_2 ;
  wire \Accum_i_reg[15]_3 ;
  wire \Accum_i_reg[16] ;
  wire \Accum_i_reg[16]_0 ;
  wire \Accum_i_reg[16]_1 ;
  wire \Accum_i_reg[16]_2 ;
  wire \Accum_i_reg[16]_3 ;
  wire \Accum_i_reg[17] ;
  wire \Accum_i_reg[17]_0 ;
  wire \Accum_i_reg[17]_1 ;
  wire \Accum_i_reg[17]_2 ;
  wire \Accum_i_reg[17]_3 ;
  wire \Accum_i_reg[18] ;
  wire \Accum_i_reg[18]_0 ;
  wire \Accum_i_reg[18]_1 ;
  wire \Accum_i_reg[18]_2 ;
  wire \Accum_i_reg[18]_3 ;
  wire \Accum_i_reg[19] ;
  wire \Accum_i_reg[19]_0 ;
  wire \Accum_i_reg[19]_1 ;
  wire \Accum_i_reg[19]_2 ;
  wire \Accum_i_reg[19]_3 ;
  wire \Accum_i_reg[1] ;
  wire \Accum_i_reg[1]_0 ;
  wire \Accum_i_reg[1]_1 ;
  wire \Accum_i_reg[1]_2 ;
  wire \Accum_i_reg[1]_3 ;
  wire \Accum_i_reg[20] ;
  wire \Accum_i_reg[20]_0 ;
  wire \Accum_i_reg[20]_1 ;
  wire \Accum_i_reg[20]_2 ;
  wire \Accum_i_reg[20]_3 ;
  wire \Accum_i_reg[21] ;
  wire \Accum_i_reg[21]_0 ;
  wire \Accum_i_reg[21]_1 ;
  wire \Accum_i_reg[21]_2 ;
  wire \Accum_i_reg[21]_3 ;
  wire \Accum_i_reg[22] ;
  wire \Accum_i_reg[22]_0 ;
  wire \Accum_i_reg[22]_1 ;
  wire \Accum_i_reg[22]_2 ;
  wire \Accum_i_reg[22]_3 ;
  wire \Accum_i_reg[23] ;
  wire \Accum_i_reg[23]_0 ;
  wire \Accum_i_reg[23]_1 ;
  wire \Accum_i_reg[23]_2 ;
  wire \Accum_i_reg[23]_3 ;
  wire \Accum_i_reg[24] ;
  wire \Accum_i_reg[24]_0 ;
  wire \Accum_i_reg[24]_1 ;
  wire \Accum_i_reg[24]_2 ;
  wire \Accum_i_reg[24]_3 ;
  wire \Accum_i_reg[25] ;
  wire \Accum_i_reg[25]_0 ;
  wire \Accum_i_reg[25]_1 ;
  wire \Accum_i_reg[25]_2 ;
  wire \Accum_i_reg[25]_3 ;
  wire \Accum_i_reg[26] ;
  wire \Accum_i_reg[26]_0 ;
  wire \Accum_i_reg[26]_1 ;
  wire \Accum_i_reg[26]_2 ;
  wire \Accum_i_reg[26]_3 ;
  wire \Accum_i_reg[27] ;
  wire \Accum_i_reg[27]_0 ;
  wire \Accum_i_reg[27]_1 ;
  wire \Accum_i_reg[27]_2 ;
  wire \Accum_i_reg[27]_3 ;
  wire \Accum_i_reg[28] ;
  wire \Accum_i_reg[28]_0 ;
  wire \Accum_i_reg[28]_1 ;
  wire \Accum_i_reg[28]_2 ;
  wire \Accum_i_reg[28]_3 ;
  wire \Accum_i_reg[29] ;
  wire \Accum_i_reg[29]_0 ;
  wire \Accum_i_reg[29]_1 ;
  wire \Accum_i_reg[29]_2 ;
  wire \Accum_i_reg[29]_3 ;
  wire \Accum_i_reg[2] ;
  wire \Accum_i_reg[2]_0 ;
  wire \Accum_i_reg[2]_1 ;
  wire \Accum_i_reg[2]_2 ;
  wire \Accum_i_reg[2]_3 ;
  wire \Accum_i_reg[30] ;
  wire \Accum_i_reg[30]_0 ;
  wire \Accum_i_reg[30]_1 ;
  wire \Accum_i_reg[30]_2 ;
  wire \Accum_i_reg[30]_3 ;
  wire [31:0]\Accum_i_reg[31] ;
  wire [31:0]\Accum_i_reg[31]_0 ;
  wire [31:0]\Accum_i_reg[31]_1 ;
  wire \Accum_i_reg[31]_10 ;
  wire \Accum_i_reg[31]_11 ;
  wire \Accum_i_reg[31]_12 ;
  wire \Accum_i_reg[31]_13 ;
  wire [31:0]\Accum_i_reg[31]_2 ;
  wire \Accum_i_reg[31]_3 ;
  wire [31:0]\Accum_i_reg[31]_4 ;
  wire [31:0]\Accum_i_reg[31]_5 ;
  wire [31:0]\Accum_i_reg[31]_6 ;
  wire [31:0]\Accum_i_reg[31]_7 ;
  wire [31:0]\Accum_i_reg[31]_8 ;
  wire [31:0]\Accum_i_reg[31]_9 ;
  wire \Accum_i_reg[3] ;
  wire \Accum_i_reg[3]_0 ;
  wire \Accum_i_reg[3]_1 ;
  wire \Accum_i_reg[3]_2 ;
  wire \Accum_i_reg[3]_3 ;
  wire \Accum_i_reg[4] ;
  wire \Accum_i_reg[4]_0 ;
  wire \Accum_i_reg[4]_1 ;
  wire \Accum_i_reg[4]_2 ;
  wire \Accum_i_reg[4]_3 ;
  wire \Accum_i_reg[5] ;
  wire \Accum_i_reg[5]_0 ;
  wire \Accum_i_reg[5]_1 ;
  wire \Accum_i_reg[5]_2 ;
  wire \Accum_i_reg[5]_3 ;
  wire \Accum_i_reg[6] ;
  wire \Accum_i_reg[6]_0 ;
  wire \Accum_i_reg[6]_1 ;
  wire \Accum_i_reg[6]_2 ;
  wire \Accum_i_reg[6]_3 ;
  wire \Accum_i_reg[7] ;
  wire \Accum_i_reg[7]_0 ;
  wire \Accum_i_reg[7]_1 ;
  wire \Accum_i_reg[7]_2 ;
  wire \Accum_i_reg[7]_3 ;
  wire \Accum_i_reg[8] ;
  wire \Accum_i_reg[8]_0 ;
  wire \Accum_i_reg[8]_1 ;
  wire \Accum_i_reg[8]_2 ;
  wire \Accum_i_reg[8]_3 ;
  wire \Accum_i_reg[9] ;
  wire \Accum_i_reg[9]_0 ;
  wire \Accum_i_reg[9]_1 ;
  wire \Accum_i_reg[9]_2 ;
  wire \Accum_i_reg[9]_3 ;
  wire Addr_3downto0_is_0x4;
  wire Addr_3downto0_is_0x8;
  wire Addr_3downto0_is_0xC;
  wire Bus2IP_RdCE;
  wire Control_Set_Rd_En;
  wire Control_Set_Wr_En;
  wire [5:0]D;
  wire [0:0]E;
  wire Event_Log_Set_Rd_En;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_168_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_174_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_175_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_176_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_177_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_179_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_180_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_184_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_185_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_186_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_187_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_189_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_190_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_194_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_195_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_196_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_197_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_199_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_200_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_204_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_205_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_206_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_207_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_209_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_210_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_214_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_215_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_216_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_217_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_219_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_220_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_224_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_225_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_226_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_227_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_229_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_230_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_234_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_235_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_236_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_237_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_239_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_240_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_244_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_245_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_246_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_247_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_249_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_250_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_254_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_255_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_256_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_257_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_259_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_260_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_264_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_265_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_266_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_267_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_269_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_270_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_274_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_275_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_276_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_277_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_279_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_280_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_284_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_285_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_286_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_287_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_289_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_290_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_294_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_295_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_296_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_297_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_299_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_300_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_304_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_305_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_306_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_307_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_309_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_310_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_314_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_315_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_316_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_317_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_319_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_320_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_324_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_325_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_326_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_327_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_329_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_330_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_334_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_335_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_336_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_337_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_339_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_340_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_344_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_345_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_346_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_347_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_349_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_350_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_354_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_355_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_356_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_357_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_359_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_360_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_364_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_365_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_366_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_367_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_369_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_370_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_374_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_375_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_376_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_377_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_379_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_380_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_384_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_385_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_386_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_387_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_389_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_390_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_394_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_395_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_396_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_397_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_399_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_400_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_404_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_405_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_406_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_407_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_409_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_410_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_414_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_415_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_416_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_417_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_419_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_420_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_424_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_425_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_426_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_427_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_429_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_430_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_434_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_435_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_436_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_437_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_439_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_440_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_444_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_445_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_446_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_447_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_449_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_450_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_454_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_455_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_456_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_457_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_459_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_460_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_464_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_465_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_466_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_467_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_469_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_470_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_474_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_475_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_476_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_477_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_479_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_480_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_484_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_485_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_486_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_487_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_494_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_496_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_514_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_515_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_527_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_528_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_540_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_541_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_553_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_554_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_566_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_567_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_579_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_580_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_592_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_593_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_605_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_606_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_618_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_619_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_631_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_632_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_644_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_645_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_657_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_658_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_670_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_671_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_683_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_684_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_696_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_697_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_709_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_710_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_722_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_723_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_735_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_736_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_748_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_749_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_761_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_762_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_774_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_775_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_787_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_788_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_800_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_801_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_813_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_814_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_826_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_827_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_839_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_840_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_852_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_853_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_865_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_866_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_878_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_879_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_891_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_892_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_904_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_905_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99_n_0 ;
  wire [0:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]_0 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_3 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]_0 ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] ;
  wire \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]_0 ;
  wire \GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg_0 ;
  wire \GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg_0 ;
  wire \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0 ;
  wire Global_Intr_En;
  wire Global_Intr_En_reg_0;
  wire [0:0]\IER_reg[0] ;
  wire IP2Bus_Data1;
  wire \IP2Bus_Data[0]_i_2_n_0 ;
  wire \IP2Bus_Data[0]_i_3_n_0 ;
  wire \IP2Bus_Data[0]_i_5_n_0 ;
  wire \IP2Bus_Data[0]_i_6_n_0 ;
  wire \IP2Bus_Data[0]_i_7_n_0 ;
  wire \IP2Bus_Data[10]_i_2_n_0 ;
  wire \IP2Bus_Data[10]_i_3_n_0 ;
  wire \IP2Bus_Data[12]_i_2_n_0 ;
  wire \IP2Bus_Data[12]_i_3_n_0 ;
  wire \IP2Bus_Data[13]_i_2_n_0 ;
  wire \IP2Bus_Data[13]_i_3_n_0 ;
  wire \IP2Bus_Data[14]_i_2_n_0 ;
  wire \IP2Bus_Data[14]_i_3_n_0 ;
  wire \IP2Bus_Data[16]_i_2_n_0 ;
  wire \IP2Bus_Data[16]_i_3_n_0 ;
  wire \IP2Bus_Data[17]_i_2_n_0 ;
  wire \IP2Bus_Data[17]_i_3_n_0 ;
  wire \IP2Bus_Data[18]_i_2_n_0 ;
  wire \IP2Bus_Data[18]_i_3_n_0 ;
  wire \IP2Bus_Data[1]_i_3_n_0 ;
  wire \IP2Bus_Data[1]_i_4_n_0 ;
  wire \IP2Bus_Data[1]_i_5_n_0 ;
  wire \IP2Bus_Data[1]_i_6_n_0 ;
  wire \IP2Bus_Data[20]_i_2_n_0 ;
  wire \IP2Bus_Data[20]_i_3_n_0 ;
  wire \IP2Bus_Data[21]_i_2_n_0 ;
  wire \IP2Bus_Data[21]_i_3_n_0 ;
  wire \IP2Bus_Data[22]_i_2_n_0 ;
  wire \IP2Bus_Data[22]_i_3_n_0 ;
  wire \IP2Bus_Data[24]_i_2_n_0 ;
  wire \IP2Bus_Data[24]_i_3_n_0 ;
  wire \IP2Bus_Data[25]_i_2_n_0 ;
  wire \IP2Bus_Data[25]_i_3_n_0 ;
  wire \IP2Bus_Data[26]_i_2_n_0 ;
  wire \IP2Bus_Data[26]_i_3_n_0 ;
  wire \IP2Bus_Data[28]_i_2_n_0 ;
  wire \IP2Bus_Data[28]_i_3_n_0 ;
  wire \IP2Bus_Data[29]_i_2_n_0 ;
  wire \IP2Bus_Data[29]_i_3_n_0 ;
  wire \IP2Bus_Data[2]_i_3_n_0 ;
  wire \IP2Bus_Data[2]_i_4_n_0 ;
  wire \IP2Bus_Data[2]_i_6_n_0 ;
  wire \IP2Bus_Data[2]_i_7_n_0 ;
  wire \IP2Bus_Data[30]_i_2_n_0 ;
  wire \IP2Bus_Data[30]_i_3_n_0 ;
  wire \IP2Bus_Data[30]_i_4_n_0 ;
  wire \IP2Bus_Data[30]_i_5_n_0 ;
  wire \IP2Bus_Data[31]_i_3_n_0 ;
  wire \IP2Bus_Data[31]_i_5_n_0 ;
  wire \IP2Bus_Data[31]_i_6_n_0 ;
  wire \IP2Bus_Data[4]_i_2_n_0 ;
  wire \IP2Bus_Data[4]_i_5_n_0 ;
  wire \IP2Bus_Data[4]_i_6_n_0 ;
  wire \IP2Bus_Data[5]_i_2_n_0 ;
  wire \IP2Bus_Data[5]_i_5_n_0 ;
  wire \IP2Bus_Data[5]_i_6_n_0 ;
  wire \IP2Bus_Data[6]_i_2_n_0 ;
  wire \IP2Bus_Data[6]_i_3_n_0 ;
  wire \IP2Bus_Data[6]_i_6_n_0 ;
  wire \IP2Bus_Data[6]_i_7_n_0 ;
  wire \IP2Bus_Data[6]_i_9_n_0 ;
  wire \IP2Bus_Data[7]_i_2_n_0 ;
  wire \IP2Bus_Data[7]_i_4_n_0 ;
  wire \IP2Bus_Data[8]_i_2_n_0 ;
  wire \IP2Bus_Data[8]_i_3_n_0 ;
  wire \IP2Bus_Data[9]_i_2_n_0 ;
  wire \IP2Bus_Data[9]_i_3_n_0 ;
  wire [31:0]\IP2Bus_Data_reg[31]_0 ;
  wire [0:0]\IP2Bus_Data_sampled_reg[31] ;
  wire [31:0]\IP2Bus_Data_sampled_reg[31]_0 ;
  wire [1:0]Intr_Reg_ISR;
  wire Intr_Reg_Set_Rd_En;
  wire [9:0]Lat_Addr_11downto2;
  wire \Lat_Addr_11downto2_CDC_reg[2]_0 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_1 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_10 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_11 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_12 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_13 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_14 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_15 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_16 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_17 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_18 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_19 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_2 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_20 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_21 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_22 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_23 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_24 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_25 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_26 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_27 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_28 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_29 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_3 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_30 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_31 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_4 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_5 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_6 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_7 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_8 ;
  wire \Lat_Addr_11downto2_CDC_reg[2]_9 ;
  wire Lat_Addr_3downto0_is_0x4;
  wire Lat_Addr_3downto0_is_0x8;
  wire Lat_Addr_3downto0_is_0xC;
  wire Lat_Control_Set_Rd_En;
  wire Lat_Event_Log_Set_Rd_En;
  wire Lat_Intr_Reg_GIE_Rd_En;
  wire Lat_Intr_Reg_IER_Rd_En;
  wire Lat_Intr_Reg_ISR_Rd_En;
  wire Lat_Intr_Reg_Set_Rd_En;
  wire Lat_Metric_Cnt_Reg_Set_Rd_En;
  wire Lat_Samp_Metric_Cnt_Reg_Set_Rd_En;
  wire Lat_Sample_Interval_Rd_En;
  wire Lat_Sample_Reg_Rd_En;
  wire Lat_Sample_Reg_Rd_En_d2;
  wire Lat_Sample_Reg_Rd_En_d3;
  wire Lat_Status_Reg_FOC_Rd_En;
  wire Lat_Status_Reg_Set_Rd_En;
  wire Lat_Status_Reg_WIF_Rd_En;
  wire Lat_Trace_Filter_Rd_En;
  wire Metric_Cnt_Reg_Set_Rd_En;
  wire [31:0]Metric_Ram_Data_In;
  wire [31:0]Metric_ram_Out_Reg_CDCR;
  wire [1:0]Q;
  wire RValid;
  wire Rd_Add_Issue_reg;
  wire Rd_Add_Issue_reg_0;
  wire Rd_Add_Issue_reg_1;
  wire Rd_En_sync;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire [0:0]\Rd_Latency_Fifo_Wr_Data_reg[32] ;
  wire [0:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ;
  wire [0:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ;
  wire [0:0]SR;
  wire Samp_Metric_Cnt_Reg_Set_Rd_En;
  wire Sample_Interval_Cnt_Lapse;
  wire Sample_Reg_Rd_First;
  wire [31:0]Sample_Time_Diff_Reg;
  wire Status_Reg_FOC_Rd_En;
  wire Status_Reg_Set_Rd_En;
  wire Status_Reg_WIF_Rd_En;
  wire Trace_Filter_Rd_En;
  wire \Trace_ctrl_reg_reg_n_0_[0] ;
  wire \Trace_ctrl_reg_reg_n_0_[10] ;
  wire \Trace_ctrl_reg_reg_n_0_[12] ;
  wire \Trace_ctrl_reg_reg_n_0_[13] ;
  wire \Trace_ctrl_reg_reg_n_0_[14] ;
  wire \Trace_ctrl_reg_reg_n_0_[16] ;
  wire \Trace_ctrl_reg_reg_n_0_[17] ;
  wire \Trace_ctrl_reg_reg_n_0_[18] ;
  wire \Trace_ctrl_reg_reg_n_0_[1] ;
  wire \Trace_ctrl_reg_reg_n_0_[20] ;
  wire \Trace_ctrl_reg_reg_n_0_[21] ;
  wire \Trace_ctrl_reg_reg_n_0_[22] ;
  wire \Trace_ctrl_reg_reg_n_0_[24] ;
  wire \Trace_ctrl_reg_reg_n_0_[25] ;
  wire \Trace_ctrl_reg_reg_n_0_[26] ;
  wire \Trace_ctrl_reg_reg_n_0_[28] ;
  wire \Trace_ctrl_reg_reg_n_0_[29] ;
  wire \Trace_ctrl_reg_reg_n_0_[2] ;
  wire \Trace_ctrl_reg_reg_n_0_[30] ;
  wire \Trace_ctrl_reg_reg_n_0_[4] ;
  wire \Trace_ctrl_reg_reg_n_0_[5] ;
  wire \Trace_ctrl_reg_reg_n_0_[6] ;
  wire \Trace_ctrl_reg_reg_n_0_[8] ;
  wire \Trace_ctrl_reg_reg_n_0_[9] ;
  wire Wr_Add_Issue_reg;
  wire Wr_Add_Issue_reg_0;
  wire Wr_Add_Issue_reg_1;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  wire \bus2ip_addr_i_reg[0] ;
  wire [0:0]\bus2ip_addr_i_reg[0]_0 ;
  wire [9:0]\bus2ip_addr_i_reg[11] ;
  wire \bus2ip_addr_i_reg[2] ;
  wire \bus2ip_addr_i_reg[2]_0 ;
  wire capture_event_sync;
  wire cdc_sync_inst2_n_2;
  wire cdc_sync_inst2_n_3;
  wire cdc_sync_inst2_n_4;
  wire cdc_sync_inst2_n_5;
  wire core_aclk;
  wire core_aresetn;
  wire [0:0]core_aresetn_0;
  wire eventlog_fifo_rden_n_1;
  wire eventlog_fifo_rden_n_10;
  wire eventlog_fifo_rden_n_11;
  wire eventlog_fifo_rden_n_12;
  wire eventlog_fifo_rden_n_13;
  wire eventlog_fifo_rden_n_14;
  wire eventlog_fifo_rden_n_15;
  wire eventlog_fifo_rden_n_16;
  wire eventlog_fifo_rden_n_17;
  wire eventlog_fifo_rden_n_18;
  wire eventlog_fifo_rden_n_19;
  wire eventlog_fifo_rden_n_2;
  wire eventlog_fifo_rden_n_20;
  wire eventlog_fifo_rden_n_21;
  wire eventlog_fifo_rden_n_22;
  wire eventlog_fifo_rden_n_23;
  wire eventlog_fifo_rden_n_24;
  wire eventlog_fifo_rden_n_25;
  wire eventlog_fifo_rden_n_26;
  wire eventlog_fifo_rden_n_27;
  wire eventlog_fifo_rden_n_28;
  wire eventlog_fifo_rden_n_29;
  wire eventlog_fifo_rden_n_3;
  wire eventlog_fifo_rden_n_30;
  wire eventlog_fifo_rden_n_31;
  wire eventlog_fifo_rden_n_32;
  wire eventlog_fifo_rden_n_4;
  wire eventlog_fifo_rden_n_5;
  wire eventlog_fifo_rden_n_6;
  wire eventlog_fifo_rden_n_7;
  wire eventlog_fifo_rden_n_8;
  wire eventlog_fifo_rden_n_9;
  wire [0:0]out;
  wire p_0_in0_in;
  wire p_14_in;
  wire p_in_d1_cdc_from_reg0;
  wire rvalid_reg;
  wire rvalid_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire [2:0]\s_level_out_bus_d1_cdc_to_reg[2] ;
  wire [0:0]\s_level_out_bus_d4_reg[2] ;
  wire [0:0]s_level_out_bus_d6;
  wire slot_0_axi_arready;
  wire slot_0_axi_arvalid;
  wire slot_0_axi_awready;
  wire slot_0_axi_awvalid;
  wire slot_1_axi_arready;
  wire slot_1_axi_arvalid;
  wire slot_1_axi_awready;
  wire slot_1_axi_awvalid;
  wire slot_2_axi_arready;
  wire slot_2_axi_arvalid;
  wire slot_2_axi_awready;
  wire slot_2_axi_awvalid;
  wire wr_latency_start;
  wire wr_latency_start_0;
  wire wr_latency_start_1;
  wire [0:0]write_req_reg;
  wire \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DBITERR_UNCONNECTED ;
  wire \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_RDADDRECC_UNCONNECTED ;

  FDRE Event_Log_En_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[8]),
        .Q(D[2]),
        .R(s_level_out_bus_d6));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "GEN_METRIC_RAM.Metric_ram_CDCR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg 
       (.ADDRARDADDR({1'b1,Lat_Addr_11downto2[9:5],Q[1],Lat_Addr_11downto2[3],Q[0],Lat_Addr_11downto2[1:0],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(core_aclk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DBITERR_UNCONNECTED ),
        .DIADI(Metric_Ram_Data_In),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(Metric_ram_Out_Reg_CDCR),
        .DOBDO(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_SBITERR_UNCONNECTED ),
        .WEA({Rd_En_sync,Rd_En_sync,Rd_En_sync,Rd_En_sync}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_1 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[31]));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_10 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[22]));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[15] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_334_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_335_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_336_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_337_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_16 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [14]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [14]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_339_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [14]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [14]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_340_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[14] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_344_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_345_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_346_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_347_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_17 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [13]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [13]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_349_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [13]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [13]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_350_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[13] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_354_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_355_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_356_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_357_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_18 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_11 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[21]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [12]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [12]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_359_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [12]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [12]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_360_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[12] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_364_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_365_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_366_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_367_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_19 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [11]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [11]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_369_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [11]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [11]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_370_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[11] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_374_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_375_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_376_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_377_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_20 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [10]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [10]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_379_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [10]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [10]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_380_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_12 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[20]));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[10] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_384_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_385_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_386_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_387_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_21 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [9]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [9]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_389_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [9]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [9]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_390_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[9] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_394_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_395_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_396_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_397_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_22 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [8]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [8]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_399_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [8]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [8]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_400_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[8] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_404_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_405_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_406_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_407_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_23 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_13 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[19]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [7]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [7]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_409_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [7]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [7]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_410_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[7] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_414_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_415_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_416_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_417_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_24 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [6]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [6]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_419_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [6]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [6]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_420_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[6] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_424_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_425_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_426_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_427_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_25 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [5]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_429_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [5]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [5]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_430_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_14 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[18]));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[5] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_434_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_435_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_436_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_437_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_26 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [4]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [4]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_439_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [4]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_440_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[4] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_444_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_445_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_446_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_447_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_27 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [3]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [3]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_449_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [3]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [3]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_450_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[3] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_454_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_455_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_456_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_457_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_28 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_15 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[17]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [2]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [2]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_459_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [2]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [2]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_460_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[2] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_464_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_465_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_466_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_467_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_29 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [1]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [1]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_469_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [1]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [1]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_470_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[1] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_474_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_475_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_476_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_477_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_30 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [0]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [0]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_479_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [0]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [0]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_480_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[16]));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[0] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_484_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_485_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_486_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_487_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_31 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162 
       (.I0(Lat_Addr_11downto2[1]),
        .I1(Lat_Addr_11downto2[9]),
        .I2(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .I1(Lat_Addr_11downto2[5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .I1(Lat_Addr_11downto2[5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165 
       (.I0(\Accum_i_reg[31]_5 [31]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [31]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_494_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .I1(Lat_Addr_11downto2[5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .I1(Lat_Addr_11downto2[5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_168 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_496_n_0 ),
        .I1(\Accum_i_reg[31]_8 [31]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [31]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_168_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169 
       (.I0(Lat_Addr_11downto2[9]),
        .I1(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_17 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[15]));
  LUT4 #(
    .INIT(16'h0010)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170 
       (.I0(Lat_Addr_11downto2[0]),
        .I1(Lat_Addr_11downto2[5]),
        .I2(Lat_Addr_11downto2[8]),
        .I3(Lat_Addr_11downto2[9]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_174 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[31]_11 ),
        .I2(\Accum_i_reg[31]_0 [31]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [31]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_174_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_175 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[31]_10 ),
        .I2(\Accum_i_reg[31] [31]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [31]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_175_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_176 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[31]_13 ),
        .I2(\Accum_i_reg[31]_2 [31]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [31]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_176_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_177 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[31]_12 ),
        .I2(\Accum_i_reg[31]_1 [31]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [31]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_177_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_179 
       (.I0(\Accum_i_reg[31]_5 [30]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [30]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_514_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_179_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_18 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[14]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_180 
       (.I0(\Accum_i_reg[31]_8 [30]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [30]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_515_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_180_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_184 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[30]_1 ),
        .I2(\Accum_i_reg[31]_0 [30]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [30]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_184_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_185 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[30]_0 ),
        .I2(\Accum_i_reg[31] [30]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [30]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_185_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_186 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[30]_3 ),
        .I2(\Accum_i_reg[31]_2 [30]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [30]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_186_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_187 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[30]_2 ),
        .I2(\Accum_i_reg[31]_1 [30]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [30]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_187_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_189 
       (.I0(\Accum_i_reg[31]_5 [29]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [29]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_527_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_189_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_19 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[13]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_190 
       (.I0(\Accum_i_reg[31]_8 [29]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [29]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_528_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_190_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_194 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[29]_1 ),
        .I2(\Accum_i_reg[31]_0 [29]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [29]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_194_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_195 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[29]_0 ),
        .I2(\Accum_i_reg[31] [29]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [29]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_195_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_196 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[29]_3 ),
        .I2(\Accum_i_reg[31]_2 [29]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [29]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_196_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_197 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[29]_2 ),
        .I2(\Accum_i_reg[31]_1 [29]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [29]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_197_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_199 
       (.I0(\Accum_i_reg[31]_5 [28]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [28]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_540_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_199_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_2 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[30]));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_20 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[12]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_200 
       (.I0(\Accum_i_reg[31]_8 [28]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [28]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_541_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_200_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_204 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[28]_1 ),
        .I2(\Accum_i_reg[31]_0 [28]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [28]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_204_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_205 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[28]_0 ),
        .I2(\Accum_i_reg[31] [28]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [28]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_205_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_206 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[28]_3 ),
        .I2(\Accum_i_reg[31]_2 [28]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [28]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_206_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_207 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[28]_2 ),
        .I2(\Accum_i_reg[31]_1 [28]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [28]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_207_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_209 
       (.I0(\Accum_i_reg[31]_5 [27]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [27]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_553_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_209_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_21 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[11]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_210 
       (.I0(\Accum_i_reg[31]_8 [27]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [27]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_554_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_210_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_214 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[27]_1 ),
        .I2(\Accum_i_reg[31]_0 [27]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [27]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_214_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_215 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[27]_0 ),
        .I2(\Accum_i_reg[31] [27]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [27]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_215_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_216 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[27]_3 ),
        .I2(\Accum_i_reg[31]_2 [27]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [27]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_216_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_217 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[27]_2 ),
        .I2(\Accum_i_reg[31]_1 [27]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [27]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_217_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_219 
       (.I0(\Accum_i_reg[31]_5 [26]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [26]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_566_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_219_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_22 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[10]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_220 
       (.I0(\Accum_i_reg[31]_8 [26]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [26]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_567_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_220_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_224 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[26]_1 ),
        .I2(\Accum_i_reg[31]_0 [26]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [26]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_224_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_225 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[26]_0 ),
        .I2(\Accum_i_reg[31] [26]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [26]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_225_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_226 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[26]_3 ),
        .I2(\Accum_i_reg[31]_2 [26]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [26]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_226_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_227 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[26]_2 ),
        .I2(\Accum_i_reg[31]_1 [26]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [26]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_227_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_229 
       (.I0(\Accum_i_reg[31]_5 [25]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [25]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_579_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_229_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_23 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[9]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_230 
       (.I0(\Accum_i_reg[31]_8 [25]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [25]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_580_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_230_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_234 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[25]_1 ),
        .I2(\Accum_i_reg[31]_0 [25]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [25]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_234_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_235 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[25]_0 ),
        .I2(\Accum_i_reg[31] [25]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [25]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_235_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_236 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[25]_3 ),
        .I2(\Accum_i_reg[31]_2 [25]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [25]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_236_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_237 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[25]_2 ),
        .I2(\Accum_i_reg[31]_1 [25]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [25]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_237_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_239 
       (.I0(\Accum_i_reg[31]_5 [24]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [24]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_592_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_239_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_24 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[8]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_240 
       (.I0(\Accum_i_reg[31]_8 [24]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [24]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_593_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_240_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_244 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[24]_1 ),
        .I2(\Accum_i_reg[31]_0 [24]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [24]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_244_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_245 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[24]_0 ),
        .I2(\Accum_i_reg[31] [24]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [24]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_245_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_246 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[24]_3 ),
        .I2(\Accum_i_reg[31]_2 [24]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [24]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_246_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_247 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[24]_2 ),
        .I2(\Accum_i_reg[31]_1 [24]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [24]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_247_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_249 
       (.I0(\Accum_i_reg[31]_5 [23]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [23]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_605_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_249_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_25 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[7]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_250 
       (.I0(\Accum_i_reg[31]_8 [23]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [23]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_606_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_250_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_254 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[23]_1 ),
        .I2(\Accum_i_reg[31]_0 [23]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [23]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_254_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_255 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[23]_0 ),
        .I2(\Accum_i_reg[31] [23]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [23]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_255_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_256 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[23]_3 ),
        .I2(\Accum_i_reg[31]_2 [23]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [23]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_256_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_257 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[23]_2 ),
        .I2(\Accum_i_reg[31]_1 [23]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [23]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_257_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_259 
       (.I0(\Accum_i_reg[31]_5 [22]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [22]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_618_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_259_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_26 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[6]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_260 
       (.I0(\Accum_i_reg[31]_8 [22]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [22]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_619_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_260_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_264 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[22]_1 ),
        .I2(\Accum_i_reg[31]_0 [22]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [22]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_264_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_265 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[22]_0 ),
        .I2(\Accum_i_reg[31] [22]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [22]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_265_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_266 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[22]_3 ),
        .I2(\Accum_i_reg[31]_2 [22]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [22]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_266_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_267 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[22]_2 ),
        .I2(\Accum_i_reg[31]_1 [22]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [22]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_267_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_269 
       (.I0(\Accum_i_reg[31]_5 [21]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [21]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_631_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_269_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_27 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[5]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_270 
       (.I0(\Accum_i_reg[31]_8 [21]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [21]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_632_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_270_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_274 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[21]_1 ),
        .I2(\Accum_i_reg[31]_0 [21]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [21]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_274_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_275 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[21]_0 ),
        .I2(\Accum_i_reg[31] [21]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [21]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_275_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_276 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[21]_3 ),
        .I2(\Accum_i_reg[31]_2 [21]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [21]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_276_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_277 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[21]_2 ),
        .I2(\Accum_i_reg[31]_1 [21]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [21]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_277_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_279 
       (.I0(\Accum_i_reg[31]_5 [20]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [20]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_644_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_279_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_28 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[4]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_280 
       (.I0(\Accum_i_reg[31]_8 [20]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [20]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_645_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_280_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_284 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[20]_1 ),
        .I2(\Accum_i_reg[31]_0 [20]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [20]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_284_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_285 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[20]_0 ),
        .I2(\Accum_i_reg[31] [20]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [20]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_285_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_286 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[20]_3 ),
        .I2(\Accum_i_reg[31]_2 [20]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [20]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_286_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_287 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[20]_2 ),
        .I2(\Accum_i_reg[31]_1 [20]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [20]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_287_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_289 
       (.I0(\Accum_i_reg[31]_5 [19]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [19]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_657_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_289_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_29 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[3]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_290 
       (.I0(\Accum_i_reg[31]_8 [19]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [19]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_658_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_290_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_294 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[19]_1 ),
        .I2(\Accum_i_reg[31]_0 [19]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [19]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_294_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_295 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[19]_0 ),
        .I2(\Accum_i_reg[31] [19]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [19]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_295_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_296 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[19]_3 ),
        .I2(\Accum_i_reg[31]_2 [19]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [19]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_296_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_297 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[19]_2 ),
        .I2(\Accum_i_reg[31]_1 [19]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [19]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_297_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_299 
       (.I0(\Accum_i_reg[31]_5 [18]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [18]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_670_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_299_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_3 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[29]));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_30 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[2]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_300 
       (.I0(\Accum_i_reg[31]_8 [18]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [18]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_671_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_300_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_304 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[18]_1 ),
        .I2(\Accum_i_reg[31]_0 [18]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [18]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_304_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_305 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[18]_0 ),
        .I2(\Accum_i_reg[31] [18]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [18]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_305_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_306 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[18]_3 ),
        .I2(\Accum_i_reg[31]_2 [18]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [18]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_306_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_307 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[18]_2 ),
        .I2(\Accum_i_reg[31]_1 [18]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [18]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_307_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_309 
       (.I0(\Accum_i_reg[31]_5 [17]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [17]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_683_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_309_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_31 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[1]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_310 
       (.I0(\Accum_i_reg[31]_8 [17]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [17]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_684_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_310_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_314 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[17]_1 ),
        .I2(\Accum_i_reg[31]_0 [17]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [17]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_314_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_315 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[17]_0 ),
        .I2(\Accum_i_reg[31] [17]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [17]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_315_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_316 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[17]_3 ),
        .I2(\Accum_i_reg[31]_2 [17]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [17]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_316_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_317 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[17]_2 ),
        .I2(\Accum_i_reg[31]_1 [17]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [17]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_317_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_319 
       (.I0(\Accum_i_reg[31]_5 [16]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [16]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_696_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_319_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_32 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[0]));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_320 
       (.I0(\Accum_i_reg[31]_8 [16]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [16]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_697_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_320_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_324 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[16]_1 ),
        .I2(\Accum_i_reg[31]_0 [16]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [16]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_324_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_325 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[16]_0 ),
        .I2(\Accum_i_reg[31] [16]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [16]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_325_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_326 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[16]_3 ),
        .I2(\Accum_i_reg[31]_2 [16]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [16]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_326_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_327 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[16]_2 ),
        .I2(\Accum_i_reg[31]_1 [16]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [16]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_327_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_329 
       (.I0(\Accum_i_reg[31]_5 [15]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [15]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_709_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_329_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [31]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [31]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_330 
       (.I0(\Accum_i_reg[31]_8 [15]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [15]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_710_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_330_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_334 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[15]_1 ),
        .I2(\Accum_i_reg[31]_0 [15]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [15]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_334_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_335 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[15]_0 ),
        .I2(\Accum_i_reg[31] [15]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [15]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_335_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_336 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[15]_3 ),
        .I2(\Accum_i_reg[31]_2 [15]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [15]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_336_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_337 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[15]_2 ),
        .I2(\Accum_i_reg[31]_1 [15]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [15]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_337_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_339 
       (.I0(\Accum_i_reg[31]_5 [14]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [14]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_722_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_339_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [31]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [31]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_168_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_340 
       (.I0(\Accum_i_reg[31]_8 [14]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [14]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_723_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_340_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_344 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[14]_1 ),
        .I2(\Accum_i_reg[31]_0 [14]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [14]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_344_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_345 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[14]_0 ),
        .I2(\Accum_i_reg[31] [14]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [14]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_345_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_346 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[14]_3 ),
        .I2(\Accum_i_reg[31]_2 [14]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [14]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_346_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_347 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[14]_2 ),
        .I2(\Accum_i_reg[31]_1 [14]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [14]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_347_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_349 
       (.I0(\Accum_i_reg[31]_5 [13]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [13]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_735_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_349_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[31]_3 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_3 ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_350 
       (.I0(\Accum_i_reg[31]_8 [13]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [13]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_736_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_350_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_354 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[13]_1 ),
        .I2(\Accum_i_reg[31]_0 [13]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [13]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_354_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_355 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[13]_0 ),
        .I2(\Accum_i_reg[31] [13]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [13]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_355_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_356 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[13]_3 ),
        .I2(\Accum_i_reg[31]_2 [13]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [13]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_356_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_357 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[13]_2 ),
        .I2(\Accum_i_reg[31]_1 [13]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [13]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_357_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_359 
       (.I0(\Accum_i_reg[31]_5 [12]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [12]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_748_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_359_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_174_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_175_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_176_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_177_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_360 
       (.I0(\Accum_i_reg[31]_8 [12]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [12]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_749_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_360_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_364 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[12]_1 ),
        .I2(\Accum_i_reg[31]_0 [12]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [12]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_364_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_365 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[12]_0 ),
        .I2(\Accum_i_reg[31] [12]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [12]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_365_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_366 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[12]_3 ),
        .I2(\Accum_i_reg[31]_2 [12]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [12]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_366_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_367 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[12]_2 ),
        .I2(\Accum_i_reg[31]_1 [12]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [12]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_367_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_369 
       (.I0(\Accum_i_reg[31]_5 [11]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [11]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_761_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_369_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37 
       (.I0(Lat_Addr_11downto2[0]),
        .I1(Lat_Addr_11downto2[8]),
        .I2(Lat_Addr_11downto2[9]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_370 
       (.I0(\Accum_i_reg[31]_8 [11]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [11]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_762_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_370_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_374 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[11]_1 ),
        .I2(\Accum_i_reg[31]_0 [11]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [11]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_374_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_375 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[11]_0 ),
        .I2(\Accum_i_reg[31] [11]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [11]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_375_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_376 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[11]_3 ),
        .I2(\Accum_i_reg[31]_2 [11]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [11]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_376_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_377 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[11]_2 ),
        .I2(\Accum_i_reg[31]_1 [11]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [11]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_377_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_379 
       (.I0(\Accum_i_reg[31]_5 [10]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [10]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_774_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_379_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [30]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [30]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_179_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_380 
       (.I0(\Accum_i_reg[31]_8 [10]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [10]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_775_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_380_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_384 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[10]_1 ),
        .I2(\Accum_i_reg[31]_0 [10]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [10]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_384_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_385 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[10]_0 ),
        .I2(\Accum_i_reg[31] [10]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [10]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_385_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_386 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[10]_3 ),
        .I2(\Accum_i_reg[31]_2 [10]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [10]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_386_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_387 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[10]_2 ),
        .I2(\Accum_i_reg[31]_1 [10]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [10]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_387_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_389 
       (.I0(\Accum_i_reg[31]_5 [9]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [9]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_787_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_389_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [30]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [30]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_180_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_390 
       (.I0(\Accum_i_reg[31]_8 [9]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [9]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_788_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_390_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_394 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[9]_1 ),
        .I2(\Accum_i_reg[31]_0 [9]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [9]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_394_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_395 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[9]_0 ),
        .I2(\Accum_i_reg[31] [9]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [9]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_395_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_396 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[9]_3 ),
        .I2(\Accum_i_reg[31]_2 [9]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [9]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_396_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_397 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[9]_2 ),
        .I2(\Accum_i_reg[31]_1 [9]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [9]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_397_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_399 
       (.I0(\Accum_i_reg[31]_5 [8]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [8]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_800_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_399_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_4 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[28]));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[30] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_400 
       (.I0(\Accum_i_reg[31]_8 [8]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [8]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_801_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_400_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_404 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[8]_1 ),
        .I2(\Accum_i_reg[31]_0 [8]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [8]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_404_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_405 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[8]_0 ),
        .I2(\Accum_i_reg[31] [8]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [8]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_405_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_406 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[8]_3 ),
        .I2(\Accum_i_reg[31]_2 [8]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [8]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_406_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_407 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[8]_2 ),
        .I2(\Accum_i_reg[31]_1 [8]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [8]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_407_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_409 
       (.I0(\Accum_i_reg[31]_5 [7]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [7]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_813_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_409_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_184_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_185_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_186_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_187_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_410 
       (.I0(\Accum_i_reg[31]_8 [7]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [7]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_814_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_410_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_414 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[7]_1 ),
        .I2(\Accum_i_reg[31]_0 [7]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [7]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_414_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_415 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[7]_0 ),
        .I2(\Accum_i_reg[31] [7]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [7]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_415_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_416 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[7]_3 ),
        .I2(\Accum_i_reg[31]_2 [7]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [7]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_416_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_417 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[7]_2 ),
        .I2(\Accum_i_reg[31]_1 [7]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [7]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_417_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_419 
       (.I0(\Accum_i_reg[31]_5 [6]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [6]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_826_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_419_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [29]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [29]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_189_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_420 
       (.I0(\Accum_i_reg[31]_8 [6]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [6]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_827_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_420_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_424 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[6]_1 ),
        .I2(\Accum_i_reg[31]_0 [6]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [6]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_424_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_425 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[6]_0 ),
        .I2(\Accum_i_reg[31] [6]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [6]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_425_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_426 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[6]_3 ),
        .I2(\Accum_i_reg[31]_2 [6]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [6]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_426_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_427 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[6]_2 ),
        .I2(\Accum_i_reg[31]_1 [6]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [6]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_427_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_429 
       (.I0(\Accum_i_reg[31]_5 [5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [5]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_839_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_429_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [29]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [29]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_190_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_430 
       (.I0(\Accum_i_reg[31]_8 [5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [5]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_840_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_430_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_434 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[5]_1 ),
        .I2(\Accum_i_reg[31]_0 [5]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [5]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_434_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_435 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[5]_0 ),
        .I2(\Accum_i_reg[31] [5]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [5]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_435_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_436 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[5]_3 ),
        .I2(\Accum_i_reg[31]_2 [5]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [5]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_436_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_437 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[5]_2 ),
        .I2(\Accum_i_reg[31]_1 [5]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [5]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_437_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_439 
       (.I0(\Accum_i_reg[31]_5 [4]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_852_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_439_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[29] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_440 
       (.I0(\Accum_i_reg[31]_8 [4]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_853_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_440_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_444 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[4]_1 ),
        .I2(\Accum_i_reg[31]_0 [4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [4]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_444_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_445 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[4]_0 ),
        .I2(\Accum_i_reg[31] [4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [4]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_445_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_446 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[4]_3 ),
        .I2(\Accum_i_reg[31]_2 [4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [4]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_446_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_447 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[4]_2 ),
        .I2(\Accum_i_reg[31]_1 [4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [4]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_447_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_449 
       (.I0(\Accum_i_reg[31]_5 [3]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [3]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_865_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_449_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_194_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_195_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_196_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_197_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_2 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_450 
       (.I0(\Accum_i_reg[31]_8 [3]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [3]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_866_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_450_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_454 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[3]_1 ),
        .I2(\Accum_i_reg[31]_0 [3]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_454_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_455 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[3]_0 ),
        .I2(\Accum_i_reg[31] [3]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_455_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_456 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[3]_3 ),
        .I2(\Accum_i_reg[31]_2 [3]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_456_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_457 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[3]_2 ),
        .I2(\Accum_i_reg[31]_1 [3]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_457_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_459 
       (.I0(\Accum_i_reg[31]_5 [2]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [2]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_878_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_459_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [28]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [28]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_199_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_460 
       (.I0(\Accum_i_reg[31]_8 [2]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [2]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_879_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_460_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_464 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[2]_1 ),
        .I2(\Accum_i_reg[31]_0 [2]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [2]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_464_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_465 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[2]_0 ),
        .I2(\Accum_i_reg[31] [2]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [2]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_465_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_466 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[2]_3 ),
        .I2(\Accum_i_reg[31]_2 [2]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [2]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_466_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_467 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[2]_2 ),
        .I2(\Accum_i_reg[31]_1 [2]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [2]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_467_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_469 
       (.I0(\Accum_i_reg[31]_5 [1]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [1]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_891_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_469_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [28]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [28]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_200_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_470 
       (.I0(\Accum_i_reg[31]_8 [1]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [1]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_892_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_470_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_474 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[1]_1 ),
        .I2(\Accum_i_reg[31]_0 [1]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [1]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_474_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_475 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[1]_0 ),
        .I2(\Accum_i_reg[31] [1]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [1]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_475_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_476 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[1]_3 ),
        .I2(\Accum_i_reg[31]_2 [1]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [1]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_476_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_477 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[1]_2 ),
        .I2(\Accum_i_reg[31]_1 [1]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [1]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_477_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_479 
       (.I0(\Accum_i_reg[31]_5 [0]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6 [0]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_904_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_479_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[28] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_480 
       (.I0(\Accum_i_reg[31]_8 [0]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9 [0]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_905_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_480_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_484 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ),
        .I1(\Accum_i_reg[0]_1 ),
        .I2(\Accum_i_reg[31]_0 [0]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0 [0]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_484_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_485 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ),
        .I1(\Accum_i_reg[0]_0 ),
        .I2(\Accum_i_reg[31] [0]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31] [0]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_485_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_486 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I1(\Accum_i_reg[0]_3 ),
        .I2(\Accum_i_reg[31]_2 [0]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2 [0]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_486_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_487 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ),
        .I1(\Accum_i_reg[0]_2 ),
        .I2(\Accum_i_reg[31]_1 [0]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I4(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1 [0]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_487_n_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489 
       (.I0(Lat_Addr_11downto2[0]),
        .I1(Lat_Addr_11downto2[8]),
        .I2(Lat_Addr_11downto2[9]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_204_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_205_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_206_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_207_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_3 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_490 
       (.I0(Lat_Addr_11downto2[7]),
        .I1(Lat_Addr_11downto2[6]),
        .I2(Lat_Addr_11downto2[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_491 
       (.I0(Lat_Addr_11downto2[6]),
        .I1(Lat_Addr_11downto2[7]),
        .I2(Lat_Addr_11downto2[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_494 
       (.I0(\Accum_i_reg[31]_6 [31]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [31]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_494_n_0 ));
  LUT3 #(
    .INIT(8'h2F)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495 
       (.I0(Lat_Addr_11downto2[8]),
        .I1(Lat_Addr_11downto2[9]),
        .I2(Lat_Addr_11downto2[0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_496 
       (.I0(\Accum_i_reg[31]_9 [31]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [31]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_496_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_498 
       (.I0(Lat_Addr_11downto2[6]),
        .I1(Lat_Addr_11downto2[7]),
        .I2(Lat_Addr_11downto2[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_499 
       (.I0(Lat_Addr_11downto2[7]),
        .I1(Lat_Addr_11downto2[6]),
        .I2(Lat_Addr_11downto2[3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_5 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[27]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [27]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [27]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_209_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504 
       (.I0(Q[0]),
        .I1(Lat_Addr_11downto2[5]),
        .I2(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [27]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [27]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_210_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_514 
       (.I0(\Accum_i_reg[31]_6 [30]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [30]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_514_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_515 
       (.I0(\Accum_i_reg[31]_9 [30]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [30]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_515_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[27] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_527 
       (.I0(\Accum_i_reg[31]_6 [29]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [29]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_527_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_528 
       (.I0(\Accum_i_reg[31]_9 [29]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [29]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_528_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_214_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_215_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_216_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_217_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_4 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [26]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [26]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_219_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_540 
       (.I0(\Accum_i_reg[31]_6 [28]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [28]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_540_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_541 
       (.I0(\Accum_i_reg[31]_9 [28]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [28]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_541_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [26]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [26]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_220_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_553 
       (.I0(\Accum_i_reg[31]_6 [27]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [27]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_553_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_554 
       (.I0(\Accum_i_reg[31]_9 [27]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [27]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_554_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[26] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_566 
       (.I0(\Accum_i_reg[31]_6 [26]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [26]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_566_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_567 
       (.I0(\Accum_i_reg[31]_9 [26]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [26]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_567_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_224_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_225_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_226_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_227_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_5 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_579 
       (.I0(\Accum_i_reg[31]_6 [25]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [25]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_579_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [25]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [25]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_229_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_580 
       (.I0(\Accum_i_reg[31]_9 [25]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [25]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_580_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [25]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [25]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_230_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_592 
       (.I0(\Accum_i_reg[31]_6 [24]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [24]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_592_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_593 
       (.I0(\Accum_i_reg[31]_9 [24]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [24]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_593_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_6 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[26]));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[25] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_605 
       (.I0(\Accum_i_reg[31]_6 [23]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [23]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_605_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_606 
       (.I0(\Accum_i_reg[31]_9 [23]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [23]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_606_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_234_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_235_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_236_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_237_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_6 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_618 
       (.I0(\Accum_i_reg[31]_6 [22]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [22]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_618_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_619 
       (.I0(\Accum_i_reg[31]_9 [22]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [22]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_619_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [24]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [24]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_239_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [24]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [24]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_240_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_631 
       (.I0(\Accum_i_reg[31]_6 [21]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [21]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_631_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_632 
       (.I0(\Accum_i_reg[31]_9 [21]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [21]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_632_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[24] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_644 
       (.I0(\Accum_i_reg[31]_6 [20]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [20]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_644_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_645 
       (.I0(\Accum_i_reg[31]_9 [20]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [20]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_645_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_244_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_245_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_246_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_247_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_7 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_657 
       (.I0(\Accum_i_reg[31]_6 [19]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [19]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_657_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_658 
       (.I0(\Accum_i_reg[31]_9 [19]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [19]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_658_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [23]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [23]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_249_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [23]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [23]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_250_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_670 
       (.I0(\Accum_i_reg[31]_6 [18]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [18]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_670_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_671 
       (.I0(\Accum_i_reg[31]_9 [18]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [18]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_671_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[23] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_683 
       (.I0(\Accum_i_reg[31]_6 [17]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [17]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_683_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_684 
       (.I0(\Accum_i_reg[31]_9 [17]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [17]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_684_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_254_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_255_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_256_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_257_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_8 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_696 
       (.I0(\Accum_i_reg[31]_6 [16]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [16]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_696_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_697 
       (.I0(\Accum_i_reg[31]_9 [16]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [16]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_697_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_7 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[25]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [22]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [22]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_259_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_709 
       (.I0(\Accum_i_reg[31]_6 [15]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [15]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_709_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [22]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [22]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_260_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_710 
       (.I0(\Accum_i_reg[31]_9 [15]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [15]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_710_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[22] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_722 
       (.I0(\Accum_i_reg[31]_6 [14]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [14]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_722_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_723 
       (.I0(\Accum_i_reg[31]_9 [14]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [14]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_723_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_264_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_265_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_266_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_267_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_9 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_735 
       (.I0(\Accum_i_reg[31]_6 [13]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [13]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_735_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_736 
       (.I0(\Accum_i_reg[31]_9 [13]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [13]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_736_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [21]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [21]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_269_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_748 
       (.I0(\Accum_i_reg[31]_6 [12]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [12]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_748_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_749 
       (.I0(\Accum_i_reg[31]_9 [12]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [12]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_749_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [21]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [21]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_270_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[21] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_761 
       (.I0(\Accum_i_reg[31]_6 [11]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [11]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_761_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_762 
       (.I0(\Accum_i_reg[31]_9 [11]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [11]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_762_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_274_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_275_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_276_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_277_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_10 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_774 
       (.I0(\Accum_i_reg[31]_6 [10]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [10]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_774_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_775 
       (.I0(\Accum_i_reg[31]_9 [10]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [10]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_775_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [20]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [20]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_279_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_787 
       (.I0(\Accum_i_reg[31]_6 [9]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [9]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_787_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_788 
       (.I0(\Accum_i_reg[31]_9 [9]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [9]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_788_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [20]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [20]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_280_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_8 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[24]));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[20] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_800 
       (.I0(\Accum_i_reg[31]_6 [8]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [8]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_800_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_801 
       (.I0(\Accum_i_reg[31]_9 [8]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [8]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_801_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_284_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_285_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_286_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_287_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_11 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_813 
       (.I0(\Accum_i_reg[31]_6 [7]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [7]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_813_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_814 
       (.I0(\Accum_i_reg[31]_9 [7]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [7]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_814_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [19]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [19]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_289_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_826 
       (.I0(\Accum_i_reg[31]_6 [6]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [6]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_826_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_827 
       (.I0(\Accum_i_reg[31]_9 [6]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [6]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_827_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [19]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [19]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_290_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_839 
       (.I0(\Accum_i_reg[31]_6 [5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [5]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_839_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[19] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_840 
       (.I0(\Accum_i_reg[31]_9 [5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [5]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_840_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_294_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_295_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_296_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_297_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_12 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_852 
       (.I0(\Accum_i_reg[31]_6 [4]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [4]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_852_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_853 
       (.I0(\Accum_i_reg[31]_9 [4]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [4]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_853_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [18]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [18]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_299_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_865 
       (.I0(\Accum_i_reg[31]_6 [3]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [3]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_865_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_866 
       (.I0(\Accum_i_reg[31]_9 [3]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [3]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_866_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [18]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [18]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_300_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_878 
       (.I0(\Accum_i_reg[31]_6 [2]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [2]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_878_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_879 
       (.I0(\Accum_i_reg[31]_9 [2]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [2]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_879_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[18] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_304_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_305_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_306_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_307_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_13 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_891 
       (.I0(\Accum_i_reg[31]_6 [1]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [1]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_891_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_892 
       (.I0(\Accum_i_reg[31]_9 [1]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [1]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_892_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBABBBA)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_9 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0 ),
        .I1(Lat_Addr_11downto2[1]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .O(Metric_Ram_Data_In[23]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [17]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [17]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_309_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_904 
       (.I0(\Accum_i_reg[31]_6 [0]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7 [0]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_904_n_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_905 
       (.I0(\Accum_i_reg[31]_9 [0]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10 [0]),
        .I3(Lat_Addr_11downto2[5]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_905_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [17]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [17]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_310_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[17] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_314_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_315_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_316_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_317_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_14 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [16]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [16]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_319_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [16]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [16]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_320_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AA88)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I1(\Accum_i_reg[16] ),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16] ),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFC)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97 
       (.I0(Lat_Addr_11downto2[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_324_n_0 ),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_325_n_0 ),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_326_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_327_n_0 ),
        .I5(\Lat_Addr_11downto2_CDC_reg[2]_15 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I2(\Accum_i_reg[31]_4 [15]),
        .I3(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5 [15]),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_329_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFF888)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(\Accum_i_reg[31]_7 [15]),
        .I2(\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8 [15]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I4(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_330_n_0 ),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99_n_0 ));
  FDRE \GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg_0 ),
        .Q(\s_level_out_bus_d1_cdc_to_reg[2] [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg_0 ),
        .Q(\s_level_out_bus_d1_cdc_to_reg[2] [1]),
        .R(s_level_out_bus_d6));
  FDSE \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0 ),
        .Q(\s_level_out_bus_d1_cdc_to_reg[2] [2]),
        .S(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[0]),
        .Q(\IP2Bus_Data_reg[31]_0 [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[10]),
        .Q(\IP2Bus_Data_reg[31]_0 [10]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[11]),
        .Q(\IP2Bus_Data_reg[31]_0 [11]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[12]),
        .Q(\IP2Bus_Data_reg[31]_0 [12]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[13]),
        .Q(\IP2Bus_Data_reg[31]_0 [13]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[14]),
        .Q(\IP2Bus_Data_reg[31]_0 [14]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[15]),
        .Q(\IP2Bus_Data_reg[31]_0 [15]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[16] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[16]),
        .Q(\IP2Bus_Data_reg[31]_0 [16]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[17] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[17]),
        .Q(\IP2Bus_Data_reg[31]_0 [17]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[18] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[18]),
        .Q(\IP2Bus_Data_reg[31]_0 [18]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[19] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[19]),
        .Q(\IP2Bus_Data_reg[31]_0 [19]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[1]),
        .Q(\IP2Bus_Data_reg[31]_0 [1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[20] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[20]),
        .Q(\IP2Bus_Data_reg[31]_0 [20]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[21] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[21]),
        .Q(\IP2Bus_Data_reg[31]_0 [21]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[22] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[22]),
        .Q(\IP2Bus_Data_reg[31]_0 [22]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[23] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[23]),
        .Q(\IP2Bus_Data_reg[31]_0 [23]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[24] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[24]),
        .Q(\IP2Bus_Data_reg[31]_0 [24]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[25] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[25]),
        .Q(\IP2Bus_Data_reg[31]_0 [25]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[26] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[26]),
        .Q(\IP2Bus_Data_reg[31]_0 [26]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[27] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[27]),
        .Q(\IP2Bus_Data_reg[31]_0 [27]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[28] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[28]),
        .Q(\IP2Bus_Data_reg[31]_0 [28]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[29] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[29]),
        .Q(\IP2Bus_Data_reg[31]_0 [29]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[2]),
        .Q(\IP2Bus_Data_reg[31]_0 [2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[30] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[30]),
        .Q(\IP2Bus_Data_reg[31]_0 [30]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[31]),
        .Q(\IP2Bus_Data_reg[31]_0 [31]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[3]),
        .Q(\IP2Bus_Data_reg[31]_0 [3]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[4]),
        .Q(\IP2Bus_Data_reg[31]_0 [4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[5]),
        .Q(\IP2Bus_Data_reg[31]_0 [5]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[6]),
        .Q(\IP2Bus_Data_reg[31]_0 [6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[7]),
        .Q(\IP2Bus_Data_reg[31]_0 [7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[8]),
        .Q(\IP2Bus_Data_reg[31]_0 [8]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[0]_0 ),
        .D(s_axi_wdata[9]),
        .Q(\IP2Bus_Data_reg[31]_0 [9]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Reg_Rd_First_reg 
       (.C(s_axi_aclk),
        .CE(E),
        .D(E),
        .Q(Sample_Reg_Rd_First),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[0]),
        .Q(Sample_Time_Diff_Reg[0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[10]),
        .Q(Sample_Time_Diff_Reg[10]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[11]),
        .Q(Sample_Time_Diff_Reg[11]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[12]),
        .Q(Sample_Time_Diff_Reg[12]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[13]),
        .Q(Sample_Time_Diff_Reg[13]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[14]),
        .Q(Sample_Time_Diff_Reg[14]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[15]),
        .Q(Sample_Time_Diff_Reg[15]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[16]),
        .Q(Sample_Time_Diff_Reg[16]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[17]),
        .Q(Sample_Time_Diff_Reg[17]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[18]),
        .Q(Sample_Time_Diff_Reg[18]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[19]),
        .Q(Sample_Time_Diff_Reg[19]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[1]),
        .Q(Sample_Time_Diff_Reg[1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[20]),
        .Q(Sample_Time_Diff_Reg[20]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[21]),
        .Q(Sample_Time_Diff_Reg[21]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[22]),
        .Q(Sample_Time_Diff_Reg[22]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[23]),
        .Q(Sample_Time_Diff_Reg[23]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[24]),
        .Q(Sample_Time_Diff_Reg[24]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[25]),
        .Q(Sample_Time_Diff_Reg[25]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[26]),
        .Q(Sample_Time_Diff_Reg[26]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[27]),
        .Q(Sample_Time_Diff_Reg[27]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[28]),
        .Q(Sample_Time_Diff_Reg[28]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[29]),
        .Q(Sample_Time_Diff_Reg[29]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[2]),
        .Q(Sample_Time_Diff_Reg[2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[30]),
        .Q(Sample_Time_Diff_Reg[30]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[31]),
        .Q(Sample_Time_Diff_Reg[31]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[3]),
        .Q(Sample_Time_Diff_Reg[3]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[4]),
        .Q(Sample_Time_Diff_Reg[4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[5]),
        .Q(Sample_Time_Diff_Reg[5]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[6]),
        .Q(Sample_Time_Diff_Reg[6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[7]),
        .Q(Sample_Time_Diff_Reg[7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[8]),
        .Q(Sample_Time_Diff_Reg[8]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(A[9]),
        .Q(Sample_Time_Diff_Reg[9]),
        .R(s_level_out_bus_d6));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter \GEN_SAMPLE_PROFILE.sample_reg_counter_inst 
       (.E(Sample_Reg_Rd_First),
        .Q(A),
        .SR(s_level_out_bus_d6),
        .s_axi_aclk(s_axi_aclk));
  (* equivalent_register_removal = "no" *) 
  FDRE \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Lat_Sample_Reg_Rd_En_d2),
        .Q(Lat_Sample_Reg_Rd_En_d3),
        .R(core_aresetn_0));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized4 \GEN_SAMPLE_REG_ASYNC.sample_reg_read_inst 
       (.\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] (\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0] ),
        .Lat_Sample_Reg_Rd_En(Lat_Sample_Reg_Rd_En),
        .Lat_Sample_Reg_Rd_En_d3(Lat_Sample_Reg_Rd_En_d3),
        .SR(SR),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .capture_event_sync(capture_event_sync),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .core_aresetn_0(core_aresetn_0),
        .out(Lat_Sample_Reg_Rd_En_d2),
        .\s_level_out_bus_d4_reg[1] (out),
        .\s_level_out_bus_d4_reg[2] (\s_level_out_bus_d4_reg[2] ));
  FDRE Global_Intr_En_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Global_Intr_En_reg_0),
        .Q(Global_Intr_En),
        .R(s_level_out_bus_d6));
  FDRE IP2Bus_DataValid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RValid),
        .Q(\IP2Bus_Data_sampled_reg[31] ),
        .R(s_level_out_bus_d6));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \IP2Bus_Data[0]_i_2 
       (.I0(Lat_Addr_3downto0_is_0xC),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[0]),
        .I3(\s_level_out_bus_d1_cdc_to_reg[2] [0]),
        .I4(Lat_Addr_3downto0_is_0x4),
        .I5(\IP2Bus_Data_reg[31]_0 [0]),
        .O(\IP2Bus_Data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFFCFFFF)) 
    \IP2Bus_Data[0]_i_3 
       (.I0(Metric_ram_Out_Reg_CDCR[0]),
        .I1(Lat_Status_Reg_Set_Rd_En),
        .I2(\IP2Bus_Data[0]_i_5_n_0 ),
        .I3(\IP2Bus_Data[0]_i_6_n_0 ),
        .I4(\Trace_ctrl_reg_reg_n_0_[0] ),
        .I5(IP2Bus_Data1),
        .O(\IP2Bus_Data[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[0]_i_5 
       (.I0(Lat_Control_Set_Rd_En),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hFF01)) 
    \IP2Bus_Data[0]_i_6 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I2(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .I3(Lat_Event_Log_Set_Rd_En),
        .O(\IP2Bus_Data[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \IP2Bus_Data[0]_i_7 
       (.I0(D[0]),
        .I1(Lat_Intr_Reg_GIE_Rd_En),
        .I2(Lat_Intr_Reg_Set_Rd_En),
        .I3(Global_Intr_En),
        .I4(Lat_Control_Set_Rd_En),
        .O(\IP2Bus_Data[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[10]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [10]),
        .I1(Sample_Time_Diff_Reg[10]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[10]_i_3 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[10] ),
        .I3(Metric_ram_Out_Reg_CDCR[10]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[12]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [12]),
        .I1(Sample_Time_Diff_Reg[12]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[12]_i_3 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[12] ),
        .I3(Metric_ram_Out_Reg_CDCR[12]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[13]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [13]),
        .I1(Sample_Time_Diff_Reg[13]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[13]_i_3 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[13] ),
        .I3(Metric_ram_Out_Reg_CDCR[13]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[14]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [14]),
        .I1(Sample_Time_Diff_Reg[14]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[14]_i_3 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[14] ),
        .I3(Metric_ram_Out_Reg_CDCR[14]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[16]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [16]),
        .I1(Sample_Time_Diff_Reg[16]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[16]_i_3 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[16] ),
        .I3(Metric_ram_Out_Reg_CDCR[16]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[17]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [17]),
        .I1(Sample_Time_Diff_Reg[17]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[17]_i_3 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[17] ),
        .I3(Metric_ram_Out_Reg_CDCR[17]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[18]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [18]),
        .I1(Sample_Time_Diff_Reg[18]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[18]_i_3 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[18] ),
        .I3(Metric_ram_Out_Reg_CDCR[18]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \IP2Bus_Data[1]_i_3 
       (.I0(Lat_Addr_3downto0_is_0xC),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[1]),
        .I3(\s_level_out_bus_d1_cdc_to_reg[2] [1]),
        .I4(Lat_Addr_3downto0_is_0x4),
        .I5(\IP2Bus_Data_reg[31]_0 [1]),
        .O(\IP2Bus_Data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4044400040004000)) 
    \IP2Bus_Data[1]_i_4 
       (.I0(Lat_Intr_Reg_GIE_Rd_En),
        .I1(\IP2Bus_Data[1]_i_6_n_0 ),
        .I2(\IER_reg[0] ),
        .I3(Lat_Intr_Reg_IER_Rd_En),
        .I4(Intr_Reg_ISR[0]),
        .I5(Lat_Intr_Reg_ISR_Rd_En),
        .O(\IP2Bus_Data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A000C0000)) 
    \IP2Bus_Data[1]_i_5 
       (.I0(Metric_ram_Out_Reg_CDCR[1]),
        .I1(\Trace_ctrl_reg_reg_n_0_[1] ),
        .I2(Lat_Event_Log_Set_Rd_En),
        .I3(Lat_Status_Reg_Set_Rd_En),
        .I4(Lat_Trace_Filter_Rd_En),
        .I5(IP2Bus_Data1),
        .O(\IP2Bus_Data[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \IP2Bus_Data[1]_i_6 
       (.I0(Lat_Intr_Reg_Set_Rd_En),
        .I1(Lat_Control_Set_Rd_En),
        .I2(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[20]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [20]),
        .I1(Sample_Time_Diff_Reg[20]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[20]_i_3 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[20] ),
        .I3(Metric_ram_Out_Reg_CDCR[20]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[21]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [21]),
        .I1(Sample_Time_Diff_Reg[21]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[21]_i_3 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[21] ),
        .I3(Metric_ram_Out_Reg_CDCR[21]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[22]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [22]),
        .I1(Sample_Time_Diff_Reg[22]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[22]_i_3 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[22] ),
        .I3(Metric_ram_Out_Reg_CDCR[22]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[24]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [24]),
        .I1(Sample_Time_Diff_Reg[24]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[24]_i_3 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[24] ),
        .I3(Metric_ram_Out_Reg_CDCR[24]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[25]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [25]),
        .I1(Sample_Time_Diff_Reg[25]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[25]_i_3 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[25] ),
        .I3(Metric_ram_Out_Reg_CDCR[25]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[26]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [26]),
        .I1(Sample_Time_Diff_Reg[26]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[26]_i_3 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[26] ),
        .I3(Metric_ram_Out_Reg_CDCR[26]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[28]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [28]),
        .I1(Sample_Time_Diff_Reg[28]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[28]_i_3 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[28] ),
        .I3(Metric_ram_Out_Reg_CDCR[28]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[29]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [29]),
        .I1(Sample_Time_Diff_Reg[29]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[29]_i_3 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[29] ),
        .I3(Metric_ram_Out_Reg_CDCR[29]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044044000)) 
    \IP2Bus_Data[2]_i_3 
       (.I0(Lat_Status_Reg_Set_Rd_En),
        .I1(\IP2Bus_Data[2]_i_6_n_0 ),
        .I2(IP2Bus_Data1),
        .I3(Metric_ram_Out_Reg_CDCR[2]),
        .I4(\Trace_ctrl_reg_reg_n_0_[2] ),
        .I5(\IP2Bus_Data[0]_i_6_n_0 ),
        .O(\IP2Bus_Data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \IP2Bus_Data[2]_i_4 
       (.I0(Intr_Reg_ISR[1]),
        .I1(Lat_Intr_Reg_GIE_Rd_En),
        .I2(Lat_Intr_Reg_ISR_Rd_En),
        .I3(Lat_Intr_Reg_IER_Rd_En),
        .I4(\IP2Bus_Data[2]_i_7_n_0 ),
        .I5(Lat_Intr_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[2]_i_6 
       (.I0(Lat_Control_Set_Rd_En),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(Lat_Intr_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[2]_i_7 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Control_Set_Rd_En),
        .O(\IP2Bus_Data[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[30]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [30]),
        .I1(Sample_Time_Diff_Reg[30]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \IP2Bus_Data[30]_i_3 
       (.I0(Lat_Control_Set_Rd_En),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(Lat_Status_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[30]_i_4 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[30] ),
        .I3(Metric_ram_Out_Reg_CDCR[30]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \IP2Bus_Data[30]_i_5 
       (.I0(Lat_Control_Set_Rd_En),
        .I1(Lat_Intr_Reg_Set_Rd_En),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(Lat_Status_Reg_FOC_Rd_En),
        .I4(Lat_Status_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \IP2Bus_Data[31]_i_3 
       (.I0(Lat_Addr_3downto0_is_0xC),
        .I1(Lat_Addr_3downto0_is_0x4),
        .I2(Lat_Addr_3downto0_is_0x8),
        .I3(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \IP2Bus_Data[31]_i_5 
       (.I0(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .I1(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I2(Lat_Trace_Filter_Rd_En),
        .O(\IP2Bus_Data[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hFF01)) 
    \IP2Bus_Data[31]_i_6 
       (.I0(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I1(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .I2(Lat_Trace_Filter_Rd_En),
        .I3(Lat_Event_Log_Set_Rd_En),
        .O(\IP2Bus_Data[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA808080)) 
    \IP2Bus_Data[4]_i_2 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x4),
        .I2(\IP2Bus_Data_reg[31]_0 [4]),
        .I3(Sample_Time_Diff_Reg[4]),
        .I4(\IP2Bus_Data[6]_i_6_n_0 ),
        .I5(\IP2Bus_Data[4]_i_5_n_0 ),
        .O(\IP2Bus_Data[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \IP2Bus_Data[4]_i_5 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Control_Set_Rd_En),
        .I2(Wr_Lat_Start),
        .O(\IP2Bus_Data[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hAA0CAA00)) 
    \IP2Bus_Data[4]_i_6 
       (.I0(\IP2Bus_Data_reg[31]_0 [4]),
        .I1(Sample_Time_Diff_Reg[4]),
        .I2(Lat_Addr_3downto0_is_0x8),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0xC),
        .O(\IP2Bus_Data[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA808080)) 
    \IP2Bus_Data[5]_i_2 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x4),
        .I2(\IP2Bus_Data_reg[31]_0 [5]),
        .I3(Sample_Time_Diff_Reg[5]),
        .I4(\IP2Bus_Data[6]_i_6_n_0 ),
        .I5(\IP2Bus_Data[5]_i_5_n_0 ),
        .O(\IP2Bus_Data[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \IP2Bus_Data[5]_i_5 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Control_Set_Rd_En),
        .I2(Wr_Lat_End),
        .O(\IP2Bus_Data[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA0CAA00)) 
    \IP2Bus_Data[5]_i_6 
       (.I0(\IP2Bus_Data_reg[31]_0 [5]),
        .I1(Sample_Time_Diff_Reg[5]),
        .I2(Lat_Addr_3downto0_is_0x8),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0xC),
        .O(\IP2Bus_Data[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \IP2Bus_Data[6]_i_2 
       (.I0(Lat_Event_Log_Set_Rd_En),
        .I1(Lat_Status_Reg_Set_Rd_En),
        .I2(Lat_Trace_Filter_Rd_En),
        .I3(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I4(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA808080)) 
    \IP2Bus_Data[6]_i_3 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Addr_3downto0_is_0x4),
        .I2(\IP2Bus_Data_reg[31]_0 [6]),
        .I3(Sample_Time_Diff_Reg[6]),
        .I4(\IP2Bus_Data[6]_i_6_n_0 ),
        .I5(\IP2Bus_Data[6]_i_7_n_0 ),
        .O(\IP2Bus_Data[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \IP2Bus_Data[6]_i_6 
       (.I0(Lat_Addr_3downto0_is_0x8),
        .I1(Lat_Addr_3downto0_is_0x4),
        .I2(Lat_Addr_3downto0_is_0xC),
        .O(\IP2Bus_Data[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \IP2Bus_Data[6]_i_7 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(Lat_Control_Set_Rd_En),
        .I2(Rd_Lat_Start),
        .O(\IP2Bus_Data[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[6]_i_8 
       (.I0(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I1(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(IP2Bus_Data1));
  LUT5 #(
    .INIT(32'hAA0CAA00)) 
    \IP2Bus_Data[6]_i_9 
       (.I0(\IP2Bus_Data_reg[31]_0 [6]),
        .I1(Sample_Time_Diff_Reg[6]),
        .I2(Lat_Addr_3downto0_is_0x8),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0xC),
        .O(\IP2Bus_Data[6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAA0CAA00)) 
    \IP2Bus_Data[7]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [7]),
        .I1(Sample_Time_Diff_Reg[7]),
        .I2(Lat_Addr_3downto0_is_0x8),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0xC),
        .O(\IP2Bus_Data[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hDDDDDDCF)) 
    \IP2Bus_Data[7]_i_4 
       (.I0(Metric_ram_Out_Reg_CDCR[7]),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(Lat_Trace_Filter_Rd_En),
        .I3(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[8]_i_2 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[8] ),
        .I3(Metric_ram_Out_Reg_CDCR[8]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \IP2Bus_Data[8]_i_3 
       (.I0(Lat_Addr_3downto0_is_0xC),
        .I1(Lat_Addr_3downto0_is_0x8),
        .I2(Sample_Time_Diff_Reg[8]),
        .I3(\s_level_out_bus_d1_cdc_to_reg[2] [2]),
        .I4(Lat_Addr_3downto0_is_0x4),
        .I5(\IP2Bus_Data_reg[31]_0 [8]),
        .O(\IP2Bus_Data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AAC000000000)) 
    \IP2Bus_Data[9]_i_2 
       (.I0(\IP2Bus_Data_reg[31]_0 [9]),
        .I1(Sample_Time_Diff_Reg[9]),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(Lat_Addr_3downto0_is_0x4),
        .I4(Lat_Addr_3downto0_is_0x8),
        .I5(Lat_Sample_Interval_Rd_En),
        .O(\IP2Bus_Data[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFCCFFCCFFDFDF)) 
    \IP2Bus_Data[9]_i_3 
       (.I0(Lat_Trace_Filter_Rd_En),
        .I1(Lat_Event_Log_Set_Rd_En),
        .I2(\Trace_ctrl_reg_reg_n_0_[9] ),
        .I3(Metric_ram_Out_Reg_CDCR[9]),
        .I4(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I5(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[9]_i_3_n_0 ));
  FDRE \IP2Bus_Data_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_5),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_10),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [10]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_27),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [11]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_11),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [12]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_12),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [13]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_13),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [14]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_28),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [15]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_14),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [16]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_15),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [17]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_16),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [18]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_29),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [19]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_7),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [1]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_17),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [20]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_18),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [21]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_19),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [22]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_30),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [23]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_20),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [24]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_21),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [25]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_22),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [26]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_31),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [27]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_23),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [28]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_24),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [29]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_6),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [2]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_25),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [30]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_32),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [31]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_26),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [3]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_4),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_3),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_2),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_1),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_8),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [8]),
        .R(cdc_sync_inst2_n_3));
  FDRE \IP2Bus_Data_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(eventlog_fifo_rden_n_9),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [9]),
        .R(cdc_sync_inst2_n_3));
  FDRE \Lat_Addr_11downto2_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[11] [0]),
        .Q(Lat_Addr_11downto2[0]),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_11downto2_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[11] [1]),
        .Q(Lat_Addr_11downto2[1]),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_11downto2_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[11] [2]),
        .Q(Q[0]),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_11downto2_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[11] [3]),
        .Q(Lat_Addr_11downto2[3]),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_11downto2_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[11] [4]),
        .Q(Q[1]),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_11downto2_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[11] [5]),
        .Q(Lat_Addr_11downto2[5]),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_11downto2_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[11] [6]),
        .Q(Lat_Addr_11downto2[6]),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_11downto2_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[11] [7]),
        .Q(Lat_Addr_11downto2[7]),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_11downto2_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[11] [8]),
        .Q(Lat_Addr_11downto2[8]),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_11downto2_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[11] [9]),
        .Q(Lat_Addr_11downto2[9]),
        .R(s_level_out_bus_d6));
  FDRE Lat_Addr_3downto0_is_0x4_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_3downto0_is_0x4),
        .Q(Lat_Addr_3downto0_is_0x4),
        .R(s_level_out_bus_d6));
  FDRE Lat_Addr_3downto0_is_0x8_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_3downto0_is_0x8),
        .Q(Lat_Addr_3downto0_is_0x8),
        .R(s_level_out_bus_d6));
  FDRE Lat_Addr_3downto0_is_0xC_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_3downto0_is_0xC),
        .Q(Lat_Addr_3downto0_is_0xC),
        .R(s_level_out_bus_d6));
  FDRE Lat_Control_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Control_Set_Rd_En),
        .Q(Lat_Control_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Event_Log_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Event_Log_Set_Rd_En),
        .Q(Lat_Event_Log_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Intr_Reg_GIE_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[2]_0 ),
        .Q(Lat_Intr_Reg_GIE_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Intr_Reg_IER_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[0] ),
        .Q(Lat_Intr_Reg_IER_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Intr_Reg_ISR_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[2] ),
        .Q(Lat_Intr_Reg_ISR_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Intr_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Intr_Reg_Set_Rd_En),
        .Q(Lat_Intr_Reg_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Metric_Cnt_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Metric_Cnt_Reg_Set_Rd_En),
        .Q(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Samp_Metric_Cnt_Reg_Set_Rd_En),
        .Q(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Sample_Interval_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(p_14_in),
        .Q(Lat_Sample_Interval_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Sample_Reg_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(E),
        .Q(Lat_Sample_Reg_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Status_Reg_FOC_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Status_Reg_FOC_Rd_En),
        .Q(Lat_Status_Reg_FOC_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Status_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Status_Reg_Set_Rd_En),
        .Q(Lat_Status_Reg_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Status_Reg_WIF_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Status_Reg_WIF_Rd_En),
        .Q(Lat_Status_Reg_WIF_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Trace_Filter_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Trace_Filter_Rd_En),
        .Q(Lat_Trace_Filter_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Metrics_Cnt_En_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[0]),
        .Q(D[0]),
        .R(s_level_out_bus_d6));
  FDRE Metrics_Cnt_Reset_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[1]),
        .Q(D[1]),
        .R(s_level_out_bus_d6));
  FDRE Rd_Lat_End_CDC_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[7]),
        .Q(Rd_Lat_End),
        .R(s_level_out_bus_d6));
  FDRE Rd_Lat_Start_CDC_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[6]),
        .Q(Rd_Lat_Start),
        .R(s_level_out_bus_d6));
  LUT4 #(
    .INIT(16'h8F80)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_1 
       (.I0(slot_0_axi_arready),
        .I1(slot_0_axi_arvalid),
        .I2(Rd_Lat_Start),
        .I3(Rd_Add_Issue_reg),
        .O(\Rd_Latency_Fifo_Wr_Data_reg[32] ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_1__0 
       (.I0(slot_1_axi_arready),
        .I1(slot_1_axi_arvalid),
        .I2(Rd_Lat_Start),
        .I3(Rd_Add_Issue_reg_0),
        .O(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_1__1 
       (.I0(slot_2_axi_arready),
        .I1(slot_2_axi_arvalid),
        .I2(Rd_Lat_Start),
        .I3(Rd_Add_Issue_reg_1),
        .O(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ));
  FDRE Streaming_FIFO_Reset_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[25]),
        .Q(D[3]),
        .R(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[0]),
        .Q(\Trace_ctrl_reg_reg_n_0_[0] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[10]),
        .Q(\Trace_ctrl_reg_reg_n_0_[10] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[12]),
        .Q(\Trace_ctrl_reg_reg_n_0_[12] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[13]),
        .Q(\Trace_ctrl_reg_reg_n_0_[13] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[14]),
        .Q(\Trace_ctrl_reg_reg_n_0_[14] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[16]),
        .Q(\Trace_ctrl_reg_reg_n_0_[16] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[17]),
        .Q(\Trace_ctrl_reg_reg_n_0_[17] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[18]),
        .Q(\Trace_ctrl_reg_reg_n_0_[18] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[1]),
        .Q(\Trace_ctrl_reg_reg_n_0_[1] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[20]),
        .Q(\Trace_ctrl_reg_reg_n_0_[20] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[21]),
        .Q(\Trace_ctrl_reg_reg_n_0_[21] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[22]),
        .Q(\Trace_ctrl_reg_reg_n_0_[22] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[24]),
        .Q(\Trace_ctrl_reg_reg_n_0_[24] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[25]),
        .Q(\Trace_ctrl_reg_reg_n_0_[25] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[26]),
        .Q(\Trace_ctrl_reg_reg_n_0_[26] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[28]),
        .Q(\Trace_ctrl_reg_reg_n_0_[28] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[29]),
        .Q(\Trace_ctrl_reg_reg_n_0_[29] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[2]),
        .Q(\Trace_ctrl_reg_reg_n_0_[2] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[30]),
        .Q(\Trace_ctrl_reg_reg_n_0_[30] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[4]),
        .Q(\Trace_ctrl_reg_reg_n_0_[4] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[5]),
        .Q(\Trace_ctrl_reg_reg_n_0_[5] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[6]),
        .Q(\Trace_ctrl_reg_reg_n_0_[6] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[8]),
        .Q(\Trace_ctrl_reg_reg_n_0_[8] ),
        .S(s_level_out_bus_d6));
  FDSE \Trace_ctrl_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(write_req_reg),
        .D(s_axi_wdata[9]),
        .Q(\Trace_ctrl_reg_reg_n_0_[9] ),
        .S(s_level_out_bus_d6));
  FDRE Use_Ext_Trigger_Log_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[9]),
        .Q(D[5]),
        .R(s_level_out_bus_d6));
  FDRE Use_Ext_Trigger_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[2]),
        .Q(D[4]),
        .R(s_level_out_bus_d6));
  FDRE Wr_Lat_End_CDC_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[5]),
        .Q(Wr_Lat_End),
        .R(s_level_out_bus_d6));
  FDRE Wr_Lat_Start_CDC_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[4]),
        .Q(Wr_Lat_Start),
        .R(s_level_out_bus_d6));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync cdc_sync_inst1
       (.Bus2IP_RdCE(Bus2IP_RdCE),
        .SR(s_level_out_bus_d6),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn_0),
        .out(Rd_En_sync),
        .p_in_d1_cdc_from_reg0(p_in_d1_cdc_from_reg0),
        .p_in_d1_cdc_from_reg_0(p_0_in0_in),
        .s_axi_aclk(s_axi_aclk));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_3 cdc_sync_inst2
       (.\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[4] (\IP2Bus_Data[4]_i_6_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[5] (\IP2Bus_Data[5]_i_6_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[6] (\IP2Bus_Data[6]_i_9_n_0 ),
        .IP2Bus_DataValid_reg(RValid),
        .\IP2Bus_Data_reg[1] (cdc_sync_inst2_n_3),
        .\IP2Bus_Data_reg[4] (cdc_sync_inst2_n_2),
        .\IP2Bus_Data_reg[5] (cdc_sync_inst2_n_4),
        .\IP2Bus_Data_reg[6] (cdc_sync_inst2_n_5),
        .Lat_Control_Set_Rd_En(Lat_Control_Set_Rd_En),
        .Lat_Intr_Reg_Set_Rd_En(Lat_Intr_Reg_Set_Rd_En),
        .Lat_Sample_Interval_Rd_En(Lat_Sample_Interval_Rd_En),
        .Rd_Lat_Start_CDC_reg(Rd_Lat_Start),
        .SR(s_level_out_bus_d6),
        .Wr_Lat_End(Wr_Lat_End),
        .Wr_Lat_Start_CDC_reg(Wr_Lat_Start),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn_0),
        .out(p_0_in0_in),
        .p_in_d1_cdc_from_reg0(p_in_d1_cdc_from_reg0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized5 eventlog_fifo_rden
       (.D({eventlog_fifo_rden_n_1,eventlog_fifo_rden_n_2,eventlog_fifo_rden_n_3,eventlog_fifo_rden_n_4,eventlog_fifo_rden_n_5}),
        .DOADO({Metric_ram_Out_Reg_CDCR[31],Metric_ram_Out_Reg_CDCR[27],Metric_ram_Out_Reg_CDCR[23],Metric_ram_Out_Reg_CDCR[19],Metric_ram_Out_Reg_CDCR[15],Metric_ram_Out_Reg_CDCR[11],Metric_ram_Out_Reg_CDCR[6:3]}),
        .\GEN_ISR_REG[1].ISR_reg[1] (\IP2Bus_Data[2]_i_4_n_0 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (\IP2Bus_Data[0]_i_3_n_0 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (\IP2Bus_Data[1]_i_5_n_0 ),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (\IP2Bus_Data[7]_i_4_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[10] (\IP2Bus_Data[10]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[12] (\IP2Bus_Data[12]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[13] (\IP2Bus_Data[13]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[14] (\IP2Bus_Data[14]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[16] (\IP2Bus_Data[16]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[17] (\IP2Bus_Data[17]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[18] (\IP2Bus_Data[18]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[20] (\IP2Bus_Data[20]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[21] (\IP2Bus_Data[21]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[22] (\IP2Bus_Data[22]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[24] (\IP2Bus_Data[24]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[25] (\IP2Bus_Data[25]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[26] (\IP2Bus_Data[26]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[28] (\IP2Bus_Data[28]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[29] (\IP2Bus_Data[29]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[30] (\IP2Bus_Data[30]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31] ({\IP2Bus_Data_reg[31]_0 [31],\IP2Bus_Data_reg[31]_0 [27],\IP2Bus_Data_reg[31]_0 [23],\IP2Bus_Data_reg[31]_0 [19],\IP2Bus_Data_reg[31]_0 [15],\IP2Bus_Data_reg[31]_0 [11],\IP2Bus_Data_reg[31]_0 [3:2]}),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[7] (\IP2Bus_Data[7]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[9] (\IP2Bus_Data[9]_i_2_n_0 ),
        .\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31] ({Sample_Time_Diff_Reg[31],Sample_Time_Diff_Reg[27],Sample_Time_Diff_Reg[23],Sample_Time_Diff_Reg[19],Sample_Time_Diff_Reg[15],Sample_Time_Diff_Reg[11],Sample_Time_Diff_Reg[3:2]}),
        .IP2Bus_Data1(IP2Bus_Data1),
        .\IP2Bus_Data_reg[10] (eventlog_fifo_rden_n_10),
        .\IP2Bus_Data_reg[11] (eventlog_fifo_rden_n_27),
        .\IP2Bus_Data_reg[12] (eventlog_fifo_rden_n_11),
        .\IP2Bus_Data_reg[13] (eventlog_fifo_rden_n_12),
        .\IP2Bus_Data_reg[14] (eventlog_fifo_rden_n_13),
        .\IP2Bus_Data_reg[15] (eventlog_fifo_rden_n_28),
        .\IP2Bus_Data_reg[16] (eventlog_fifo_rden_n_14),
        .\IP2Bus_Data_reg[17] (eventlog_fifo_rden_n_15),
        .\IP2Bus_Data_reg[18] (eventlog_fifo_rden_n_16),
        .\IP2Bus_Data_reg[19] (eventlog_fifo_rden_n_29),
        .\IP2Bus_Data_reg[1] (eventlog_fifo_rden_n_7),
        .\IP2Bus_Data_reg[20] (eventlog_fifo_rden_n_17),
        .\IP2Bus_Data_reg[21] (eventlog_fifo_rden_n_18),
        .\IP2Bus_Data_reg[22] (eventlog_fifo_rden_n_19),
        .\IP2Bus_Data_reg[23] (eventlog_fifo_rden_n_30),
        .\IP2Bus_Data_reg[24] (eventlog_fifo_rden_n_20),
        .\IP2Bus_Data_reg[25] (eventlog_fifo_rden_n_21),
        .\IP2Bus_Data_reg[26] (eventlog_fifo_rden_n_22),
        .\IP2Bus_Data_reg[27] (eventlog_fifo_rden_n_31),
        .\IP2Bus_Data_reg[28] (eventlog_fifo_rden_n_23),
        .\IP2Bus_Data_reg[29] (eventlog_fifo_rden_n_24),
        .\IP2Bus_Data_reg[2] (eventlog_fifo_rden_n_6),
        .\IP2Bus_Data_reg[30] (eventlog_fifo_rden_n_25),
        .\IP2Bus_Data_reg[31] (eventlog_fifo_rden_n_32),
        .\IP2Bus_Data_reg[3] (eventlog_fifo_rden_n_26),
        .\IP2Bus_Data_reg[8] (eventlog_fifo_rden_n_8),
        .\IP2Bus_Data_reg[9] (eventlog_fifo_rden_n_9),
        .Lat_Addr_3downto0_is_0x4(Lat_Addr_3downto0_is_0x4),
        .Lat_Addr_3downto0_is_0xC_reg(\IP2Bus_Data[0]_i_2_n_0 ),
        .Lat_Addr_3downto0_is_0xC_reg_0(\IP2Bus_Data[31]_i_3_n_0 ),
        .Lat_Addr_3downto0_is_0xC_reg_1(\IP2Bus_Data[1]_i_3_n_0 ),
        .Lat_Addr_3downto0_is_0xC_reg_2(\IP2Bus_Data[8]_i_3_n_0 ),
        .Lat_Control_Set_Rd_En(Lat_Control_Set_Rd_En),
        .Lat_Control_Set_Rd_En_reg(\IP2Bus_Data[2]_i_6_n_0 ),
        .Lat_Control_Set_Rd_En_reg_0(\IP2Bus_Data[30]_i_3_n_0 ),
        .Lat_Control_Set_Rd_En_reg_1(\IP2Bus_Data[30]_i_5_n_0 ),
        .Lat_Event_Log_Set_Rd_En(Lat_Event_Log_Set_Rd_En),
        .Lat_Event_Log_Set_Rd_En_reg(\IP2Bus_Data[6]_i_2_n_0 ),
        .Lat_Intr_Reg_GIE_Rd_En_reg(\IP2Bus_Data[1]_i_4_n_0 ),
        .Lat_Intr_Reg_Set_Rd_En(Lat_Intr_Reg_Set_Rd_En),
        .Lat_Intr_Reg_Set_Rd_En_reg(cdc_sync_inst2_n_2),
        .Lat_Intr_Reg_Set_Rd_En_reg_0(cdc_sync_inst2_n_4),
        .Lat_Intr_Reg_Set_Rd_En_reg_1(cdc_sync_inst2_n_5),
        .Lat_Metric_Cnt_Reg_Set_Rd_En_reg(\IP2Bus_Data[31]_i_6_n_0 ),
        .Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg(\IP2Bus_Data[31]_i_5_n_0 ),
        .Lat_Sample_Interval_Rd_En(Lat_Sample_Interval_Rd_En),
        .Lat_Sample_Interval_Rd_En_reg(\IP2Bus_Data[4]_i_2_n_0 ),
        .Lat_Sample_Interval_Rd_En_reg_0(\IP2Bus_Data[5]_i_2_n_0 ),
        .Lat_Sample_Interval_Rd_En_reg_1(\IP2Bus_Data[6]_i_3_n_0 ),
        .Lat_Status_Reg_FOC_Rd_En(Lat_Status_Reg_FOC_Rd_En),
        .Lat_Status_Reg_Set_Rd_En(Lat_Status_Reg_Set_Rd_En),
        .Lat_Status_Reg_Set_Rd_En_reg(\IP2Bus_Data[2]_i_3_n_0 ),
        .Lat_Status_Reg_WIF_Rd_En(Lat_Status_Reg_WIF_Rd_En),
        .Lat_Trace_Filter_Rd_En_reg(\IP2Bus_Data[8]_i_2_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_0(\IP2Bus_Data[9]_i_3_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_1(\IP2Bus_Data[10]_i_3_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_10(\IP2Bus_Data[22]_i_3_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_11(\IP2Bus_Data[24]_i_3_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_12(\IP2Bus_Data[25]_i_3_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_13(\IP2Bus_Data[26]_i_3_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_14(\IP2Bus_Data[28]_i_3_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_15(\IP2Bus_Data[29]_i_3_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_16(\IP2Bus_Data[30]_i_4_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_2(\IP2Bus_Data[12]_i_3_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_3(\IP2Bus_Data[13]_i_3_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_4(\IP2Bus_Data[14]_i_3_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_5(\IP2Bus_Data[16]_i_3_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_6(\IP2Bus_Data[17]_i_3_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_7(\IP2Bus_Data[18]_i_3_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_8(\IP2Bus_Data[20]_i_3_n_0 ),
        .Lat_Trace_Filter_Rd_En_reg_9(\IP2Bus_Data[21]_i_3_n_0 ),
        .Metrics_Cnt_En_reg(\IP2Bus_Data[0]_i_7_n_0 ),
        .Q({\Trace_ctrl_reg_reg_n_0_[6] ,\Trace_ctrl_reg_reg_n_0_[5] ,\Trace_ctrl_reg_reg_n_0_[4] }),
        .Rd_Lat_End(Rd_Lat_End),
        .SR(s_level_out_bus_d6),
        .Use_Ext_Trigger_reg({D[4],D[1]}),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .scndry_out_int_d1_reg(RValid),
        .scndry_out_int_d1_reg_0(cdc_sync_inst2_n_3));
  LUT3 #(
    .INIT(8'hBA)) 
    rvalid_i_1
       (.I0(\IP2Bus_Data_sampled_reg[31] ),
        .I1(s_axi_rready),
        .I2(rvalid_reg_0),
        .O(rvalid_reg));
  LUT4 #(
    .INIT(16'h8F80)) 
    wr_latency_start_d1_i_1
       (.I0(slot_0_axi_awvalid),
        .I1(slot_0_axi_awready),
        .I2(Wr_Lat_Start),
        .I3(Wr_Add_Issue_reg),
        .O(wr_latency_start));
  LUT4 #(
    .INIT(16'h8F80)) 
    wr_latency_start_d1_i_1__0
       (.I0(slot_1_axi_awvalid),
        .I1(slot_1_axi_awready),
        .I2(Wr_Lat_Start),
        .I3(Wr_Add_Issue_reg_0),
        .O(wr_latency_start_0));
  LUT4 #(
    .INIT(16'h8F80)) 
    wr_latency_start_d1_i_1__1
       (.I0(slot_2_axi_awvalid),
        .I1(slot_2_axi_awready),
        .I2(Wr_Lat_Start),
        .I3(Wr_Add_Issue_reg_1),
        .O(wr_latency_start_1));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_samp_intl_cnt" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_samp_intl_cnt
   (Sample_Interval_Cnt_Lapse,
    p_in_d1_cdc_from_reg0,
    core_aresetn_0,
    core_aclk,
    out,
    E,
    D,
    \s_level_out_bus_d4_reg[0] ,
    core_aresetn,
    Sample_Cnt_Ld,
    Sample_Interval);
  output Sample_Interval_Cnt_Lapse;
  output p_in_d1_cdc_from_reg0;
  input [0:0]core_aresetn_0;
  input core_aclk;
  input out;
  input [0:0]E;
  input [1:0]D;
  input [0:0]\s_level_out_bus_d4_reg[0] ;
  input core_aresetn;
  input Sample_Cnt_Ld;
  input [31:0]Sample_Interval;

  wire [1:0]D;
  wire [0:0]E;
  wire Sample_Cnt_Ld;
  wire [31:0]Sample_Interval;
  wire Sample_Interval_Cnt_Lapse;
  wire core_aclk;
  wire core_aresetn;
  wire [0:0]core_aresetn_0;
  wire out;
  wire p_in_d1_cdc_from_reg0;
  wire [0:0]\s_level_out_bus_d4_reg[0] ;

  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_15 counter_inst
       (.D(D),
        .E(E),
        .Sample_Cnt_Ld(Sample_Cnt_Ld),
        .Sample_Interval(Sample_Interval),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .core_aresetn_0(core_aresetn_0),
        .out(out),
        .p_in_d1_cdc_from_reg(Sample_Interval_Cnt_Lapse),
        .p_in_d1_cdc_from_reg0(p_in_d1_cdc_from_reg0),
        .\s_level_out_bus_d4_reg[0] (\s_level_out_bus_d4_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo
   (S,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 ,
    DI,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 ,
    E,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 ,
    slot_2_axi_arsize,
    Q,
    O,
    \dout_reg[2]_0 ,
    \dout_reg[5]_0 ,
    \dout_reg[5]_1 ,
    CO,
    slot_2_axi_arready,
    slot_2_axi_arvalid,
    slot_2_axi_rlast,
    slot_2_axi_rready,
    slot_2_axi_rvalid,
    core_aclk,
    p_1_out,
    SR,
    \dout_reg[2]_1 ,
    \dout_reg[2]_2 );
  output [3:0]S;
  output [7:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] ;
  output [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 ;
  output [3:0]DI;
  output [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ;
  output [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 ;
  output [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ;
  output [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 ;
  output \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 ;
  output [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 ;
  output [0:0]E;
  output [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] ;
  output [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 ;
  output [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 ;
  input [2:0]slot_2_axi_arsize;
  input [8:0]Q;
  input [0:0]O;
  input [1:0]\dout_reg[2]_0 ;
  input [3:0]\dout_reg[5]_0 ;
  input [2:0]\dout_reg[5]_1 ;
  input [0:0]CO;
  input slot_2_axi_arready;
  input slot_2_axi_arvalid;
  input slot_2_axi_rlast;
  input slot_2_axi_rready;
  input slot_2_axi_rvalid;
  input core_aclk;
  input [2:0]p_1_out;
  input [0:0]SR;
  input [2:0]\dout_reg[2]_1 ;
  input [0:0]\dout_reg[2]_2 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]E;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__1_n_0 ;
  wire [7:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ;
  wire [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ;
  wire [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ;
  wire [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 ;
  wire [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] ;
  wire [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 ;
  wire [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 ;
  wire [0:0]O;
  wire [8:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire core_aclk;
  wire [7:0]dout0;
  wire [1:0]\dout_reg[2]_0 ;
  wire [2:0]\dout_reg[2]_1 ;
  wire [0:0]\dout_reg[2]_2 ;
  wire [3:0]\dout_reg[5]_0 ;
  wire [2:0]\dout_reg[5]_1 ;
  wire mem_reg_0_31_0_5_i_3__1_n_0;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire [2:0]p_1_out;
  wire p_42_in;
  wire [4:0]rptr_reg;
  wire slot_2_axi_arready;
  wire [2:0]slot_2_axi_arsize;
  wire slot_2_axi_arvalid;
  wire slot_2_axi_rlast;
  wire slot_2_axi_rready;
  wire slot_2_axi_rvalid;
  wire [4:0]wptr_reg;
  wire [1:0]NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_7_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_7_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[2]),
        .I2(\dout_reg[5]_0 [2]),
        .I3(\dout_reg[2]_1 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__1 
       (.I0(\dout_reg[5]_0 [1]),
        .I1(\dout_reg[2]_1 [0]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[1]),
        .I2(\dout_reg[5]_0 [1]),
        .I3(\dout_reg[2]_1 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h807FFFFF7F800000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14__1 
       (.I0(Q[1]),
        .I1(O),
        .I2(\dout_reg[2]_0 [0]),
        .I3(Q[2]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__1_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14__1_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[0]),
        .I2(\dout_reg[5]_0 [0]),
        .I3(\dout_reg[2]_0 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [3]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [2]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[3]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[4]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[2]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_20__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__1_n_0 ),
        .I4(Q[7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_21__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[5]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__1_n_0 ),
        .I4(Q[6]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_22__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [1]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[4]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__1_n_0 ),
        .I4(Q[5]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_23__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[3]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__1_n_0 ),
        .I4(Q[4]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__1 
       (.I0(Q[5]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__1 
       (.I0(Q[4]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__1 
       (.I0(Q[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__1 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__1_n_0 ));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_2__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__1_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [3]));
  LUT6 #(
    .INIT(64'h8A08080808080808)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_3__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__1_n_0 ),
        .I3(Q[1]),
        .I4(O),
        .I5(\dout_reg[2]_0 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [2]));
  LUT6 #(
    .INIT(64'h5995959595959595)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_4__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__1_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I2(Q[2]),
        .I3(\dout_reg[2]_0 [0]),
        .I4(O),
        .I5(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [1]));
  LUT4 #(
    .INIT(16'h9666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_5__1 
       (.I0(\dout_reg[2]_0 [1]),
        .I1(\dout_reg[5]_0 [0]),
        .I2(Q[0]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [0]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__1_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__1_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 [3]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_7__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__1_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[3]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__1_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 [2]));
  LUT5 #(
    .INIT(32'hAA959555)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_8__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14__1_n_0 ),
        .I1(Q[0]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(\dout_reg[2]_0 [1]),
        .I4(\dout_reg[5]_0 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 [1]));
  LUT5 #(
    .INIT(32'h6A959595)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_9__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__1_n_0 ),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(O),
        .I4(\dout_reg[2]_0 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__1 
       (.I0(Q[7]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__1 
       (.I0(\dout_reg[5]_1 [0]),
        .I1(\dout_reg[2]_2 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(Q[4]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[4]),
        .I2(\dout_reg[5]_1 [0]),
        .I3(\dout_reg[2]_2 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__1 
       (.I0(\dout_reg[5]_0 [3]),
        .I1(\dout_reg[2]_1 [2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(Q[3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[3]),
        .I2(\dout_reg[5]_0 [3]),
        .I3(\dout_reg[2]_1 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__1 
       (.I0(\dout_reg[5]_0 [2]),
        .I1(\dout_reg[2]_1 [1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(Q[2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[7]),
        .I2(CO),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[6]),
        .I2(\dout_reg[5]_1 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[5]),
        .I2(\dout_reg[5]_1 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[5]),
        .I2(\dout_reg[5]_1 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_21__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 [2]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_22__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_23__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[6]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_24__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_26__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__1_n_0 ),
        .I4(Q[8]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__1 
       (.I0(Q[6]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_2__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__1_n_0 ),
        .I1(\dout_reg[5]_1 [2]),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I4(\dout_reg[5]_1 [1]),
        .I5(Q[5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [3]));
  LUT6 #(
    .INIT(64'h8FF8F8F808808080)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_3__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[6]),
        .I2(\dout_reg[5]_1 [1]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__1_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [2]));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_4__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__1_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [1]));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_5__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__1_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [0]));
  LUT5 #(
    .INIT(32'h69999666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_6__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__1_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[8]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 [3]));
  LUT5 #(
    .INIT(32'h69999666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_7__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__1_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__1_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 [2]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_8__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [1]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__1_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[6]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__1_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 [1]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__1_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__1_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_10__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_11__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[6]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_12__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__1_n_0 ),
        .I4(Q[8]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__1 
       (.I0(Q[6]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_3__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__1_n_0 ),
        .I1(CO),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I4(\dout_reg[5]_1 [2]),
        .I5(Q[6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_4__1 
       (.I0(Q[8]),
        .I1(CO),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__1 
       (.I0(Q[8]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[6]),
        .I2(\dout_reg[5]_1 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_2__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_4__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I1(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] [0]));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_5__1 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__1_n_0 ),
        .I2(Q[1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I4(Q[0]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_6__1 
       (.I0(Q[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I2(Q[1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[2]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[0]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_8__1 
       (.I0(Q[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__1 
       (.I0(Q[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__1 
       (.I0(Q[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_3__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_5__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I1(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_6__1 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__1_n_0 ),
        .I2(Q[1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I4(Q[0]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_7__1 
       (.I0(Q[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I2(Q[1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_8__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_9__1 
       (.I0(Q[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_10__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[3]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[4]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_11__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[2]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[3]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_12__1 
       (.I0(DI[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__1_n_0 ),
        .I4(Q[7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_13__1 
       (.I0(DI[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[5]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__1_n_0 ),
        .I4(Q[6]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_14__1 
       (.I0(DI[1]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[4]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__1_n_0 ),
        .I4(Q[5]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_15__1 
       (.I0(DI[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[3]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__1_n_0 ),
        .I4(Q[4]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__1 
       (.I0(Q[5]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__1 
       (.I0(Q[4]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__1 
       (.I0(Q[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__1 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__1_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_4__1 
       (.I0(O),
        .I1(\dout_reg[2]_0 [0]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_8__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[6]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_9__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[5]),
        .O(DI[2]));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_0_5
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(wptr_reg),
        .DIA({p_1_out[0],mem_reg_0_31_0_5_i_3__1_n_0}),
        .DIB(p_1_out[2:1]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(dout0[1:0]),
        .DOB(dout0[3:2]),
        .DOC(dout0[5:4]),
        .DOD(NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(p_42_in));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_31_0_5_i_1__1
       (.I0(slot_2_axi_arready),
        .I1(slot_2_axi_arvalid),
        .O(p_42_in));
  LUT3 #(
    .INIT(8'h01)) 
    mem_reg_0_31_0_5_i_3__1
       (.I0(slot_2_axi_arsize[1]),
        .I1(slot_2_axi_arsize[2]),
        .I2(slot_2_axi_arsize[0]),
        .O(mem_reg_0_31_0_5_i_3__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_6_7
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(wptr_reg),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(dout0[7:6]),
        .DOB(NLW_mem_reg_0_31_6_7_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_mem_reg_0_31_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_31_6_7_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(p_42_in));
  LUT3 #(
    .INIT(8'h80)) 
    \num_rd_beats[8]_i_1__1 
       (.I0(slot_2_axi_rlast),
        .I1(slot_2_axi_rready),
        .I2(slot_2_axi_rvalid),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__5 
       (.I0(rptr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__5 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__5 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__5 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__5 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(p_0_in__0[4]));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(rptr_reg[0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(rptr_reg[1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(rptr_reg[2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(rptr_reg[3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[4]),
        .Q(rptr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__7 
       (.I0(wptr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__7 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__7 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__7 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__7 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__1[4]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(p_42_in),
        .D(p_0_in__1[0]),
        .Q(wptr_reg[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(p_42_in),
        .D(p_0_in__1[1]),
        .Q(wptr_reg[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(p_42_in),
        .D(p_0_in__1[2]),
        .Q(wptr_reg[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(p_42_in),
        .D(p_0_in__1[3]),
        .Q(wptr_reg[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(p_42_in),
        .D(p_0_in__1[4]),
        .Q(wptr_reg[4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo_10
   (S,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 ,
    DI,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 ,
    E,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 ,
    slot_0_axi_arsize,
    Q,
    O,
    \dout_reg[2]_0 ,
    \dout_reg[5]_0 ,
    \dout_reg[5]_1 ,
    CO,
    slot_0_axi_arready,
    slot_0_axi_arvalid,
    slot_0_axi_rlast,
    slot_0_axi_rready,
    slot_0_axi_rvalid,
    core_aclk,
    p_1_out,
    SR,
    \dout_reg[2]_1 ,
    \dout_reg[2]_2 );
  output [3:0]S;
  output [7:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] ;
  output [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 ;
  output [3:0]DI;
  output [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ;
  output [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 ;
  output [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ;
  output [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 ;
  output \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 ;
  output [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 ;
  output [0:0]E;
  output [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] ;
  output [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 ;
  output [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 ;
  input [2:0]slot_0_axi_arsize;
  input [8:0]Q;
  input [0:0]O;
  input [1:0]\dout_reg[2]_0 ;
  input [3:0]\dout_reg[5]_0 ;
  input [2:0]\dout_reg[5]_1 ;
  input [0:0]CO;
  input slot_0_axi_arready;
  input slot_0_axi_arvalid;
  input slot_0_axi_rlast;
  input slot_0_axi_rready;
  input slot_0_axi_rvalid;
  input core_aclk;
  input [2:0]p_1_out;
  input [0:0]SR;
  input [2:0]\dout_reg[2]_1 ;
  input [0:0]\dout_reg[2]_2 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]E;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19_n_0 ;
  wire [7:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ;
  wire [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ;
  wire [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ;
  wire [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 ;
  wire [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] ;
  wire [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 ;
  wire [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 ;
  wire [0:0]O;
  wire [8:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire core_aclk;
  wire [7:0]dout0;
  wire [1:0]\dout_reg[2]_0 ;
  wire [2:0]\dout_reg[2]_1 ;
  wire [0:0]\dout_reg[2]_2 ;
  wire [3:0]\dout_reg[5]_0 ;
  wire [2:0]\dout_reg[5]_1 ;
  wire mem_reg_0_31_0_5_i_3__0_n_0;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire [2:0]p_1_out;
  wire p_42_in;
  wire [4:0]rptr_reg;
  wire slot_0_axi_arready;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire [4:0]wptr_reg;
  wire [1:0]NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_7_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_7_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[2]),
        .I2(\dout_reg[5]_0 [2]),
        .I3(\dout_reg[2]_1 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11 
       (.I0(\dout_reg[5]_0 [1]),
        .I1(\dout_reg[2]_1 [0]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[1]),
        .I2(\dout_reg[5]_0 [1]),
        .I3(\dout_reg[2]_1 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h807FFFFF7F800000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14 
       (.I0(Q[1]),
        .I1(O),
        .I2(\dout_reg[2]_0 [0]),
        .I3(Q[2]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[0]),
        .I2(\dout_reg[5]_0 [0]),
        .I3(\dout_reg[2]_0 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [3]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [2]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[3]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[4]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[2]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [0]));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_2 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [3]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_20 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24_n_0 ),
        .I4(Q[7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_21 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[5]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25_n_0 ),
        .I4(Q[6]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_22 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [1]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[4]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26_n_0 ),
        .I4(Q[5]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_23 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[3]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27_n_0 ),
        .I4(Q[4]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24 
       (.I0(Q[5]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25 
       (.I0(Q[4]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26 
       (.I0(Q[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h8A08080808080808)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_3 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0 ),
        .I3(Q[1]),
        .I4(O),
        .I5(\dout_reg[2]_0 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [2]));
  LUT6 #(
    .INIT(64'h5995959595959595)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_4 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I2(Q[2]),
        .I3(\dout_reg[2]_0 [0]),
        .I4(O),
        .I5(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [1]));
  LUT4 #(
    .INIT(16'h9666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_5 
       (.I0(\dout_reg[2]_0 [1]),
        .I1(\dout_reg[5]_0 [0]),
        .I2(Q[0]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [0]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 [3]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_7 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[3]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 [2]));
  LUT5 #(
    .INIT(32'hAA959555)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_8 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14_n_0 ),
        .I1(Q[0]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(\dout_reg[2]_0 [1]),
        .I4(\dout_reg[5]_0 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 [1]));
  LUT5 #(
    .INIT(32'h6A959595)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_9 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0 ),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(O),
        .I4(\dout_reg[2]_0 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10 
       (.I0(Q[7]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11 
       (.I0(\dout_reg[5]_1 [0]),
        .I1(\dout_reg[2]_2 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(Q[4]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[4]),
        .I2(\dout_reg[5]_1 [0]),
        .I3(\dout_reg[2]_2 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13 
       (.I0(\dout_reg[5]_0 [3]),
        .I1(\dout_reg[2]_1 [2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(Q[3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[3]),
        .I2(\dout_reg[5]_0 [3]),
        .I3(\dout_reg[2]_1 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15 
       (.I0(\dout_reg[5]_0 [2]),
        .I1(\dout_reg[2]_1 [1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(Q[2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[7]),
        .I2(CO),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[6]),
        .I2(\dout_reg[5]_1 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[5]),
        .I2(\dout_reg[5]_1 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[5]),
        .I2(\dout_reg[5]_1 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_2 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10_n_0 ),
        .I1(\dout_reg[5]_1 [2]),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I4(\dout_reg[5]_1 [1]),
        .I5(Q[5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [3]));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_21 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 [2]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_22 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_23 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[6]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_24 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_26 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27_n_0 ),
        .I4(Q[8]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27 
       (.I0(Q[6]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h8FF8F8F808808080)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_3 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[6]),
        .I2(\dout_reg[5]_1 [1]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [2]));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_4 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [1]));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_5 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [0]));
  LUT5 #(
    .INIT(32'h69999666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_6 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[8]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 [3]));
  LUT5 #(
    .INIT(32'h69999666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_7 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 [2]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_8 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [1]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[6]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 [1]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_10 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_11 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[6]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_12 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15_n_0 ),
        .I4(Q[8]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15 
       (.I0(Q[6]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_3 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6_n_0 ),
        .I1(CO),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I4(\dout_reg[5]_1 [2]),
        .I5(Q[6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_4 
       (.I0(Q[8]),
        .I1(CO),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6 
       (.I0(Q[8]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[6]),
        .I2(\dout_reg[5]_1 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_2 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_4 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I1(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] [0]));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_5 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9_n_0 ),
        .I2(Q[1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I4(Q[0]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_6 
       (.I0(Q[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I2(Q[1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[2]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[0]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_8 
       (.I0(Q[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9 
       (.I0(Q[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10 
       (.I0(Q[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_3 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_5 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I1(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_6 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10_n_0 ),
        .I2(Q[1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I4(Q[0]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_7 
       (.I0(Q[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I2(Q[1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_8 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_9 
       (.I0(Q[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_10 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[3]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[4]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_11 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[2]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[3]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_12 
       (.I0(DI[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16_n_0 ),
        .I4(Q[7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_13 
       (.I0(DI[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[5]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17_n_0 ),
        .I4(Q[6]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_14 
       (.I0(DI[1]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[4]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18_n_0 ),
        .I4(Q[5]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_15 
       (.I0(DI[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[3]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19_n_0 ),
        .I4(Q[4]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16 
       (.I0(Q[5]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17 
       (.I0(Q[4]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18 
       (.I0(Q[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_4 
       (.I0(O),
        .I1(\dout_reg[2]_0 [0]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_8 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[6]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_9 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[5]),
        .O(DI[2]));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_0_5
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(wptr_reg),
        .DIA({p_1_out[0],mem_reg_0_31_0_5_i_3__0_n_0}),
        .DIB(p_1_out[2:1]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(dout0[1:0]),
        .DOB(dout0[3:2]),
        .DOC(dout0[5:4]),
        .DOD(NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(p_42_in));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_31_0_5_i_1
       (.I0(slot_0_axi_arready),
        .I1(slot_0_axi_arvalid),
        .O(p_42_in));
  LUT3 #(
    .INIT(8'h01)) 
    mem_reg_0_31_0_5_i_3__0
       (.I0(slot_0_axi_arsize[1]),
        .I1(slot_0_axi_arsize[2]),
        .I2(slot_0_axi_arsize[0]),
        .O(mem_reg_0_31_0_5_i_3__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_6_7
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(wptr_reg),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(dout0[7:6]),
        .DOB(NLW_mem_reg_0_31_6_7_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_mem_reg_0_31_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_31_6_7_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(p_42_in));
  LUT3 #(
    .INIT(8'h80)) 
    \num_rd_beats[8]_i_1 
       (.I0(slot_0_axi_rlast),
        .I1(slot_0_axi_rready),
        .I2(slot_0_axi_rvalid),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1 
       (.I0(rptr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(p_0_in__0[4]));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(rptr_reg[0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(rptr_reg[1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(rptr_reg[2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(rptr_reg[3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[4]),
        .Q(rptr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1 
       (.I0(wptr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__1[4]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(p_42_in),
        .D(p_0_in__1[0]),
        .Q(wptr_reg[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(p_42_in),
        .D(p_0_in__1[1]),
        .Q(wptr_reg[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(p_42_in),
        .D(p_0_in__1[2]),
        .Q(wptr_reg[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(p_42_in),
        .D(p_0_in__1[3]),
        .Q(wptr_reg[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(p_42_in),
        .D(p_0_in__1[4]),
        .Q(wptr_reg[4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo_5
   (S,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 ,
    DI,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 ,
    E,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 ,
    Q,
    O,
    \dout_reg[2]_0 ,
    \dout_reg[5]_0 ,
    \dout_reg[5]_1 ,
    CO,
    slot_1_axi_arsize,
    slot_1_axi_arready,
    slot_1_axi_arvalid,
    slot_1_axi_rlast,
    slot_1_axi_rready,
    slot_1_axi_rvalid,
    core_aclk,
    SR,
    \dout_reg[2]_1 ,
    \dout_reg[2]_2 );
  output [3:0]S;
  output [7:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] ;
  output [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 ;
  output [3:0]DI;
  output [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ;
  output [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 ;
  output [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ;
  output [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 ;
  output \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 ;
  output [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 ;
  output [0:0]E;
  output [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] ;
  output [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 ;
  output [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 ;
  input [8:0]Q;
  input [0:0]O;
  input [1:0]\dout_reg[2]_0 ;
  input [3:0]\dout_reg[5]_0 ;
  input [2:0]\dout_reg[5]_1 ;
  input [0:0]CO;
  input [2:0]slot_1_axi_arsize;
  input slot_1_axi_arready;
  input slot_1_axi_arvalid;
  input slot_1_axi_rlast;
  input slot_1_axi_rready;
  input slot_1_axi_rvalid;
  input core_aclk;
  input [0:0]SR;
  input [2:0]\dout_reg[2]_1 ;
  input [0:0]\dout_reg[2]_2 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]E;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0_n_0 ;
  wire [7:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] ;
  wire [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ;
  wire [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ;
  wire [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 ;
  wire [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] ;
  wire [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 ;
  wire [0:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 ;
  wire [0:0]O;
  wire [8:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire core_aclk;
  wire [7:0]dout0;
  wire [1:0]\dout_reg[2]_0 ;
  wire [2:0]\dout_reg[2]_1 ;
  wire [0:0]\dout_reg[2]_2 ;
  wire [3:0]\dout_reg[5]_0 ;
  wire [2:0]\dout_reg[5]_1 ;
  wire mem_reg_0_31_0_5_i_2_n_0;
  wire mem_reg_0_31_0_5_i_3_n_0;
  wire mem_reg_0_31_0_5_i_4_n_0;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire p_42_in;
  wire [4:0]rptr_reg;
  wire slot_1_axi_arready;
  wire [2:0]slot_1_axi_arsize;
  wire slot_1_axi_arvalid;
  wire slot_1_axi_rlast;
  wire slot_1_axi_rready;
  wire slot_1_axi_rvalid;
  wire [4:0]wptr_reg;
  wire [1:0]NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_7_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_7_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_7_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[2]),
        .I2(\dout_reg[5]_0 [2]),
        .I3(\dout_reg[2]_1 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0 
       (.I0(\dout_reg[5]_0 [1]),
        .I1(\dout_reg[2]_1 [0]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[1]),
        .I2(\dout_reg[5]_0 [1]),
        .I3(\dout_reg[2]_1 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h807FFFFF7F800000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14__0 
       (.I0(Q[1]),
        .I1(O),
        .I2(\dout_reg[2]_0 [0]),
        .I3(Q[2]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[0]),
        .I2(\dout_reg[5]_0 [0]),
        .I3(\dout_reg[2]_0 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [3]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [2]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[3]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[4]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[2]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_20__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__0_n_0 ),
        .I4(Q[7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_21__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[5]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__0_n_0 ),
        .I4(Q[6]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_22__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [1]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[4]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__0_n_0 ),
        .I4(Q[5]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_23__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[3]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__0_n_0 ),
        .I4(Q[4]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__0 
       (.I0(Q[5]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__0 
       (.I0(Q[4]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__0 
       (.I0(Q[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__0 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_2__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [3]));
  LUT6 #(
    .INIT(64'h8A08080808080808)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_3__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0 ),
        .I3(Q[1]),
        .I4(O),
        .I5(\dout_reg[2]_0 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [2]));
  LUT6 #(
    .INIT(64'h5995959595959595)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_4__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I2(Q[2]),
        .I3(\dout_reg[2]_0 [0]),
        .I4(O),
        .I5(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [1]));
  LUT4 #(
    .INIT(16'h9666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_5__0 
       (.I0(\dout_reg[2]_0 [1]),
        .I1(\dout_reg[5]_0 [0]),
        .I2(Q[0]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [0]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 [3]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_7__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3 [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[3]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 [2]));
  LUT5 #(
    .INIT(32'hAA959555)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_8__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14__0_n_0 ),
        .I1(Q[0]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(\dout_reg[2]_0 [1]),
        .I4(\dout_reg[5]_0 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 [1]));
  LUT5 #(
    .INIT(32'h6A959595)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_9__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__0_n_0 ),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(O),
        .I4(\dout_reg[2]_0 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0 
       (.I0(Q[7]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0 
       (.I0(\dout_reg[5]_1 [0]),
        .I1(\dout_reg[2]_2 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(Q[4]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[4]),
        .I2(\dout_reg[5]_1 [0]),
        .I3(\dout_reg[2]_2 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0 
       (.I0(\dout_reg[5]_0 [3]),
        .I1(\dout_reg[2]_1 [2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(Q[3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[3]),
        .I2(\dout_reg[5]_0 [3]),
        .I3(\dout_reg[2]_1 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0 
       (.I0(\dout_reg[5]_0 [2]),
        .I1(\dout_reg[2]_1 [1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(Q[2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[7]),
        .I2(CO),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[6]),
        .I2(\dout_reg[5]_1 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[5]),
        .I2(\dout_reg[5]_1 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[5]),
        .I2(\dout_reg[5]_1 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_21__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 [2]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_22__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_23__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[6]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_24__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_26__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0 [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0_n_0 ),
        .I4(Q[8]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0 
       (.I0(Q[6]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_2__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0_n_0 ),
        .I1(\dout_reg[5]_1 [2]),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I4(\dout_reg[5]_1 [1]),
        .I5(Q[5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [3]));
  LUT6 #(
    .INIT(64'h8FF8F8F808808080)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_3__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[6]),
        .I2(\dout_reg[5]_1 [1]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [2]));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_4__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [1]));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_5__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [0]));
  LUT5 #(
    .INIT(32'h69999666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_6__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[8]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 [3]));
  LUT5 #(
    .INIT(32'h69999666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_7__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 [2]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_8__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [1]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[6]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 [1]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2 [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_10__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_11__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[6]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_12__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0_n_0 ),
        .I4(Q[8]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0 
       (.I0(Q[6]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_3__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0_n_0 ),
        .I1(CO),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I4(\dout_reg[5]_1 [2]),
        .I5(Q[6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_4__0 
       (.I0(Q[8]),
        .I1(CO),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0 
       (.I0(Q[8]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[6]),
        .I2(\dout_reg[5]_1 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_2__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_4__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I1(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] [0]));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_5__0 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0_n_0 ),
        .I2(Q[1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I4(Q[0]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_6__0 
       (.I0(Q[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I2(Q[1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[2]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[0]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_8__0 
       (.I0(Q[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0 
       (.I0(Q[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__0 
       (.I0(Q[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_3__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_5__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I1(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_6__0 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__0_n_0 ),
        .I2(Q[1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I4(Q[0]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_7__0 
       (.I0(Q[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I2(Q[1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_8__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_9__0 
       (.I0(Q[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_10__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[3]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[4]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_11__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[2]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[3]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_12__0 
       (.I0(DI[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0_n_0 ),
        .I4(Q[7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_13__0 
       (.I0(DI[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[5]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0_n_0 ),
        .I4(Q[6]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_14__0 
       (.I0(DI[1]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[4]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0_n_0 ),
        .I4(Q[5]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_15__0 
       (.I0(DI[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[3]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0_n_0 ),
        .I4(Q[4]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0 
       (.I0(Q[5]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0 
       (.I0(Q[4]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0 
       (.I0(Q[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_4__0 
       (.I0(O),
        .I1(\dout_reg[2]_0 [0]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_8__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[6]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_9__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[5]),
        .O(DI[2]));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_0_5
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(wptr_reg),
        .DIA({mem_reg_0_31_0_5_i_2_n_0,mem_reg_0_31_0_5_i_3_n_0}),
        .DIB({1'b0,mem_reg_0_31_0_5_i_4_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(dout0[1:0]),
        .DOB(dout0[3:2]),
        .DOC(dout0[5:4]),
        .DOD(NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(p_42_in));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_31_0_5_i_1__0
       (.I0(slot_1_axi_arready),
        .I1(slot_1_axi_arvalid),
        .O(p_42_in));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_31_0_5_i_2
       (.I0(slot_1_axi_arsize[0]),
        .I1(slot_1_axi_arsize[2]),
        .I2(slot_1_axi_arsize[1]),
        .O(mem_reg_0_31_0_5_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    mem_reg_0_31_0_5_i_3
       (.I0(slot_1_axi_arsize[2]),
        .I1(slot_1_axi_arsize[1]),
        .I2(slot_1_axi_arsize[0]),
        .O(mem_reg_0_31_0_5_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_31_0_5_i_4
       (.I0(slot_1_axi_arsize[1]),
        .I1(slot_1_axi_arsize[2]),
        .O(mem_reg_0_31_0_5_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_6_7
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD(wptr_reg),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(dout0[7:6]),
        .DOB(NLW_mem_reg_0_31_6_7_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_mem_reg_0_31_6_7_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_31_6_7_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(p_42_in));
  LUT3 #(
    .INIT(8'h80)) 
    \num_rd_beats[8]_i_1__0 
       (.I0(slot_1_axi_rlast),
        .I1(slot_1_axi_rready),
        .I2(slot_1_axi_rvalid),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__2 
       (.I0(rptr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__2 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__2 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__2 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__2 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(p_0_in__0[4]));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(rptr_reg[0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(rptr_reg[1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(rptr_reg[2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(rptr_reg[3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__0[4]),
        .Q(rptr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__3 
       (.I0(wptr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__3 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__3 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__3 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__3 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__1[4]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(p_42_in),
        .D(p_0_in__1[0]),
        .Q(wptr_reg[0]),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(p_42_in),
        .D(p_0_in__1[1]),
        .Q(wptr_reg[1]),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(p_42_in),
        .D(p_0_in__1[2]),
        .Q(wptr_reg[2]),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(p_42_in),
        .D(p_0_in__1[3]),
        .Q(wptr_reg[3]),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(p_42_in),
        .D(p_0_in__1[4]),
        .Q(wptr_reg[4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized0
   (F3_Empty,
    D,
    Q,
    \Wr_Lat_Cnt_Diff_reg_reg[31] ,
    dout,
    SR,
    core_aclk,
    F4_Empty,
    E,
    S,
    \dout_reg[7]_0 ,
    \dout_reg[11]_0 ,
    \dout_reg[15]_0 ,
    \dout_reg[19]_0 ,
    \dout_reg[23]_0 ,
    \dout_reg[27]_0 ,
    \dout_reg[31]_0 ,
    \dout_reg[32]_0 ,
    empty_reg_0,
    \Count_Out_i_reg[32] );
  output F3_Empty;
  output [2:0]D;
  output [4:0]Q;
  output [31:0]\Wr_Lat_Cnt_Diff_reg_reg[31] ;
  output [31:0]dout;
  input [0:0]SR;
  input core_aclk;
  input F4_Empty;
  input [0:0]E;
  input [3:0]S;
  input [3:0]\dout_reg[7]_0 ;
  input [3:0]\dout_reg[11]_0 ;
  input [3:0]\dout_reg[15]_0 ;
  input [3:0]\dout_reg[19]_0 ;
  input [3:0]\dout_reg[23]_0 ;
  input [3:0]\dout_reg[27]_0 ;
  input [3:0]\dout_reg[31]_0 ;
  input [32:0]\dout_reg[32]_0 ;
  input [0:0]empty_reg_0;
  input [32:0]\Count_Out_i_reg[32] ;

  wire [32:0]\Count_Out_i_reg[32] ;
  wire [2:0]D;
  wire [0:0]E;
  wire F3_Empty;
  wire [32:32]F3_Rd_Data;
  wire F4_Empty;
  wire [4:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_2__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_3__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_4__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_5__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_2__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_3__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_4__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_5__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_2__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_3__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_4__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_5__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_2__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_3__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_4__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_5__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_2__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_3__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_4__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_5__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_11__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_12__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_13__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_14__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_15__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_16__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_17__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_18__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_20__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_21__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_22__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_23__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_24__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_25__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_26__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_27__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_29__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_2__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_30__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_31__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_32__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_33__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_34__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_35__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_36__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_37__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_38__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_39__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_3__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_40__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_41__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_42__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_43__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_44__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_4__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_2__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_3__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_4__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_5__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_2__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_3__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_4__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_5__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_3 ;
  wire [31:0]\Wr_Lat_Cnt_Diff_reg_reg[31] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_3 ;
  wire core_aclk;
  wire [31:0]dout;
  wire [3:0]\dout_reg[11]_0 ;
  wire [3:0]\dout_reg[15]_0 ;
  wire [3:0]\dout_reg[19]_0 ;
  wire [3:0]\dout_reg[23]_0 ;
  wire [3:0]\dout_reg[27]_0 ;
  wire [3:0]\dout_reg[31]_0 ;
  wire [32:0]\dout_reg[32]_0 ;
  wire [3:0]\dout_reg[7]_0 ;
  wire empty_i_1__6_n_0;
  wire empty_i_2__6_n_0;
  wire empty_i_3__6_n_0;
  wire [0:0]empty_reg_0;
  wire mem_reg_0_31_0_5_n_0;
  wire mem_reg_0_31_0_5_n_1;
  wire mem_reg_0_31_0_5_n_2;
  wire mem_reg_0_31_0_5_n_3;
  wire mem_reg_0_31_0_5_n_4;
  wire mem_reg_0_31_0_5_n_5;
  wire mem_reg_0_31_12_17_n_0;
  wire mem_reg_0_31_12_17_n_1;
  wire mem_reg_0_31_12_17_n_2;
  wire mem_reg_0_31_12_17_n_3;
  wire mem_reg_0_31_12_17_n_4;
  wire mem_reg_0_31_12_17_n_5;
  wire mem_reg_0_31_18_23_n_0;
  wire mem_reg_0_31_18_23_n_1;
  wire mem_reg_0_31_18_23_n_2;
  wire mem_reg_0_31_18_23_n_3;
  wire mem_reg_0_31_18_23_n_4;
  wire mem_reg_0_31_18_23_n_5;
  wire mem_reg_0_31_24_29_n_0;
  wire mem_reg_0_31_24_29_n_1;
  wire mem_reg_0_31_24_29_n_2;
  wire mem_reg_0_31_24_29_n_3;
  wire mem_reg_0_31_24_29_n_4;
  wire mem_reg_0_31_24_29_n_5;
  wire mem_reg_0_31_30_32_n_0;
  wire mem_reg_0_31_30_32_n_1;
  wire mem_reg_0_31_30_32_n_3;
  wire mem_reg_0_31_6_11_n_0;
  wire mem_reg_0_31_6_11_n_1;
  wire mem_reg_0_31_6_11_n_2;
  wire mem_reg_0_31_6_11_n_3;
  wire mem_reg_0_31_6_11_n_4;
  wire mem_reg_0_31_6_11_n_5;
  wire [5:0]p_0_in__2;
  wire \rptr[0]_i_1__7_n_0 ;
  wire \rptr[1]_i_1__7_n_0 ;
  wire \rptr[2]_i_1__7_n_0 ;
  wire \rptr_reg_n_0_[5] ;
  wire \wptr_reg_n_0_[0] ;
  wire \wptr_reg_n_0_[1] ;
  wire \wptr_reg_n_0_[2] ;
  wire \wptr_reg_n_0_[3] ;
  wire \wptr_reg_n_0_[4] ;
  wire \wptr_reg_n_0_[5] ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_O_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_O_UNCONNECTED ;
  wire [3:3]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_O_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_O_UNCONNECTED ;
  wire [1:0]NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:1]NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_2__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[11]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_3__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [10]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[10]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_4__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[9]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_5__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [8]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[8]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_2__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[15]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_3__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [14]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[14]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_4__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[13]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_5__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [12]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[12]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_2__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[19]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_3__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [18]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[18]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_4__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[17]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_5__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [16]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[16]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_2__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[23]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_3__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [22]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[22]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_4__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[21]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_5__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [20]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[20]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_2__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[27]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_3__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [26]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[26]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_4__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[25]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_5__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [24]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[24]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_11__1 
       (.I0(dout[30]),
        .I1(\dout_reg[32]_0 [30]),
        .I2(\dout_reg[32]_0 [31]),
        .I3(dout[31]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_12__1 
       (.I0(dout[28]),
        .I1(\dout_reg[32]_0 [28]),
        .I2(\dout_reg[32]_0 [29]),
        .I3(dout[29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_13__1 
       (.I0(dout[26]),
        .I1(\dout_reg[32]_0 [26]),
        .I2(\dout_reg[32]_0 [27]),
        .I3(dout[27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_14__1 
       (.I0(dout[24]),
        .I1(\dout_reg[32]_0 [24]),
        .I2(\dout_reg[32]_0 [25]),
        .I3(dout[25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_14__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_15__1 
       (.I0(dout[30]),
        .I1(\dout_reg[32]_0 [30]),
        .I2(dout[31]),
        .I3(\dout_reg[32]_0 [31]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_15__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_16__1 
       (.I0(dout[28]),
        .I1(\dout_reg[32]_0 [28]),
        .I2(dout[29]),
        .I3(\dout_reg[32]_0 [29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_16__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_17__1 
       (.I0(dout[26]),
        .I1(\dout_reg[32]_0 [26]),
        .I2(dout[27]),
        .I3(\dout_reg[32]_0 [27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_17__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_18__1 
       (.I0(dout[24]),
        .I1(\dout_reg[32]_0 [24]),
        .I2(dout[25]),
        .I3(\dout_reg[32]_0 [25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_18__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_20__1 
       (.I0(dout[22]),
        .I1(\dout_reg[32]_0 [22]),
        .I2(\dout_reg[32]_0 [23]),
        .I3(dout[23]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_20__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_21__1 
       (.I0(dout[20]),
        .I1(\dout_reg[32]_0 [20]),
        .I2(\dout_reg[32]_0 [21]),
        .I3(dout[21]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_21__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_22__1 
       (.I0(dout[18]),
        .I1(\dout_reg[32]_0 [18]),
        .I2(\dout_reg[32]_0 [19]),
        .I3(dout[19]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_22__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_23__1 
       (.I0(dout[16]),
        .I1(\dout_reg[32]_0 [16]),
        .I2(\dout_reg[32]_0 [17]),
        .I3(dout[17]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_23__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_24__1 
       (.I0(dout[22]),
        .I1(\dout_reg[32]_0 [22]),
        .I2(dout[23]),
        .I3(\dout_reg[32]_0 [23]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_24__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_25__1 
       (.I0(dout[20]),
        .I1(\dout_reg[32]_0 [20]),
        .I2(dout[21]),
        .I3(\dout_reg[32]_0 [21]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_25__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_26__1 
       (.I0(dout[18]),
        .I1(\dout_reg[32]_0 [18]),
        .I2(dout[19]),
        .I3(\dout_reg[32]_0 [19]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_26__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_27__1 
       (.I0(dout[16]),
        .I1(\dout_reg[32]_0 [16]),
        .I2(dout[17]),
        .I3(\dout_reg[32]_0 [17]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_27__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_29__1 
       (.I0(dout[14]),
        .I1(\dout_reg[32]_0 [14]),
        .I2(\dout_reg[32]_0 [15]),
        .I3(dout[15]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_29__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_2__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [30]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[30]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_30__1 
       (.I0(dout[12]),
        .I1(\dout_reg[32]_0 [12]),
        .I2(\dout_reg[32]_0 [13]),
        .I3(dout[13]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_30__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_31__1 
       (.I0(dout[10]),
        .I1(\dout_reg[32]_0 [10]),
        .I2(\dout_reg[32]_0 [11]),
        .I3(dout[11]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_31__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_32__1 
       (.I0(dout[8]),
        .I1(\dout_reg[32]_0 [8]),
        .I2(\dout_reg[32]_0 [9]),
        .I3(dout[9]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_32__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_33__1 
       (.I0(dout[14]),
        .I1(\dout_reg[32]_0 [14]),
        .I2(dout[15]),
        .I3(\dout_reg[32]_0 [15]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_33__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_34__1 
       (.I0(dout[12]),
        .I1(\dout_reg[32]_0 [12]),
        .I2(dout[13]),
        .I3(\dout_reg[32]_0 [13]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_34__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_35__1 
       (.I0(dout[10]),
        .I1(\dout_reg[32]_0 [10]),
        .I2(dout[11]),
        .I3(\dout_reg[32]_0 [11]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_35__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_36__1 
       (.I0(dout[8]),
        .I1(\dout_reg[32]_0 [8]),
        .I2(dout[9]),
        .I3(\dout_reg[32]_0 [9]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_36__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_37__1 
       (.I0(dout[6]),
        .I1(\dout_reg[32]_0 [6]),
        .I2(\dout_reg[32]_0 [7]),
        .I3(dout[7]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_37__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_38__1 
       (.I0(dout[4]),
        .I1(\dout_reg[32]_0 [4]),
        .I2(\dout_reg[32]_0 [5]),
        .I3(dout[5]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_38__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_39__1 
       (.I0(dout[2]),
        .I1(\dout_reg[32]_0 [2]),
        .I2(\dout_reg[32]_0 [3]),
        .I3(dout[3]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_39__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_3__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_40__1 
       (.I0(dout[0]),
        .I1(\dout_reg[32]_0 [0]),
        .I2(\dout_reg[32]_0 [1]),
        .I3(dout[1]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_40__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_41__1 
       (.I0(dout[6]),
        .I1(\dout_reg[32]_0 [6]),
        .I2(dout[7]),
        .I3(\dout_reg[32]_0 [7]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_41__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_42__1 
       (.I0(dout[4]),
        .I1(\dout_reg[32]_0 [4]),
        .I2(dout[5]),
        .I3(\dout_reg[32]_0 [5]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_42__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_43__1 
       (.I0(dout[2]),
        .I1(\dout_reg[32]_0 [2]),
        .I2(dout[3]),
        .I3(\dout_reg[32]_0 [3]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_43__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_44__1 
       (.I0(dout[0]),
        .I1(\dout_reg[32]_0 [0]),
        .I2(dout[1]),
        .I3(\dout_reg[32]_0 [1]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_44__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_4__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [28]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[28]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_2__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[3]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_3__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [2]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[2]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_4__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[1]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_5__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [0]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[0]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_2__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[7]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_3__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [6]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[6]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_4__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[5]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_5__1 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [4]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ),
        .I4(dout[4]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_5__1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[11]_i_2__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_3__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_4__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_5__1_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [11:8]),
        .S(\dout_reg[11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[15]_i_2__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_3__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_4__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_5__1_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [15:12]),
        .S(\dout_reg[15]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[19]_i_2__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_3__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_4__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_5__1_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [19:16]),
        .S(\dout_reg[19]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[23]_i_2__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_3__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_4__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_5__1_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [23:20]),
        .S(\dout_reg[23]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[27]_i_2__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_3__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_4__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_5__1_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [27:24]),
        .S(\dout_reg[27]_0 ));
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_20__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_21__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_22__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_23__1_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_24__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_25__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_26__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_27__1_n_0 }));
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_29__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_30__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_31__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_32__1_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_33__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_34__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_35__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_36__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_0 ),
        .CO({\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1_CO_UNCONNECTED [3],\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Wr_Lat_Cnt_Diff_reg[31]_i_2__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_3__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_4__1_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [31:28]),
        .S(\dout_reg[31]_0 ));
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1 
       (.CI(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_37__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_38__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_39__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_40__1_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_41__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_42__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_43__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_44__1_n_0 }));
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_11__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_12__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_13__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_14__1_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_15__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_16__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_17__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_18__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\Wr_Lat_Cnt_Diff_reg[3]_i_2__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_3__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_4__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_5__1_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [3:0]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[7]_i_2__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_3__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_4__1_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_5__1_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [7:4]),
        .S(\dout_reg[7]_0 ));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_1),
        .Q(dout[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_5),
        .Q(dout[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_4),
        .Q(dout[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_1),
        .Q(dout[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_0),
        .Q(dout[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_3),
        .Q(dout[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_2),
        .Q(dout[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_5),
        .Q(dout[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_4),
        .Q(dout[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_1),
        .Q(dout[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_0),
        .Q(dout[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_0),
        .Q(dout[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_3),
        .Q(dout[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_2),
        .Q(dout[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_5),
        .Q(dout[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_4),
        .Q(dout[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_1),
        .Q(dout[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_0),
        .Q(dout[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_3),
        .Q(dout[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_2),
        .Q(dout[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_5),
        .Q(dout[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_4),
        .Q(dout[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_3),
        .Q(dout[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_1),
        .Q(dout[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_0),
        .Q(dout[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_3),
        .Q(F3_Rd_Data),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_2),
        .Q(dout[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_5),
        .Q(dout[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_4),
        .Q(dout[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_1),
        .Q(dout[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_0),
        .Q(dout[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_3),
        .Q(dout[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_2),
        .Q(dout[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000F0F8)) 
    empty_i_1__6
       (.I0(empty_i_2__6_n_0),
        .I1(empty_i_3__6_n_0),
        .I2(F3_Empty),
        .I3(F4_Empty),
        .I4(E),
        .O(empty_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2__6
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(D[0]),
        .I2(D[2]),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(D[1]),
        .I5(\wptr_reg_n_0_[4] ),
        .O(empty_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3__6
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\wptr_reg_n_0_[2] ),
        .I5(\wptr_reg_n_0_[1] ),
        .O(empty_i_3__6_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__6_n_0),
        .Q(F3_Empty),
        .S(SR));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_0_5
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [1:0]),
        .DIB(\Count_Out_i_reg[32] [3:2]),
        .DIC(\Count_Out_i_reg[32] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_0_5_n_0,mem_reg_0_31_0_5_n_1}),
        .DOB({mem_reg_0_31_0_5_n_2,mem_reg_0_31_0_5_n_3}),
        .DOC({mem_reg_0_31_0_5_n_4,mem_reg_0_31_0_5_n_5}),
        .DOD(NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_12_17
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [13:12]),
        .DIB(\Count_Out_i_reg[32] [15:14]),
        .DIC(\Count_Out_i_reg[32] [17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_12_17_n_0,mem_reg_0_31_12_17_n_1}),
        .DOB({mem_reg_0_31_12_17_n_2,mem_reg_0_31_12_17_n_3}),
        .DOC({mem_reg_0_31_12_17_n_4,mem_reg_0_31_12_17_n_5}),
        .DOD(NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_18_23
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [19:18]),
        .DIB(\Count_Out_i_reg[32] [21:20]),
        .DIC(\Count_Out_i_reg[32] [23:22]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_18_23_n_0,mem_reg_0_31_18_23_n_1}),
        .DOB({mem_reg_0_31_18_23_n_2,mem_reg_0_31_18_23_n_3}),
        .DOC({mem_reg_0_31_18_23_n_4,mem_reg_0_31_18_23_n_5}),
        .DOD(NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_24_29
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [25:24]),
        .DIB(\Count_Out_i_reg[32] [27:26]),
        .DIC(\Count_Out_i_reg[32] [29:28]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_24_29_n_0,mem_reg_0_31_24_29_n_1}),
        .DOB({mem_reg_0_31_24_29_n_2,mem_reg_0_31_24_29_n_3}),
        .DOC({mem_reg_0_31_24_29_n_4,mem_reg_0_31_24_29_n_5}),
        .DOD(NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_30_32
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [31:30]),
        .DIB({1'b0,\Count_Out_i_reg[32] [32]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_30_32_n_0,mem_reg_0_31_30_32_n_1}),
        .DOB({NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED[1],mem_reg_0_31_30_32_n_3}),
        .DOC(NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_6_11
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [7:6]),
        .DIB(\Count_Out_i_reg[32] [9:8]),
        .DIC(\Count_Out_i_reg[32] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_6_11_n_0,mem_reg_0_31_6_11_n_1}),
        .DOB({mem_reg_0_31_6_11_n_2,mem_reg_0_31_6_11_n_3}),
        .DOC({mem_reg_0_31_6_11_n_4,mem_reg_0_31_6_11_n_5}),
        .DOD(NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__7 
       (.I0(Q[0]),
        .O(\rptr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__7 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rptr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__7 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\rptr[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__7 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__7 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__4 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\rptr_reg_n_0_[5] ),
        .O(D[2]));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[0]_i_1__7_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[1]_i_1__7_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[2]_i_1__7_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(D[0]),
        .Q(Q[3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(D[1]),
        .Q(Q[4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(D[2]),
        .Q(\rptr_reg_n_0_[5] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__8 
       (.I0(\wptr_reg_n_0_[0] ),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__8 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__8 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[2] ),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__8 
       (.I0(\wptr_reg_n_0_[1] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[2] ),
        .I3(\wptr_reg_n_0_[3] ),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__8 
       (.I0(\wptr_reg_n_0_[2] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[1] ),
        .I3(\wptr_reg_n_0_[3] ),
        .I4(\wptr_reg_n_0_[4] ),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__5 
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[0] ),
        .I3(\wptr_reg_n_0_[2] ),
        .I4(\wptr_reg_n_0_[4] ),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__2[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[0]),
        .Q(\wptr_reg_n_0_[0] ),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[1]),
        .Q(\wptr_reg_n_0_[1] ),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[2]),
        .Q(\wptr_reg_n_0_[2] ),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[3]),
        .Q(\wptr_reg_n_0_[3] ),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[4]),
        .Q(\wptr_reg_n_0_[4] ),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized0_8
   (F3_Empty,
    D,
    Q,
    \Wr_Lat_Cnt_Diff_reg_reg[31] ,
    dout,
    SR,
    core_aclk,
    F4_Empty,
    E,
    S,
    \dout_reg[7]_0 ,
    \dout_reg[11]_0 ,
    \dout_reg[15]_0 ,
    \dout_reg[19]_0 ,
    \dout_reg[23]_0 ,
    \dout_reg[27]_0 ,
    \dout_reg[31]_0 ,
    \dout_reg[32]_0 ,
    empty_reg_0,
    \Count_Out_i_reg[32] );
  output F3_Empty;
  output [2:0]D;
  output [4:0]Q;
  output [31:0]\Wr_Lat_Cnt_Diff_reg_reg[31] ;
  output [31:0]dout;
  input [0:0]SR;
  input core_aclk;
  input F4_Empty;
  input [0:0]E;
  input [3:0]S;
  input [3:0]\dout_reg[7]_0 ;
  input [3:0]\dout_reg[11]_0 ;
  input [3:0]\dout_reg[15]_0 ;
  input [3:0]\dout_reg[19]_0 ;
  input [3:0]\dout_reg[23]_0 ;
  input [3:0]\dout_reg[27]_0 ;
  input [3:0]\dout_reg[31]_0 ;
  input [32:0]\dout_reg[32]_0 ;
  input [0:0]empty_reg_0;
  input [32:0]\Count_Out_i_reg[32] ;

  wire [32:0]\Count_Out_i_reg[32] ;
  wire [2:0]D;
  wire [0:0]E;
  wire F3_Empty;
  wire [32:32]F3_Rd_Data;
  wire F4_Empty;
  wire [4:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_17_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_18_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_3 ;
  wire [31:0]\Wr_Lat_Cnt_Diff_reg_reg[31] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_3 ;
  wire core_aclk;
  wire [31:0]dout;
  wire [3:0]\dout_reg[11]_0 ;
  wire [3:0]\dout_reg[15]_0 ;
  wire [3:0]\dout_reg[19]_0 ;
  wire [3:0]\dout_reg[23]_0 ;
  wire [3:0]\dout_reg[27]_0 ;
  wire [3:0]\dout_reg[31]_0 ;
  wire [32:0]\dout_reg[32]_0 ;
  wire [3:0]\dout_reg[7]_0 ;
  wire empty_i_1__0_n_0;
  wire empty_i_2__0_n_0;
  wire empty_i_3__0_n_0;
  wire [0:0]empty_reg_0;
  wire mem_reg_0_31_0_5_n_0;
  wire mem_reg_0_31_0_5_n_1;
  wire mem_reg_0_31_0_5_n_2;
  wire mem_reg_0_31_0_5_n_3;
  wire mem_reg_0_31_0_5_n_4;
  wire mem_reg_0_31_0_5_n_5;
  wire mem_reg_0_31_12_17_n_0;
  wire mem_reg_0_31_12_17_n_1;
  wire mem_reg_0_31_12_17_n_2;
  wire mem_reg_0_31_12_17_n_3;
  wire mem_reg_0_31_12_17_n_4;
  wire mem_reg_0_31_12_17_n_5;
  wire mem_reg_0_31_18_23_n_0;
  wire mem_reg_0_31_18_23_n_1;
  wire mem_reg_0_31_18_23_n_2;
  wire mem_reg_0_31_18_23_n_3;
  wire mem_reg_0_31_18_23_n_4;
  wire mem_reg_0_31_18_23_n_5;
  wire mem_reg_0_31_24_29_n_0;
  wire mem_reg_0_31_24_29_n_1;
  wire mem_reg_0_31_24_29_n_2;
  wire mem_reg_0_31_24_29_n_3;
  wire mem_reg_0_31_24_29_n_4;
  wire mem_reg_0_31_24_29_n_5;
  wire mem_reg_0_31_30_32_n_0;
  wire mem_reg_0_31_30_32_n_1;
  wire mem_reg_0_31_30_32_n_3;
  wire mem_reg_0_31_6_11_n_0;
  wire mem_reg_0_31_6_11_n_1;
  wire mem_reg_0_31_6_11_n_2;
  wire mem_reg_0_31_6_11_n_3;
  wire mem_reg_0_31_6_11_n_4;
  wire mem_reg_0_31_6_11_n_5;
  wire [5:0]p_0_in__2;
  wire \rptr[0]_i_1__1_n_0 ;
  wire \rptr[1]_i_1__1_n_0 ;
  wire \rptr[2]_i_1__1_n_0 ;
  wire \rptr_reg_n_0_[5] ;
  wire \wptr_reg_n_0_[0] ;
  wire \wptr_reg_n_0_[1] ;
  wire \wptr_reg_n_0_[2] ;
  wire \wptr_reg_n_0_[3] ;
  wire \wptr_reg_n_0_[4] ;
  wire \wptr_reg_n_0_[5] ;
  wire [3:3]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_O_UNCONNECTED ;
  wire [1:0]NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:1]NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_2 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[11]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_3 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [10]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[10]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_4 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[9]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_5 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [8]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[8]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_2 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[15]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_3 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [14]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[14]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_4 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[13]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_5 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [12]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[12]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_2 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[19]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_3 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [18]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[18]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_4 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[17]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_5 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [16]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[16]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_2 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[23]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_3 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [22]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[22]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_4 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[21]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_5 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [20]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[20]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_2 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[27]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_3 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [26]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[26]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_4 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[25]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_5 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [24]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[24]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_11 
       (.I0(dout[30]),
        .I1(\dout_reg[32]_0 [30]),
        .I2(\dout_reg[32]_0 [31]),
        .I3(dout[31]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_12 
       (.I0(dout[28]),
        .I1(\dout_reg[32]_0 [28]),
        .I2(\dout_reg[32]_0 [29]),
        .I3(dout[29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_13 
       (.I0(dout[26]),
        .I1(\dout_reg[32]_0 [26]),
        .I2(\dout_reg[32]_0 [27]),
        .I3(dout[27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_14 
       (.I0(dout[24]),
        .I1(\dout_reg[32]_0 [24]),
        .I2(\dout_reg[32]_0 [25]),
        .I3(dout[25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_15 
       (.I0(dout[30]),
        .I1(\dout_reg[32]_0 [30]),
        .I2(dout[31]),
        .I3(\dout_reg[32]_0 [31]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_16 
       (.I0(dout[28]),
        .I1(\dout_reg[32]_0 [28]),
        .I2(dout[29]),
        .I3(\dout_reg[32]_0 [29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_17 
       (.I0(dout[26]),
        .I1(\dout_reg[32]_0 [26]),
        .I2(dout[27]),
        .I3(\dout_reg[32]_0 [27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_18 
       (.I0(dout[24]),
        .I1(\dout_reg[32]_0 [24]),
        .I2(dout[25]),
        .I3(\dout_reg[32]_0 [25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_2 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [30]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[30]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_20 
       (.I0(dout[22]),
        .I1(\dout_reg[32]_0 [22]),
        .I2(\dout_reg[32]_0 [23]),
        .I3(dout[23]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_21 
       (.I0(dout[20]),
        .I1(\dout_reg[32]_0 [20]),
        .I2(\dout_reg[32]_0 [21]),
        .I3(dout[21]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_22 
       (.I0(dout[18]),
        .I1(\dout_reg[32]_0 [18]),
        .I2(\dout_reg[32]_0 [19]),
        .I3(dout[19]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_23 
       (.I0(dout[16]),
        .I1(\dout_reg[32]_0 [16]),
        .I2(\dout_reg[32]_0 [17]),
        .I3(dout[17]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_24 
       (.I0(dout[22]),
        .I1(\dout_reg[32]_0 [22]),
        .I2(dout[23]),
        .I3(\dout_reg[32]_0 [23]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_25 
       (.I0(dout[20]),
        .I1(\dout_reg[32]_0 [20]),
        .I2(dout[21]),
        .I3(\dout_reg[32]_0 [21]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_26 
       (.I0(dout[18]),
        .I1(\dout_reg[32]_0 [18]),
        .I2(dout[19]),
        .I3(\dout_reg[32]_0 [19]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_27 
       (.I0(dout[16]),
        .I1(\dout_reg[32]_0 [16]),
        .I2(dout[17]),
        .I3(\dout_reg[32]_0 [17]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_29 
       (.I0(dout[14]),
        .I1(\dout_reg[32]_0 [14]),
        .I2(\dout_reg[32]_0 [15]),
        .I3(dout[15]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_3 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_30 
       (.I0(dout[12]),
        .I1(\dout_reg[32]_0 [12]),
        .I2(\dout_reg[32]_0 [13]),
        .I3(dout[13]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_31 
       (.I0(dout[10]),
        .I1(\dout_reg[32]_0 [10]),
        .I2(\dout_reg[32]_0 [11]),
        .I3(dout[11]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_32 
       (.I0(dout[8]),
        .I1(\dout_reg[32]_0 [8]),
        .I2(\dout_reg[32]_0 [9]),
        .I3(dout[9]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_33 
       (.I0(dout[14]),
        .I1(\dout_reg[32]_0 [14]),
        .I2(dout[15]),
        .I3(\dout_reg[32]_0 [15]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_34 
       (.I0(dout[12]),
        .I1(\dout_reg[32]_0 [12]),
        .I2(dout[13]),
        .I3(\dout_reg[32]_0 [13]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_35 
       (.I0(dout[10]),
        .I1(\dout_reg[32]_0 [10]),
        .I2(dout[11]),
        .I3(\dout_reg[32]_0 [11]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_36 
       (.I0(dout[8]),
        .I1(\dout_reg[32]_0 [8]),
        .I2(dout[9]),
        .I3(\dout_reg[32]_0 [9]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_37 
       (.I0(dout[6]),
        .I1(\dout_reg[32]_0 [6]),
        .I2(\dout_reg[32]_0 [7]),
        .I3(dout[7]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_38 
       (.I0(dout[4]),
        .I1(\dout_reg[32]_0 [4]),
        .I2(\dout_reg[32]_0 [5]),
        .I3(dout[5]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_39 
       (.I0(dout[2]),
        .I1(\dout_reg[32]_0 [2]),
        .I2(\dout_reg[32]_0 [3]),
        .I3(dout[3]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_4 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [28]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[28]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_40 
       (.I0(dout[0]),
        .I1(\dout_reg[32]_0 [0]),
        .I2(\dout_reg[32]_0 [1]),
        .I3(dout[1]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_41 
       (.I0(dout[6]),
        .I1(\dout_reg[32]_0 [6]),
        .I2(dout[7]),
        .I3(\dout_reg[32]_0 [7]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_42 
       (.I0(dout[4]),
        .I1(\dout_reg[32]_0 [4]),
        .I2(dout[5]),
        .I3(\dout_reg[32]_0 [5]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_43 
       (.I0(dout[2]),
        .I1(\dout_reg[32]_0 [2]),
        .I2(dout[3]),
        .I3(\dout_reg[32]_0 [3]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_44 
       (.I0(dout[0]),
        .I1(\dout_reg[32]_0 [0]),
        .I2(dout[1]),
        .I3(\dout_reg[32]_0 [1]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_2 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[3]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_3 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [2]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[2]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_4 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[1]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_5 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [0]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[0]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_2 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[7]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_3 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [6]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[6]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_4 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[5]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_5 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [4]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ),
        .I4(dout[4]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[11]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_5_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [11:8]),
        .S(\dout_reg[11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [15:12]),
        .S(\dout_reg[15]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[19]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_5_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [19:16]),
        .S(\dout_reg[19]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [23:20]),
        .S(\dout_reg[23]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[27]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_5_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [27:24]),
        .S(\dout_reg[27]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_0 ),
        .CO({\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_CO_UNCONNECTED [3],\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [31:28]),
        .S(\dout_reg[31]_0 ));
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0 }));
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0 }));
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28 
       (.CI(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0 }));
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_17_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_18_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({\Wr_Lat_Cnt_Diff_reg[3]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_5_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [3:0]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [7:4]),
        .S(\dout_reg[7]_0 ));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_1),
        .Q(dout[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_5),
        .Q(dout[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_4),
        .Q(dout[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_1),
        .Q(dout[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_0),
        .Q(dout[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_3),
        .Q(dout[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_2),
        .Q(dout[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_5),
        .Q(dout[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_4),
        .Q(dout[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_1),
        .Q(dout[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_0),
        .Q(dout[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_0),
        .Q(dout[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_3),
        .Q(dout[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_2),
        .Q(dout[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_5),
        .Q(dout[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_4),
        .Q(dout[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_1),
        .Q(dout[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_0),
        .Q(dout[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_3),
        .Q(dout[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_2),
        .Q(dout[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_5),
        .Q(dout[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_4),
        .Q(dout[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_3),
        .Q(dout[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_1),
        .Q(dout[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_0),
        .Q(dout[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_3),
        .Q(F3_Rd_Data),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_2),
        .Q(dout[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_5),
        .Q(dout[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_4),
        .Q(dout[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_1),
        .Q(dout[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_0),
        .Q(dout[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_3),
        .Q(dout[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_2),
        .Q(dout[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000F0F8)) 
    empty_i_1__0
       (.I0(empty_i_2__0_n_0),
        .I1(empty_i_3__0_n_0),
        .I2(F3_Empty),
        .I3(F4_Empty),
        .I4(E),
        .O(empty_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2__0
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(D[0]),
        .I2(D[2]),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(D[1]),
        .I5(\wptr_reg_n_0_[4] ),
        .O(empty_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3__0
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\wptr_reg_n_0_[2] ),
        .I5(\wptr_reg_n_0_[1] ),
        .O(empty_i_3__0_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__0_n_0),
        .Q(F3_Empty),
        .S(SR));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_0_5
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [1:0]),
        .DIB(\Count_Out_i_reg[32] [3:2]),
        .DIC(\Count_Out_i_reg[32] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_0_5_n_0,mem_reg_0_31_0_5_n_1}),
        .DOB({mem_reg_0_31_0_5_n_2,mem_reg_0_31_0_5_n_3}),
        .DOC({mem_reg_0_31_0_5_n_4,mem_reg_0_31_0_5_n_5}),
        .DOD(NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_12_17
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [13:12]),
        .DIB(\Count_Out_i_reg[32] [15:14]),
        .DIC(\Count_Out_i_reg[32] [17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_12_17_n_0,mem_reg_0_31_12_17_n_1}),
        .DOB({mem_reg_0_31_12_17_n_2,mem_reg_0_31_12_17_n_3}),
        .DOC({mem_reg_0_31_12_17_n_4,mem_reg_0_31_12_17_n_5}),
        .DOD(NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_18_23
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [19:18]),
        .DIB(\Count_Out_i_reg[32] [21:20]),
        .DIC(\Count_Out_i_reg[32] [23:22]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_18_23_n_0,mem_reg_0_31_18_23_n_1}),
        .DOB({mem_reg_0_31_18_23_n_2,mem_reg_0_31_18_23_n_3}),
        .DOC({mem_reg_0_31_18_23_n_4,mem_reg_0_31_18_23_n_5}),
        .DOD(NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_24_29
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [25:24]),
        .DIB(\Count_Out_i_reg[32] [27:26]),
        .DIC(\Count_Out_i_reg[32] [29:28]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_24_29_n_0,mem_reg_0_31_24_29_n_1}),
        .DOB({mem_reg_0_31_24_29_n_2,mem_reg_0_31_24_29_n_3}),
        .DOC({mem_reg_0_31_24_29_n_4,mem_reg_0_31_24_29_n_5}),
        .DOD(NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_30_32
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [31:30]),
        .DIB({1'b0,\Count_Out_i_reg[32] [32]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_30_32_n_0,mem_reg_0_31_30_32_n_1}),
        .DOB({NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED[1],mem_reg_0_31_30_32_n_3}),
        .DOC(NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_6_11
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [7:6]),
        .DIB(\Count_Out_i_reg[32] [9:8]),
        .DIC(\Count_Out_i_reg[32] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_6_11_n_0,mem_reg_0_31_6_11_n_1}),
        .DOB({mem_reg_0_31_6_11_n_2,mem_reg_0_31_6_11_n_3}),
        .DOC({mem_reg_0_31_6_11_n_4,mem_reg_0_31_6_11_n_5}),
        .DOD(NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__1 
       (.I0(Q[0]),
        .O(\rptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rptr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\rptr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\rptr_reg_n_0_[5] ),
        .O(D[2]));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(D[0]),
        .Q(Q[3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(D[1]),
        .Q(Q[4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(D[2]),
        .Q(\rptr_reg_n_0_[5] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__0 
       (.I0(\wptr_reg_n_0_[0] ),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__0 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__0 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[2] ),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__0 
       (.I0(\wptr_reg_n_0_[1] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[2] ),
        .I3(\wptr_reg_n_0_[3] ),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__0 
       (.I0(\wptr_reg_n_0_[2] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[1] ),
        .I3(\wptr_reg_n_0_[3] ),
        .I4(\wptr_reg_n_0_[4] ),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1 
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[0] ),
        .I3(\wptr_reg_n_0_[2] ),
        .I4(\wptr_reg_n_0_[4] ),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__2[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[0]),
        .Q(\wptr_reg_n_0_[0] ),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[1]),
        .Q(\wptr_reg_n_0_[1] ),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[2]),
        .Q(\wptr_reg_n_0_[2] ),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[3]),
        .Q(\wptr_reg_n_0_[3] ),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[4]),
        .Q(\wptr_reg_n_0_[4] ),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized1
   (F4_Empty,
    \rptr_reg[0] ,
    S,
    Q,
    \Wr_Lat_Cnt_Diff_reg_reg[7] ,
    \Wr_Lat_Cnt_Diff_reg_reg[11] ,
    \Wr_Lat_Cnt_Diff_reg_reg[15] ,
    \Wr_Lat_Cnt_Diff_reg_reg[19] ,
    \Wr_Lat_Cnt_Diff_reg_reg[23] ,
    \Wr_Lat_Cnt_Diff_reg_reg[27] ,
    \Wr_Lat_Cnt_Diff_reg_reg[31] ,
    SR,
    core_aclk,
    F3_Empty,
    E,
    D,
    rptr_reg,
    dout,
    \Count_Out_i_reg[32] );
  output F4_Empty;
  output [0:0]\rptr_reg[0] ;
  output [3:0]S;
  output [32:0]Q;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[7] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[11] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[15] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[19] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[23] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[27] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input F3_Empty;
  input [0:0]E;
  input [2:0]D;
  input [4:0]rptr_reg;
  input [31:0]dout;
  input [32:0]\Count_Out_i_reg[32] ;

  wire [32:0]\Count_Out_i_reg[32] ;
  wire [2:0]D;
  wire [0:0]E;
  wire F3_Empty;
  wire F4_Empty;
  wire [32:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[11] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[15] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[19] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[23] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[27] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[31] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[7] ;
  wire core_aclk;
  wire [31:0]dout;
  wire empty_i_1__5_n_0;
  wire empty_i_2__7_n_0;
  wire empty_i_3__7_n_0;
  wire mem_reg_0_31_0_5_n_0;
  wire mem_reg_0_31_0_5_n_1;
  wire mem_reg_0_31_0_5_n_2;
  wire mem_reg_0_31_0_5_n_3;
  wire mem_reg_0_31_0_5_n_4;
  wire mem_reg_0_31_0_5_n_5;
  wire mem_reg_0_31_12_17_n_0;
  wire mem_reg_0_31_12_17_n_1;
  wire mem_reg_0_31_12_17_n_2;
  wire mem_reg_0_31_12_17_n_3;
  wire mem_reg_0_31_12_17_n_4;
  wire mem_reg_0_31_12_17_n_5;
  wire mem_reg_0_31_18_23_n_0;
  wire mem_reg_0_31_18_23_n_1;
  wire mem_reg_0_31_18_23_n_2;
  wire mem_reg_0_31_18_23_n_3;
  wire mem_reg_0_31_18_23_n_4;
  wire mem_reg_0_31_18_23_n_5;
  wire mem_reg_0_31_24_29_n_0;
  wire mem_reg_0_31_24_29_n_1;
  wire mem_reg_0_31_24_29_n_2;
  wire mem_reg_0_31_24_29_n_3;
  wire mem_reg_0_31_24_29_n_4;
  wire mem_reg_0_31_24_29_n_5;
  wire mem_reg_0_31_30_32_n_0;
  wire mem_reg_0_31_30_32_n_1;
  wire mem_reg_0_31_30_32_n_3;
  wire mem_reg_0_31_6_11_n_0;
  wire mem_reg_0_31_6_11_n_1;
  wire mem_reg_0_31_6_11_n_2;
  wire mem_reg_0_31_6_11_n_3;
  wire mem_reg_0_31_6_11_n_4;
  wire mem_reg_0_31_6_11_n_5;
  wire [5:0]p_0_in__3;
  wire [4:0]rptr_reg;
  wire [0:0]\rptr_reg[0] ;
  wire \wptr_reg_n_0_[0] ;
  wire \wptr_reg_n_0_[1] ;
  wire \wptr_reg_n_0_[2] ;
  wire \wptr_reg_n_0_[3] ;
  wire \wptr_reg_n_0_[4] ;
  wire \wptr_reg_n_0_[5] ;
  wire [1:0]NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:1]NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h1)) 
    F34_Rd_Vld_i_1__1
       (.I0(F4_Empty),
        .I1(F3_Empty),
        .O(\rptr_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_6__1 
       (.I0(Q[11]),
        .I1(dout[11]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[11] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_7__1 
       (.I0(Q[10]),
        .I1(dout[10]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[11] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_8__1 
       (.I0(Q[9]),
        .I1(dout[9]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[11] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_9__1 
       (.I0(Q[8]),
        .I1(dout[8]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[11] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_6__1 
       (.I0(Q[15]),
        .I1(dout[15]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_7__1 
       (.I0(Q[14]),
        .I1(dout[14]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_8__1 
       (.I0(Q[13]),
        .I1(dout[13]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_9__1 
       (.I0(Q[12]),
        .I1(dout[12]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_6__1 
       (.I0(Q[19]),
        .I1(dout[19]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[19] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_7__1 
       (.I0(Q[18]),
        .I1(dout[18]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[19] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_8__1 
       (.I0(Q[17]),
        .I1(dout[17]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[19] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_9__1 
       (.I0(Q[16]),
        .I1(dout[16]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[19] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_6__1 
       (.I0(Q[23]),
        .I1(dout[23]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_7__1 
       (.I0(Q[22]),
        .I1(dout[22]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_8__1 
       (.I0(Q[21]),
        .I1(dout[21]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_9__1 
       (.I0(Q[20]),
        .I1(dout[20]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_6__1 
       (.I0(Q[27]),
        .I1(dout[27]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[27] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_7__1 
       (.I0(Q[26]),
        .I1(dout[26]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[27] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_8__1 
       (.I0(Q[25]),
        .I1(dout[25]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[27] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_9__1 
       (.I0(Q[24]),
        .I1(dout[24]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[27] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_5__1 
       (.I0(Q[31]),
        .I1(dout[31]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_6__1 
       (.I0(Q[30]),
        .I1(dout[30]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_7__1 
       (.I0(Q[29]),
        .I1(dout[29]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_8__1 
       (.I0(Q[28]),
        .I1(dout[28]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_6__1 
       (.I0(Q[3]),
        .I1(dout[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_7__1 
       (.I0(Q[2]),
        .I1(dout[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_8__1 
       (.I0(Q[1]),
        .I1(dout[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_9__1 
       (.I0(Q[0]),
        .I1(dout[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_6__1 
       (.I0(Q[7]),
        .I1(dout[7]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_7__1 
       (.I0(Q[6]),
        .I1(dout[6]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_8__1 
       (.I0(Q[5]),
        .I1(dout[5]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_9__1 
       (.I0(Q[4]),
        .I1(dout[4]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[7] [0]));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_1),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_4),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_1),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_0),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_3),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_2),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_5),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_4),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_1),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_0),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_3),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_2),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_5),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_4),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_1),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_0),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_3),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_2),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_5),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_4),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_3),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_1),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_0),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_3),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_2),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_5),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_4),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_1),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_0),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_3),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_2),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h0000FF08)) 
    empty_i_1__5
       (.I0(empty_i_2__7_n_0),
        .I1(empty_i_3__7_n_0),
        .I2(F3_Empty),
        .I3(F4_Empty),
        .I4(E),
        .O(empty_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2__7
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(D[0]),
        .I2(D[2]),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(D[1]),
        .I5(\wptr_reg_n_0_[4] ),
        .O(empty_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3__7
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(rptr_reg[2]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[0]),
        .I4(\wptr_reg_n_0_[2] ),
        .I5(\wptr_reg_n_0_[1] ),
        .O(empty_i_3__7_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__5_n_0),
        .Q(F4_Empty),
        .S(SR));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_0_5
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [1:0]),
        .DIB(\Count_Out_i_reg[32] [3:2]),
        .DIC(\Count_Out_i_reg[32] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_0_5_n_0,mem_reg_0_31_0_5_n_1}),
        .DOB({mem_reg_0_31_0_5_n_2,mem_reg_0_31_0_5_n_3}),
        .DOC({mem_reg_0_31_0_5_n_4,mem_reg_0_31_0_5_n_5}),
        .DOD(NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_12_17
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [13:12]),
        .DIB(\Count_Out_i_reg[32] [15:14]),
        .DIC(\Count_Out_i_reg[32] [17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_12_17_n_0,mem_reg_0_31_12_17_n_1}),
        .DOB({mem_reg_0_31_12_17_n_2,mem_reg_0_31_12_17_n_3}),
        .DOC({mem_reg_0_31_12_17_n_4,mem_reg_0_31_12_17_n_5}),
        .DOD(NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_18_23
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [19:18]),
        .DIB(\Count_Out_i_reg[32] [21:20]),
        .DIC(\Count_Out_i_reg[32] [23:22]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_18_23_n_0,mem_reg_0_31_18_23_n_1}),
        .DOB({mem_reg_0_31_18_23_n_2,mem_reg_0_31_18_23_n_3}),
        .DOC({mem_reg_0_31_18_23_n_4,mem_reg_0_31_18_23_n_5}),
        .DOD(NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_24_29
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [25:24]),
        .DIB(\Count_Out_i_reg[32] [27:26]),
        .DIC(\Count_Out_i_reg[32] [29:28]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_24_29_n_0,mem_reg_0_31_24_29_n_1}),
        .DOB({mem_reg_0_31_24_29_n_2,mem_reg_0_31_24_29_n_3}),
        .DOC({mem_reg_0_31_24_29_n_4,mem_reg_0_31_24_29_n_5}),
        .DOD(NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_30_32
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [31:30]),
        .DIB({1'b0,\Count_Out_i_reg[32] [32]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_30_32_n_0,mem_reg_0_31_30_32_n_1}),
        .DOB({NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED[1],mem_reg_0_31_30_32_n_3}),
        .DOC(NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_6_11
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [7:6]),
        .DIB(\Count_Out_i_reg[32] [9:8]),
        .DIC(\Count_Out_i_reg[32] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_6_11_n_0,mem_reg_0_31_6_11_n_1}),
        .DOB({mem_reg_0_31_6_11_n_2,mem_reg_0_31_6_11_n_3}),
        .DOC({mem_reg_0_31_6_11_n_4,mem_reg_0_31_6_11_n_5}),
        .DOD(NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__9 
       (.I0(\wptr_reg_n_0_[0] ),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__9 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__9 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[2] ),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__9 
       (.I0(\wptr_reg_n_0_[1] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[2] ),
        .I3(\wptr_reg_n_0_[3] ),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__9 
       (.I0(\wptr_reg_n_0_[2] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[1] ),
        .I3(\wptr_reg_n_0_[3] ),
        .I4(\wptr_reg_n_0_[4] ),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__6 
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[0] ),
        .I3(\wptr_reg_n_0_[2] ),
        .I4(\wptr_reg_n_0_[4] ),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__3[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[0]),
        .Q(\wptr_reg_n_0_[0] ),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[1]),
        .Q(\wptr_reg_n_0_[1] ),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[2]),
        .Q(\wptr_reg_n_0_[2] ),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[3]),
        .Q(\wptr_reg_n_0_[3] ),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[4]),
        .Q(\wptr_reg_n_0_[4] ),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized1_9
   (F4_Empty,
    \rptr_reg[0] ,
    S,
    Q,
    \Wr_Lat_Cnt_Diff_reg_reg[7] ,
    \Wr_Lat_Cnt_Diff_reg_reg[11] ,
    \Wr_Lat_Cnt_Diff_reg_reg[15] ,
    \Wr_Lat_Cnt_Diff_reg_reg[19] ,
    \Wr_Lat_Cnt_Diff_reg_reg[23] ,
    \Wr_Lat_Cnt_Diff_reg_reg[27] ,
    \Wr_Lat_Cnt_Diff_reg_reg[31] ,
    SR,
    core_aclk,
    F3_Empty,
    E,
    D,
    rptr_reg,
    dout,
    \Count_Out_i_reg[32] );
  output F4_Empty;
  output [0:0]\rptr_reg[0] ;
  output [3:0]S;
  output [32:0]Q;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[7] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[11] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[15] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[19] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[23] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[27] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input F3_Empty;
  input [0:0]E;
  input [2:0]D;
  input [4:0]rptr_reg;
  input [31:0]dout;
  input [32:0]\Count_Out_i_reg[32] ;

  wire [32:0]\Count_Out_i_reg[32] ;
  wire [2:0]D;
  wire [0:0]E;
  wire F3_Empty;
  wire F4_Empty;
  wire [32:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[11] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[15] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[19] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[23] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[27] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[31] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[7] ;
  wire core_aclk;
  wire [31:0]dout;
  wire empty_i_1_n_0;
  wire empty_i_2__1_n_0;
  wire empty_i_3__1_n_0;
  wire mem_reg_0_31_0_5_n_0;
  wire mem_reg_0_31_0_5_n_1;
  wire mem_reg_0_31_0_5_n_2;
  wire mem_reg_0_31_0_5_n_3;
  wire mem_reg_0_31_0_5_n_4;
  wire mem_reg_0_31_0_5_n_5;
  wire mem_reg_0_31_12_17_n_0;
  wire mem_reg_0_31_12_17_n_1;
  wire mem_reg_0_31_12_17_n_2;
  wire mem_reg_0_31_12_17_n_3;
  wire mem_reg_0_31_12_17_n_4;
  wire mem_reg_0_31_12_17_n_5;
  wire mem_reg_0_31_18_23_n_0;
  wire mem_reg_0_31_18_23_n_1;
  wire mem_reg_0_31_18_23_n_2;
  wire mem_reg_0_31_18_23_n_3;
  wire mem_reg_0_31_18_23_n_4;
  wire mem_reg_0_31_18_23_n_5;
  wire mem_reg_0_31_24_29_n_0;
  wire mem_reg_0_31_24_29_n_1;
  wire mem_reg_0_31_24_29_n_2;
  wire mem_reg_0_31_24_29_n_3;
  wire mem_reg_0_31_24_29_n_4;
  wire mem_reg_0_31_24_29_n_5;
  wire mem_reg_0_31_30_32_n_0;
  wire mem_reg_0_31_30_32_n_1;
  wire mem_reg_0_31_30_32_n_3;
  wire mem_reg_0_31_6_11_n_0;
  wire mem_reg_0_31_6_11_n_1;
  wire mem_reg_0_31_6_11_n_2;
  wire mem_reg_0_31_6_11_n_3;
  wire mem_reg_0_31_6_11_n_4;
  wire mem_reg_0_31_6_11_n_5;
  wire [5:0]p_0_in__3;
  wire [4:0]rptr_reg;
  wire [0:0]\rptr_reg[0] ;
  wire \wptr_reg_n_0_[0] ;
  wire \wptr_reg_n_0_[1] ;
  wire \wptr_reg_n_0_[2] ;
  wire \wptr_reg_n_0_[3] ;
  wire \wptr_reg_n_0_[4] ;
  wire \wptr_reg_n_0_[5] ;
  wire [1:0]NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:1]NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    F34_Rd_Vld_i_1
       (.I0(F4_Empty),
        .I1(F3_Empty),
        .O(\rptr_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_6 
       (.I0(Q[11]),
        .I1(dout[11]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[11] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_7 
       (.I0(Q[10]),
        .I1(dout[10]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[11] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_8 
       (.I0(Q[9]),
        .I1(dout[9]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[11] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_9 
       (.I0(Q[8]),
        .I1(dout[8]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[11] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_6 
       (.I0(Q[15]),
        .I1(dout[15]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_7 
       (.I0(Q[14]),
        .I1(dout[14]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_8 
       (.I0(Q[13]),
        .I1(dout[13]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_9 
       (.I0(Q[12]),
        .I1(dout[12]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_6 
       (.I0(Q[19]),
        .I1(dout[19]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[19] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_7 
       (.I0(Q[18]),
        .I1(dout[18]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[19] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_8 
       (.I0(Q[17]),
        .I1(dout[17]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[19] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_9 
       (.I0(Q[16]),
        .I1(dout[16]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[19] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_6 
       (.I0(Q[23]),
        .I1(dout[23]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_7 
       (.I0(Q[22]),
        .I1(dout[22]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_8 
       (.I0(Q[21]),
        .I1(dout[21]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_9 
       (.I0(Q[20]),
        .I1(dout[20]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_6 
       (.I0(Q[27]),
        .I1(dout[27]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[27] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_7 
       (.I0(Q[26]),
        .I1(dout[26]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[27] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_8 
       (.I0(Q[25]),
        .I1(dout[25]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[27] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_9 
       (.I0(Q[24]),
        .I1(dout[24]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[27] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_5 
       (.I0(Q[31]),
        .I1(dout[31]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_6 
       (.I0(Q[30]),
        .I1(dout[30]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_7 
       (.I0(Q[29]),
        .I1(dout[29]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_8 
       (.I0(Q[28]),
        .I1(dout[28]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_6 
       (.I0(Q[3]),
        .I1(dout[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_7 
       (.I0(Q[2]),
        .I1(dout[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_8 
       (.I0(Q[1]),
        .I1(dout[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_9 
       (.I0(Q[0]),
        .I1(dout[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_6 
       (.I0(Q[7]),
        .I1(dout[7]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_7 
       (.I0(Q[6]),
        .I1(dout[6]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_8 
       (.I0(Q[5]),
        .I1(dout[5]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_9 
       (.I0(Q[4]),
        .I1(dout[4]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[7] [0]));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_1),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_4),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_1),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_0),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_3),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_2),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_5),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_4),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_1),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_0),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_3),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_2),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_5),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_4),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_1),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_0),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_3),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_2),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_5),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_4),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_3),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_1),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_0),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_3),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_2),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_5),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_4),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_1),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_0),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_3),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_2),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h0000FF08)) 
    empty_i_1
       (.I0(empty_i_2__1_n_0),
        .I1(empty_i_3__1_n_0),
        .I2(F3_Empty),
        .I3(F4_Empty),
        .I4(E),
        .O(empty_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2__1
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(D[0]),
        .I2(D[2]),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(D[1]),
        .I5(\wptr_reg_n_0_[4] ),
        .O(empty_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3__1
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(rptr_reg[2]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[0]),
        .I4(\wptr_reg_n_0_[2] ),
        .I5(\wptr_reg_n_0_[1] ),
        .O(empty_i_3__1_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1_n_0),
        .Q(F4_Empty),
        .S(SR));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_0_5
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [1:0]),
        .DIB(\Count_Out_i_reg[32] [3:2]),
        .DIC(\Count_Out_i_reg[32] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_0_5_n_0,mem_reg_0_31_0_5_n_1}),
        .DOB({mem_reg_0_31_0_5_n_2,mem_reg_0_31_0_5_n_3}),
        .DOC({mem_reg_0_31_0_5_n_4,mem_reg_0_31_0_5_n_5}),
        .DOD(NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_12_17
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [13:12]),
        .DIB(\Count_Out_i_reg[32] [15:14]),
        .DIC(\Count_Out_i_reg[32] [17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_12_17_n_0,mem_reg_0_31_12_17_n_1}),
        .DOB({mem_reg_0_31_12_17_n_2,mem_reg_0_31_12_17_n_3}),
        .DOC({mem_reg_0_31_12_17_n_4,mem_reg_0_31_12_17_n_5}),
        .DOD(NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_18_23
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [19:18]),
        .DIB(\Count_Out_i_reg[32] [21:20]),
        .DIC(\Count_Out_i_reg[32] [23:22]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_18_23_n_0,mem_reg_0_31_18_23_n_1}),
        .DOB({mem_reg_0_31_18_23_n_2,mem_reg_0_31_18_23_n_3}),
        .DOC({mem_reg_0_31_18_23_n_4,mem_reg_0_31_18_23_n_5}),
        .DOD(NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_24_29
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [25:24]),
        .DIB(\Count_Out_i_reg[32] [27:26]),
        .DIC(\Count_Out_i_reg[32] [29:28]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_24_29_n_0,mem_reg_0_31_24_29_n_1}),
        .DOB({mem_reg_0_31_24_29_n_2,mem_reg_0_31_24_29_n_3}),
        .DOC({mem_reg_0_31_24_29_n_4,mem_reg_0_31_24_29_n_5}),
        .DOD(NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_30_32
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [31:30]),
        .DIB({1'b0,\Count_Out_i_reg[32] [32]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_30_32_n_0,mem_reg_0_31_30_32_n_1}),
        .DOB({NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED[1],mem_reg_0_31_30_32_n_3}),
        .DOC(NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_6_11
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [7:6]),
        .DIB(\Count_Out_i_reg[32] [9:8]),
        .DIC(\Count_Out_i_reg[32] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_6_11_n_0,mem_reg_0_31_6_11_n_1}),
        .DOB({mem_reg_0_31_6_11_n_2,mem_reg_0_31_6_11_n_3}),
        .DOC({mem_reg_0_31_6_11_n_4,mem_reg_0_31_6_11_n_5}),
        .DOD(NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__1 
       (.I0(\wptr_reg_n_0_[0] ),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__1 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__1 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[2] ),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__1 
       (.I0(\wptr_reg_n_0_[1] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[2] ),
        .I3(\wptr_reg_n_0_[3] ),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__1 
       (.I0(\wptr_reg_n_0_[2] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[1] ),
        .I3(\wptr_reg_n_0_[3] ),
        .I4(\wptr_reg_n_0_[4] ),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__0 
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[0] ),
        .I3(\wptr_reg_n_0_[2] ),
        .I4(\wptr_reg_n_0_[4] ),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__3[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[0]),
        .Q(\wptr_reg_n_0_[0] ),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[1]),
        .Q(\wptr_reg_n_0_[1] ),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[2]),
        .Q(\wptr_reg_n_0_[2] ),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[3]),
        .Q(\wptr_reg_n_0_[3] ),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[4]),
        .Q(\wptr_reg_n_0_[4] ),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized2
   (Rd_Latency_Fifo_Wr_En_reg,
    Rd_Latency_Fifo_Rd_En_reg,
    Read_Latency_One_D1_reg,
    Read_Latency_One,
    \Rd_Latency_Fifo_Rd_Data_D1_reg[32] ,
    SR,
    core_aclk,
    slot_2_axi_arready,
    slot_2_axi_arvalid,
    Rd_Lat_Start,
    Rd_Add_Issue_reg,
    rst_int_n,
    E,
    Read_Latency_One_D1,
    Rd_Latency_Fifo_Rd_En,
    rd_latency_end,
    Read_Latency_One_reg,
    Last_Read_buf,
    Rd_Lat_End,
    First_Read_reg,
    Read_going_on_reg,
    Q);
  output Rd_Latency_Fifo_Wr_En_reg;
  output Rd_Latency_Fifo_Rd_En_reg;
  output Read_Latency_One_D1_reg;
  output Read_Latency_One;
  output [32:0]\Rd_Latency_Fifo_Rd_Data_D1_reg[32] ;
  input [0:0]SR;
  input core_aclk;
  input slot_2_axi_arready;
  input slot_2_axi_arvalid;
  input Rd_Lat_Start;
  input Rd_Add_Issue_reg;
  input rst_int_n;
  input [0:0]E;
  input Read_Latency_One_D1;
  input Rd_Latency_Fifo_Rd_En;
  input rd_latency_end;
  input Read_Latency_One_reg;
  input Last_Read_buf;
  input Rd_Lat_End;
  input First_Read_reg;
  input Read_going_on_reg;
  input [32:0]Q;

  wire [0:0]E;
  wire First_Read_reg;
  wire Last_Read_buf;
  wire [32:0]Q;
  wire Rd_Add_Issue_reg;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire Rd_Latency_Fifo_Empty;
  wire Rd_Latency_Fifo_Full;
  wire [32:0]\Rd_Latency_Fifo_Rd_Data_D1_reg[32] ;
  wire Rd_Latency_Fifo_Rd_En;
  wire Rd_Latency_Fifo_Rd_En_out;
  wire Rd_Latency_Fifo_Rd_En_reg;
  wire Rd_Latency_Fifo_Wr_En_reg;
  wire Read_Latency_One;
  wire Read_Latency_One_D1;
  wire Read_Latency_One_D1_reg;
  wire Read_Latency_One_reg;
  wire Read_going_on_reg;
  wire [0:0]SR;
  wire almost_full0__8;
  wire core_aclk;
  wire empty_i_1__7_n_0;
  wire empty_i_2__5_n_0;
  wire empty_i_3__5_n_0;
  wire full_i_1__1_n_0;
  wire full_i_3__1_n_0;
  wire full_i_4__1_n_0;
  wire mem_reg_0_31_0_5_n_0;
  wire mem_reg_0_31_0_5_n_1;
  wire mem_reg_0_31_0_5_n_2;
  wire mem_reg_0_31_0_5_n_3;
  wire mem_reg_0_31_0_5_n_4;
  wire mem_reg_0_31_0_5_n_5;
  wire mem_reg_0_31_12_17_n_0;
  wire mem_reg_0_31_12_17_n_1;
  wire mem_reg_0_31_12_17_n_2;
  wire mem_reg_0_31_12_17_n_3;
  wire mem_reg_0_31_12_17_n_4;
  wire mem_reg_0_31_12_17_n_5;
  wire mem_reg_0_31_18_23_n_0;
  wire mem_reg_0_31_18_23_n_1;
  wire mem_reg_0_31_18_23_n_2;
  wire mem_reg_0_31_18_23_n_3;
  wire mem_reg_0_31_18_23_n_4;
  wire mem_reg_0_31_18_23_n_5;
  wire mem_reg_0_31_24_29_n_0;
  wire mem_reg_0_31_24_29_n_1;
  wire mem_reg_0_31_24_29_n_2;
  wire mem_reg_0_31_24_29_n_3;
  wire mem_reg_0_31_24_29_n_4;
  wire mem_reg_0_31_24_29_n_5;
  wire mem_reg_0_31_30_32_n_0;
  wire mem_reg_0_31_30_32_n_1;
  wire mem_reg_0_31_30_32_n_3;
  wire mem_reg_0_31_6_11_n_0;
  wire mem_reg_0_31_6_11_n_1;
  wire mem_reg_0_31_6_11_n_2;
  wire mem_reg_0_31_6_11_n_3;
  wire mem_reg_0_31_6_11_n_4;
  wire mem_reg_0_31_6_11_n_5;
  wire [5:0]p_0_in__4;
  wire rd_latency_end;
  wire \rptr[0]_i_1__6_n_0 ;
  wire \rptr[1]_i_1__6_n_0 ;
  wire \rptr[2]_i_1__6_n_0 ;
  wire \rptr[3]_i_1__6_n_0 ;
  wire \rptr[4]_i_1__6_n_0 ;
  wire \rptr[5]_i_2__1_n_0 ;
  wire \rptr_reg_n_0_[0] ;
  wire \rptr_reg_n_0_[1] ;
  wire \rptr_reg_n_0_[2] ;
  wire \rptr_reg_n_0_[3] ;
  wire \rptr_reg_n_0_[4] ;
  wire \rptr_reg_n_0_[5] ;
  wire rst_int_n;
  wire slot_2_axi_arready;
  wire slot_2_axi_arvalid;
  wire \wptr_reg_n_0_[0] ;
  wire \wptr_reg_n_0_[1] ;
  wire \wptr_reg_n_0_[2] ;
  wire \wptr_reg_n_0_[3] ;
  wire \wptr_reg_n_0_[4] ;
  wire \wptr_reg_n_0_[5] ;
  wire [1:0]NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:1]NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h08)) 
    Rd_Latency_Fifo_Rd_En_i_1__1
       (.I0(rd_latency_end),
        .I1(rst_int_n),
        .I2(Rd_Latency_Fifo_Empty),
        .O(Rd_Latency_Fifo_Rd_En_reg));
  LUT6 #(
    .INIT(64'h000000008F800000)) 
    Rd_Latency_Fifo_Wr_En_i_1__1
       (.I0(slot_2_axi_arready),
        .I1(slot_2_axi_arvalid),
        .I2(Rd_Lat_Start),
        .I3(Rd_Add_Issue_reg),
        .I4(rst_int_n),
        .I5(Rd_Latency_Fifo_Full),
        .O(Rd_Latency_Fifo_Wr_En_reg));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Read_Latency_One_D1_i_1__1
       (.I0(Read_Latency_One_reg),
        .I1(Rd_Latency_Fifo_Empty),
        .O(Read_Latency_One_D1_reg));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    Read_Latency_One_i_1__1
       (.I0(Rd_Latency_Fifo_Empty),
        .I1(Last_Read_buf),
        .I2(Rd_Lat_End),
        .I3(First_Read_reg),
        .I4(Rd_Lat_Start),
        .I5(Read_going_on_reg),
        .O(Read_Latency_One));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_4),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_2),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_4),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_2),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_4),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_2),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_4),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_2),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_4),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_2),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFF8880)) 
    empty_i_1__7
       (.I0(empty_i_2__5_n_0),
        .I1(empty_i_3__5_n_0),
        .I2(Read_Latency_One_D1),
        .I3(Rd_Latency_Fifo_Rd_En),
        .I4(Rd_Latency_Fifo_Empty),
        .I5(E),
        .O(empty_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2__5
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(\rptr[3]_i_1__6_n_0 ),
        .I2(\rptr[5]_i_2__1_n_0 ),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(\rptr[4]_i_1__6_n_0 ),
        .I5(\wptr_reg_n_0_[4] ),
        .O(empty_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3__5
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\rptr_reg_n_0_[2] ),
        .I2(\rptr_reg_n_0_[1] ),
        .I3(\rptr_reg_n_0_[0] ),
        .I4(\wptr_reg_n_0_[2] ),
        .I5(\wptr_reg_n_0_[1] ),
        .O(empty_i_3__5_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__7_n_0),
        .Q(Rd_Latency_Fifo_Empty),
        .S(SR));
  LUT6 #(
    .INIT(64'h00000000FFFF2800)) 
    full_i_1__1
       (.I0(E),
        .I1(\rptr_reg_n_0_[5] ),
        .I2(p_0_in__4[5]),
        .I3(almost_full0__8),
        .I4(Rd_Latency_Fifo_Full),
        .I5(Rd_Latency_Fifo_Rd_En_out),
        .O(full_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    full_i_2__1
       (.I0(\rptr_reg_n_0_[3] ),
        .I1(full_i_3__1_n_0),
        .I2(\rptr_reg_n_0_[4] ),
        .I3(\wptr_reg_n_0_[4] ),
        .I4(\wptr_reg_n_0_[3] ),
        .I5(full_i_4__1_n_0),
        .O(almost_full0__8));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    full_i_3__1
       (.I0(\rptr_reg_n_0_[0] ),
        .I1(\rptr_reg_n_0_[2] ),
        .I2(\wptr_reg_n_0_[2] ),
        .I3(\wptr_reg_n_0_[1] ),
        .I4(\wptr_reg_n_0_[0] ),
        .I5(\rptr_reg_n_0_[1] ),
        .O(full_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_i_4__1
       (.I0(\wptr_reg_n_0_[2] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[1] ),
        .O(full_i_4__1_n_0));
  FDRE full_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(full_i_1__1_n_0),
        .Q(Rd_Latency_Fifo_Full),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_0_5
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[1:0]),
        .DIB(Q[3:2]),
        .DIC(Q[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_0_5_n_0,mem_reg_0_31_0_5_n_1}),
        .DOB({mem_reg_0_31_0_5_n_2,mem_reg_0_31_0_5_n_3}),
        .DOC({mem_reg_0_31_0_5_n_4,mem_reg_0_31_0_5_n_5}),
        .DOD(NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_12_17
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[13:12]),
        .DIB(Q[15:14]),
        .DIC(Q[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_12_17_n_0,mem_reg_0_31_12_17_n_1}),
        .DOB({mem_reg_0_31_12_17_n_2,mem_reg_0_31_12_17_n_3}),
        .DOC({mem_reg_0_31_12_17_n_4,mem_reg_0_31_12_17_n_5}),
        .DOD(NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_18_23
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[19:18]),
        .DIB(Q[21:20]),
        .DIC(Q[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_18_23_n_0,mem_reg_0_31_18_23_n_1}),
        .DOB({mem_reg_0_31_18_23_n_2,mem_reg_0_31_18_23_n_3}),
        .DOC({mem_reg_0_31_18_23_n_4,mem_reg_0_31_18_23_n_5}),
        .DOD(NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_24_29
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[25:24]),
        .DIB(Q[27:26]),
        .DIC(Q[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_24_29_n_0,mem_reg_0_31_24_29_n_1}),
        .DOB({mem_reg_0_31_24_29_n_2,mem_reg_0_31_24_29_n_3}),
        .DOC({mem_reg_0_31_24_29_n_4,mem_reg_0_31_24_29_n_5}),
        .DOD(NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_30_32
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[31:30]),
        .DIB({1'b0,Q[32]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_30_32_n_0,mem_reg_0_31_30_32_n_1}),
        .DOB({NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED[1],mem_reg_0_31_30_32_n_3}),
        .DOC(NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_6_11
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[7:6]),
        .DIB(Q[9:8]),
        .DIC(Q[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_6_11_n_0,mem_reg_0_31_6_11_n_1}),
        .DOB({mem_reg_0_31_6_11_n_2,mem_reg_0_31_6_11_n_3}),
        .DOC({mem_reg_0_31_6_11_n_4,mem_reg_0_31_6_11_n_5}),
        .DOD(NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__6 
       (.I0(\rptr_reg_n_0_[0] ),
        .O(\rptr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__6 
       (.I0(\rptr_reg_n_0_[0] ),
        .I1(\rptr_reg_n_0_[1] ),
        .O(\rptr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__6 
       (.I0(\rptr_reg_n_0_[0] ),
        .I1(\rptr_reg_n_0_[1] ),
        .I2(\rptr_reg_n_0_[2] ),
        .O(\rptr[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__6 
       (.I0(\rptr_reg_n_0_[1] ),
        .I1(\rptr_reg_n_0_[0] ),
        .I2(\rptr_reg_n_0_[2] ),
        .I3(\rptr_reg_n_0_[3] ),
        .O(\rptr[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__6 
       (.I0(\rptr_reg_n_0_[2] ),
        .I1(\rptr_reg_n_0_[0] ),
        .I2(\rptr_reg_n_0_[1] ),
        .I3(\rptr_reg_n_0_[3] ),
        .I4(\rptr_reg_n_0_[4] ),
        .O(\rptr[4]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rptr[5]_i_1__3 
       (.I0(Rd_Latency_Fifo_Rd_En),
        .I1(Read_Latency_One_D1),
        .O(Rd_Latency_Fifo_Rd_En_out));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_2__1 
       (.I0(\rptr_reg_n_0_[3] ),
        .I1(\rptr_reg_n_0_[1] ),
        .I2(\rptr_reg_n_0_[0] ),
        .I3(\rptr_reg_n_0_[2] ),
        .I4(\rptr_reg_n_0_[4] ),
        .I5(\rptr_reg_n_0_[5] ),
        .O(\rptr[5]_i_2__1_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[0]_i_1__6_n_0 ),
        .Q(\rptr_reg_n_0_[0] ),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[1]_i_1__6_n_0 ),
        .Q(\rptr_reg_n_0_[1] ),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[2]_i_1__6_n_0 ),
        .Q(\rptr_reg_n_0_[2] ),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[3]_i_1__6_n_0 ),
        .Q(\rptr_reg_n_0_[3] ),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[4]_i_1__6_n_0 ),
        .Q(\rptr_reg_n_0_[4] ),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[5]_i_2__1_n_0 ),
        .Q(\rptr_reg_n_0_[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__10 
       (.I0(\wptr_reg_n_0_[0] ),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__10 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__10 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[2] ),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__10 
       (.I0(\wptr_reg_n_0_[1] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[2] ),
        .I3(\wptr_reg_n_0_[3] ),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__10 
       (.I0(\wptr_reg_n_0_[2] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[1] ),
        .I3(\wptr_reg_n_0_[3] ),
        .I4(\wptr_reg_n_0_[4] ),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__7 
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[0] ),
        .I3(\wptr_reg_n_0_[2] ),
        .I4(\wptr_reg_n_0_[4] ),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__4[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[0]),
        .Q(\wptr_reg_n_0_[0] ),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[1]),
        .Q(\wptr_reg_n_0_[1] ),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[2]),
        .Q(\wptr_reg_n_0_[2] ),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[3]),
        .Q(\wptr_reg_n_0_[3] ),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[4]),
        .Q(\wptr_reg_n_0_[4] ),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized2_13
   (Rd_Latency_Fifo_Wr_En_reg,
    Rd_Latency_Fifo_Rd_En_reg,
    Read_Latency_One_D1_reg,
    Read_Latency_One,
    \Rd_Latency_Fifo_Rd_Data_D1_reg[32] ,
    SR,
    core_aclk,
    slot_0_axi_arready,
    slot_0_axi_arvalid,
    Rd_Lat_Start,
    Rd_Add_Issue_reg,
    rst_int_n,
    E,
    Read_Latency_One_D1,
    Rd_Latency_Fifo_Rd_En,
    rd_latency_end,
    Read_Latency_One_reg,
    Last_Read_buf,
    Rd_Lat_End,
    First_Read_reg,
    Read_going_on_reg,
    Q);
  output Rd_Latency_Fifo_Wr_En_reg;
  output Rd_Latency_Fifo_Rd_En_reg;
  output Read_Latency_One_D1_reg;
  output Read_Latency_One;
  output [32:0]\Rd_Latency_Fifo_Rd_Data_D1_reg[32] ;
  input [0:0]SR;
  input core_aclk;
  input slot_0_axi_arready;
  input slot_0_axi_arvalid;
  input Rd_Lat_Start;
  input Rd_Add_Issue_reg;
  input rst_int_n;
  input [0:0]E;
  input Read_Latency_One_D1;
  input Rd_Latency_Fifo_Rd_En;
  input rd_latency_end;
  input Read_Latency_One_reg;
  input Last_Read_buf;
  input Rd_Lat_End;
  input First_Read_reg;
  input Read_going_on_reg;
  input [32:0]Q;

  wire [0:0]E;
  wire First_Read_reg;
  wire Last_Read_buf;
  wire [32:0]Q;
  wire Rd_Add_Issue_reg;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire Rd_Latency_Fifo_Empty;
  wire Rd_Latency_Fifo_Full;
  wire [32:0]\Rd_Latency_Fifo_Rd_Data_D1_reg[32] ;
  wire Rd_Latency_Fifo_Rd_En;
  wire Rd_Latency_Fifo_Rd_En_out;
  wire Rd_Latency_Fifo_Rd_En_reg;
  wire Rd_Latency_Fifo_Wr_En_reg;
  wire Read_Latency_One;
  wire Read_Latency_One_D1;
  wire Read_Latency_One_D1_reg;
  wire Read_Latency_One_reg;
  wire Read_going_on_reg;
  wire [0:0]SR;
  wire almost_full0__8;
  wire core_aclk;
  wire empty_i_1__1_n_0;
  wire empty_i_2_n_0;
  wire empty_i_3_n_0;
  wire full_i_1_n_0;
  wire full_i_3_n_0;
  wire full_i_4_n_0;
  wire mem_reg_0_31_0_5_n_0;
  wire mem_reg_0_31_0_5_n_1;
  wire mem_reg_0_31_0_5_n_2;
  wire mem_reg_0_31_0_5_n_3;
  wire mem_reg_0_31_0_5_n_4;
  wire mem_reg_0_31_0_5_n_5;
  wire mem_reg_0_31_12_17_n_0;
  wire mem_reg_0_31_12_17_n_1;
  wire mem_reg_0_31_12_17_n_2;
  wire mem_reg_0_31_12_17_n_3;
  wire mem_reg_0_31_12_17_n_4;
  wire mem_reg_0_31_12_17_n_5;
  wire mem_reg_0_31_18_23_n_0;
  wire mem_reg_0_31_18_23_n_1;
  wire mem_reg_0_31_18_23_n_2;
  wire mem_reg_0_31_18_23_n_3;
  wire mem_reg_0_31_18_23_n_4;
  wire mem_reg_0_31_18_23_n_5;
  wire mem_reg_0_31_24_29_n_0;
  wire mem_reg_0_31_24_29_n_1;
  wire mem_reg_0_31_24_29_n_2;
  wire mem_reg_0_31_24_29_n_3;
  wire mem_reg_0_31_24_29_n_4;
  wire mem_reg_0_31_24_29_n_5;
  wire mem_reg_0_31_30_32_n_0;
  wire mem_reg_0_31_30_32_n_1;
  wire mem_reg_0_31_30_32_n_3;
  wire mem_reg_0_31_6_11_n_0;
  wire mem_reg_0_31_6_11_n_1;
  wire mem_reg_0_31_6_11_n_2;
  wire mem_reg_0_31_6_11_n_3;
  wire mem_reg_0_31_6_11_n_4;
  wire mem_reg_0_31_6_11_n_5;
  wire [5:0]p_0_in__4;
  wire rd_latency_end;
  wire \rptr[0]_i_1__0_n_0 ;
  wire \rptr[1]_i_1__0_n_0 ;
  wire \rptr[2]_i_1__0_n_0 ;
  wire \rptr[3]_i_1__0_n_0 ;
  wire \rptr[4]_i_1__0_n_0 ;
  wire \rptr[5]_i_2_n_0 ;
  wire \rptr_reg_n_0_[0] ;
  wire \rptr_reg_n_0_[1] ;
  wire \rptr_reg_n_0_[2] ;
  wire \rptr_reg_n_0_[3] ;
  wire \rptr_reg_n_0_[4] ;
  wire \rptr_reg_n_0_[5] ;
  wire rst_int_n;
  wire slot_0_axi_arready;
  wire slot_0_axi_arvalid;
  wire \wptr_reg_n_0_[0] ;
  wire \wptr_reg_n_0_[1] ;
  wire \wptr_reg_n_0_[2] ;
  wire \wptr_reg_n_0_[3] ;
  wire \wptr_reg_n_0_[4] ;
  wire \wptr_reg_n_0_[5] ;
  wire [1:0]NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:1]NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h08)) 
    Rd_Latency_Fifo_Rd_En_i_1
       (.I0(rd_latency_end),
        .I1(rst_int_n),
        .I2(Rd_Latency_Fifo_Empty),
        .O(Rd_Latency_Fifo_Rd_En_reg));
  LUT6 #(
    .INIT(64'h000000008F800000)) 
    Rd_Latency_Fifo_Wr_En_i_1
       (.I0(slot_0_axi_arready),
        .I1(slot_0_axi_arvalid),
        .I2(Rd_Lat_Start),
        .I3(Rd_Add_Issue_reg),
        .I4(rst_int_n),
        .I5(Rd_Latency_Fifo_Full),
        .O(Rd_Latency_Fifo_Wr_En_reg));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Read_Latency_One_D1_i_1
       (.I0(Read_Latency_One_reg),
        .I1(Rd_Latency_Fifo_Empty),
        .O(Read_Latency_One_D1_reg));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    Read_Latency_One_i_1
       (.I0(Rd_Latency_Fifo_Empty),
        .I1(Last_Read_buf),
        .I2(Rd_Lat_End),
        .I3(First_Read_reg),
        .I4(Rd_Lat_Start),
        .I5(Read_going_on_reg),
        .O(Read_Latency_One));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_4),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_2),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_4),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_2),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_4),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_2),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_4),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_2),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_4),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_2),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFF8880)) 
    empty_i_1__1
       (.I0(empty_i_2_n_0),
        .I1(empty_i_3_n_0),
        .I2(Read_Latency_One_D1),
        .I3(Rd_Latency_Fifo_Rd_En),
        .I4(Rd_Latency_Fifo_Empty),
        .I5(E),
        .O(empty_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(\rptr[3]_i_1__0_n_0 ),
        .I2(\rptr[5]_i_2_n_0 ),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(\rptr[4]_i_1__0_n_0 ),
        .I5(\wptr_reg_n_0_[4] ),
        .O(empty_i_2_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\rptr_reg_n_0_[2] ),
        .I2(\rptr_reg_n_0_[1] ),
        .I3(\rptr_reg_n_0_[0] ),
        .I4(\wptr_reg_n_0_[2] ),
        .I5(\wptr_reg_n_0_[1] ),
        .O(empty_i_3_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__1_n_0),
        .Q(Rd_Latency_Fifo_Empty),
        .S(SR));
  LUT6 #(
    .INIT(64'h00000000FFFF2800)) 
    full_i_1
       (.I0(E),
        .I1(\rptr_reg_n_0_[5] ),
        .I2(p_0_in__4[5]),
        .I3(almost_full0__8),
        .I4(Rd_Latency_Fifo_Full),
        .I5(Rd_Latency_Fifo_Rd_En_out),
        .O(full_i_1_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    full_i_2
       (.I0(\rptr_reg_n_0_[3] ),
        .I1(full_i_3_n_0),
        .I2(\rptr_reg_n_0_[4] ),
        .I3(\wptr_reg_n_0_[4] ),
        .I4(\wptr_reg_n_0_[3] ),
        .I5(full_i_4_n_0),
        .O(almost_full0__8));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    full_i_3
       (.I0(\rptr_reg_n_0_[0] ),
        .I1(\rptr_reg_n_0_[2] ),
        .I2(\wptr_reg_n_0_[2] ),
        .I3(\wptr_reg_n_0_[1] ),
        .I4(\wptr_reg_n_0_[0] ),
        .I5(\rptr_reg_n_0_[1] ),
        .O(full_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_i_4
       (.I0(\wptr_reg_n_0_[2] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[1] ),
        .O(full_i_4_n_0));
  FDRE full_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(full_i_1_n_0),
        .Q(Rd_Latency_Fifo_Full),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_0_5
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[1:0]),
        .DIB(Q[3:2]),
        .DIC(Q[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_0_5_n_0,mem_reg_0_31_0_5_n_1}),
        .DOB({mem_reg_0_31_0_5_n_2,mem_reg_0_31_0_5_n_3}),
        .DOC({mem_reg_0_31_0_5_n_4,mem_reg_0_31_0_5_n_5}),
        .DOD(NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_12_17
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[13:12]),
        .DIB(Q[15:14]),
        .DIC(Q[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_12_17_n_0,mem_reg_0_31_12_17_n_1}),
        .DOB({mem_reg_0_31_12_17_n_2,mem_reg_0_31_12_17_n_3}),
        .DOC({mem_reg_0_31_12_17_n_4,mem_reg_0_31_12_17_n_5}),
        .DOD(NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_18_23
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[19:18]),
        .DIB(Q[21:20]),
        .DIC(Q[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_18_23_n_0,mem_reg_0_31_18_23_n_1}),
        .DOB({mem_reg_0_31_18_23_n_2,mem_reg_0_31_18_23_n_3}),
        .DOC({mem_reg_0_31_18_23_n_4,mem_reg_0_31_18_23_n_5}),
        .DOD(NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_24_29
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[25:24]),
        .DIB(Q[27:26]),
        .DIC(Q[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_24_29_n_0,mem_reg_0_31_24_29_n_1}),
        .DOB({mem_reg_0_31_24_29_n_2,mem_reg_0_31_24_29_n_3}),
        .DOC({mem_reg_0_31_24_29_n_4,mem_reg_0_31_24_29_n_5}),
        .DOD(NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_30_32
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[31:30]),
        .DIB({1'b0,Q[32]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_30_32_n_0,mem_reg_0_31_30_32_n_1}),
        .DOB({NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED[1],mem_reg_0_31_30_32_n_3}),
        .DOC(NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_6_11
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[7:6]),
        .DIB(Q[9:8]),
        .DIC(Q[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_6_11_n_0,mem_reg_0_31_6_11_n_1}),
        .DOB({mem_reg_0_31_6_11_n_2,mem_reg_0_31_6_11_n_3}),
        .DOC({mem_reg_0_31_6_11_n_4,mem_reg_0_31_6_11_n_5}),
        .DOD(NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__0 
       (.I0(\rptr_reg_n_0_[0] ),
        .O(\rptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__0 
       (.I0(\rptr_reg_n_0_[0] ),
        .I1(\rptr_reg_n_0_[1] ),
        .O(\rptr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__0 
       (.I0(\rptr_reg_n_0_[0] ),
        .I1(\rptr_reg_n_0_[1] ),
        .I2(\rptr_reg_n_0_[2] ),
        .O(\rptr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__0 
       (.I0(\rptr_reg_n_0_[1] ),
        .I1(\rptr_reg_n_0_[0] ),
        .I2(\rptr_reg_n_0_[2] ),
        .I3(\rptr_reg_n_0_[3] ),
        .O(\rptr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__0 
       (.I0(\rptr_reg_n_0_[2] ),
        .I1(\rptr_reg_n_0_[0] ),
        .I2(\rptr_reg_n_0_[1] ),
        .I3(\rptr_reg_n_0_[3] ),
        .I4(\rptr_reg_n_0_[4] ),
        .O(\rptr[4]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rptr[5]_i_1 
       (.I0(Rd_Latency_Fifo_Rd_En),
        .I1(Read_Latency_One_D1),
        .O(Rd_Latency_Fifo_Rd_En_out));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_2 
       (.I0(\rptr_reg_n_0_[3] ),
        .I1(\rptr_reg_n_0_[1] ),
        .I2(\rptr_reg_n_0_[0] ),
        .I3(\rptr_reg_n_0_[2] ),
        .I4(\rptr_reg_n_0_[4] ),
        .I5(\rptr_reg_n_0_[5] ),
        .O(\rptr[5]_i_2_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[0]_i_1__0_n_0 ),
        .Q(\rptr_reg_n_0_[0] ),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[1]_i_1__0_n_0 ),
        .Q(\rptr_reg_n_0_[1] ),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[2]_i_1__0_n_0 ),
        .Q(\rptr_reg_n_0_[2] ),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[3]_i_1__0_n_0 ),
        .Q(\rptr_reg_n_0_[3] ),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[4]_i_1__0_n_0 ),
        .Q(\rptr_reg_n_0_[4] ),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[5]_i_2_n_0 ),
        .Q(\rptr_reg_n_0_[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__2 
       (.I0(\wptr_reg_n_0_[0] ),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__2 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__2 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[2] ),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__2 
       (.I0(\wptr_reg_n_0_[1] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[2] ),
        .I3(\wptr_reg_n_0_[3] ),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__2 
       (.I0(\wptr_reg_n_0_[2] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[1] ),
        .I3(\wptr_reg_n_0_[3] ),
        .I4(\wptr_reg_n_0_[4] ),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__1 
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[0] ),
        .I3(\wptr_reg_n_0_[2] ),
        .I4(\wptr_reg_n_0_[4] ),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__4[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[0]),
        .Q(\wptr_reg_n_0_[0] ),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[1]),
        .Q(\wptr_reg_n_0_[1] ),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[2]),
        .Q(\wptr_reg_n_0_[2] ),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[3]),
        .Q(\wptr_reg_n_0_[3] ),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[4]),
        .Q(\wptr_reg_n_0_[4] ),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized3
   (F3_Empty,
    D,
    Q,
    \Wr_Lat_Cnt_Diff_reg_reg[31] ,
    dout,
    SR,
    core_aclk,
    F4_Empty,
    E,
    S,
    \dout_reg[7]_0 ,
    \dout_reg[11]_0 ,
    \dout_reg[15]_0 ,
    \dout_reg[19]_0 ,
    \dout_reg[23]_0 ,
    \dout_reg[27]_0 ,
    \dout_reg[31]_0 ,
    \dout_reg[32]_0 ,
    empty_reg_0,
    \Count_Out_i_reg[32] );
  output F3_Empty;
  output [2:0]D;
  output [4:0]Q;
  output [31:0]\Wr_Lat_Cnt_Diff_reg_reg[31] ;
  output [31:0]dout;
  input [0:0]SR;
  input core_aclk;
  input F4_Empty;
  input [0:0]E;
  input [3:0]S;
  input [3:0]\dout_reg[7]_0 ;
  input [3:0]\dout_reg[11]_0 ;
  input [3:0]\dout_reg[15]_0 ;
  input [3:0]\dout_reg[19]_0 ;
  input [3:0]\dout_reg[23]_0 ;
  input [3:0]\dout_reg[27]_0 ;
  input [3:0]\dout_reg[31]_0 ;
  input [32:0]\dout_reg[32]_0 ;
  input [0:0]empty_reg_0;
  input [32:0]\Count_Out_i_reg[32] ;

  wire [32:0]\Count_Out_i_reg[32] ;
  wire [2:0]D;
  wire [0:0]E;
  wire F3_Empty;
  wire [32:32]F3_Rd_Data;
  wire F4_Empty;
  wire [4:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_2__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_3__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_4__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[11]_i_5__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_2__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_3__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_4__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_5__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_2__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_3__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_4__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[19]_i_5__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_2__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_3__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_4__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_5__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_2__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_3__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_4__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[27]_i_5__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_11__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_12__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_13__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_14__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_15__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_16__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_17__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_18__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_20__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_21__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_22__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_23__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_24__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_25__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_26__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_27__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_29__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_2__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_30__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_31__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_32__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_33__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_34__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_35__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_36__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_37__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_38__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_39__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_3__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_40__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_41__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_42__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_43__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_44__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_4__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_2__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_3__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_4__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[3]_i_5__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_2__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_3__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_4__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_5__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_3 ;
  wire [31:0]\Wr_Lat_Cnt_Diff_reg_reg[31] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_3 ;
  wire core_aclk;
  wire [31:0]dout;
  wire [3:0]\dout_reg[11]_0 ;
  wire [3:0]\dout_reg[15]_0 ;
  wire [3:0]\dout_reg[19]_0 ;
  wire [3:0]\dout_reg[23]_0 ;
  wire [3:0]\dout_reg[27]_0 ;
  wire [3:0]\dout_reg[31]_0 ;
  wire [32:0]\dout_reg[32]_0 ;
  wire [3:0]\dout_reg[7]_0 ;
  wire empty_i_1__3_n_0;
  wire empty_i_2__3_n_0;
  wire empty_i_3__3_n_0;
  wire [0:0]empty_reg_0;
  wire mem_reg_0_31_0_5_n_0;
  wire mem_reg_0_31_0_5_n_1;
  wire mem_reg_0_31_0_5_n_2;
  wire mem_reg_0_31_0_5_n_3;
  wire mem_reg_0_31_0_5_n_4;
  wire mem_reg_0_31_0_5_n_5;
  wire mem_reg_0_31_12_17_n_0;
  wire mem_reg_0_31_12_17_n_1;
  wire mem_reg_0_31_12_17_n_2;
  wire mem_reg_0_31_12_17_n_3;
  wire mem_reg_0_31_12_17_n_4;
  wire mem_reg_0_31_12_17_n_5;
  wire mem_reg_0_31_18_23_n_0;
  wire mem_reg_0_31_18_23_n_1;
  wire mem_reg_0_31_18_23_n_2;
  wire mem_reg_0_31_18_23_n_3;
  wire mem_reg_0_31_18_23_n_4;
  wire mem_reg_0_31_18_23_n_5;
  wire mem_reg_0_31_24_29_n_0;
  wire mem_reg_0_31_24_29_n_1;
  wire mem_reg_0_31_24_29_n_2;
  wire mem_reg_0_31_24_29_n_3;
  wire mem_reg_0_31_24_29_n_4;
  wire mem_reg_0_31_24_29_n_5;
  wire mem_reg_0_31_30_32_n_0;
  wire mem_reg_0_31_30_32_n_1;
  wire mem_reg_0_31_30_32_n_3;
  wire mem_reg_0_31_6_11_n_0;
  wire mem_reg_0_31_6_11_n_1;
  wire mem_reg_0_31_6_11_n_2;
  wire mem_reg_0_31_6_11_n_3;
  wire mem_reg_0_31_6_11_n_4;
  wire mem_reg_0_31_6_11_n_5;
  wire [5:0]p_0_in__2;
  wire \rptr[0]_i_1__4_n_0 ;
  wire \rptr[1]_i_1__4_n_0 ;
  wire \rptr[2]_i_1__4_n_0 ;
  wire \rptr_reg_n_0_[5] ;
  wire \wptr_reg_n_0_[0] ;
  wire \wptr_reg_n_0_[1] ;
  wire \wptr_reg_n_0_[2] ;
  wire \wptr_reg_n_0_[3] ;
  wire \wptr_reg_n_0_[4] ;
  wire \wptr_reg_n_0_[5] ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_O_UNCONNECTED ;
  wire [3:3]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_O_UNCONNECTED ;
  wire [3:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_O_UNCONNECTED ;
  wire [1:0]NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:1]NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_2__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[11]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_3__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [10]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[10]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_4__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[9]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_5__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [8]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[8]),
        .O(\Wr_Lat_Cnt_Diff_reg[11]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_2__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[15]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_3__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [14]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[14]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_4__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[13]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_5__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [12]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[12]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_2__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[19]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_3__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [18]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[18]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_4__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[17]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_5__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [16]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[16]),
        .O(\Wr_Lat_Cnt_Diff_reg[19]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_2__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[23]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_3__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [22]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[22]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_4__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[21]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_5__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [20]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[20]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_2__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[27]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_3__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [26]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[26]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_4__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[25]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_5__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [24]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[24]),
        .O(\Wr_Lat_Cnt_Diff_reg[27]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_11__0 
       (.I0(dout[30]),
        .I1(\dout_reg[32]_0 [30]),
        .I2(\dout_reg[32]_0 [31]),
        .I3(dout[31]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_12__0 
       (.I0(dout[28]),
        .I1(\dout_reg[32]_0 [28]),
        .I2(\dout_reg[32]_0 [29]),
        .I3(dout[29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_13__0 
       (.I0(dout[26]),
        .I1(\dout_reg[32]_0 [26]),
        .I2(\dout_reg[32]_0 [27]),
        .I3(dout[27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_14__0 
       (.I0(dout[24]),
        .I1(\dout_reg[32]_0 [24]),
        .I2(\dout_reg[32]_0 [25]),
        .I3(dout[25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_15__0 
       (.I0(dout[30]),
        .I1(\dout_reg[32]_0 [30]),
        .I2(dout[31]),
        .I3(\dout_reg[32]_0 [31]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_16__0 
       (.I0(dout[28]),
        .I1(\dout_reg[32]_0 [28]),
        .I2(dout[29]),
        .I3(\dout_reg[32]_0 [29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_17__0 
       (.I0(dout[26]),
        .I1(\dout_reg[32]_0 [26]),
        .I2(dout[27]),
        .I3(\dout_reg[32]_0 [27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_18__0 
       (.I0(dout[24]),
        .I1(\dout_reg[32]_0 [24]),
        .I2(dout[25]),
        .I3(\dout_reg[32]_0 [25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_20__0 
       (.I0(dout[22]),
        .I1(\dout_reg[32]_0 [22]),
        .I2(\dout_reg[32]_0 [23]),
        .I3(dout[23]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_21__0 
       (.I0(dout[20]),
        .I1(\dout_reg[32]_0 [20]),
        .I2(\dout_reg[32]_0 [21]),
        .I3(dout[21]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_22__0 
       (.I0(dout[18]),
        .I1(\dout_reg[32]_0 [18]),
        .I2(\dout_reg[32]_0 [19]),
        .I3(dout[19]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_23__0 
       (.I0(dout[16]),
        .I1(\dout_reg[32]_0 [16]),
        .I2(\dout_reg[32]_0 [17]),
        .I3(dout[17]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_24__0 
       (.I0(dout[22]),
        .I1(\dout_reg[32]_0 [22]),
        .I2(dout[23]),
        .I3(\dout_reg[32]_0 [23]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_25__0 
       (.I0(dout[20]),
        .I1(\dout_reg[32]_0 [20]),
        .I2(dout[21]),
        .I3(\dout_reg[32]_0 [21]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_26__0 
       (.I0(dout[18]),
        .I1(\dout_reg[32]_0 [18]),
        .I2(dout[19]),
        .I3(\dout_reg[32]_0 [19]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_27__0 
       (.I0(dout[16]),
        .I1(\dout_reg[32]_0 [16]),
        .I2(dout[17]),
        .I3(\dout_reg[32]_0 [17]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_29__0 
       (.I0(dout[14]),
        .I1(\dout_reg[32]_0 [14]),
        .I2(\dout_reg[32]_0 [15]),
        .I3(dout[15]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_29__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_2__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [30]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[30]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_30__0 
       (.I0(dout[12]),
        .I1(\dout_reg[32]_0 [12]),
        .I2(\dout_reg[32]_0 [13]),
        .I3(dout[13]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_31__0 
       (.I0(dout[10]),
        .I1(\dout_reg[32]_0 [10]),
        .I2(\dout_reg[32]_0 [11]),
        .I3(dout[11]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_32__0 
       (.I0(dout[8]),
        .I1(\dout_reg[32]_0 [8]),
        .I2(\dout_reg[32]_0 [9]),
        .I3(dout[9]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_33__0 
       (.I0(dout[14]),
        .I1(\dout_reg[32]_0 [14]),
        .I2(dout[15]),
        .I3(\dout_reg[32]_0 [15]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_34__0 
       (.I0(dout[12]),
        .I1(\dout_reg[32]_0 [12]),
        .I2(dout[13]),
        .I3(\dout_reg[32]_0 [13]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_35__0 
       (.I0(dout[10]),
        .I1(\dout_reg[32]_0 [10]),
        .I2(dout[11]),
        .I3(\dout_reg[32]_0 [11]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_36__0 
       (.I0(dout[8]),
        .I1(\dout_reg[32]_0 [8]),
        .I2(dout[9]),
        .I3(\dout_reg[32]_0 [9]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_37__0 
       (.I0(dout[6]),
        .I1(\dout_reg[32]_0 [6]),
        .I2(\dout_reg[32]_0 [7]),
        .I3(dout[7]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_38__0 
       (.I0(dout[4]),
        .I1(\dout_reg[32]_0 [4]),
        .I2(\dout_reg[32]_0 [5]),
        .I3(dout[5]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_38__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_39__0 
       (.I0(dout[2]),
        .I1(\dout_reg[32]_0 [2]),
        .I2(\dout_reg[32]_0 [3]),
        .I3(dout[3]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_39__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_3__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_40__0 
       (.I0(dout[0]),
        .I1(\dout_reg[32]_0 [0]),
        .I2(\dout_reg[32]_0 [1]),
        .I3(dout[1]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_40__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_41__0 
       (.I0(dout[6]),
        .I1(\dout_reg[32]_0 [6]),
        .I2(dout[7]),
        .I3(\dout_reg[32]_0 [7]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_41__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_42__0 
       (.I0(dout[4]),
        .I1(\dout_reg[32]_0 [4]),
        .I2(dout[5]),
        .I3(\dout_reg[32]_0 [5]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_42__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_43__0 
       (.I0(dout[2]),
        .I1(\dout_reg[32]_0 [2]),
        .I2(dout[3]),
        .I3(\dout_reg[32]_0 [3]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_43__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_44__0 
       (.I0(dout[0]),
        .I1(\dout_reg[32]_0 [0]),
        .I2(dout[1]),
        .I3(\dout_reg[32]_0 [1]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_44__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_4__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [28]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[28]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_2__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[3]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_3__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [2]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[2]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_4__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[1]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_5__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [0]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[0]),
        .O(\Wr_Lat_Cnt_Diff_reg[3]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_2__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[7]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_3__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [6]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[6]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_4__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[5]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_5__0 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [4]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ),
        .I4(dout[4]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_5__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[11]_i_2__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_3__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_4__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[11]_i_5__0_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [11:8]),
        .S(\dout_reg[11]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[15]_i_2__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_3__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_4__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_5__0_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [15:12]),
        .S(\dout_reg[15]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[19]_i_2__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_3__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_4__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[19]_i_5__0_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [19:16]),
        .S(\dout_reg[19]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[23]_i_2__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_3__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_4__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_5__0_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [23:20]),
        .S(\dout_reg[23]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[27]_i_2__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_3__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_4__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[27]_i_5__0_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [27:24]),
        .S(\dout_reg[27]_0 ));
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_20__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_21__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_22__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_23__0_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_24__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_25__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_26__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_27__0_n_0 }));
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_29__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_30__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_31__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_32__0_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_33__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_34__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_35__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_36__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_CO_UNCONNECTED [3],\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Wr_Lat_Cnt_Diff_reg[31]_i_2__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_3__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_4__0_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [31:28]),
        .S(\dout_reg[31]_0 ));
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0 
       (.CI(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_37__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_38__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_39__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_40__0_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_41__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_42__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_43__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_44__0_n_0 }));
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_11__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_12__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_13__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_14__0_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_O_UNCONNECTED [3:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_15__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_16__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_17__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_18__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\Wr_Lat_Cnt_Diff_reg[3]_i_2__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_3__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_4__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[3]_i_5__0_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [3:0]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_0 ),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\Wr_Lat_Cnt_Diff_reg[7]_i_2__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_3__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_4__0_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_5__0_n_0 }),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [7:4]),
        .S(\dout_reg[7]_0 ));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_1),
        .Q(dout[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_5),
        .Q(dout[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_4),
        .Q(dout[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_1),
        .Q(dout[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_0),
        .Q(dout[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_3),
        .Q(dout[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_2),
        .Q(dout[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_5),
        .Q(dout[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_4),
        .Q(dout[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_1),
        .Q(dout[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_0),
        .Q(dout[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_0),
        .Q(dout[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_3),
        .Q(dout[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_2),
        .Q(dout[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_5),
        .Q(dout[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_4),
        .Q(dout[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_1),
        .Q(dout[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_0),
        .Q(dout[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_3),
        .Q(dout[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_2),
        .Q(dout[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_5),
        .Q(dout[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_4),
        .Q(dout[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_3),
        .Q(dout[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_1),
        .Q(dout[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_0),
        .Q(dout[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_3),
        .Q(F3_Rd_Data),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_2),
        .Q(dout[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_5),
        .Q(dout[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_4),
        .Q(dout[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_1),
        .Q(dout[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_0),
        .Q(dout[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_3),
        .Q(dout[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_2),
        .Q(dout[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000F0F8)) 
    empty_i_1__3
       (.I0(empty_i_2__3_n_0),
        .I1(empty_i_3__3_n_0),
        .I2(F3_Empty),
        .I3(F4_Empty),
        .I4(E),
        .O(empty_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2__3
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(D[0]),
        .I2(D[2]),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(D[1]),
        .I5(\wptr_reg_n_0_[4] ),
        .O(empty_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3__3
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\wptr_reg_n_0_[2] ),
        .I5(\wptr_reg_n_0_[1] ),
        .O(empty_i_3__3_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__3_n_0),
        .Q(F3_Empty),
        .S(SR));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_0_5
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [1:0]),
        .DIB(\Count_Out_i_reg[32] [3:2]),
        .DIC(\Count_Out_i_reg[32] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_0_5_n_0,mem_reg_0_31_0_5_n_1}),
        .DOB({mem_reg_0_31_0_5_n_2,mem_reg_0_31_0_5_n_3}),
        .DOC({mem_reg_0_31_0_5_n_4,mem_reg_0_31_0_5_n_5}),
        .DOD(NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_12_17
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [13:12]),
        .DIB(\Count_Out_i_reg[32] [15:14]),
        .DIC(\Count_Out_i_reg[32] [17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_12_17_n_0,mem_reg_0_31_12_17_n_1}),
        .DOB({mem_reg_0_31_12_17_n_2,mem_reg_0_31_12_17_n_3}),
        .DOC({mem_reg_0_31_12_17_n_4,mem_reg_0_31_12_17_n_5}),
        .DOD(NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_18_23
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [19:18]),
        .DIB(\Count_Out_i_reg[32] [21:20]),
        .DIC(\Count_Out_i_reg[32] [23:22]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_18_23_n_0,mem_reg_0_31_18_23_n_1}),
        .DOB({mem_reg_0_31_18_23_n_2,mem_reg_0_31_18_23_n_3}),
        .DOC({mem_reg_0_31_18_23_n_4,mem_reg_0_31_18_23_n_5}),
        .DOD(NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_24_29
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [25:24]),
        .DIB(\Count_Out_i_reg[32] [27:26]),
        .DIC(\Count_Out_i_reg[32] [29:28]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_24_29_n_0,mem_reg_0_31_24_29_n_1}),
        .DOB({mem_reg_0_31_24_29_n_2,mem_reg_0_31_24_29_n_3}),
        .DOC({mem_reg_0_31_24_29_n_4,mem_reg_0_31_24_29_n_5}),
        .DOD(NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_30_32
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [31:30]),
        .DIB({1'b0,\Count_Out_i_reg[32] [32]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_30_32_n_0,mem_reg_0_31_30_32_n_1}),
        .DOB({NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED[1],mem_reg_0_31_30_32_n_3}),
        .DOC(NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_6_11
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [7:6]),
        .DIB(\Count_Out_i_reg[32] [9:8]),
        .DIC(\Count_Out_i_reg[32] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_6_11_n_0,mem_reg_0_31_6_11_n_1}),
        .DOB({mem_reg_0_31_6_11_n_2,mem_reg_0_31_6_11_n_3}),
        .DOC({mem_reg_0_31_6_11_n_4,mem_reg_0_31_6_11_n_5}),
        .DOD(NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__4 
       (.I0(Q[0]),
        .O(\rptr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rptr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\rptr[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\rptr_reg_n_0_[5] ),
        .O(D[2]));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[1]_i_1__4_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[2]_i_1__4_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(D[0]),
        .Q(Q[3]),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(D[1]),
        .Q(Q[4]),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(D[2]),
        .Q(\rptr_reg_n_0_[5] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__4 
       (.I0(\wptr_reg_n_0_[0] ),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__4 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__4 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[2] ),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__4 
       (.I0(\wptr_reg_n_0_[1] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[2] ),
        .I3(\wptr_reg_n_0_[3] ),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__4 
       (.I0(\wptr_reg_n_0_[2] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[1] ),
        .I3(\wptr_reg_n_0_[3] ),
        .I4(\wptr_reg_n_0_[4] ),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__2 
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[0] ),
        .I3(\wptr_reg_n_0_[2] ),
        .I4(\wptr_reg_n_0_[4] ),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__2[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[0]),
        .Q(\wptr_reg_n_0_[0] ),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[1]),
        .Q(\wptr_reg_n_0_[1] ),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[2]),
        .Q(\wptr_reg_n_0_[2] ),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[3]),
        .Q(\wptr_reg_n_0_[3] ),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[4]),
        .Q(\wptr_reg_n_0_[4] ),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized4
   (F4_Empty,
    \rptr_reg[0] ,
    S,
    Q,
    \Wr_Lat_Cnt_Diff_reg_reg[7] ,
    \Wr_Lat_Cnt_Diff_reg_reg[11] ,
    \Wr_Lat_Cnt_Diff_reg_reg[15] ,
    \Wr_Lat_Cnt_Diff_reg_reg[19] ,
    \Wr_Lat_Cnt_Diff_reg_reg[23] ,
    \Wr_Lat_Cnt_Diff_reg_reg[27] ,
    \Wr_Lat_Cnt_Diff_reg_reg[31] ,
    SR,
    core_aclk,
    F3_Empty,
    E,
    D,
    rptr_reg,
    dout,
    \Count_Out_i_reg[32] );
  output F4_Empty;
  output [0:0]\rptr_reg[0] ;
  output [3:0]S;
  output [32:0]Q;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[7] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[11] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[15] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[19] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[23] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[27] ;
  output [3:0]\Wr_Lat_Cnt_Diff_reg_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input F3_Empty;
  input [0:0]E;
  input [2:0]D;
  input [4:0]rptr_reg;
  input [31:0]dout;
  input [32:0]\Count_Out_i_reg[32] ;

  wire [32:0]\Count_Out_i_reg[32] ;
  wire [2:0]D;
  wire [0:0]E;
  wire F3_Empty;
  wire F4_Empty;
  wire [32:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[11] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[15] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[19] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[23] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[27] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[31] ;
  wire [3:0]\Wr_Lat_Cnt_Diff_reg_reg[7] ;
  wire core_aclk;
  wire [31:0]dout;
  wire empty_i_1__2_n_0;
  wire empty_i_2__4_n_0;
  wire empty_i_3__4_n_0;
  wire mem_reg_0_31_0_5_n_0;
  wire mem_reg_0_31_0_5_n_1;
  wire mem_reg_0_31_0_5_n_2;
  wire mem_reg_0_31_0_5_n_3;
  wire mem_reg_0_31_0_5_n_4;
  wire mem_reg_0_31_0_5_n_5;
  wire mem_reg_0_31_12_17_n_0;
  wire mem_reg_0_31_12_17_n_1;
  wire mem_reg_0_31_12_17_n_2;
  wire mem_reg_0_31_12_17_n_3;
  wire mem_reg_0_31_12_17_n_4;
  wire mem_reg_0_31_12_17_n_5;
  wire mem_reg_0_31_18_23_n_0;
  wire mem_reg_0_31_18_23_n_1;
  wire mem_reg_0_31_18_23_n_2;
  wire mem_reg_0_31_18_23_n_3;
  wire mem_reg_0_31_18_23_n_4;
  wire mem_reg_0_31_18_23_n_5;
  wire mem_reg_0_31_24_29_n_0;
  wire mem_reg_0_31_24_29_n_1;
  wire mem_reg_0_31_24_29_n_2;
  wire mem_reg_0_31_24_29_n_3;
  wire mem_reg_0_31_24_29_n_4;
  wire mem_reg_0_31_24_29_n_5;
  wire mem_reg_0_31_30_32_n_0;
  wire mem_reg_0_31_30_32_n_1;
  wire mem_reg_0_31_30_32_n_3;
  wire mem_reg_0_31_6_11_n_0;
  wire mem_reg_0_31_6_11_n_1;
  wire mem_reg_0_31_6_11_n_2;
  wire mem_reg_0_31_6_11_n_3;
  wire mem_reg_0_31_6_11_n_4;
  wire mem_reg_0_31_6_11_n_5;
  wire [5:0]p_0_in__3;
  wire [4:0]rptr_reg;
  wire [0:0]\rptr_reg[0] ;
  wire \wptr_reg_n_0_[0] ;
  wire \wptr_reg_n_0_[1] ;
  wire \wptr_reg_n_0_[2] ;
  wire \wptr_reg_n_0_[3] ;
  wire \wptr_reg_n_0_[4] ;
  wire \wptr_reg_n_0_[5] ;
  wire [1:0]NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:1]NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h1)) 
    F34_Rd_Vld_i_1__0
       (.I0(F4_Empty),
        .I1(F3_Empty),
        .O(\rptr_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_6__0 
       (.I0(Q[11]),
        .I1(dout[11]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[11] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_7__0 
       (.I0(Q[10]),
        .I1(dout[10]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[11] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_8__0 
       (.I0(Q[9]),
        .I1(dout[9]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[11] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[11]_i_9__0 
       (.I0(Q[8]),
        .I1(dout[8]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[11] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_6__0 
       (.I0(Q[15]),
        .I1(dout[15]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_7__0 
       (.I0(Q[14]),
        .I1(dout[14]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_8__0 
       (.I0(Q[13]),
        .I1(dout[13]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_9__0 
       (.I0(Q[12]),
        .I1(dout[12]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_6__0 
       (.I0(Q[19]),
        .I1(dout[19]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[19] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_7__0 
       (.I0(Q[18]),
        .I1(dout[18]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[19] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_8__0 
       (.I0(Q[17]),
        .I1(dout[17]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[19] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[19]_i_9__0 
       (.I0(Q[16]),
        .I1(dout[16]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[19] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_6__0 
       (.I0(Q[23]),
        .I1(dout[23]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_7__0 
       (.I0(Q[22]),
        .I1(dout[22]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_8__0 
       (.I0(Q[21]),
        .I1(dout[21]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_9__0 
       (.I0(Q[20]),
        .I1(dout[20]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_6__0 
       (.I0(Q[27]),
        .I1(dout[27]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[27] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_7__0 
       (.I0(Q[26]),
        .I1(dout[26]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[27] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_8__0 
       (.I0(Q[25]),
        .I1(dout[25]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[27] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[27]_i_9__0 
       (.I0(Q[24]),
        .I1(dout[24]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[27] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_5__0 
       (.I0(Q[31]),
        .I1(dout[31]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_6__0 
       (.I0(Q[30]),
        .I1(dout[30]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_7__0 
       (.I0(Q[29]),
        .I1(dout[29]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_8__0 
       (.I0(Q[28]),
        .I1(dout[28]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_6__0 
       (.I0(Q[3]),
        .I1(dout[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_7__0 
       (.I0(Q[2]),
        .I1(dout[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_8__0 
       (.I0(Q[1]),
        .I1(dout[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[3]_i_9__0 
       (.I0(Q[0]),
        .I1(dout[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_6__0 
       (.I0(Q[7]),
        .I1(dout[7]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_7__0 
       (.I0(Q[6]),
        .I1(dout[6]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_8__0 
       (.I0(Q[5]),
        .I1(dout[5]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_9__0 
       (.I0(Q[4]),
        .I1(dout[4]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[7] [0]));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_1),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_4),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_1),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_0),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_3),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_2),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_5),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_4),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_1),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_0),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_3),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_2),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_5),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_4),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_1),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_0),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_3),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_2),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_5),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_4),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_3),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_1),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_0),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_3),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_2),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_5),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_4),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_1),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_0),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_3),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_2),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h0000FF08)) 
    empty_i_1__2
       (.I0(empty_i_2__4_n_0),
        .I1(empty_i_3__4_n_0),
        .I2(F3_Empty),
        .I3(F4_Empty),
        .I4(E),
        .O(empty_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2__4
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(D[0]),
        .I2(D[2]),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(D[1]),
        .I5(\wptr_reg_n_0_[4] ),
        .O(empty_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3__4
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(rptr_reg[2]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[0]),
        .I4(\wptr_reg_n_0_[2] ),
        .I5(\wptr_reg_n_0_[1] ),
        .O(empty_i_3__4_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__2_n_0),
        .Q(F4_Empty),
        .S(SR));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_0_5
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [1:0]),
        .DIB(\Count_Out_i_reg[32] [3:2]),
        .DIC(\Count_Out_i_reg[32] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_0_5_n_0,mem_reg_0_31_0_5_n_1}),
        .DOB({mem_reg_0_31_0_5_n_2,mem_reg_0_31_0_5_n_3}),
        .DOC({mem_reg_0_31_0_5_n_4,mem_reg_0_31_0_5_n_5}),
        .DOD(NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_12_17
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [13:12]),
        .DIB(\Count_Out_i_reg[32] [15:14]),
        .DIC(\Count_Out_i_reg[32] [17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_12_17_n_0,mem_reg_0_31_12_17_n_1}),
        .DOB({mem_reg_0_31_12_17_n_2,mem_reg_0_31_12_17_n_3}),
        .DOC({mem_reg_0_31_12_17_n_4,mem_reg_0_31_12_17_n_5}),
        .DOD(NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_18_23
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [19:18]),
        .DIB(\Count_Out_i_reg[32] [21:20]),
        .DIC(\Count_Out_i_reg[32] [23:22]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_18_23_n_0,mem_reg_0_31_18_23_n_1}),
        .DOB({mem_reg_0_31_18_23_n_2,mem_reg_0_31_18_23_n_3}),
        .DOC({mem_reg_0_31_18_23_n_4,mem_reg_0_31_18_23_n_5}),
        .DOD(NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_24_29
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [25:24]),
        .DIB(\Count_Out_i_reg[32] [27:26]),
        .DIC(\Count_Out_i_reg[32] [29:28]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_24_29_n_0,mem_reg_0_31_24_29_n_1}),
        .DOB({mem_reg_0_31_24_29_n_2,mem_reg_0_31_24_29_n_3}),
        .DOC({mem_reg_0_31_24_29_n_4,mem_reg_0_31_24_29_n_5}),
        .DOD(NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_30_32
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [31:30]),
        .DIB({1'b0,\Count_Out_i_reg[32] [32]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_30_32_n_0,mem_reg_0_31_30_32_n_1}),
        .DOB({NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED[1],mem_reg_0_31_30_32_n_3}),
        .DOC(NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_6_11
       (.ADDRA(rptr_reg),
        .ADDRB(rptr_reg),
        .ADDRC(rptr_reg),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(\Count_Out_i_reg[32] [7:6]),
        .DIB(\Count_Out_i_reg[32] [9:8]),
        .DIC(\Count_Out_i_reg[32] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_6_11_n_0,mem_reg_0_31_6_11_n_1}),
        .DOB({mem_reg_0_31_6_11_n_2,mem_reg_0_31_6_11_n_3}),
        .DOC({mem_reg_0_31_6_11_n_4,mem_reg_0_31_6_11_n_5}),
        .DOD(NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__5 
       (.I0(\wptr_reg_n_0_[0] ),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__5 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__5 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[2] ),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__5 
       (.I0(\wptr_reg_n_0_[1] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[2] ),
        .I3(\wptr_reg_n_0_[3] ),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__5 
       (.I0(\wptr_reg_n_0_[2] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[1] ),
        .I3(\wptr_reg_n_0_[3] ),
        .I4(\wptr_reg_n_0_[4] ),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__3 
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[0] ),
        .I3(\wptr_reg_n_0_[2] ),
        .I4(\wptr_reg_n_0_[4] ),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__3[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[0]),
        .Q(\wptr_reg_n_0_[0] ),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[1]),
        .Q(\wptr_reg_n_0_[1] ),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[2]),
        .Q(\wptr_reg_n_0_[2] ),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[3]),
        .Q(\wptr_reg_n_0_[3] ),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[4]),
        .Q(\wptr_reg_n_0_[4] ),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__3[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized5
   (Rd_Latency_Fifo_Wr_En_reg,
    Rd_Latency_Fifo_Rd_En_reg,
    Read_Latency_One_D1_reg,
    Read_Latency_One,
    \Rd_Latency_Fifo_Rd_Data_D1_reg[32] ,
    SR,
    core_aclk,
    slot_1_axi_arready,
    slot_1_axi_arvalid,
    Rd_Lat_Start,
    Rd_Add_Issue_reg,
    rst_int_n,
    E,
    Read_Latency_One_D1,
    Rd_Latency_Fifo_Rd_En,
    rd_latency_end,
    Read_Latency_One_reg,
    Last_Read_buf,
    Rd_Lat_End,
    First_Read_reg,
    Read_going_on_reg,
    Q);
  output Rd_Latency_Fifo_Wr_En_reg;
  output Rd_Latency_Fifo_Rd_En_reg;
  output Read_Latency_One_D1_reg;
  output Read_Latency_One;
  output [32:0]\Rd_Latency_Fifo_Rd_Data_D1_reg[32] ;
  input [0:0]SR;
  input core_aclk;
  input slot_1_axi_arready;
  input slot_1_axi_arvalid;
  input Rd_Lat_Start;
  input Rd_Add_Issue_reg;
  input rst_int_n;
  input [0:0]E;
  input Read_Latency_One_D1;
  input Rd_Latency_Fifo_Rd_En;
  input rd_latency_end;
  input Read_Latency_One_reg;
  input Last_Read_buf;
  input Rd_Lat_End;
  input First_Read_reg;
  input Read_going_on_reg;
  input [32:0]Q;

  wire [0:0]E;
  wire First_Read_reg;
  wire Last_Read_buf;
  wire [32:0]Q;
  wire Rd_Add_Issue_reg;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire Rd_Latency_Fifo_Empty;
  wire Rd_Latency_Fifo_Full;
  wire [32:0]\Rd_Latency_Fifo_Rd_Data_D1_reg[32] ;
  wire Rd_Latency_Fifo_Rd_En;
  wire Rd_Latency_Fifo_Rd_En_out;
  wire Rd_Latency_Fifo_Rd_En_reg;
  wire Rd_Latency_Fifo_Wr_En_reg;
  wire Read_Latency_One;
  wire Read_Latency_One_D1;
  wire Read_Latency_One_D1_reg;
  wire Read_Latency_One_reg;
  wire Read_going_on_reg;
  wire [0:0]SR;
  wire almost_full0__8;
  wire core_aclk;
  wire empty_i_1__4_n_0;
  wire empty_i_2__2_n_0;
  wire empty_i_3__2_n_0;
  wire full_i_1__0_n_0;
  wire full_i_3__0_n_0;
  wire full_i_4__0_n_0;
  wire mem_reg_0_31_0_5_n_0;
  wire mem_reg_0_31_0_5_n_1;
  wire mem_reg_0_31_0_5_n_2;
  wire mem_reg_0_31_0_5_n_3;
  wire mem_reg_0_31_0_5_n_4;
  wire mem_reg_0_31_0_5_n_5;
  wire mem_reg_0_31_12_17_n_0;
  wire mem_reg_0_31_12_17_n_1;
  wire mem_reg_0_31_12_17_n_2;
  wire mem_reg_0_31_12_17_n_3;
  wire mem_reg_0_31_12_17_n_4;
  wire mem_reg_0_31_12_17_n_5;
  wire mem_reg_0_31_18_23_n_0;
  wire mem_reg_0_31_18_23_n_1;
  wire mem_reg_0_31_18_23_n_2;
  wire mem_reg_0_31_18_23_n_3;
  wire mem_reg_0_31_18_23_n_4;
  wire mem_reg_0_31_18_23_n_5;
  wire mem_reg_0_31_24_29_n_0;
  wire mem_reg_0_31_24_29_n_1;
  wire mem_reg_0_31_24_29_n_2;
  wire mem_reg_0_31_24_29_n_3;
  wire mem_reg_0_31_24_29_n_4;
  wire mem_reg_0_31_24_29_n_5;
  wire mem_reg_0_31_30_32_n_0;
  wire mem_reg_0_31_30_32_n_1;
  wire mem_reg_0_31_30_32_n_3;
  wire mem_reg_0_31_6_11_n_0;
  wire mem_reg_0_31_6_11_n_1;
  wire mem_reg_0_31_6_11_n_2;
  wire mem_reg_0_31_6_11_n_3;
  wire mem_reg_0_31_6_11_n_4;
  wire mem_reg_0_31_6_11_n_5;
  wire [5:0]p_0_in__4;
  wire rd_latency_end;
  wire \rptr[0]_i_1__3_n_0 ;
  wire \rptr[1]_i_1__3_n_0 ;
  wire \rptr[2]_i_1__3_n_0 ;
  wire \rptr[3]_i_1__3_n_0 ;
  wire \rptr[4]_i_1__3_n_0 ;
  wire \rptr[5]_i_2__0_n_0 ;
  wire \rptr_reg_n_0_[0] ;
  wire \rptr_reg_n_0_[1] ;
  wire \rptr_reg_n_0_[2] ;
  wire \rptr_reg_n_0_[3] ;
  wire \rptr_reg_n_0_[4] ;
  wire \rptr_reg_n_0_[5] ;
  wire rst_int_n;
  wire slot_1_axi_arready;
  wire slot_1_axi_arvalid;
  wire \wptr_reg_n_0_[0] ;
  wire \wptr_reg_n_0_[1] ;
  wire \wptr_reg_n_0_[2] ;
  wire \wptr_reg_n_0_[3] ;
  wire \wptr_reg_n_0_[4] ;
  wire \wptr_reg_n_0_[5] ;
  wire [1:0]NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:1]NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h08)) 
    Rd_Latency_Fifo_Rd_En_i_1__0
       (.I0(rd_latency_end),
        .I1(rst_int_n),
        .I2(Rd_Latency_Fifo_Empty),
        .O(Rd_Latency_Fifo_Rd_En_reg));
  LUT6 #(
    .INIT(64'h000000008F800000)) 
    Rd_Latency_Fifo_Wr_En_i_1__0
       (.I0(slot_1_axi_arready),
        .I1(slot_1_axi_arvalid),
        .I2(Rd_Lat_Start),
        .I3(Rd_Add_Issue_reg),
        .I4(rst_int_n),
        .I5(Rd_Latency_Fifo_Full),
        .O(Rd_Latency_Fifo_Wr_En_reg));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Read_Latency_One_D1_i_1__0
       (.I0(Read_Latency_One_reg),
        .I1(Rd_Latency_Fifo_Empty),
        .O(Read_Latency_One_D1_reg));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    Read_Latency_One_i_1__0
       (.I0(Rd_Latency_Fifo_Empty),
        .I1(Last_Read_buf),
        .I2(Rd_Lat_End),
        .I3(First_Read_reg),
        .I4(Rd_Lat_Start),
        .I5(Read_going_on_reg),
        .O(Read_Latency_One));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_4),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_2),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_12_17_n_4),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_2),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_18_23_n_4),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_2),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_24_29_n_4),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_30_32_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_2),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_5),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_0_5_n_4),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_1),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_0),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_3),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(mem_reg_0_31_6_11_n_2),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFF8880)) 
    empty_i_1__4
       (.I0(empty_i_2__2_n_0),
        .I1(empty_i_3__2_n_0),
        .I2(Read_Latency_One_D1),
        .I3(Rd_Latency_Fifo_Rd_En),
        .I4(Rd_Latency_Fifo_Empty),
        .I5(E),
        .O(empty_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2__2
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(\rptr[3]_i_1__3_n_0 ),
        .I2(\rptr[5]_i_2__0_n_0 ),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(\rptr[4]_i_1__3_n_0 ),
        .I5(\wptr_reg_n_0_[4] ),
        .O(empty_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3__2
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\rptr_reg_n_0_[2] ),
        .I2(\rptr_reg_n_0_[1] ),
        .I3(\rptr_reg_n_0_[0] ),
        .I4(\wptr_reg_n_0_[2] ),
        .I5(\wptr_reg_n_0_[1] ),
        .O(empty_i_3__2_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__4_n_0),
        .Q(Rd_Latency_Fifo_Empty),
        .S(SR));
  LUT6 #(
    .INIT(64'h00000000FFFF2800)) 
    full_i_1__0
       (.I0(E),
        .I1(\rptr_reg_n_0_[5] ),
        .I2(p_0_in__4[5]),
        .I3(almost_full0__8),
        .I4(Rd_Latency_Fifo_Full),
        .I5(Rd_Latency_Fifo_Rd_En_out),
        .O(full_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    full_i_2__0
       (.I0(\rptr_reg_n_0_[3] ),
        .I1(full_i_3__0_n_0),
        .I2(\rptr_reg_n_0_[4] ),
        .I3(\wptr_reg_n_0_[4] ),
        .I4(\wptr_reg_n_0_[3] ),
        .I5(full_i_4__0_n_0),
        .O(almost_full0__8));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    full_i_3__0
       (.I0(\rptr_reg_n_0_[0] ),
        .I1(\rptr_reg_n_0_[2] ),
        .I2(\wptr_reg_n_0_[2] ),
        .I3(\wptr_reg_n_0_[1] ),
        .I4(\wptr_reg_n_0_[0] ),
        .I5(\rptr_reg_n_0_[1] ),
        .O(full_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_i_4__0
       (.I0(\wptr_reg_n_0_[2] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[1] ),
        .O(full_i_4__0_n_0));
  FDRE full_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(full_i_1__0_n_0),
        .Q(Rd_Latency_Fifo_Full),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_0_5
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[1:0]),
        .DIB(Q[3:2]),
        .DIC(Q[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_0_5_n_0,mem_reg_0_31_0_5_n_1}),
        .DOB({mem_reg_0_31_0_5_n_2,mem_reg_0_31_0_5_n_3}),
        .DOC({mem_reg_0_31_0_5_n_4,mem_reg_0_31_0_5_n_5}),
        .DOD(NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_12_17
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[13:12]),
        .DIB(Q[15:14]),
        .DIC(Q[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_12_17_n_0,mem_reg_0_31_12_17_n_1}),
        .DOB({mem_reg_0_31_12_17_n_2,mem_reg_0_31_12_17_n_3}),
        .DOC({mem_reg_0_31_12_17_n_4,mem_reg_0_31_12_17_n_5}),
        .DOD(NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_18_23
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[19:18]),
        .DIB(Q[21:20]),
        .DIC(Q[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_18_23_n_0,mem_reg_0_31_18_23_n_1}),
        .DOB({mem_reg_0_31_18_23_n_2,mem_reg_0_31_18_23_n_3}),
        .DOC({mem_reg_0_31_18_23_n_4,mem_reg_0_31_18_23_n_5}),
        .DOD(NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_24_29
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[25:24]),
        .DIB(Q[27:26]),
        .DIC(Q[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_24_29_n_0,mem_reg_0_31_24_29_n_1}),
        .DOB({mem_reg_0_31_24_29_n_2,mem_reg_0_31_24_29_n_3}),
        .DOC({mem_reg_0_31_24_29_n_4,mem_reg_0_31_24_29_n_5}),
        .DOD(NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_30_32
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[31:30]),
        .DIB({1'b0,Q[32]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_30_32_n_0,mem_reg_0_31_30_32_n_1}),
        .DOB({NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED[1],mem_reg_0_31_30_32_n_3}),
        .DOC(NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_31_6_11
       (.ADDRA({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRB({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRC({\rptr_reg_n_0_[4] ,\rptr_reg_n_0_[3] ,\rptr_reg_n_0_[2] ,\rptr_reg_n_0_[1] ,\rptr_reg_n_0_[0] }),
        .ADDRD({\wptr_reg_n_0_[4] ,\wptr_reg_n_0_[3] ,\wptr_reg_n_0_[2] ,\wptr_reg_n_0_[1] ,\wptr_reg_n_0_[0] }),
        .DIA(Q[7:6]),
        .DIB(Q[9:8]),
        .DIC(Q[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_31_6_11_n_0,mem_reg_0_31_6_11_n_1}),
        .DOB({mem_reg_0_31_6_11_n_2,mem_reg_0_31_6_11_n_3}),
        .DOC({mem_reg_0_31_6_11_n_4,mem_reg_0_31_6_11_n_5}),
        .DOD(NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(core_aclk),
        .WE(E));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__3 
       (.I0(\rptr_reg_n_0_[0] ),
        .O(\rptr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__3 
       (.I0(\rptr_reg_n_0_[0] ),
        .I1(\rptr_reg_n_0_[1] ),
        .O(\rptr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__3 
       (.I0(\rptr_reg_n_0_[0] ),
        .I1(\rptr_reg_n_0_[1] ),
        .I2(\rptr_reg_n_0_[2] ),
        .O(\rptr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__3 
       (.I0(\rptr_reg_n_0_[1] ),
        .I1(\rptr_reg_n_0_[0] ),
        .I2(\rptr_reg_n_0_[2] ),
        .I3(\rptr_reg_n_0_[3] ),
        .O(\rptr[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__3 
       (.I0(\rptr_reg_n_0_[2] ),
        .I1(\rptr_reg_n_0_[0] ),
        .I2(\rptr_reg_n_0_[1] ),
        .I3(\rptr_reg_n_0_[3] ),
        .I4(\rptr_reg_n_0_[4] ),
        .O(\rptr[4]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rptr[5]_i_1__1 
       (.I0(Rd_Latency_Fifo_Rd_En),
        .I1(Read_Latency_One_D1),
        .O(Rd_Latency_Fifo_Rd_En_out));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_2__0 
       (.I0(\rptr_reg_n_0_[3] ),
        .I1(\rptr_reg_n_0_[1] ),
        .I2(\rptr_reg_n_0_[0] ),
        .I3(\rptr_reg_n_0_[2] ),
        .I4(\rptr_reg_n_0_[4] ),
        .I5(\rptr_reg_n_0_[5] ),
        .O(\rptr[5]_i_2__0_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[0]_i_1__3_n_0 ),
        .Q(\rptr_reg_n_0_[0] ),
        .R(SR));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[1]_i_1__3_n_0 ),
        .Q(\rptr_reg_n_0_[1] ),
        .R(SR));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[2]_i_1__3_n_0 ),
        .Q(\rptr_reg_n_0_[2] ),
        .R(SR));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[3]_i_1__3_n_0 ),
        .Q(\rptr_reg_n_0_[3] ),
        .R(SR));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[4]_i_1__3_n_0 ),
        .Q(\rptr_reg_n_0_[4] ),
        .R(SR));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[5]_i_2__0_n_0 ),
        .Q(\rptr_reg_n_0_[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__6 
       (.I0(\wptr_reg_n_0_[0] ),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__6 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__6 
       (.I0(\wptr_reg_n_0_[0] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[2] ),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__6 
       (.I0(\wptr_reg_n_0_[1] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[2] ),
        .I3(\wptr_reg_n_0_[3] ),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__6 
       (.I0(\wptr_reg_n_0_[2] ),
        .I1(\wptr_reg_n_0_[0] ),
        .I2(\wptr_reg_n_0_[1] ),
        .I3(\wptr_reg_n_0_[3] ),
        .I4(\wptr_reg_n_0_[4] ),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__4 
       (.I0(\wptr_reg_n_0_[3] ),
        .I1(\wptr_reg_n_0_[1] ),
        .I2(\wptr_reg_n_0_[0] ),
        .I3(\wptr_reg_n_0_[2] ),
        .I4(\wptr_reg_n_0_[4] ),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__4[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[0]),
        .Q(\wptr_reg_n_0_[0] ),
        .R(SR));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[1]),
        .Q(\wptr_reg_n_0_[1] ),
        .R(SR));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[2]),
        .Q(\wptr_reg_n_0_[2] ),
        .R(SR));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[3]),
        .Q(\wptr_reg_n_0_[3] ),
        .R(SR));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[4]),
        .Q(\wptr_reg_n_0_[4] ),
        .R(SR));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* COUNTER_LOAD_VALUE = "0" *) (* C_AXI4LITE_CORE_CLK_ASYNC = "1" *) (* C_AXIS_DWIDTH_ROUND_TO_32 = "64" *) 
(* C_ENABLE_ADVANCED = "0" *) (* C_ENABLE_EVENT_COUNT = "0" *) (* C_ENABLE_EVENT_LOG = "0" *) 
(* C_ENABLE_PROFILE = "1" *) (* C_ENABLE_TRACE = "0" *) (* C_EN_ALL_TRACE = "1" *) 
(* C_EN_AXI_DEBUG = "0" *) (* C_EN_EXT_EVENTS_FLAG = "0" *) (* C_EN_FIRST_READ_FLAG = "1" *) 
(* C_EN_FIRST_WRITE_FLAG = "1" *) (* C_EN_LAST_READ_FLAG = "1" *) (* C_EN_LAST_WRITE_FLAG = "1" *) 
(* C_EN_RD_ADD_FLAG = "1" *) (* C_EN_RESPONSE_FLAG = "1" *) (* C_EN_SW_REG_WR_FLAG = "0" *) 
(* C_EN_TRIGGER = "0" *) (* C_EN_WR_ADD_FLAG = "1" *) (* C_EXT_EVENT0_FIFO_ENABLE = "1" *) 
(* C_EXT_EVENT1_FIFO_ENABLE = "1" *) (* C_EXT_EVENT2_FIFO_ENABLE = "1" *) (* C_EXT_EVENT3_FIFO_ENABLE = "1" *) 
(* C_EXT_EVENT4_FIFO_ENABLE = "1" *) (* C_EXT_EVENT5_FIFO_ENABLE = "1" *) (* C_EXT_EVENT6_FIFO_ENABLE = "1" *) 
(* C_EXT_EVENT7_FIFO_ENABLE = "1" *) (* C_FAMILY = "zynq" *) (* C_FIFO_AXIS_DEPTH = "32" *) 
(* C_FIFO_AXIS_SYNC = "0" *) (* C_FIFO_AXIS_TDATA_WIDTH = "56" *) (* C_FIFO_AXIS_TID_WIDTH = "1" *) 
(* C_GLOBAL_COUNT_WIDTH = "32" *) (* C_HAVE_SAMPLED_METRIC_CNT = "1" *) (* C_INSTANCE = "system_top_axi_perf_mon_1_9" *) 
(* C_LITE_ADDRESS_WIDTH = "16" *) (* C_LOG_DATA_OFFLD = "0" *) (* C_METRICS_SAMPLE_COUNT_WIDTH = "32" *) 
(* C_METRIC_COUNT_SCALE = "1" *) (* C_METRIC_COUNT_WIDTH = "32" *) (* C_NUM_MONITOR_SLOTS = "3" *) 
(* C_NUM_OF_COUNTERS = "4" *) (* C_REG_ALL_MONITOR_SIGNALS = "0" *) (* C_SHOW_AXIS_TDEST = "0" *) 
(* C_SHOW_AXIS_TID = "0" *) (* C_SHOW_AXIS_TUSER = "0" *) (* C_SHOW_AXI_IDS = "0" *) 
(* C_SHOW_AXI_LEN = "0" *) (* C_SLOT_0_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_0_AXIS_TDEST_WIDTH = "1" *) 
(* C_SLOT_0_AXIS_TID_WIDTH = "1" *) (* C_SLOT_0_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_0_AXI_ADDR_WIDTH = "32" *) 
(* C_SLOT_0_AXI_AWLEN = "3" *) (* C_SLOT_0_AXI_DATA_WIDTH = "64" *) (* C_SLOT_0_AXI_ID_WIDTH = "1" *) 
(* C_SLOT_0_AXI_LOCK = "1" *) (* C_SLOT_0_AXI_PROTOCOL = "AXI3" *) (* C_SLOT_0_FIFO_ENABLE = "0" *) 
(* C_SLOT_1_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_1_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_1_AXIS_TID_WIDTH = "1" *) 
(* C_SLOT_1_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_1_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_1_AXI_AWLEN = "3" *) 
(* C_SLOT_1_AXI_DATA_WIDTH = "32" *) (* C_SLOT_1_AXI_ID_WIDTH = "1" *) (* C_SLOT_1_AXI_LOCK = "1" *) 
(* C_SLOT_1_AXI_PROTOCOL = "AXI3" *) (* C_SLOT_1_FIFO_ENABLE = "0" *) (* C_SLOT_2_AXIS_TDATA_WIDTH = "32" *) 
(* C_SLOT_2_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_2_AXIS_TID_WIDTH = "1" *) (* C_SLOT_2_AXIS_TUSER_WIDTH = "1" *) 
(* C_SLOT_2_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_2_AXI_AWLEN = "3" *) (* C_SLOT_2_AXI_DATA_WIDTH = "64" *) 
(* C_SLOT_2_AXI_ID_WIDTH = "1" *) (* C_SLOT_2_AXI_LOCK = "1" *) (* C_SLOT_2_AXI_PROTOCOL = "AXI3" *) 
(* C_SLOT_2_FIFO_ENABLE = "0" *) (* C_SLOT_3_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_3_AXIS_TDEST_WIDTH = "1" *) 
(* C_SLOT_3_AXIS_TID_WIDTH = "1" *) (* C_SLOT_3_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_3_AXI_ADDR_WIDTH = "32" *) 
(* C_SLOT_3_AXI_AWLEN = "3" *) (* C_SLOT_3_AXI_DATA_WIDTH = "32" *) (* C_SLOT_3_AXI_ID_WIDTH = "1" *) 
(* C_SLOT_3_AXI_LOCK = "1" *) (* C_SLOT_3_AXI_PROTOCOL = "AXI3" *) (* C_SLOT_3_FIFO_ENABLE = "1" *) 
(* C_SLOT_4_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_4_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_4_AXIS_TID_WIDTH = "1" *) 
(* C_SLOT_4_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_4_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_4_AXI_AWLEN = "7" *) 
(* C_SLOT_4_AXI_DATA_WIDTH = "32" *) (* C_SLOT_4_AXI_ID_WIDTH = "1" *) (* C_SLOT_4_AXI_LOCK = "0" *) 
(* C_SLOT_4_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_4_FIFO_ENABLE = "1" *) (* C_SLOT_5_AXIS_TDATA_WIDTH = "32" *) 
(* C_SLOT_5_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_5_AXIS_TID_WIDTH = "1" *) (* C_SLOT_5_AXIS_TUSER_WIDTH = "1" *) 
(* C_SLOT_5_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_5_AXI_AWLEN = "7" *) (* C_SLOT_5_AXI_DATA_WIDTH = "32" *) 
(* C_SLOT_5_AXI_ID_WIDTH = "1" *) (* C_SLOT_5_AXI_LOCK = "0" *) (* C_SLOT_5_AXI_PROTOCOL = "AXI4" *) 
(* C_SLOT_5_FIFO_ENABLE = "1" *) (* C_SLOT_6_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_6_AXIS_TDEST_WIDTH = "1" *) 
(* C_SLOT_6_AXIS_TID_WIDTH = "1" *) (* C_SLOT_6_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_6_AXI_ADDR_WIDTH = "32" *) 
(* C_SLOT_6_AXI_AWLEN = "7" *) (* C_SLOT_6_AXI_DATA_WIDTH = "32" *) (* C_SLOT_6_AXI_ID_WIDTH = "1" *) 
(* C_SLOT_6_AXI_LOCK = "0" *) (* C_SLOT_6_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_6_FIFO_ENABLE = "1" *) 
(* C_SLOT_7_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_7_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_7_AXIS_TID_WIDTH = "1" *) 
(* C_SLOT_7_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_7_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_7_AXI_AWLEN = "7" *) 
(* C_SLOT_7_AXI_DATA_WIDTH = "32" *) (* C_SLOT_7_AXI_ID_WIDTH = "1" *) (* C_SLOT_7_AXI_LOCK = "0" *) 
(* C_SLOT_7_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_7_FIFO_ENABLE = "1" *) (* C_SUPPORT_ID_REFLECTION = "0" *) 
(* C_S_AXI4_BASEADDR = "-1" *) (* C_S_AXI4_HIGHADDR = "0" *) (* C_S_AXI_ADDR_WIDTH = "16" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_ID_WIDTH = "1" *) (* C_S_AXI_PROTOCOL = "AXI4LITE" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ENABLE_EXT_EVENTS = "0" *) (* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_top" *) 
(* SLOT_0_AXI_PROTOCOL = "AXI4" *) (* SLOT_0_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_1_AXI_PROTOCOL = "AXI4" *) 
(* SLOT_1_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_2_AXI_PROTOCOL = "AXI4" *) (* SLOT_2_AXI_SUB_PROTOCOL = "NONE" *) 
(* SLOT_3_AXI_PROTOCOL = "AXI4" *) (* SLOT_3_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_4_AXI_PROTOCOL = "AXI4" *) 
(* SLOT_4_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_5_AXI_PROTOCOL = "AXI4" *) (* SLOT_5_AXI_SUB_PROTOCOL = "NONE" *) 
(* SLOT_6_AXI_PROTOCOL = "AXI4" *) (* SLOT_6_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_7_AXI_PROTOCOL = "AXI4" *) 
(* SLOT_7_AXI_SUB_PROTOCOL = "NONE" *) (* S_AXI_OFFLD_ID_WIDTH = "1" *) 
module system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rid,
    s_axi_rready,
    slot_0_axi_aclk,
    slot_0_axi_aresetn,
    slot_0_axi_awid,
    slot_0_axi_awaddr,
    slot_0_axi_awprot,
    slot_0_axi_awlen,
    slot_0_axi_awsize,
    slot_0_axi_awburst,
    slot_0_axi_awcache,
    slot_0_axi_awlock,
    slot_0_axi_awvalid,
    slot_0_axi_awready,
    slot_0_axi_wdata,
    slot_0_axi_wstrb,
    slot_0_axi_wlast,
    slot_0_axi_wvalid,
    slot_0_axi_wready,
    slot_0_axi_bid,
    slot_0_axi_bresp,
    slot_0_axi_bvalid,
    slot_0_axi_bready,
    slot_0_axi_arid,
    slot_0_axi_araddr,
    slot_0_axi_arlen,
    slot_0_axi_arsize,
    slot_0_axi_arburst,
    slot_0_axi_arcache,
    slot_0_axi_arprot,
    slot_0_axi_arlock,
    slot_0_axi_arvalid,
    slot_0_axi_arready,
    slot_0_axi_rid,
    slot_0_axi_rdata,
    slot_0_axi_rresp,
    slot_0_axi_rlast,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    slot_0_axis_aclk,
    slot_0_axis_aresetn,
    slot_0_axis_tvalid,
    slot_0_axis_tready,
    slot_0_axis_tdata,
    slot_0_axis_tstrb,
    slot_0_axis_tkeep,
    slot_0_axis_tlast,
    slot_0_axis_tid,
    slot_0_axis_tdest,
    slot_0_axis_tuser,
    slot_0_ext_trig,
    slot_0_ext_trig_stop,
    slot_1_axi_aclk,
    slot_1_axi_aresetn,
    slot_1_axi_awid,
    slot_1_axi_awaddr,
    slot_1_axi_awprot,
    slot_1_axi_awlen,
    slot_1_axi_awsize,
    slot_1_axi_awburst,
    slot_1_axi_awcache,
    slot_1_axi_awlock,
    slot_1_axi_awvalid,
    slot_1_axi_awready,
    slot_1_axi_wdata,
    slot_1_axi_wstrb,
    slot_1_axi_wlast,
    slot_1_axi_wvalid,
    slot_1_axi_wready,
    slot_1_axi_bid,
    slot_1_axi_bresp,
    slot_1_axi_bvalid,
    slot_1_axi_bready,
    slot_1_axi_arid,
    slot_1_axi_araddr,
    slot_1_axi_arlen,
    slot_1_axi_arsize,
    slot_1_axi_arburst,
    slot_1_axi_arcache,
    slot_1_axi_arprot,
    slot_1_axi_arlock,
    slot_1_axi_arvalid,
    slot_1_axi_arready,
    slot_1_axi_rid,
    slot_1_axi_rdata,
    slot_1_axi_rresp,
    slot_1_axi_rlast,
    slot_1_axi_rvalid,
    slot_1_axi_rready,
    slot_1_axis_aclk,
    slot_1_axis_aresetn,
    slot_1_axis_tvalid,
    slot_1_axis_tready,
    slot_1_axis_tdata,
    slot_1_axis_tstrb,
    slot_1_axis_tkeep,
    slot_1_axis_tlast,
    slot_1_axis_tid,
    slot_1_axis_tdest,
    slot_1_axis_tuser,
    slot_1_ext_trig,
    slot_1_ext_trig_stop,
    slot_2_axi_aclk,
    slot_2_axi_aresetn,
    slot_2_axi_awid,
    slot_2_axi_awaddr,
    slot_2_axi_awprot,
    slot_2_axi_awlen,
    slot_2_axi_awsize,
    slot_2_axi_awburst,
    slot_2_axi_awcache,
    slot_2_axi_awlock,
    slot_2_axi_awvalid,
    slot_2_axi_awready,
    slot_2_axi_wdata,
    slot_2_axi_wstrb,
    slot_2_axi_wlast,
    slot_2_axi_wvalid,
    slot_2_axi_wready,
    slot_2_axi_bid,
    slot_2_axi_bresp,
    slot_2_axi_bvalid,
    slot_2_axi_bready,
    slot_2_axi_arid,
    slot_2_axi_araddr,
    slot_2_axi_arlen,
    slot_2_axi_arsize,
    slot_2_axi_arburst,
    slot_2_axi_arcache,
    slot_2_axi_arprot,
    slot_2_axi_arlock,
    slot_2_axi_arvalid,
    slot_2_axi_arready,
    slot_2_axi_rid,
    slot_2_axi_rdata,
    slot_2_axi_rresp,
    slot_2_axi_rlast,
    slot_2_axi_rvalid,
    slot_2_axi_rready,
    slot_2_axis_aclk,
    slot_2_axis_aresetn,
    slot_2_axis_tvalid,
    slot_2_axis_tready,
    slot_2_axis_tdata,
    slot_2_axis_tstrb,
    slot_2_axis_tkeep,
    slot_2_axis_tlast,
    slot_2_axis_tid,
    slot_2_axis_tdest,
    slot_2_axis_tuser,
    slot_2_ext_trig,
    slot_2_ext_trig_stop,
    slot_3_axi_aclk,
    slot_3_axi_aresetn,
    slot_3_axi_awid,
    slot_3_axi_awaddr,
    slot_3_axi_awprot,
    slot_3_axi_awlen,
    slot_3_axi_awsize,
    slot_3_axi_awburst,
    slot_3_axi_awcache,
    slot_3_axi_awlock,
    slot_3_axi_awvalid,
    slot_3_axi_awready,
    slot_3_axi_wdata,
    slot_3_axi_wstrb,
    slot_3_axi_wlast,
    slot_3_axi_wvalid,
    slot_3_axi_wready,
    slot_3_axi_bid,
    slot_3_axi_bresp,
    slot_3_axi_bvalid,
    slot_3_axi_bready,
    slot_3_axi_arid,
    slot_3_axi_araddr,
    slot_3_axi_arlen,
    slot_3_axi_arsize,
    slot_3_axi_arburst,
    slot_3_axi_arcache,
    slot_3_axi_arprot,
    slot_3_axi_arlock,
    slot_3_axi_arvalid,
    slot_3_axi_arready,
    slot_3_axi_rid,
    slot_3_axi_rdata,
    slot_3_axi_rresp,
    slot_3_axi_rlast,
    slot_3_axi_rvalid,
    slot_3_axi_rready,
    slot_3_axis_aclk,
    slot_3_axis_aresetn,
    slot_3_axis_tvalid,
    slot_3_axis_tready,
    slot_3_axis_tdata,
    slot_3_axis_tstrb,
    slot_3_axis_tkeep,
    slot_3_axis_tlast,
    slot_3_axis_tid,
    slot_3_axis_tdest,
    slot_3_axis_tuser,
    slot_3_ext_trig,
    slot_3_ext_trig_stop,
    slot_4_axi_aclk,
    slot_4_axi_aresetn,
    slot_4_axi_awid,
    slot_4_axi_awaddr,
    slot_4_axi_awprot,
    slot_4_axi_awlen,
    slot_4_axi_awsize,
    slot_4_axi_awburst,
    slot_4_axi_awcache,
    slot_4_axi_awlock,
    slot_4_axi_awvalid,
    slot_4_axi_awready,
    slot_4_axi_wdata,
    slot_4_axi_wstrb,
    slot_4_axi_wlast,
    slot_4_axi_wvalid,
    slot_4_axi_wready,
    slot_4_axi_bid,
    slot_4_axi_bresp,
    slot_4_axi_bvalid,
    slot_4_axi_bready,
    slot_4_axi_arid,
    slot_4_axi_araddr,
    slot_4_axi_arlen,
    slot_4_axi_arsize,
    slot_4_axi_arburst,
    slot_4_axi_arcache,
    slot_4_axi_arprot,
    slot_4_axi_arlock,
    slot_4_axi_arvalid,
    slot_4_axi_arready,
    slot_4_axi_rid,
    slot_4_axi_rdata,
    slot_4_axi_rresp,
    slot_4_axi_rlast,
    slot_4_axi_rvalid,
    slot_4_axi_rready,
    slot_4_axis_aclk,
    slot_4_axis_aresetn,
    slot_4_axis_tvalid,
    slot_4_axis_tready,
    slot_4_axis_tdata,
    slot_4_axis_tstrb,
    slot_4_axis_tkeep,
    slot_4_axis_tlast,
    slot_4_axis_tid,
    slot_4_axis_tdest,
    slot_4_axis_tuser,
    slot_4_ext_trig,
    slot_4_ext_trig_stop,
    slot_5_axi_aclk,
    slot_5_axi_aresetn,
    slot_5_axi_awid,
    slot_5_axi_awaddr,
    slot_5_axi_awprot,
    slot_5_axi_awlen,
    slot_5_axi_awsize,
    slot_5_axi_awburst,
    slot_5_axi_awcache,
    slot_5_axi_awlock,
    slot_5_axi_awvalid,
    slot_5_axi_awready,
    slot_5_axi_wdata,
    slot_5_axi_wstrb,
    slot_5_axi_wlast,
    slot_5_axi_wvalid,
    slot_5_axi_wready,
    slot_5_axi_bid,
    slot_5_axi_bresp,
    slot_5_axi_bvalid,
    slot_5_axi_bready,
    slot_5_axi_arid,
    slot_5_axi_araddr,
    slot_5_axi_arlen,
    slot_5_axi_arsize,
    slot_5_axi_arburst,
    slot_5_axi_arcache,
    slot_5_axi_arprot,
    slot_5_axi_arlock,
    slot_5_axi_arvalid,
    slot_5_axi_arready,
    slot_5_axi_rid,
    slot_5_axi_rdata,
    slot_5_axi_rresp,
    slot_5_axi_rlast,
    slot_5_axi_rvalid,
    slot_5_axi_rready,
    slot_5_axis_aclk,
    slot_5_axis_aresetn,
    slot_5_axis_tvalid,
    slot_5_axis_tready,
    slot_5_axis_tdata,
    slot_5_axis_tstrb,
    slot_5_axis_tkeep,
    slot_5_axis_tlast,
    slot_5_axis_tid,
    slot_5_axis_tdest,
    slot_5_axis_tuser,
    slot_5_ext_trig,
    slot_5_ext_trig_stop,
    slot_6_axi_aclk,
    slot_6_axi_aresetn,
    slot_6_axi_awid,
    slot_6_axi_awaddr,
    slot_6_axi_awprot,
    slot_6_axi_awlen,
    slot_6_axi_awsize,
    slot_6_axi_awburst,
    slot_6_axi_awcache,
    slot_6_axi_awlock,
    slot_6_axi_awvalid,
    slot_6_axi_awready,
    slot_6_axi_wdata,
    slot_6_axi_wstrb,
    slot_6_axi_wlast,
    slot_6_axi_wvalid,
    slot_6_axi_wready,
    slot_6_axi_bid,
    slot_6_axi_bresp,
    slot_6_axi_bvalid,
    slot_6_axi_bready,
    slot_6_axi_arid,
    slot_6_axi_araddr,
    slot_6_axi_arlen,
    slot_6_axi_arsize,
    slot_6_axi_arburst,
    slot_6_axi_arcache,
    slot_6_axi_arprot,
    slot_6_axi_arlock,
    slot_6_axi_arvalid,
    slot_6_axi_arready,
    slot_6_axi_rid,
    slot_6_axi_rdata,
    slot_6_axi_rresp,
    slot_6_axi_rlast,
    slot_6_axi_rvalid,
    slot_6_axi_rready,
    slot_6_axis_aclk,
    slot_6_axis_aresetn,
    slot_6_axis_tvalid,
    slot_6_axis_tready,
    slot_6_axis_tdata,
    slot_6_axis_tstrb,
    slot_6_axis_tkeep,
    slot_6_axis_tlast,
    slot_6_axis_tid,
    slot_6_axis_tdest,
    slot_6_axis_tuser,
    slot_6_ext_trig,
    slot_6_ext_trig_stop,
    slot_7_axi_aclk,
    slot_7_axi_aresetn,
    slot_7_axi_awid,
    slot_7_axi_awaddr,
    slot_7_axi_awprot,
    slot_7_axi_awlen,
    slot_7_axi_awsize,
    slot_7_axi_awburst,
    slot_7_axi_awcache,
    slot_7_axi_awlock,
    slot_7_axi_awvalid,
    slot_7_axi_awready,
    slot_7_axi_wdata,
    slot_7_axi_wstrb,
    slot_7_axi_wlast,
    slot_7_axi_wvalid,
    slot_7_axi_wready,
    slot_7_axi_bid,
    slot_7_axi_bresp,
    slot_7_axi_bvalid,
    slot_7_axi_bready,
    slot_7_axi_arid,
    slot_7_axi_araddr,
    slot_7_axi_arlen,
    slot_7_axi_arsize,
    slot_7_axi_arburst,
    slot_7_axi_arcache,
    slot_7_axi_arprot,
    slot_7_axi_arlock,
    slot_7_axi_arvalid,
    slot_7_axi_arready,
    slot_7_axi_rid,
    slot_7_axi_rdata,
    slot_7_axi_rresp,
    slot_7_axi_rlast,
    slot_7_axi_rvalid,
    slot_7_axi_rready,
    slot_7_axis_aclk,
    slot_7_axis_aresetn,
    slot_7_axis_tvalid,
    slot_7_axis_tready,
    slot_7_axis_tdata,
    slot_7_axis_tstrb,
    slot_7_axis_tkeep,
    slot_7_axis_tlast,
    slot_7_axis_tid,
    slot_7_axis_tdest,
    slot_7_axis_tuser,
    slot_7_ext_trig,
    slot_7_ext_trig_stop,
    ext_clk_0,
    ext_rstn_0,
    ext_event_0_cnt_start,
    ext_event_0_cnt_stop,
    ext_event_0,
    ext_clk_1,
    ext_rstn_1,
    ext_event_1_cnt_start,
    ext_event_1_cnt_stop,
    ext_event_1,
    ext_clk_2,
    ext_rstn_2,
    ext_event_2_cnt_start,
    ext_event_2_cnt_stop,
    ext_event_2,
    ext_clk_3,
    ext_rstn_3,
    ext_event_3_cnt_start,
    ext_event_3_cnt_stop,
    ext_event_3,
    ext_clk_4,
    ext_rstn_4,
    ext_event_4_cnt_start,
    ext_event_4_cnt_stop,
    ext_event_4,
    ext_clk_5,
    ext_rstn_5,
    ext_event_5_cnt_start,
    ext_event_5_cnt_stop,
    ext_event_5,
    ext_clk_6,
    ext_rstn_6,
    ext_event_6_cnt_start,
    ext_event_6_cnt_stop,
    ext_event_6,
    ext_clk_7,
    ext_rstn_7,
    ext_event_7_cnt_start,
    ext_event_7_cnt_stop,
    ext_event_7,
    capture_event,
    reset_event,
    core_aclk,
    core_aresetn,
    m_axis_aclk,
    m_axis_aresetn,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tvalid,
    m_axis_tid,
    m_axis_tready,
    s_axi_offld_aclk,
    s_axi_offld_aresetn,
    s_axi_offld_araddr,
    s_axi_offld_arvalid,
    s_axi_offld_arlen,
    s_axi_offld_arid,
    s_axi_offld_arready,
    s_axi_offld_rready,
    s_axi_offld_rdata,
    s_axi_offld_rresp,
    s_axi_offld_rvalid,
    s_axi_offld_rid,
    s_axi_offld_rlast,
    interrupt,
    trigger_in,
    trigger_in_ack);
  input s_axi_aclk;
  input s_axi_aresetn;
  input [15:0]s_axi_awaddr;
  input s_axi_awvalid;
  input [0:0]s_axi_awid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  output [0:0]s_axi_bid;
  input s_axi_bready;
  input [15:0]s_axi_araddr;
  input s_axi_arvalid;
  input [0:0]s_axi_arid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  output [0:0]s_axi_rid;
  input s_axi_rready;
  input slot_0_axi_aclk;
  input slot_0_axi_aresetn;
  input [0:0]slot_0_axi_awid;
  input [31:0]slot_0_axi_awaddr;
  input [2:0]slot_0_axi_awprot;
  input [3:0]slot_0_axi_awlen;
  input [2:0]slot_0_axi_awsize;
  input [1:0]slot_0_axi_awburst;
  input [3:0]slot_0_axi_awcache;
  input [1:0]slot_0_axi_awlock;
  input slot_0_axi_awvalid;
  input slot_0_axi_awready;
  input [63:0]slot_0_axi_wdata;
  input [7:0]slot_0_axi_wstrb;
  input slot_0_axi_wlast;
  input slot_0_axi_wvalid;
  input slot_0_axi_wready;
  input [0:0]slot_0_axi_bid;
  input [1:0]slot_0_axi_bresp;
  input slot_0_axi_bvalid;
  input slot_0_axi_bready;
  input [0:0]slot_0_axi_arid;
  input [31:0]slot_0_axi_araddr;
  input [3:0]slot_0_axi_arlen;
  input [2:0]slot_0_axi_arsize;
  input [1:0]slot_0_axi_arburst;
  input [3:0]slot_0_axi_arcache;
  input [2:0]slot_0_axi_arprot;
  input [1:0]slot_0_axi_arlock;
  input slot_0_axi_arvalid;
  input slot_0_axi_arready;
  input [0:0]slot_0_axi_rid;
  input [63:0]slot_0_axi_rdata;
  input [1:0]slot_0_axi_rresp;
  input slot_0_axi_rlast;
  input slot_0_axi_rvalid;
  input slot_0_axi_rready;
  input slot_0_axis_aclk;
  input slot_0_axis_aresetn;
  input slot_0_axis_tvalid;
  input slot_0_axis_tready;
  input [31:0]slot_0_axis_tdata;
  input [3:0]slot_0_axis_tstrb;
  input [3:0]slot_0_axis_tkeep;
  input slot_0_axis_tlast;
  input [0:0]slot_0_axis_tid;
  input [0:0]slot_0_axis_tdest;
  input [0:0]slot_0_axis_tuser;
  input slot_0_ext_trig;
  input slot_0_ext_trig_stop;
  input slot_1_axi_aclk;
  input slot_1_axi_aresetn;
  input [0:0]slot_1_axi_awid;
  input [31:0]slot_1_axi_awaddr;
  input [2:0]slot_1_axi_awprot;
  input [3:0]slot_1_axi_awlen;
  input [2:0]slot_1_axi_awsize;
  input [1:0]slot_1_axi_awburst;
  input [3:0]slot_1_axi_awcache;
  input [1:0]slot_1_axi_awlock;
  input slot_1_axi_awvalid;
  input slot_1_axi_awready;
  input [31:0]slot_1_axi_wdata;
  input [3:0]slot_1_axi_wstrb;
  input slot_1_axi_wlast;
  input slot_1_axi_wvalid;
  input slot_1_axi_wready;
  input [0:0]slot_1_axi_bid;
  input [1:0]slot_1_axi_bresp;
  input slot_1_axi_bvalid;
  input slot_1_axi_bready;
  input [0:0]slot_1_axi_arid;
  input [31:0]slot_1_axi_araddr;
  input [3:0]slot_1_axi_arlen;
  input [2:0]slot_1_axi_arsize;
  input [1:0]slot_1_axi_arburst;
  input [3:0]slot_1_axi_arcache;
  input [2:0]slot_1_axi_arprot;
  input [1:0]slot_1_axi_arlock;
  input slot_1_axi_arvalid;
  input slot_1_axi_arready;
  input [0:0]slot_1_axi_rid;
  input [31:0]slot_1_axi_rdata;
  input [1:0]slot_1_axi_rresp;
  input slot_1_axi_rlast;
  input slot_1_axi_rvalid;
  input slot_1_axi_rready;
  input slot_1_axis_aclk;
  input slot_1_axis_aresetn;
  input slot_1_axis_tvalid;
  input slot_1_axis_tready;
  input [31:0]slot_1_axis_tdata;
  input [3:0]slot_1_axis_tstrb;
  input [3:0]slot_1_axis_tkeep;
  input slot_1_axis_tlast;
  input [0:0]slot_1_axis_tid;
  input [0:0]slot_1_axis_tdest;
  input [0:0]slot_1_axis_tuser;
  input slot_1_ext_trig;
  input slot_1_ext_trig_stop;
  input slot_2_axi_aclk;
  input slot_2_axi_aresetn;
  input [0:0]slot_2_axi_awid;
  input [31:0]slot_2_axi_awaddr;
  input [2:0]slot_2_axi_awprot;
  input [3:0]slot_2_axi_awlen;
  input [2:0]slot_2_axi_awsize;
  input [1:0]slot_2_axi_awburst;
  input [3:0]slot_2_axi_awcache;
  input [1:0]slot_2_axi_awlock;
  input slot_2_axi_awvalid;
  input slot_2_axi_awready;
  input [63:0]slot_2_axi_wdata;
  input [7:0]slot_2_axi_wstrb;
  input slot_2_axi_wlast;
  input slot_2_axi_wvalid;
  input slot_2_axi_wready;
  input [0:0]slot_2_axi_bid;
  input [1:0]slot_2_axi_bresp;
  input slot_2_axi_bvalid;
  input slot_2_axi_bready;
  input [0:0]slot_2_axi_arid;
  input [31:0]slot_2_axi_araddr;
  input [3:0]slot_2_axi_arlen;
  input [2:0]slot_2_axi_arsize;
  input [1:0]slot_2_axi_arburst;
  input [3:0]slot_2_axi_arcache;
  input [2:0]slot_2_axi_arprot;
  input [1:0]slot_2_axi_arlock;
  input slot_2_axi_arvalid;
  input slot_2_axi_arready;
  input [0:0]slot_2_axi_rid;
  input [63:0]slot_2_axi_rdata;
  input [1:0]slot_2_axi_rresp;
  input slot_2_axi_rlast;
  input slot_2_axi_rvalid;
  input slot_2_axi_rready;
  input slot_2_axis_aclk;
  input slot_2_axis_aresetn;
  input slot_2_axis_tvalid;
  input slot_2_axis_tready;
  input [31:0]slot_2_axis_tdata;
  input [3:0]slot_2_axis_tstrb;
  input [3:0]slot_2_axis_tkeep;
  input slot_2_axis_tlast;
  input [0:0]slot_2_axis_tid;
  input [0:0]slot_2_axis_tdest;
  input [0:0]slot_2_axis_tuser;
  input slot_2_ext_trig;
  input slot_2_ext_trig_stop;
  input slot_3_axi_aclk;
  input slot_3_axi_aresetn;
  input [0:0]slot_3_axi_awid;
  input [31:0]slot_3_axi_awaddr;
  input [2:0]slot_3_axi_awprot;
  input [3:0]slot_3_axi_awlen;
  input [2:0]slot_3_axi_awsize;
  input [1:0]slot_3_axi_awburst;
  input [3:0]slot_3_axi_awcache;
  input [1:0]slot_3_axi_awlock;
  input slot_3_axi_awvalid;
  input slot_3_axi_awready;
  input [31:0]slot_3_axi_wdata;
  input [3:0]slot_3_axi_wstrb;
  input slot_3_axi_wlast;
  input slot_3_axi_wvalid;
  input slot_3_axi_wready;
  input [0:0]slot_3_axi_bid;
  input [1:0]slot_3_axi_bresp;
  input slot_3_axi_bvalid;
  input slot_3_axi_bready;
  input [0:0]slot_3_axi_arid;
  input [31:0]slot_3_axi_araddr;
  input [3:0]slot_3_axi_arlen;
  input [2:0]slot_3_axi_arsize;
  input [1:0]slot_3_axi_arburst;
  input [3:0]slot_3_axi_arcache;
  input [2:0]slot_3_axi_arprot;
  input [1:0]slot_3_axi_arlock;
  input slot_3_axi_arvalid;
  input slot_3_axi_arready;
  input [0:0]slot_3_axi_rid;
  input [31:0]slot_3_axi_rdata;
  input [1:0]slot_3_axi_rresp;
  input slot_3_axi_rlast;
  input slot_3_axi_rvalid;
  input slot_3_axi_rready;
  input slot_3_axis_aclk;
  input slot_3_axis_aresetn;
  input slot_3_axis_tvalid;
  input slot_3_axis_tready;
  input [31:0]slot_3_axis_tdata;
  input [3:0]slot_3_axis_tstrb;
  input [3:0]slot_3_axis_tkeep;
  input slot_3_axis_tlast;
  input [0:0]slot_3_axis_tid;
  input [0:0]slot_3_axis_tdest;
  input [0:0]slot_3_axis_tuser;
  input slot_3_ext_trig;
  input slot_3_ext_trig_stop;
  input slot_4_axi_aclk;
  input slot_4_axi_aresetn;
  input [0:0]slot_4_axi_awid;
  input [31:0]slot_4_axi_awaddr;
  input [2:0]slot_4_axi_awprot;
  input [7:0]slot_4_axi_awlen;
  input [2:0]slot_4_axi_awsize;
  input [1:0]slot_4_axi_awburst;
  input [3:0]slot_4_axi_awcache;
  input [0:0]slot_4_axi_awlock;
  input slot_4_axi_awvalid;
  input slot_4_axi_awready;
  input [31:0]slot_4_axi_wdata;
  input [3:0]slot_4_axi_wstrb;
  input slot_4_axi_wlast;
  input slot_4_axi_wvalid;
  input slot_4_axi_wready;
  input [0:0]slot_4_axi_bid;
  input [1:0]slot_4_axi_bresp;
  input slot_4_axi_bvalid;
  input slot_4_axi_bready;
  input [0:0]slot_4_axi_arid;
  input [31:0]slot_4_axi_araddr;
  input [7:0]slot_4_axi_arlen;
  input [2:0]slot_4_axi_arsize;
  input [1:0]slot_4_axi_arburst;
  input [3:0]slot_4_axi_arcache;
  input [2:0]slot_4_axi_arprot;
  input [0:0]slot_4_axi_arlock;
  input slot_4_axi_arvalid;
  input slot_4_axi_arready;
  input [0:0]slot_4_axi_rid;
  input [31:0]slot_4_axi_rdata;
  input [1:0]slot_4_axi_rresp;
  input slot_4_axi_rlast;
  input slot_4_axi_rvalid;
  input slot_4_axi_rready;
  input slot_4_axis_aclk;
  input slot_4_axis_aresetn;
  input slot_4_axis_tvalid;
  input slot_4_axis_tready;
  input [31:0]slot_4_axis_tdata;
  input [3:0]slot_4_axis_tstrb;
  input [3:0]slot_4_axis_tkeep;
  input slot_4_axis_tlast;
  input [0:0]slot_4_axis_tid;
  input [0:0]slot_4_axis_tdest;
  input [0:0]slot_4_axis_tuser;
  input slot_4_ext_trig;
  input slot_4_ext_trig_stop;
  input slot_5_axi_aclk;
  input slot_5_axi_aresetn;
  input [0:0]slot_5_axi_awid;
  input [31:0]slot_5_axi_awaddr;
  input [2:0]slot_5_axi_awprot;
  input [7:0]slot_5_axi_awlen;
  input [2:0]slot_5_axi_awsize;
  input [1:0]slot_5_axi_awburst;
  input [3:0]slot_5_axi_awcache;
  input [0:0]slot_5_axi_awlock;
  input slot_5_axi_awvalid;
  input slot_5_axi_awready;
  input [31:0]slot_5_axi_wdata;
  input [3:0]slot_5_axi_wstrb;
  input slot_5_axi_wlast;
  input slot_5_axi_wvalid;
  input slot_5_axi_wready;
  input [0:0]slot_5_axi_bid;
  input [1:0]slot_5_axi_bresp;
  input slot_5_axi_bvalid;
  input slot_5_axi_bready;
  input [0:0]slot_5_axi_arid;
  input [31:0]slot_5_axi_araddr;
  input [7:0]slot_5_axi_arlen;
  input [2:0]slot_5_axi_arsize;
  input [1:0]slot_5_axi_arburst;
  input [3:0]slot_5_axi_arcache;
  input [2:0]slot_5_axi_arprot;
  input [0:0]slot_5_axi_arlock;
  input slot_5_axi_arvalid;
  input slot_5_axi_arready;
  input [0:0]slot_5_axi_rid;
  input [31:0]slot_5_axi_rdata;
  input [1:0]slot_5_axi_rresp;
  input slot_5_axi_rlast;
  input slot_5_axi_rvalid;
  input slot_5_axi_rready;
  input slot_5_axis_aclk;
  input slot_5_axis_aresetn;
  input slot_5_axis_tvalid;
  input slot_5_axis_tready;
  input [31:0]slot_5_axis_tdata;
  input [3:0]slot_5_axis_tstrb;
  input [3:0]slot_5_axis_tkeep;
  input slot_5_axis_tlast;
  input [0:0]slot_5_axis_tid;
  input [0:0]slot_5_axis_tdest;
  input [0:0]slot_5_axis_tuser;
  input slot_5_ext_trig;
  input slot_5_ext_trig_stop;
  input slot_6_axi_aclk;
  input slot_6_axi_aresetn;
  input [0:0]slot_6_axi_awid;
  input [31:0]slot_6_axi_awaddr;
  input [2:0]slot_6_axi_awprot;
  input [7:0]slot_6_axi_awlen;
  input [2:0]slot_6_axi_awsize;
  input [1:0]slot_6_axi_awburst;
  input [3:0]slot_6_axi_awcache;
  input [0:0]slot_6_axi_awlock;
  input slot_6_axi_awvalid;
  input slot_6_axi_awready;
  input [31:0]slot_6_axi_wdata;
  input [3:0]slot_6_axi_wstrb;
  input slot_6_axi_wlast;
  input slot_6_axi_wvalid;
  input slot_6_axi_wready;
  input [0:0]slot_6_axi_bid;
  input [1:0]slot_6_axi_bresp;
  input slot_6_axi_bvalid;
  input slot_6_axi_bready;
  input [0:0]slot_6_axi_arid;
  input [31:0]slot_6_axi_araddr;
  input [7:0]slot_6_axi_arlen;
  input [2:0]slot_6_axi_arsize;
  input [1:0]slot_6_axi_arburst;
  input [3:0]slot_6_axi_arcache;
  input [2:0]slot_6_axi_arprot;
  input [0:0]slot_6_axi_arlock;
  input slot_6_axi_arvalid;
  input slot_6_axi_arready;
  input [0:0]slot_6_axi_rid;
  input [31:0]slot_6_axi_rdata;
  input [1:0]slot_6_axi_rresp;
  input slot_6_axi_rlast;
  input slot_6_axi_rvalid;
  input slot_6_axi_rready;
  input slot_6_axis_aclk;
  input slot_6_axis_aresetn;
  input slot_6_axis_tvalid;
  input slot_6_axis_tready;
  input [31:0]slot_6_axis_tdata;
  input [3:0]slot_6_axis_tstrb;
  input [3:0]slot_6_axis_tkeep;
  input slot_6_axis_tlast;
  input [0:0]slot_6_axis_tid;
  input [0:0]slot_6_axis_tdest;
  input [0:0]slot_6_axis_tuser;
  input slot_6_ext_trig;
  input slot_6_ext_trig_stop;
  input slot_7_axi_aclk;
  input slot_7_axi_aresetn;
  input [0:0]slot_7_axi_awid;
  input [31:0]slot_7_axi_awaddr;
  input [2:0]slot_7_axi_awprot;
  input [7:0]slot_7_axi_awlen;
  input [2:0]slot_7_axi_awsize;
  input [1:0]slot_7_axi_awburst;
  input [3:0]slot_7_axi_awcache;
  input [0:0]slot_7_axi_awlock;
  input slot_7_axi_awvalid;
  input slot_7_axi_awready;
  input [31:0]slot_7_axi_wdata;
  input [3:0]slot_7_axi_wstrb;
  input slot_7_axi_wlast;
  input slot_7_axi_wvalid;
  input slot_7_axi_wready;
  input [0:0]slot_7_axi_bid;
  input [1:0]slot_7_axi_bresp;
  input slot_7_axi_bvalid;
  input slot_7_axi_bready;
  input [0:0]slot_7_axi_arid;
  input [31:0]slot_7_axi_araddr;
  input [7:0]slot_7_axi_arlen;
  input [2:0]slot_7_axi_arsize;
  input [1:0]slot_7_axi_arburst;
  input [3:0]slot_7_axi_arcache;
  input [2:0]slot_7_axi_arprot;
  input [0:0]slot_7_axi_arlock;
  input slot_7_axi_arvalid;
  input slot_7_axi_arready;
  input [0:0]slot_7_axi_rid;
  input [31:0]slot_7_axi_rdata;
  input [1:0]slot_7_axi_rresp;
  input slot_7_axi_rlast;
  input slot_7_axi_rvalid;
  input slot_7_axi_rready;
  input slot_7_axis_aclk;
  input slot_7_axis_aresetn;
  input slot_7_axis_tvalid;
  input slot_7_axis_tready;
  input [31:0]slot_7_axis_tdata;
  input [3:0]slot_7_axis_tstrb;
  input [3:0]slot_7_axis_tkeep;
  input slot_7_axis_tlast;
  input [0:0]slot_7_axis_tid;
  input [0:0]slot_7_axis_tdest;
  input [0:0]slot_7_axis_tuser;
  input slot_7_ext_trig;
  input slot_7_ext_trig_stop;
  input ext_clk_0;
  input ext_rstn_0;
  input ext_event_0_cnt_start;
  input ext_event_0_cnt_stop;
  input ext_event_0;
  input ext_clk_1;
  input ext_rstn_1;
  input ext_event_1_cnt_start;
  input ext_event_1_cnt_stop;
  input ext_event_1;
  input ext_clk_2;
  input ext_rstn_2;
  input ext_event_2_cnt_start;
  input ext_event_2_cnt_stop;
  input ext_event_2;
  input ext_clk_3;
  input ext_rstn_3;
  input ext_event_3_cnt_start;
  input ext_event_3_cnt_stop;
  input ext_event_3;
  input ext_clk_4;
  input ext_rstn_4;
  input ext_event_4_cnt_start;
  input ext_event_4_cnt_stop;
  input ext_event_4;
  input ext_clk_5;
  input ext_rstn_5;
  input ext_event_5_cnt_start;
  input ext_event_5_cnt_stop;
  input ext_event_5;
  input ext_clk_6;
  input ext_rstn_6;
  input ext_event_6_cnt_start;
  input ext_event_6_cnt_stop;
  input ext_event_6;
  input ext_clk_7;
  input ext_rstn_7;
  input ext_event_7_cnt_start;
  input ext_event_7_cnt_stop;
  input ext_event_7;
  input capture_event;
  input reset_event;
  input core_aclk;
  input core_aresetn;
  input m_axis_aclk;
  input m_axis_aresetn;
  output [55:0]m_axis_tdata;
  output [6:0]m_axis_tstrb;
  output m_axis_tvalid;
  output [0:0]m_axis_tid;
  input m_axis_tready;
  input s_axi_offld_aclk;
  input s_axi_offld_aresetn;
  input [31:0]s_axi_offld_araddr;
  input s_axi_offld_arvalid;
  input [7:0]s_axi_offld_arlen;
  input [0:0]s_axi_offld_arid;
  output s_axi_offld_arready;
  input s_axi_offld_rready;
  output [31:0]s_axi_offld_rdata;
  output [1:0]s_axi_offld_rresp;
  output s_axi_offld_rvalid;
  output [0:0]s_axi_offld_rid;
  output s_axi_offld_rlast;
  output interrupt;
  input trigger_in;
  output trigger_in_ack;

  wire \<const0> ;
  wire capture_event;
  wire capture_event_sync;
  wire core_aclk;
  wire core_aresetn;
  wire flop_fi_out;
  wire flop_ze_out;
  wire interrupt;
  wire p_0_in;
  wire reset_event;
  wire reset_event_sync;
  wire rst_flop_fi_out;
  wire rst_flop_ze_out;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire slot_0_axi_arready;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire slot_0_axi_awready;
  wire slot_0_axi_awvalid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire slot_0_axi_wlast;
  wire slot_0_axi_wready;
  wire [7:0]slot_0_axi_wstrb;
  wire slot_0_axi_wvalid;
  wire slot_0_ext_trig;
  wire slot_0_ext_trig_stop;
  wire slot_1_axi_arready;
  wire [2:0]slot_1_axi_arsize;
  wire slot_1_axi_arvalid;
  wire slot_1_axi_awready;
  wire slot_1_axi_awvalid;
  wire slot_1_axi_rlast;
  wire slot_1_axi_rready;
  wire slot_1_axi_rvalid;
  wire slot_1_axi_wlast;
  wire slot_1_axi_wready;
  wire [3:0]slot_1_axi_wstrb;
  wire slot_1_axi_wvalid;
  wire slot_1_ext_trig;
  wire slot_1_ext_trig_stop;
  wire slot_2_axi_arready;
  wire [2:0]slot_2_axi_arsize;
  wire slot_2_axi_arvalid;
  wire slot_2_axi_awready;
  wire slot_2_axi_awvalid;
  wire slot_2_axi_rlast;
  wire slot_2_axi_rready;
  wire slot_2_axi_rvalid;
  wire slot_2_axi_wlast;
  wire slot_2_axi_wready;
  wire [7:0]slot_2_axi_wstrb;
  wire slot_2_axi_wvalid;
  wire slot_2_ext_trig;
  wire slot_2_ext_trig_stop;
  wire trigger_in;
  wire trigger_in_ack;

  assign m_axis_tdata[55] = \<const0> ;
  assign m_axis_tdata[54] = \<const0> ;
  assign m_axis_tdata[53] = \<const0> ;
  assign m_axis_tdata[52] = \<const0> ;
  assign m_axis_tdata[51] = \<const0> ;
  assign m_axis_tdata[50] = \<const0> ;
  assign m_axis_tdata[49] = \<const0> ;
  assign m_axis_tdata[48] = \<const0> ;
  assign m_axis_tdata[47] = \<const0> ;
  assign m_axis_tdata[46] = \<const0> ;
  assign m_axis_tdata[45] = \<const0> ;
  assign m_axis_tdata[44] = \<const0> ;
  assign m_axis_tdata[43] = \<const0> ;
  assign m_axis_tdata[42] = \<const0> ;
  assign m_axis_tdata[41] = \<const0> ;
  assign m_axis_tdata[40] = \<const0> ;
  assign m_axis_tdata[39] = \<const0> ;
  assign m_axis_tdata[38] = \<const0> ;
  assign m_axis_tdata[37] = \<const0> ;
  assign m_axis_tdata[36] = \<const0> ;
  assign m_axis_tdata[35] = \<const0> ;
  assign m_axis_tdata[34] = \<const0> ;
  assign m_axis_tdata[33] = \<const0> ;
  assign m_axis_tdata[32] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15] = \<const0> ;
  assign m_axis_tdata[14] = \<const0> ;
  assign m_axis_tdata[13] = \<const0> ;
  assign m_axis_tdata[12] = \<const0> ;
  assign m_axis_tdata[11] = \<const0> ;
  assign m_axis_tdata[10] = \<const0> ;
  assign m_axis_tdata[9] = \<const0> ;
  assign m_axis_tdata[8] = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tstrb[6] = \<const0> ;
  assign m_axis_tstrb[5] = \<const0> ;
  assign m_axis_tstrb[4] = \<const0> ;
  assign m_axis_tstrb[3] = \<const0> ;
  assign m_axis_tstrb[2] = \<const0> ;
  assign m_axis_tstrb[1] = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_offld_arready = \<const0> ;
  assign s_axi_offld_rdata[31] = \<const0> ;
  assign s_axi_offld_rdata[30] = \<const0> ;
  assign s_axi_offld_rdata[29] = \<const0> ;
  assign s_axi_offld_rdata[28] = \<const0> ;
  assign s_axi_offld_rdata[27] = \<const0> ;
  assign s_axi_offld_rdata[26] = \<const0> ;
  assign s_axi_offld_rdata[25] = \<const0> ;
  assign s_axi_offld_rdata[24] = \<const0> ;
  assign s_axi_offld_rdata[23] = \<const0> ;
  assign s_axi_offld_rdata[22] = \<const0> ;
  assign s_axi_offld_rdata[21] = \<const0> ;
  assign s_axi_offld_rdata[20] = \<const0> ;
  assign s_axi_offld_rdata[19] = \<const0> ;
  assign s_axi_offld_rdata[18] = \<const0> ;
  assign s_axi_offld_rdata[17] = \<const0> ;
  assign s_axi_offld_rdata[16] = \<const0> ;
  assign s_axi_offld_rdata[15] = \<const0> ;
  assign s_axi_offld_rdata[14] = \<const0> ;
  assign s_axi_offld_rdata[13] = \<const0> ;
  assign s_axi_offld_rdata[12] = \<const0> ;
  assign s_axi_offld_rdata[11] = \<const0> ;
  assign s_axi_offld_rdata[10] = \<const0> ;
  assign s_axi_offld_rdata[9] = \<const0> ;
  assign s_axi_offld_rdata[8] = \<const0> ;
  assign s_axi_offld_rdata[7] = \<const0> ;
  assign s_axi_offld_rdata[6] = \<const0> ;
  assign s_axi_offld_rdata[5] = \<const0> ;
  assign s_axi_offld_rdata[4] = \<const0> ;
  assign s_axi_offld_rdata[3] = \<const0> ;
  assign s_axi_offld_rdata[2] = \<const0> ;
  assign s_axi_offld_rdata[1] = \<const0> ;
  assign s_axi_offld_rdata[0] = \<const0> ;
  assign s_axi_offld_rid[0] = \<const0> ;
  assign s_axi_offld_rlast = \<const0> ;
  assign s_axi_offld_rresp[1] = \<const0> ;
  assign s_axi_offld_rresp[0] = \<const0> ;
  assign s_axi_offld_rvalid = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_profile \GEN_PROFILE_Trace_Mode.profile_trace_mode_inst 
       (.capture_event_sync(capture_event_sync),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .interrupt(interrupt),
        .p_0_in(p_0_in),
        .reset_event_sync(reset_event_sync),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arsize(slot_0_axi_arsize),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_awready(slot_0_axi_awready),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .slot_0_axi_wlast(slot_0_axi_wlast),
        .slot_0_axi_wready(slot_0_axi_wready),
        .slot_0_axi_wstrb(slot_0_axi_wstrb),
        .slot_0_axi_wvalid(slot_0_axi_wvalid),
        .slot_0_ext_trig(slot_0_ext_trig),
        .slot_0_ext_trig_stop(slot_0_ext_trig_stop),
        .slot_1_axi_arready(slot_1_axi_arready),
        .slot_1_axi_arsize(slot_1_axi_arsize),
        .slot_1_axi_arvalid(slot_1_axi_arvalid),
        .slot_1_axi_awready(slot_1_axi_awready),
        .slot_1_axi_awvalid(slot_1_axi_awvalid),
        .slot_1_axi_rlast(slot_1_axi_rlast),
        .slot_1_axi_rready(slot_1_axi_rready),
        .slot_1_axi_rvalid(slot_1_axi_rvalid),
        .slot_1_axi_wlast(slot_1_axi_wlast),
        .slot_1_axi_wready(slot_1_axi_wready),
        .slot_1_axi_wstrb(slot_1_axi_wstrb),
        .slot_1_axi_wvalid(slot_1_axi_wvalid),
        .slot_1_ext_trig(slot_1_ext_trig),
        .slot_1_ext_trig_stop(slot_1_ext_trig_stop),
        .slot_2_axi_arready(slot_2_axi_arready),
        .slot_2_axi_arsize(slot_2_axi_arsize),
        .slot_2_axi_arvalid(slot_2_axi_arvalid),
        .slot_2_axi_awready(slot_2_axi_awready),
        .slot_2_axi_awvalid(slot_2_axi_awvalid),
        .slot_2_axi_rlast(slot_2_axi_rlast),
        .slot_2_axi_rready(slot_2_axi_rready),
        .slot_2_axi_rvalid(slot_2_axi_rvalid),
        .slot_2_axi_wlast(slot_2_axi_wlast),
        .slot_2_axi_wready(slot_2_axi_wready),
        .slot_2_axi_wstrb(slot_2_axi_wstrb),
        .slot_2_axi_wvalid(slot_2_axi_wvalid),
        .slot_2_ext_trig(slot_2_ext_trig),
        .slot_2_ext_trig_stop(slot_2_ext_trig_stop),
        .trigger_in(trigger_in),
        .trigger_in_ack(trigger_in_ack));
  GND GND
       (.G(\<const0> ));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset ext_sync_flop_0
       (.capture_event(capture_event),
        .core_aclk(core_aclk),
        .out(flop_ze_out));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_0 ext_sync_flop_00
       (.core_aclk(core_aclk),
        .out(rst_flop_ze_out),
        .reset_event(reset_event));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_1 ext_sync_flop_1
       (.capture_event(capture_event),
        .core_aclk(core_aclk),
        .out(flop_fi_out),
        .q_reg_0(flop_ze_out));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_2 ext_sync_flop_10
       (.core_aclk(core_aclk),
        .out(rst_flop_fi_out),
        .q_reg_0(rst_flop_ze_out),
        .reset_event(reset_event));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized7 reset_event_cdc_sync
       (.core_aclk(core_aclk),
        .out(capture_event_sync),
        .p_0_in(p_0_in),
        .q_reg(flop_fi_out));
  system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized8 reset_event_cdc_sync1
       (.core_aclk(core_aclk),
        .out(reset_event_sync),
        .p_0_in(p_0_in),
        .q_reg(rst_flop_fi_out));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
