0.7
2020.2
Oct 13 2023
20:21:30
/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.gen/sources_1/ip/ADD/sim/ADD.v,1769258023,verilog,,/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.gen/sources_1/ip/SUB/sim/SUB.v,,ADD,,uvm,,,,,,
/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.gen/sources_1/ip/EXP/sim/EXP.v,1769087237,verilog,,/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.gen/sources_1/ip/MUL/sim/MUL.v,,EXP,,uvm,,,,,,
/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.gen/sources_1/ip/K/sim/K.v,1769880449,verilog,,/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.gen/sources_1/ip/Q/sim/Q.v,,K,,uvm,,,,,,
/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.gen/sources_1/ip/MUL/sim/MUL.v,1769079412,verilog,,/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.gen/sources_1/ip/V/sim/V.v,,MUL,,uvm,,,,,,
/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.gen/sources_1/ip/Q/sim/Q.v,1769865861,verilog,,/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.gen/sources_1/ip/EXP/sim/EXP.v,,Q,,uvm,,,,,,
/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.gen/sources_1/ip/SUB/sim/SUB.v,1769079934,verilog,,/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.gen/sources_1/ip/V/sim/V.v,,SUB,,uvm,,,,,,
/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.gen/sources_1/ip/V/sim/V.v,1769861790,verilog,,/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.gen/sources_1/ip/Q/sim/Q.v,,V,,uvm,,,,,,
/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.srcs/sim_1/new/AttentionCore_tb.sv,1769882853,systemVerilog,,,,AttentionCore_tb,,uvm,,,,,,
/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.srcs/sim_1/new/L1dist_tb.sv,1769880142,systemVerilog,,,,L1dist_tb,,uvm,,,,,,
/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.srcs/sim_1/new/tb_zProd.sv,1769934233,systemVerilog,,,,zProd_tb,,uvm,,,,,,
/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.srcs/sources_1/new/AttentionCore.sv,1769879336,systemVerilog,,/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.srcs/sources_1/new/L1dist.sv,,AttentionCore,,uvm,,,,,,
/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.srcs/sources_1/new/L1dist.sv,1769879715,systemVerilog,,/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.srcs/sources_1/new/fusedAcc.sv,,L1dist,,uvm,,,,,,
/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.srcs/sources_1/new/fusedAcc.sv,1769330063,systemVerilog,,/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.srcs/sim_1/new/AttentionCore_tb.sv,,fusedAcc,,uvm,,,,,,
/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.srcs/sources_1/new/zProd.sv,1769936493,systemVerilog,,/home/sk/Desktop/SparseL1Attention/AttentionCore/AttentionCore.srcs/sim_1/new/tb_zProd.sv,,zProd,,uvm,,,,,,
