xpm_cdc.sv,systemverilog,xpm,C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_3.vhd,vhdl,blk_mem_gen_v8_3_0,../../../ipstatic/blk_mem_gen_v8_3_0/simulation/blk_mem_gen_v8_3.vhd,
charLib.vhd,vhdl,xil_defaultlib,../../../../LooperV2.srcs/sources_1/ip/charLib/sim/charLib.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
