Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p058.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (32bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (32bit) 03/04/2010 09:23:40 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (32bit) Apr  8 2010 03:34:50 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Tue Dec  8 02:48:27 2015 (mem=46.5M) ---
--- Running on ee215lnx04.ecn.purdue.edu (x86_64 w/Linux 2.6.32-573.8.1.el6.x86_64) ---
This version was compiled on Mon Apr 26 12:41:13 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 2400.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Tue Dec  8 02:48:37 2015
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET cc via 0.150 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET via via2 0.150 ;
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
viaInitial ends at Tue Dec  8 02:48:37 2015
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mapped/sd_interface.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 256.832M, initial mem = 46.480M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=256.8M) ***
Set top cell to sd_interface.
Reading common timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
 read 39 cells in library 'osu05_stdcells' 
*** End library_loading (cpu=0.00min, mem=0.4M, fe_cpu=0.06min, fe_mem=257.3M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sd_interface ...
*** Netlist is unique.
** info: there are 58 modules.
** info: there are 1166 stdCell insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 258.152M, initial mem = 46.480M) ***
*info - Done with setDoAssign with 93 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file 'encounter.pt' ...
**WARN: (TCLCMD-513):	No matching object found for 'transmit' (File encounter.pt, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'transmit' (File encounter.pt, Line 20).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 20).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 20).

**WARN: (TCLCMD-513):	No matching object found for 'write_enable' (File encounter.pt, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_enable' (File encounter.pt, Line 22).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 22).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 22).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[7]' (File encounter.pt, Line 24).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[7]' (File encounter.pt, Line 24).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 24).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 24).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[6]' (File encounter.pt, Line 26).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[6]' (File encounter.pt, Line 26).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 26).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 26).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[5]' (File encounter.pt, Line 28).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[5]' (File encounter.pt, Line 28).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 28).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 28).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[4]' (File encounter.pt, Line 30).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[4]' (File encounter.pt, Line 30).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 30).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 30).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[3]' (File encounter.pt, Line 32).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[3]' (File encounter.pt, Line 32).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 32).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 32).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[2]' (File encounter.pt, Line 34).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[2]' (File encounter.pt, Line 34).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 34).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 34).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[1]' (File encounter.pt, Line 36).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[1]' (File encounter.pt, Line 36).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 36).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 36).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[0]' (File encounter.pt, Line 38).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[0]' (File encounter.pt, Line 38).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 38).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 38).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'fifo_full' (File encounter.pt, Line 44).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 44).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'fifo_empty' (File encounter.pt, Line 46).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 46).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'd_plus' (File encounter.pt, Line 48).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 48).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'd_minus' (File encounter.pt, Line 50).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 50).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'transmit' (File encounter.pt, Line 60).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 60).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_enable' (File encounter.pt, Line 62).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 62).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[7]' (File encounter.pt, Line 64).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 64).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[6]' (File encounter.pt, Line 66).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 66).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[5]' (File encounter.pt, Line 68).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 68).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[4]' (File encounter.pt, Line 70).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 70).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 72).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 74).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 76).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 78).

INFO (CTE): read_dc_script finished with  20 WARNING and 44 ERROR
*** Read timing constraints (cpu=0:00:00.0 mem=262.9M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R180
Reading IO assignment file "encounter.io" ...
**Warn: ignored IO file "encounter.io" line 9: Pad: U3 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 10: Pad: U4 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 11: Pad: U5 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 12: Pad: U6 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 13: Pad: U8 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 14: Pad: U9 E
  Reason: unable to determine object from name.
**WARN: (ENCFP-788):	Cell 'AOI22X1' for IO 'U10' has LEF CLASS other than PAD or sub class AreaIo.
**WARN: (ENCFP-788):	Cell 'AOI22X1' for IO 'U11' has LEF CLASS other than PAD or sub class AreaIo.
**WARN: (ENCFP-788):	Cell 'AOI22X1' for IO 'U12' has LEF CLASS other than PAD or sub class AreaIo.
**Warn: ignored IO file "encounter.io" line 19: Pad: U1 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 20: Pad: U2 N
  Reason: unable to determine object from name.
**WARN: (ENCFP-788):	Cell 'AOI22X1' for IO 'U13' has LEF CLASS other than PAD or sub class AreaIo.
**WARN: (ENCFP-788):	Cell 'AOI22X1' for IO 'U14' has LEF CLASS other than PAD or sub class AreaIo.
**WARN: (ENCFP-788):	Cell 'AOI22X1' for IO 'U15' has LEF CLASS other than PAD or sub class AreaIo.
**WARN: (ENCFP-788):	Cell 'AOI22X1' for IO 'U16' has LEF CLASS other than PAD or sub class AreaIo.
**WARN: (ENCFP-788):	Cell 'AOI22X1' for IO 'U17' has LEF CLASS other than PAD or sub class AreaIo.
**Warn: ignored IO file "encounter.io" line 27: Pad: U18 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 29: Pad: U7 S
  Reason: unable to determine object from name.
**WARN: (ENCDB-2513):	Given orientation not legal, U13 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U14 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U15 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U16 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U17 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U10 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U11 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U12 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
Adjusting Core to Left to: 1.2000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
**WARN: (ENCDB-2513):	Given orientation not legal, U13 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U14 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U15 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U16 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U17 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U10 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U11 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U12 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
Adjusting Core to Left to: 51.6000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance U12 to match row orient.
Flip instance U13 to match row orient.
Flip instance U14 to match row orient.
Flip instance U17 to match row orient.
Flip instance U10 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 273.8M)
Number of Loop : 0
Start delay calculation (mem=273.836M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=277.844M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 277.8M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 61 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=277.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=277.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=277.8M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=1105 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1137 #term=3320 #term/net=2.92, #fixedIo=8, #floatIo=0, #fixedPin=0, #floatPin=59
stdCell: 1105 single + 0 double + 0 multi
Total standard cell length = 13.5024 (mm), area = 0.4051 (mm^2)
Average module density = 0.582.
Density for the design = 0.582.
       = stdcell_area 5586 (402192 um^2) / alloc_area 9599 (691128 um^2).
Pin Density = 0.590.
            = total # of pins 3320 / total Instance area 5626.
Iteration  1: Total net bbox = 2.189e+04 (1.36e+04 8.25e+03)
              Est.  stn bbox = 2.189e+04 (1.36e+04 8.25e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.5M
Iteration  2: Total net bbox = 2.189e+04 (1.36e+04 8.25e+03)
              Est.  stn bbox = 2.189e+04 (1.36e+04 8.25e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.5M
Iteration  3: Total net bbox = 2.106e+04 (1.29e+04 8.14e+03)
              Est.  stn bbox = 2.106e+04 (1.29e+04 8.14e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.5M
Iteration  4: Total net bbox = 4.879e+04 (2.31e+04 2.56e+04)
              Est.  stn bbox = 4.879e+04 (2.31e+04 2.56e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 278.5M
Iteration  5: Total net bbox = 7.621e+04 (3.92e+04 3.70e+04)
              Est.  stn bbox = 7.621e+04 (3.92e+04 3.70e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 278.5M
Iteration  6: Total net bbox = 8.489e+04 (4.54e+04 3.95e+04)
              Est.  stn bbox = 8.489e+04 (4.54e+04 3.95e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 278.5M
Iteration  7: Total net bbox = 9.198e+04 (4.87e+04 4.32e+04)
              Est.  stn bbox = 9.198e+04 (4.87e+04 4.32e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 278.5M
Iteration  8: Total net bbox = 9.435e+04 (4.89e+04 4.55e+04)
              Est.  stn bbox = 9.435e+04 (4.89e+04 4.55e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 278.5M
Iteration  9: Total net bbox = 1.034e+05 (5.22e+04 5.12e+04)
              Est.  stn bbox = 1.166e+05 (5.90e+04 5.76e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 278.5M
Iteration 10: Total net bbox = 1.034e+05 (5.22e+04 5.12e+04)
              Est.  stn bbox = 1.166e+05 (5.90e+04 5.76e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.5M
Iteration 11: Total net bbox = 1.089e+05 (5.65e+04 5.25e+04)
              Est.  stn bbox = 1.224e+05 (6.35e+04 5.89e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.5M
*** cost = 1.089e+05 (5.65e+04 5.25e+04) (cpu for global=0:00:01.2) real=0:00:01.0***
Core Placement runtime cpu: 0:00:01.2 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 304 insts, mean move: 6.28 um, max move: 39.60 um
	max move on inst (Bank/U59): (136.80, 501.00) --> (146.40, 471.00)
Placement tweakage begins.
wire length = 1.097e+05 = 5.694e+04 H + 5.276e+04 V
wire length = 1.035e+05 = 5.124e+04 H + 5.226e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 289 insts, mean move: 21.27 um, max move: 82.80 um
	max move on inst (SDController/U205): (504.00, 321.00) --> (556.80, 291.00)
move report: rPlace moves 507 insts, mean move: 14.76 um, max move: 78.00 um
	max move on inst (SDController/U205): (508.80, 321.00) --> (556.80, 291.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        78.00 um
  inst (SDController/U205) with max move: (508.8, 321) -> (556.8, 291)
  mean    (X+Y) =        14.76 um
Total instances flipped for WireLenOpt: 24
Total instances flipped, including legalization: 396
Total instances moved : 507
*** cpu=0:00:00.0   mem=278.9M  mem(used)=0.4M***
Total net length = 1.035e+05 (5.125e+04 5.220e+04) (ext = 1.595e+04)
*** End of Placement (cpu=0:00:01.3, real=0:00:01.0, mem=278.9M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
*** Free Virtual Timing Model ...(mem=272.4M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 272.4M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=272.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1018800 910950)
coreBox:    (81600 51000) (940500 861000)

Phase 1a route (0:00:00.0 273.7M):
Est net length = 1.185e+05um = 5.889e+04H + 5.956e+04V
Usage: (26.4%H 42.9%V) = (7.329e+04um 1.425e+05um) = (6017 4753)
Obstruct: 27 = 0 (0.0%H) + 27 (1.2%V)
Overflow: 120 = 0 (0.00% H) + 120 (5.22% V)

Phase 1b route (0:00:00.0 274.9M):
Usage: (26.3%H 42.9%V) = (7.317e+04um 1.425e+05um) = (6007 4753)
Overflow: 112 = 0 (0.00% H) + 112 (4.86% V)

Phase 1c route (0:00:00.0 274.9M):
Usage: (26.3%H 43.0%V) = (7.299e+04um 1.426e+05um) = (5992 4758)
Overflow: 105 = 0 (0.00% H) + 105 (4.56% V)

Phase 1d route (0:00:00.0 274.9M):
Usage: (26.3%H 43.1%V) = (7.312e+04um 1.431e+05um) = (6003 4774)
Overflow: 85 = 0 (0.00% H) + 85 (3.69% V)

Phase 1e route (0:00:00.0 275.4M):
Usage: (26.4%H 43.3%V) = (7.339e+04um 1.436e+05um) = (6016 4791)
Overflow: 68 = 0 (0.00% H) + 68 (2.96% V)

Phase 1f route (0:00:00.0 275.4M):
Usage: (26.7%H 43.6%V) = (7.435e+04um 1.445e+05um) = (6089 4823)
Overflow: 32 = 0 (0.00% H) + 32 (1.39% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	32	 1.39%
--------------------------------------
  0:	0	 0.00%	418	18.19%
  1:	0	 0.00%	427	18.58%
  2:	14	 0.60%	378	16.45%
  3:	27	 1.16%	314	13.66%
  4:	113	 4.86%	214	 9.31%
  5:	219	 9.42%	376	16.36%
  6:	419	18.02%	15	 0.65%
  7:	472	20.30%	3	 0.13%
  8:	492	21.16%	1	 0.04%
  9:	389	16.73%	16	 0.70%
 10:	180	 7.74%	40	 1.74%
 11:	0	 0.00%	29	 1.26%
 12:	0	 0.00%	31	 1.35%
 16:	0	 0.00%	2	 0.09%
 17:	0	 0.00%	2	 0.09%


Global route (cpu=0.0s real=0.0s 274.2M)


*** After '-updateRemainTrks' operation: 

Usage: (26.7%H 43.6%V) = (7.435e+04um 1.445e+05um) = (6089 4823)
Overflow: 32 = 0 (0.00% H) + 32 (1.39% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	32	 1.39%
--------------------------------------
  0:	0	 0.00%	418	18.19%
  1:	0	 0.00%	427	18.58%
  2:	14	 0.60%	378	16.45%
  3:	27	 1.16%	314	13.66%
  4:	113	 4.86%	214	 9.31%
  5:	219	 9.42%	376	16.36%
  6:	419	18.02%	15	 0.65%
  7:	472	20.30%	3	 0.13%
  8:	492	21.16%	1	 0.04%
  9:	389	16.73%	16	 0.70%
 10:	180	 7.74%	40	 1.74%
 11:	0	 0.00%	29	 1.26%
 12:	0	 0.00%	31	 1.35%
 16:	0	 0.00%	2	 0.09%
 17:	0	 0.00%	2	 0.09%



*** Completed Phase 1 route (0:00:00.0 272.4M) ***


Total length: 1.251e+05um, number of vias: 6159
M1(H) length: 0.000e+00um, number of vias: 3261
M2(V) length: 6.664e+04um, number of vias: 2898
M3(H) length: 5.846e+04um
*** Completed Phase 2 route (0:00:00.0 273.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=273.1M) ***
Peak Memory Usage was 272.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=273.1M) ***

Extraction called for design 'sd_interface' of instances=1105 and nets=1263 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 273.051M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 279.6M)
Number of Loop : 0
Start delay calculation (mem=279.566M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=279.566M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 279.6M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 106 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:05.2 mem=280.2M) ***
*** Finished delays update (0:00:05.3 mem=280.2M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 280.2M **
*info: Start fixing DRV (Mem = 280.18M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (280.2M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 149 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=280.2M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.522242
Start fixing design rules ... (0:00:00.0 280.2M)
Done fixing design rule (0:00:00.1 280.6M)

Summary:
9 buffers added on 8 nets (with 2 drivers resized)

Density after buffering = 0.525159
*** Completed dpFixDRCViolation (0:00:00.1 280.6M)

Re-routed 19 nets
Extraction called for design 'sd_interface' of instances=1008 and nets=1180 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 280.551M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 280.6M)
Number of Loop : 0
Start delay calculation (mem=280.551M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=280.551M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 280.6M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    6
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 280.55M).
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 280.6M **
*** Starting optFanout (280.6M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 149 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=280.6M) ***
Start fixing timing ... (0:00:00.0 280.6M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 280.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.525159
*** Completed optFanout (0:00:00.0 280.6M)

**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 280.6M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 52.516% **

*** starting 1-st reclaim pass: 911 instances 
*** starting 2-nd reclaim pass: 868 instances 
*** starting 3-rd reclaim pass: 173 instances 


** Area Reclaim Summary: Buffer Deletion = 1 Declone = 42 Downsize = 26 **
** Density Change = 1.490% **
** Density after area reclaim = 51.026% **
*** Finished Area Reclaim (0:00:00.1) ***
density before resizing = 51.026%
* summary of transition time violation fixes:
*summary:      1 instance  changed cell type
density after resizing = 51.037%
*** Starting trialRoute (mem=280.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1018800 910950)
coreBox:    (81600 51000) (940500 861000)

Phase 1a route (0:00:00.0 281.9M):
Est net length = 1.096e+05um = 5.391e+04H + 5.569e+04V
Usage: (23.9%H 38.0%V) = (6.651e+04um 1.284e+05um) = (5458 4284)
Obstruct: 20 = 0 (0.0%H) + 20 (0.9%V)
Overflow: 85 = 0 (0.00% H) + 85 (3.68% V)

Phase 1b route (0:00:00.0 283.1M):
Usage: (23.9%H 38.0%V) = (6.639e+04um 1.284e+05um) = (5448 4284)
Overflow: 82 = 0 (0.00% H) + 82 (3.58% V)

Phase 1c route (0:00:00.0 283.1M):
Usage: (23.8%H 38.1%V) = (6.625e+04um 1.285e+05um) = (5437 4286)
Overflow: 77 = 0 (0.00% H) + 77 (3.34% V)

Phase 1d route (0:00:00.0 283.1M):
Usage: (23.9%H 38.2%V) = (6.640e+04um 1.288e+05um) = (5449 4299)
Overflow: 61 = 0 (0.00% H) + 61 (2.65% V)

Phase 1e route (0:00:00.0 283.8M):
Usage: (24.0%H 38.2%V) = (6.672e+04um 1.290e+05um) = (5471 4306)
Overflow: 51 = 0 (0.00% H) + 51 (2.23% V)

Phase 1f route (0:00:00.0 283.8M):
Usage: (24.3%H 38.5%V) = (6.753e+04um 1.298e+05um) = (5532 4331)
Overflow: 20 = 0 (0.00% H) + 20 (0.87% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	20	 0.87%
--------------------------------------
  0:	0	 0.00%	334	14.49%
  1:	1	 0.04%	353	15.31%
  2:	6	 0.26%	390	16.92%
  3:	20	 0.86%	334	14.49%
  4:	92	 3.96%	282	12.23%
  5:	169	 7.27%	454	19.70%
  6:	368	15.83%	14	 0.61%
  7:	459	19.74%	0	 0.00%
  8:	550	23.66%	7	 0.30%
  9:	439	18.88%	6	 0.26%
 10:	221	 9.51%	47	 2.04%
 11:	0	 0.00%	29	 1.26%
 12:	0	 0.00%	31	 1.34%
 16:	0	 0.00%	2	 0.09%
 17:	0	 0.00%	2	 0.09%


Global route (cpu=0.0s real=0.0s 282.5M)


*** After '-updateRemainTrks' operation: 

Usage: (24.3%H 38.5%V) = (6.753e+04um 1.298e+05um) = (5532 4331)
Overflow: 20 = 0 (0.00% H) + 20 (0.87% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	20	 0.87%
--------------------------------------
  0:	0	 0.00%	334	14.49%
  1:	1	 0.04%	353	15.31%
  2:	6	 0.26%	390	16.92%
  3:	20	 0.86%	334	14.49%
  4:	92	 3.96%	282	12.23%
  5:	169	 7.27%	454	19.70%
  6:	368	15.83%	14	 0.61%
  7:	459	19.74%	0	 0.00%
  8:	550	23.66%	7	 0.30%
  9:	439	18.88%	6	 0.26%
 10:	221	 9.51%	47	 2.04%
 11:	0	 0.00%	29	 1.26%
 12:	0	 0.00%	31	 1.34%
 16:	0	 0.00%	2	 0.09%
 17:	0	 0.00%	2	 0.09%



*** Completed Phase 1 route (0:00:00.0 280.9M) ***


Total length: 1.149e+05um, number of vias: 5408
M1(H) length: 0.000e+00um, number of vias: 2841
M2(V) length: 6.114e+04um, number of vias: 2567
M3(H) length: 5.375e+04um
*** Completed Phase 2 route (0:00:00.0 280.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=280.9M) ***
Peak Memory Usage was 280.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=280.9M) ***

Extraction called for design 'sd_interface' of instances=965 and nets=1137 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 274.391M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 280.9M)
Number of Loop : 0
Start delay calculation (mem=280.906M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=280.906M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 280.9M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 280.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 280.9M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=280.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=274.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=274.4M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=965 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=988 #term=2900 #term/net=2.94, #fixedIo=8, #floatIo=0, #fixedPin=0, #floatPin=59
stdCell: 965 single + 0 double + 0 multi
Total standard cell length = 11.8536 (mm), area = 0.3556 (mm^2)
Average module density = 0.510.
Density for the design = 0.510.
       = stdcell_area 4899 (352728 um^2) / alloc_area 9599 (691128 um^2).
Pin Density = 0.587.
            = total # of pins 2900 / total Instance area 4939.
Iteration 11: Total net bbox = 9.981e+04 (5.26e+04 4.72e+04)
              Est.  stn bbox = 1.132e+05 (5.99e+04 5.33e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 280.9M
Iteration 12: Total net bbox = 1.003e+05 (5.25e+04 4.78e+04)
              Est.  stn bbox = 1.138e+05 (5.99e+04 5.38e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 280.9M
*** cost = 1.003e+05 (5.25e+04 4.78e+04) (cpu for global=0:00:00.0) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 154 insts, mean move: 5.55 um, max move: 28.80 um
	max move on inst (SDController/LoadFIFO/U85): (708.00, 51.00) --> (736.80, 51.00)
Placement tweakage begins.
wire length = 1.004e+05 = 5.248e+04 H + 4.793e+04 V
wire length = 9.602e+04 = 4.834e+04 H + 4.768e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 218 insts, mean move: 20.36 um, max move: 66.00 um
	max move on inst (myFIFO/WriteCnt/add_29/U26): (657.60, 501.00) --> (693.60, 471.00)
move report: rPlace moves 333 insts, mean move: 15.10 um, max move: 66.00 um
	max move on inst (myFIFO/WriteCnt/add_29/U26): (657.60, 501.00) --> (693.60, 471.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        66.00 um
  inst (myFIFO/WriteCnt/add_29/U26) with max move: (657.6, 501) -> (693.6, 471)
  mean    (X+Y) =        15.10 um
Total instances flipped for WireLenOpt: 27
Total instances flipped, including legalization: 423
Total instances moved : 333
*** cpu=0:00:00.0   mem=280.9M  mem(used)=0.0M***
Total net length = 9.607e+04 (4.837e+04 4.770e+04) (ext = 1.517e+04)
*** End of Placement (cpu=0:00:00.2, real=0:00:00.0, mem=280.9M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
*** Free Virtual Timing Model ...(mem=274.4M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 2, mem = 274.4M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 965
*info: Unplaced = 0
Placement Density:51.04%(352728/691128)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Dec  8 02:48:40 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg43/ece337/Project/Cameron-SD
SPECIAL ROUTE ran on machine: ee215lnx04.ecn.purdue.edu (Linux 2.6.32-573.8.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_30017.conf) srouteConnectPowerBump set to false
(from .sroute_30017.conf) routeSpecial set to true
(from .sroute_30017.conf) srouteConnectBlockPin set to false
(from .sroute_30017.conf) srouteFollowCorePinEnd set to 3
(from .sroute_30017.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_30017.conf) sroutePadPinAllPorts set to true
(from .sroute_30017.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 489.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 22 used
Read in 965 components
  965 core components: 0 unplaced, 957 placed, 8 fixed
Read in 59 physical pins
  59 physical pins: 0 unplaced, 59 placed, 0 fixed
Read in 51 nets
Read in 2 special nets, 2 routed
Read in 1989 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-469):	instance U10 is not placed within row, followpin rail mayCPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 56
  Number of Followpin connections: 28
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 495.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 59 io pins ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Dec  8 02:48:41 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Dec  8 02:48:41 2015

sroute post-processing starts at Tue Dec  8 02:48:41 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Dec  8 02:48:41 2015


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 274.39 megs
<CMD> trialRoute
*** Starting trialRoute (mem=274.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1018800 910950)
coreBox:    (81600 51000) (940500 861000)

Phase 1a route (0:00:00.0 275.7M):
Est net length = 1.095e+05um = 5.450e+04H + 5.503e+04V
Usage: (24.2%H 37.8%V) = (6.709e+04um 1.278e+05um) = (5507 4264)
Obstruct: 20 = 0 (0.0%H) + 20 (0.9%V)
Overflow: 110 = 0 (0.00% H) + 110 (4.78% V)

Phase 1b route (0:00:00.0 276.9M):
Usage: (24.1%H 37.8%V) = (6.703e+04um 1.278e+05um) = (5502 4264)
Overflow: 109 = 0 (0.00% H) + 109 (4.73% V)

Phase 1c route (0:00:00.0 276.9M):
Usage: (24.0%H 37.9%V) = (6.675e+04um 1.279e+05um) = (5479 4269)
Overflow: 103 = 0 (0.00% H) + 103 (4.47% V)

Phase 1d route (0:00:00.0 276.9M):
Usage: (24.1%H 38.0%V) = (6.693e+04um 1.283e+05um) = (5493 4282)
Overflow: 84 = 0 (0.00% H) + 84 (3.63% V)

Phase 1e route (0:00:00.0 277.4M):
Usage: (24.1%H 38.1%V) = (6.695e+04um 1.287e+05um) = (5495 4295)
Overflow: 64 = 0 (0.00% H) + 64 (2.76% V)

Phase 1f route (0:00:00.0 277.4M):
Usage: (24.4%H 38.3%V) = (6.777e+04um 1.295e+05um) = (5556 4321)
Overflow: 30 = 0 (0.00% H) + 30 (1.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.04%
 -1:	0	 0.00%	29	 1.26%
--------------------------------------
  0:	0	 0.00%	324	14.06%
  1:	0	 0.00%	328	14.23%
  2:	4	 0.17%	410	17.79%
  3:	15	 0.65%	352	15.27%
  4:	99	 4.26%	271	11.76%
  5:	185	 7.96%	446	19.35%
  6:	358	15.40%	20	 0.87%
  7:	438	18.84%	0	 0.00%
  8:	597	25.68%	0	 0.00%
  9:	410	17.63%	13	 0.56%
 10:	219	 9.42%	47	 2.04%
 11:	0	 0.00%	29	 1.26%
 12:	0	 0.00%	31	 1.34%
 16:	0	 0.00%	2	 0.09%
 17:	0	 0.00%	2	 0.09%


Global route (cpu=0.0s real=0.0s 276.2M)


*** After '-updateRemainTrks' operation: 

Usage: (24.4%H 38.3%V) = (6.777e+04um 1.295e+05um) = (5556 4321)
Overflow: 30 = 0 (0.00% H) + 30 (1.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.04%
 -1:	0	 0.00%	29	 1.26%
--------------------------------------
  0:	0	 0.00%	324	14.06%
  1:	0	 0.00%	328	14.23%
  2:	4	 0.17%	410	17.79%
  3:	15	 0.65%	352	15.27%
  4:	99	 4.26%	271	11.76%
  5:	185	 7.96%	446	19.35%
  6:	358	15.40%	20	 0.87%
  7:	438	18.84%	0	 0.00%
  8:	597	25.68%	0	 0.00%
  9:	410	17.63%	13	 0.56%
 10:	219	 9.42%	47	 2.04%
 11:	0	 0.00%	29	 1.26%
 12:	0	 0.00%	31	 1.34%
 16:	0	 0.00%	2	 0.09%
 17:	0	 0.00%	2	 0.09%



*** Completed Phase 1 route (0:00:00.0 274.4M) ***


Total length: 1.145e+05um, number of vias: 5411
M1(H) length: 0.000e+00um, number of vias: 2841
M2(V) length: 6.073e+04um, number of vias: 2570
M3(H) length: 5.381e+04um
*** Completed Phase 2 route (0:00:00.0 274.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=274.8M) ***
Peak Memory Usage was 274.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=274.8M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=274.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1018800 910950)
coreBox:    (81600 51000) (940500 861000)

Phase 1a route (0:00:00.0 276.0M):
Est net length = 1.095e+05um = 5.450e+04H + 5.503e+04V
Usage: (24.2%H 37.8%V) = (6.709e+04um 1.278e+05um) = (5507 4264)
Obstruct: 20 = 0 (0.0%H) + 20 (0.9%V)
Overflow: 110 = 0 (0.00% H) + 110 (4.78% V)

Phase 1b route (0:00:00.0 277.3M):
Usage: (24.1%H 37.8%V) = (6.703e+04um 1.278e+05um) = (5502 4264)
Overflow: 109 = 0 (0.00% H) + 109 (4.73% V)

Phase 1c route (0:00:00.0 277.3M):
Usage: (24.0%H 37.9%V) = (6.675e+04um 1.279e+05um) = (5479 4269)
Overflow: 103 = 0 (0.00% H) + 103 (4.47% V)

Phase 1d route (0:00:00.0 277.3M):
Usage: (24.1%H 38.0%V) = (6.693e+04um 1.283e+05um) = (5493 4282)
Overflow: 84 = 0 (0.00% H) + 84 (3.63% V)

Phase 1e route (0:00:00.0 278.0M):
Usage: (24.1%H 38.1%V) = (6.695e+04um 1.287e+05um) = (5495 4295)
Overflow: 64 = 0 (0.00% H) + 64 (2.76% V)

Phase 1f route (0:00:00.0 278.0M):
Usage: (24.4%H 38.3%V) = (6.777e+04um 1.295e+05um) = (5556 4321)
Overflow: 30 = 0 (0.00% H) + 30 (1.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.04%
 -1:	0	 0.00%	29	 1.26%
--------------------------------------
  0:	0	 0.00%	324	14.06%
  1:	0	 0.00%	328	14.23%
  2:	4	 0.17%	410	17.79%
  3:	15	 0.65%	352	15.27%
  4:	99	 4.26%	271	11.76%
  5:	185	 7.96%	446	19.35%
  6:	358	15.40%	20	 0.87%
  7:	438	18.84%	0	 0.00%
  8:	597	25.68%	0	 0.00%
  9:	410	17.63%	13	 0.56%
 10:	219	 9.42%	47	 2.04%
 11:	0	 0.00%	29	 1.26%
 12:	0	 0.00%	31	 1.34%
 16:	0	 0.00%	2	 0.09%
 17:	0	 0.00%	2	 0.09%


Global route (cpu=0.0s real=0.0s 276.7M)


*** After '-updateRemainTrks' operation: 

Usage: (24.4%H 38.3%V) = (6.777e+04um 1.295e+05um) = (5556 4321)
Overflow: 30 = 0 (0.00% H) + 30 (1.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.04%
 -1:	0	 0.00%	29	 1.26%
--------------------------------------
  0:	0	 0.00%	324	14.06%
  1:	0	 0.00%	328	14.23%
  2:	4	 0.17%	410	17.79%
  3:	15	 0.65%	352	15.27%
  4:	99	 4.26%	271	11.76%
  5:	185	 7.96%	446	19.35%
  6:	358	15.40%	20	 0.87%
  7:	438	18.84%	0	 0.00%
  8:	597	25.68%	0	 0.00%
  9:	410	17.63%	13	 0.56%
 10:	219	 9.42%	47	 2.04%
 11:	0	 0.00%	29	 1.26%
 12:	0	 0.00%	31	 1.34%
 16:	0	 0.00%	2	 0.09%
 17:	0	 0.00%	2	 0.09%



*** Completed Phase 1 route (0:00:00.0 274.8M) ***


Total length: 1.145e+05um, number of vias: 5411
M1(H) length: 0.000e+00um, number of vias: 2841
M2(V) length: 6.073e+04um, number of vias: 2570
M3(H) length: 5.381e+04um
*** Completed Phase 2 route (0:00:00.0 274.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=274.8M) ***
Peak Memory Usage was 274.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=274.8M) ***

Extraction called for design 'sd_interface' of instances=965 and nets=1137 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 274.793M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 95.253  | 95.253  | 97.450  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   146   |   72    |   91    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.037%
Routing Overflow: 0.00% H and 1.32% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.26 sec
Total Real time: 1.0 sec
Total Memory Usage: 282.007812 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 282.0M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=282.5M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=282.5M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 95.253  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   146   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.037%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 282.5M **
*info: Start fixing DRV (Mem = 282.52M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 282.52M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=282.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 95.253  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   146   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.037%
Routing Overflow: 0.00% H and 1.32% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 282.5M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 282.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 95.253  | 95.253  | 97.450  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   146   |   72    |   91    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.037%
Routing Overflow: 0.00% H and 1.32% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 282.5M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=282.5M) ***
<CMD> specifyClockTree -file encounter.cts
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=287.5M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 287.777M)

Start to trace clock trees ...
*** Begin Tracer (mem=287.8M) ***
Tracing Clock clk ...
*** End Tracer (mem=288.8M) ***
***** Allocate Obstruction Memory  Finished (MEM: 287.777M)

****** Clock Tree (clk) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 100000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUFX2) (INVX2) (BUFX4) (CLKBUF1) (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 73
Nr.          Rising  Sync Pins  : 73
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (73-leaf) (mem=287.8M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 2 topdown clustering. 
Trig. Edge Skew=44[442,486] N73 B3 G1 A8(7.5) L[3,3] score=2412 cpu=0:00:00.0 mem=288M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.6, real=0:00:01.0, mem=287.8M)



**** CK_START: Update Database (mem=287.8M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=287.8M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 31 insts, mean move: 2.55 um, max move: 4.80 um
	max move on inst (SDController/U216): (513.60, 261.00) --> (518.40, 261.00)
move report: rPlace moves 31 insts, mean move: 2.55 um, max move: 4.80 um
	max move on inst (SDController/U216): (513.60, 261.00) --> (518.40, 261.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.80 um
  inst (SDController/U216) with max move: (513.6, 261) -> (518.4, 261)
  mean    (X+Y) =         2.55 um
Total instances moved : 31
*** cpu=0:00:00.0   mem=282.1M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 282.133M)
checking logic of clock tree 'clk'...

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 73
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): ShiftRegister/shift_in/parallel_out_reg[3]/CLK 484.8(ps)
Min trig. edge delay at sink(R): myFIFO/ReadCnt/count_out_reg[10]/CLK 445.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 445.6~484.8(ps)        0~100000(ps)        
Fall Phase Delay               : 466.4~508.3(ps)        0~100000(ps)        
Trig. Edge Skew                : 39.2(ps)               300(ps)             
Rise Skew                      : 39.2(ps)               
Fall Skew                      : 41.9(ps)               
Max. Rise Buffer Tran.         : 139.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 140(ps)                400(ps)             
Max. Rise Sink Tran.           : 394.9(ps)              400(ps)             
Max. Fall Sink Tran.           : 394.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 139.2(ps)              0(ps)               
Min. Fall Buffer Tran.         : 140(ps)                0(ps)               
Min. Rise Sink Tran.           : 366.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 365.8(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 73
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): ShiftRegister/shift_in/parallel_out_reg[3]/CLK 484.8(ps)
Min trig. edge delay at sink(R): myFIFO/ReadCnt/count_out_reg[10]/CLK 445.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 445.6~484.8(ps)        0~100000(ps)        
Fall Phase Delay               : 466.4~508.3(ps)        0~100000(ps)        
Trig. Edge Skew                : 39.2(ps)               300(ps)             
Rise Skew                      : 39.2(ps)               
Fall Skew                      : 41.9(ps)               
Max. Rise Buffer Tran.         : 139.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 140(ps)                400(ps)             
Max. Rise Sink Tran.           : 394.9(ps)              400(ps)             
Max. Fall Sink Tran.           : 394.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 139.2(ps)              0(ps)               
Min. Fall Buffer Tran.         : 140(ps)                0(ps)               
Min. Rise Sink Tran.           : 366.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 365.8(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=282.1M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=282.1M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 73
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): ShiftRegister/shift_in/parallel_out_reg[3]/CLK 484.8(ps)
Min trig. edge delay at sink(R): myFIFO/ReadCnt/count_out_reg[10]/CLK 445.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 445.6~484.8(ps)        0~100000(ps)        
Fall Phase Delay               : 466.4~508.3(ps)        0~100000(ps)        
Trig. Edge Skew                : 39.2(ps)               300(ps)             
Rise Skew                      : 39.2(ps)               
Fall Skew                      : 41.9(ps)               
Max. Rise Buffer Tran.         : 139.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 140(ps)                400(ps)             
Max. Rise Sink Tran.           : 394.9(ps)              400(ps)             
Max. Fall Sink Tran.           : 394.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 139.2(ps)              0(ps)               
Min. Fall Buffer Tran.         : 140(ps)                0(ps)               
Min. Rise Sink Tran.           : 366.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 365.8(ps)              0(ps)               


Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckSynthesis (cpu=0:00:00.7, real=0:00:01.0, mem=282.1M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=282.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 4 nets with 1 extra space.
routingBox: (1200 0) (1018800 910950)
coreBox:    (81600 51000) (940500 861000)

Phase 1a route (0:00:00.0 283.4M):
Est net length = 1.105e+05um = 5.491e+04H + 5.557e+04V
Usage: (25.5%H 39.5%V) = (7.091e+04um 1.346e+05um) = (5821 4491)
Obstruct: 19 = 0 (0.0%H) + 19 (0.8%V)
Overflow: 126 = 0 (0.00% H) + 126 (5.45% V)

Phase 1b route (0:00:00.0 284.4M):
Usage: (25.5%H 39.5%V) = (7.084e+04um 1.346e+05um) = (5815 4491)
Overflow: 124 = 0 (0.00% H) + 124 (5.40% V)

Phase 1c route (0:00:00.0 284.4M):
Usage: (25.4%H 39.5%V) = (7.052e+04um 1.347e+05um) = (5789 4494)
Overflow: 117 = 0 (0.00% H) + 117 (5.09% V)

Phase 1d route (0:00:00.0 284.4M):
Usage: (25.5%H 39.6%V) = (7.072e+04um 1.351e+05um) = (5805 4509)
Overflow: 96 = 0 (0.00% H) + 96 (4.16% V)

Phase 1e route (0:00:00.0 285.1M):
Usage: (25.5%H 39.7%V) = (7.077e+04um 1.354e+05um) = (5809 4516)
Overflow: 75 = 0 (0.00% H) + 75 (3.27% V)

Phase 1f route (0:00:00.0 285.1M):
Usage: (25.8%H 39.9%V) = (7.172e+04um 1.361e+05um) = (5881 4541)
Overflow: 41 = 0 (0.00% H) + 41 (1.78% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.22%
 -1:	0	 0.00%	34	 1.47%
--------------------------------------
  0:	0	 0.00%	329	14.27%
  1:	0	 0.00%	349	15.13%
  2:	12	 0.52%	402	17.43%
  3:	30	 1.29%	343	14.87%
  4:	123	 5.29%	264	11.45%
  5:	230	 9.89%	436	18.91%
  6:	342	14.71%	20	 0.87%
  7:	412	17.72%	0	 0.00%
  8:	573	24.65%	0	 0.00%
  9:	387	16.65%	13	 0.56%
 10:	216	 9.29%	47	 2.04%
 11:	0	 0.00%	29	 1.26%
 12:	0	 0.00%	31	 1.34%
 16:	0	 0.00%	2	 0.09%
 17:	0	 0.00%	2	 0.09%


Global route (cpu=0.0s real=0.0s 284.1M)


*** After '-updateRemainTrks' operation: 

Usage: (25.8%H 39.9%V) = (7.172e+04um 1.361e+05um) = (5881 4541)
Overflow: 41 = 0 (0.00% H) + 41 (1.78% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.22%
 -1:	0	 0.00%	34	 1.47%
--------------------------------------
  0:	0	 0.00%	329	14.27%
  1:	0	 0.00%	349	15.13%
  2:	12	 0.52%	402	17.43%
  3:	30	 1.29%	343	14.87%
  4:	123	 5.29%	264	11.45%
  5:	230	 9.89%	436	18.91%
  6:	342	14.71%	20	 0.87%
  7:	412	17.72%	0	 0.00%
  8:	573	24.65%	0	 0.00%
  9:	387	16.65%	13	 0.56%
 10:	216	 9.29%	47	 2.04%
 11:	0	 0.00%	29	 1.26%
 12:	0	 0.00%	31	 1.34%
 16:	0	 0.00%	2	 0.09%
 17:	0	 0.00%	2	 0.09%



*** Completed Phase 1 route (0:00:00.0 282.1M) ***


Total length: 1.155e+05um, number of vias: 5433
M1(H) length: 0.000e+00um, number of vias: 2847
M2(V) length: 6.123e+04um, number of vias: 2586
M3(H) length: 5.426e+04um
*** Completed Phase 2 route (0:00:00.0 282.3M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=282.3M) ***
Peak Memory Usage was 282.1M 
*** Finished trialRoute (cpu=0:00:00.0 mem=282.3M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=282.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 4 nets with 1 extra space.
routingBox: (1200 0) (1018800 910950)
coreBox:    (81600 51000) (940500 861000)

Phase 1a route (0:00:00.0 283.5M):
Est net length = 1.105e+05um = 5.491e+04H + 5.557e+04V
Usage: (25.5%H 39.5%V) = (7.091e+04um 1.346e+05um) = (5821 4491)
Obstruct: 19 = 0 (0.0%H) + 19 (0.8%V)
Overflow: 126 = 0 (0.00% H) + 126 (5.45% V)

Phase 1b route (0:00:00.0 284.8M):
Usage: (25.5%H 39.5%V) = (7.084e+04um 1.346e+05um) = (5815 4491)
Overflow: 124 = 0 (0.00% H) + 124 (5.40% V)

Phase 1c route (0:00:00.0 284.8M):
Usage: (25.4%H 39.5%V) = (7.052e+04um 1.347e+05um) = (5789 4494)
Overflow: 117 = 0 (0.00% H) + 117 (5.09% V)

Phase 1d route (0:00:00.0 284.8M):
Usage: (25.5%H 39.6%V) = (7.072e+04um 1.351e+05um) = (5805 4509)
Overflow: 96 = 0 (0.00% H) + 96 (4.16% V)

Phase 1e route (0:00:00.0 285.4M):
Usage: (25.5%H 39.7%V) = (7.077e+04um 1.354e+05um) = (5809 4516)
Overflow: 75 = 0 (0.00% H) + 75 (3.27% V)

Phase 1f route (0:00:00.0 285.4M):
Usage: (25.8%H 39.9%V) = (7.172e+04um 1.361e+05um) = (5881 4541)
Overflow: 41 = 0 (0.00% H) + 41 (1.78% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.22%
 -1:	0	 0.00%	34	 1.47%
--------------------------------------
  0:	0	 0.00%	329	14.27%
  1:	0	 0.00%	349	15.13%
  2:	12	 0.52%	402	17.43%
  3:	30	 1.29%	343	14.87%
  4:	123	 5.29%	264	11.45%
  5:	230	 9.89%	436	18.91%
  6:	342	14.71%	20	 0.87%
  7:	412	17.72%	0	 0.00%
  8:	573	24.65%	0	 0.00%
  9:	387	16.65%	13	 0.56%
 10:	216	 9.29%	47	 2.04%
 11:	0	 0.00%	29	 1.26%
 12:	0	 0.00%	31	 1.34%
 16:	0	 0.00%	2	 0.09%
 17:	0	 0.00%	2	 0.09%


Global route (cpu=0.0s real=0.0s 284.2M)


*** After '-updateRemainTrks' operation: 

Usage: (25.8%H 39.9%V) = (7.172e+04um 1.361e+05um) = (5881 4541)
Overflow: 41 = 0 (0.00% H) + 41 (1.78% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.22%
 -1:	0	 0.00%	34	 1.47%
--------------------------------------
  0:	0	 0.00%	329	14.27%
  1:	0	 0.00%	349	15.13%
  2:	12	 0.52%	402	17.43%
  3:	30	 1.29%	343	14.87%
  4:	123	 5.29%	264	11.45%
  5:	230	 9.89%	436	18.91%
  6:	342	14.71%	20	 0.87%
  7:	412	17.72%	0	 0.00%
  8:	573	24.65%	0	 0.00%
  9:	387	16.65%	13	 0.56%
 10:	216	 9.29%	47	 2.04%
 11:	0	 0.00%	29	 1.26%
 12:	0	 0.00%	31	 1.34%
 16:	0	 0.00%	2	 0.09%
 17:	0	 0.00%	2	 0.09%



*** Completed Phase 1 route (0:00:00.0 282.3M) ***


Total length: 1.155e+05um, number of vias: 5433
M1(H) length: 0.000e+00um, number of vias: 2847
M2(V) length: 6.123e+04um, number of vias: 2586
M3(H) length: 5.426e+04um
*** Completed Phase 2 route (0:00:00.0 282.3M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=282.3M) ***
Peak Memory Usage was 282.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=282.3M) ***

Extraction called for design 'sd_interface' of instances=968 and nets=1140 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 282.340M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 95.222  | 95.222  | 97.959  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   146   |   72    |   91    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.193%
Routing Overflow: 0.00% H and 1.78% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.27 sec
Total Real time: 1.0 sec
Total Memory Usage: 288.855469 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'sd_interface' of instances=968 and nets=1140 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 288.855M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 282.3M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=282.3M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=282.3M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:00:07.7, mem=282.3M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 288.9M)
Number of Loop : 0
Start delay calculation (mem=288.855M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=288.855M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 288.9M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.621 ns 
 TNS         : -1.195 ns 
 Viol paths  : 3 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:00:07.8, mem=289.1M)
Setting analysis mode to setup ...
Info: 4 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   94.813 ns     94.813 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 94.813 ns 
 reg2reg WS  : 94.813 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 94.813 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:00.2, REAL=0:00:00.0, totSessionCpu=0:00:08.0, mem=289.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.813  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   146   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.621  |
|           TNS (ns):| -1.195  |
|    Violating Paths:|    3    |
|          All Paths:|   146   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.193%
------------------------------------------------------------
Info: 4 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:00.2, REAL=0:00:00.0, totSessionCpu=0:00:08.0, mem=289.2M)
Density before buffering = 0.512 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: eDetect/d_reg/D net SDDI
Iter 0: Hold WNS: -0.621 Hold TNS: -1.195 #Viol Endpoints: 3 CPU: 0:00:02.4
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 19 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: eDetect/d_reg/D net FE_PHN10_SDDI
Iter 1: Hold WNS: -0.387 Hold TNS: -0.558 #Viol Endpoints: 3 CPU: 0:00:02.4
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 19 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.016 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: SDController/state_reg[1]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 94.813 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:myFIFO/WriteCnt/count_out_reg[10]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.016 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: SDController/state_reg[1]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 94.813 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:myFIFO/WriteCnt/count_out_reg[10]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.016 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: SDController/state_reg[1]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 94.813 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:myFIFO/WriteCnt/count_out_reg[10]/D 
--------------------------------------------------- 
Density after buffering = 0.515 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 4 nets for commit
*info: Added a total of 4 cells to fix/reduce hold violation
*info:
*info:            1 cell  of type 'CLKBUF3' used
*info:            1 cell  of type 'BUFX4' used
*info:            2 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 0 net(s) have violated hold timing slacks.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:00.3, REAL=0:00:00.0, totSessionCpu=0:00:08.0, mem=289.5M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=289.5M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 1.022e+05 (5.187e+04 5.035e+04) (ext = 1.348e+04)
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
*** Starting trialRoute (mem=289.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 4 nets with 1 extra space.
routingBox: (1200 0) (1018800 910950)
coreBox:    (81600 51000) (940500 861000)

Phase 1a route (0:00:00.0 290.8M):
Est net length = 1.107e+05um = 5.498e+04H + 5.569e+04V
Usage: (25.6%H 39.6%V) = (7.102e+04um 1.349e+05um) = (5830 4502)
Obstruct: 19 = 0 (0.0%H) + 19 (0.8%V)
Overflow: 126 = 0 (0.00% H) + 126 (5.45% V)

Phase 1b route (0:00:00.0 292.0M):
Usage: (25.5%H 39.6%V) = (7.094e+04um 1.349e+05um) = (5824 4502)
Overflow: 124 = 0 (0.00% H) + 124 (5.40% V)

Phase 1c route (0:00:00.0 292.0M):
Usage: (25.4%H 39.6%V) = (7.063e+04um 1.350e+05um) = (5798 4505)
Overflow: 117 = 0 (0.00% H) + 117 (5.09% V)

Phase 1d route (0:00:00.0 292.0M):
Usage: (25.5%H 39.7%V) = (7.083e+04um 1.355e+05um) = (5814 4520)
Overflow: 96 = 0 (0.00% H) + 96 (4.16% V)

Phase 1e route (0:00:00.0 292.5M):
Usage: (25.5%H 39.8%V) = (7.088e+04um 1.357e+05um) = (5818 4527)
Overflow: 75 = 0 (0.00% H) + 75 (3.27% V)

Phase 1f route (0:00:00.0 292.5M):
Usage: (25.8%H 40.0%V) = (7.181e+04um 1.364e+05um) = (5889 4552)
Overflow: 41 = 0 (0.00% H) + 41 (1.78% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.22%
 -1:	0	 0.00%	34	 1.47%
--------------------------------------
  0:	0	 0.00%	331	14.35%
  1:	0	 0.00%	349	15.13%
  2:	12	 0.52%	404	17.52%
  3:	30	 1.29%	341	14.79%
  4:	127	 5.46%	263	11.41%
  5:	231	 9.94%	435	18.86%
  6:	338	14.54%	20	 0.87%
  7:	413	17.76%	0	 0.00%
  8:	567	24.39%	0	 0.00%
  9:	391	16.82%	13	 0.56%
 10:	216	 9.29%	47	 2.04%
 11:	0	 0.00%	29	 1.26%
 12:	0	 0.00%	31	 1.34%
 16:	0	 0.00%	2	 0.09%
 17:	0	 0.00%	2	 0.09%


Global route (cpu=0.0s real=0.0s 291.3M)


*** After '-updateRemainTrks' operation: 

Usage: (25.8%H 40.0%V) = (7.181e+04um 1.364e+05um) = (5889 4552)
Overflow: 41 = 0 (0.00% H) + 41 (1.78% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.22%
 -1:	0	 0.00%	34	 1.47%
--------------------------------------
  0:	0	 0.00%	331	14.35%
  1:	0	 0.00%	349	15.13%
  2:	12	 0.52%	404	17.52%
  3:	30	 1.29%	341	14.79%
  4:	127	 5.46%	263	11.41%
  5:	231	 9.94%	435	18.86%
  6:	338	14.54%	20	 0.87%
  7:	413	17.76%	0	 0.00%
  8:	567	24.39%	0	 0.00%
  9:	391	16.82%	13	 0.56%
 10:	216	 9.29%	47	 2.04%
 11:	0	 0.00%	29	 1.26%
 12:	0	 0.00%	31	 1.34%
 16:	0	 0.00%	2	 0.09%
 17:	0	 0.00%	2	 0.09%



*** Completed Phase 1 route (0:00:00.0 289.5M) ***


Total length: 1.157e+05um, number of vias: 5446
M1(H) length: 0.000e+00um, number of vias: 2855
M2(V) length: 6.133e+04um, number of vias: 2591
M3(H) length: 5.433e+04um
*** Completed Phase 2 route (0:00:00.0 289.5M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=289.5M) ***
Peak Memory Usage was 289.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=289.5M) ***

Extraction called for design 'sd_interface' of instances=972 and nets=1144 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 283.004M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 289.5M)
Number of Loop : 0
Start delay calculation (mem=289.520M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=289.520M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 289.5M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 289.5M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 289.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.814  | 94.814  | 97.901  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   146   |   72    |   91    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.015  |  0.672  |  0.015  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   146   |   72    |   91    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.474%
Routing Overflow: 0.00% H and 1.78% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 283.0M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 283.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=283.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=283.0M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.814  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   146   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.474%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 289.5M **
*** Starting optimizing excluded clock nets MEM= 289.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 289.5M) ***
*** Starting optimizing excluded clock nets MEM= 289.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 289.5M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 289.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.814  | 94.814  | 97.901  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   146   |   72    |   91    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.474%
Routing Overflow: 0.00% H and 1.78% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:02, mem = 289.5M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1415.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 73
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): SDController/LoadFIFO/count_out_reg[12]/CLK 522(ps)
Min trig. edge delay at sink(R): myFIFO/ReadCnt/count_out_reg[7]/CLK 469.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 469.9~522(ps)          0~100000(ps)        
Fall Phase Delay               : 489.3~541.6(ps)        0~100000(ps)        
Trig. Edge Skew                : 52.1(ps)               300(ps)             
Rise Skew                      : 52.1(ps)               
Fall Skew                      : 52.3(ps)               
Max. Rise Buffer Tran.         : 171.5(ps)              400(ps)             
Max. Fall Buffer Tran.         : 172.8(ps)              400(ps)             
Max. Rise Sink Tran.           : 469.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 471.3(ps)              400(ps)             
Min. Rise Buffer Tran.         : 168.6(ps)              0(ps)               
Min. Fall Buffer Tran.         : 169.8(ps)              0(ps)               
Min. Rise Sink Tran.           : 435.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 436.1(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1415                   

Max. Local Skew                : 52.1(ps)               
  myFIFO/ReadCnt/count_out_reg[7]/CLK(R)->
  SDController/LoadFIFO/count_out_reg[14]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=291.5M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 4658 filler insts (cell FILL / prefix FILLER).
*INFO: Total 4658 filler insts added - prefix FILLER (CPU: 0:00:00.0).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Dec  8 02:48:50 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg43/ece337/Project/Cameron-SD
SPECIAL ROUTE ran on machine: ee215lnx04.ecn.purdue.edu (Linux 2.6.32-573.8.1.el6.x86_64 x86_64 1.90Ghz)

Begin option processing ...
(from .sroute_30017.conf) srouteConnectPowerBump set to false
(from .sroute_30017.conf) routeSpecial set to true
(from .sroute_30017.conf) srouteFollowCorePinEnd set to 3
(from .sroute_30017.conf) srouteFollowPadPin set to true
(from .sroute_30017.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_30017.conf) sroutePadPinAllPorts set to true
(from .sroute_30017.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 507.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 25 used
Read in 5630 components
  5630 core components: 0 unplaced, 5546 placed, 84 fixed
Read in 59 physical pins
  59 physical pins: 0 unplaced, 59 placed, 0 fixed
Read in 51 nets
Read in 2 special nets, 2 routed
Read in 11319 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 512.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 59 io pins ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.01 megs
sroute: Total Peak Memory used = 292.31 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Dec  8 02:48:50 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 292.00 (Mb)
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Dec  8 02:48:51 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Dec  8 02:48:51 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H         598      59.53%
#  Metal 2        V         598       0.00%
#  Metal 3        H         598       0.00%
#  ------------------------------------------
#  Total                   1794      19.84%
#
#  4 nets (0.35%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 307.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 308.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 308.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 308.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 308.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      2(0.33%)      4(0.67%)      0(0.00%)      2(0.33%)   (1.34%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total      2(0.13%)      4(0.26%)      0(0.00%)      2(0.13%)   (0.51%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#
#Complete Global Routing.
#Total wire length = 122528 um.
#Total half perimeter of net bounding box = 102922 um.
#Total wire length on LAYER metal1 = 78 um.
#Total wire length on LAYER metal2 = 63764 um.
#Total wire length on LAYER metal3 = 58687 um.
#Total number of vias = 3906
#Up-Via Summary (total 3906):
#           
#-----------------------
#  Metal 1         2288
#  Metal 2         1618
#-----------------------
#                  3906 
#
#Max overcon = 4 tracks.
#Total overcon = 0.51%.
#Worst layer Gcell overcon rate = 1.34%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 307.00 (Mb)
#Peak memory = 341.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 312.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 312.00 (Mb)
#Complete Detail Routing.
#Total wire length = 124823 um.
#Total half perimeter of net bounding box = 102922 um.
#Total wire length on LAYER metal1 = 12785 um.
#Total wire length on LAYER metal2 = 63577 um.
#Total wire length on LAYER metal3 = 48461 um.
#Total number of vias = 5353
#Up-Via Summary (total 5353):
#           
#-----------------------
#  Metal 1         3084
#  Metal 2         2269
#-----------------------
#                  5353 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 307.00 (Mb)
#Peak memory = 341.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.00 (Mb)
#Total memory = 300.00 (Mb)
#Peak memory = 341.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec  8 02:48:52 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'sd_interface' of instances=5630 and nets=1144 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./sd_interface_L5gP2D_30017.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 300.4M)
Creating parasitic data file './sd_interface_L5gP2D_30017.rcdb.d/header.seq' for storing RC.
Extracted 10.0219% (CPU Time= 0:00:00.0  MEM= 302.4M)
Extracted 20.0269% (CPU Time= 0:00:00.0  MEM= 302.4M)
Extracted 30.032% (CPU Time= 0:00:00.0  MEM= 302.4M)
Extracted 40.0202% (CPU Time= 0:00:00.0  MEM= 302.4M)
Extracted 50.0253% (CPU Time= 0:00:00.0  MEM= 302.4M)
Extracted 60.0303% (CPU Time= 0:00:00.0  MEM= 302.4M)
Extracted 70.0185% (CPU Time= 0:00:00.0  MEM= 302.4M)
Extracted 80.0236% (CPU Time= 0:00:00.0  MEM= 302.4M)
Extracted 90.0286% (CPU Time= 0:00:00.0  MEM= 302.4M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 302.4M)
Nr. Extracted Resistors     : 11104
Nr. Extracted Ground Cap.   : 12090
Nr. Extracted Coupling Cap. : 25444
Opening parasitic data file './sd_interface_L5gP2D_30017.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 301.4M)
Creating parasitic data file './sd_interface_L5gP2D_30017.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './sd_interface_L5gP2D_30017.rcdb.d/header.seq'. 995 times net's RC data read were performed.
Opening parasitic data file './sd_interface_L5gP2D_30017.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 300.363M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 300.4M **
Info: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 1144 NETS and 0 SPECIALNETS signatures
#Created 5631 instance signatures
Begin checking placement ...
*info: Placed = 5546
*info: Unplaced = 0
Placement Density:100.00%(691128/691128)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'sd_interface' of instances=5630 and nets=1144 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./sd_interface_L5gP2D_30017.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 311.4M)
Creating parasitic data file './sd_interface_L5gP2D_30017.rcdb.d/header.seq' for storing RC.
Extracted 10.0219% (CPU Time= 0:00:00.0  MEM= 312.4M)
Extracted 20.0269% (CPU Time= 0:00:00.0  MEM= 312.4M)
Extracted 30.032% (CPU Time= 0:00:00.0  MEM= 312.4M)
Extracted 40.0202% (CPU Time= 0:00:00.0  MEM= 312.4M)
Extracted 50.0253% (CPU Time= 0:00:00.0  MEM= 312.4M)
Extracted 60.0303% (CPU Time= 0:00:00.0  MEM= 312.4M)
Extracted 70.0185% (CPU Time= 0:00:00.0  MEM= 312.4M)
Extracted 80.0236% (CPU Time= 0:00:00.0  MEM= 312.4M)
Extracted 90.0286% (CPU Time= 0:00:00.0  MEM= 312.4M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 312.4M)
Nr. Extracted Resistors     : 11104
Nr. Extracted Ground Cap.   : 12090
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './sd_interface_L5gP2D_30017.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:02.0  MEM: 310.367M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 315.4M)
Number of Loop : 0
Start delay calculation (mem=315.379M)...
delayCal using detail RC...
Opening parasitic data file './sd_interface_L5gP2D_30017.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 317.4M)
Closing parasitic data file './sd_interface_L5gP2D_30017.rcdb.d/header.seq'. 995 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=315.379M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 315.4M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.892  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   146   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:02, mem = 315.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:02, mem = 315.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.892  | 94.892  | 97.908  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   146   |   72    |   91    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:03, mem = 315.4M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Dec  8 02:48:56 2015

Design Name: sd_interface
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1020.4500, 910.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Dec  8 02:48:56 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 315.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 14.0M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Usage: streamOut                <gdsFileName> 
                                [-mapFile <mapFileName>] 
                                [-libName <libName>] 
                                [-noStructureName | -structureName <structureName>] 
                                [-units {100|200|1000|2000|10000|20000}] 
                                [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
                                [-offset x y] 
                                [-outputMacros] 
                                [-dieAreaAsBoundary] 
                                [-stripes <number>] 
                                [-merge {list of external Stream files}] 
                                [-uniquifyCellNames] 
                                [-reportFile <fileName>] 
                                [-attachInstanceName <attrNumber>] 
                                [-attachNetName <attrNumber>]

ERROR: Incorrect usage for command "streamOut"
**ERROR: (ENCOGDS-2):	Cannot open 'gds2_encounter.map'
<CMD> fit
<CMD> windowSelect -6.011 1.834 1020.834 -2.386
<CMD> deselectAll
<CMD> windowSelect 1020.834 -2.386 1022.241 906.302
<CMD> windowSelect 3.836 913.335 85.421 1023.052
<CMD> windowSelect 105.114 899.268 359.715 1013.206
<CMD> windowSelect 427.233 916.148 514.445 1072.285
<CMD> windowSelect 664.955 909.115 717.001 1072.285
<CMD> deselectAll
<CMD> selectWire 583.6500 906.7500 937.9500 908.2500 3 {fifo_in[5]}
<CMD> deselectAll
<CMD> windowSelect 1032.087 532.136 1033.494 519.477
<CMD> windowSelect -46.803 238.149 -42.583 253.622
**INFO (INTERRUPT): One more Ctrl-C to exit Encounter ...
Encounter terminated by user interrupt.
*** Memory pool thread-safe mode activated.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 328.301M, initial mem = 46.480M) ***
--- Ending "Encounter" (totcpu=0:00:19.8, real=0:02:26, mem=328.3M) ---
