#:C9     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   H:\Spartan3E\Basic_UART_Spartan3E
#Date/Time:
#:T   Sat May 31 02:50:32 2025
#------------------------------
	#Reading UART.ncd...
	#Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
	#   "UART" is an NCD, version 3.2, device xc3s500e, package fg320, speed -5
	#Design creation date: 2025.05.30.23.44.13
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
	#2
select -k comp 'baudRateGenerator1/Mcount_rx_acc_eqn_17'
	#3
unselect comp 'baudRateGenerator1/Mcount_rx_acc_eqn_17'
	#4
select -k comp 'baudRateGenerator1/rx_acc<0>'
	#5
unselect comp 'baudRateGenerator1/rx_acc<0>'
	#6
select -k comp 'baudRateGenerator1/rx_acc<3>'
	#7
unselect comp 'baudRateGenerator1/rx_acc<3>'
	#8
select -k comp 'receiver1/bitPos<0>'
	#9
unselect -all
	#10
select comp 'receiver1/bitPos<0>'
	#comp "receiver1/bitPos<0>",  site "SLICE_X36Y64",  type = SLICEL  (RPM grid X77Y66)
	#11
unselect -all
	#12
select comp 'receiver1/bitPos<0>'
	#comp "receiver1/bitPos<0>",  site "SLICE_X36Y64",  type = SLICEL  (RPM grid X77Y66)
	#13
post block
