Library {
  Name			  "reorder_library"
  Version		  6.2
  MdlSubVersion		  0
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Fri Feb 03 13:07:24 2006"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "hchen05"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Nov 15 11:04:57 2006"
  ModelVersionFormat	  "1.%<AutoIncrement:84>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      MultiPortSwitch
      Inputs		      "4"
      zeroidx		      off
      InputSameDT	      on
      OutDataTypeMode	      "Inherit via internal rule"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "reorder_library"
    Location		    [184, 184, 930, 751]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "addr_gen_DRAM"
      Ports		      [1, 3]
      Position		      [600, 207, 675, 303]
      BackgroundColor	      "lightBlue"
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Number of Spectrums?|Lenght of Spectrum?"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "numSpecs=@1;length=@2;"
      MaskInitialization      "address_gen_dram_mask_temp;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "512|1024"
      MaskTabNameString	      ","
      System {
	Name			"addr_gen_DRAM"
	Location		[2, 70, 1006, 695]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [30, 63, 60, 77]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [95, 43, 145, 97]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "counterBitwidth"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bankCount"
	  Ports			  [1, 1]
	  Position		  [365, 97, 395, 113]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "2"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bankCount_read"
	  Ports			  [1, 1]
	  Position		  [335, 677, 365, 693]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "2"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bigColCount"
	  Ports			  [1, 1]
	  Position		  [165, 77, 195, 93]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "bigColBits"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "smallRowBits+smallColBits+8"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bigColCount_read"
	  Ports			  [1, 1]
	  Position		  [165, 627, 195, 643]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "bigColBits"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "bigRowBits"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bigRowCount"
	  Ports			  [1, 1]
	  Position		  [165, 127, 195, 143]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "bigRowBits"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "smallRowBits+smallColBits"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bigRowCount_read"
	  Ports			  [1, 1]
	  Position		  [165, 677, 195, 693]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "bigRowBits"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cast0"
	  Ports			  [1, 1]
	  Position		  [565, 317, 595, 333]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cast1"
	  Ports			  [1, 1]
	  Position		  [465, 197, 495, 213]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "9"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cast2"
	  Ports			  [1, 1]
	  Position		  [265, 77, 295, 93]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cast3"
	  Ports			  [1, 1]
	  Position		  [235, 577, 265, 593]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "9"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cast4"
	  Ports			  [1, 1]
	  Position		  [235, 677, 265, 693]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cast5"
	  Ports			  [1, 1]
	  Position		  [435, 477, 465, 493]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat0"
	  Ports			  [7, 1]
	  Position		  [665, 107, 715, 213]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "7"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat1"
	  Ports			  [2, 1]
	  Position		  [465, 308, 515, 352]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat2"
	  Ports			  [2, 1]
	  Position		  [335, 477, 365, 493]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat7"
	  Ports			  [7, 1]
	  Position		  [665, 607, 715, 713]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "7"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "const1"
	  Ports			  [0, 1]
	  Position		  [565, 67, 595, 83]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "lowerBits"
	  Ports			  [0, 1]
	  Position		  [265, 257, 295, 273]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "3"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rankCount"
	  Ports			  [1, 1]
	  Position		  [365, 77, 395, 93]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rankCount_read"
	  Ports			  [1, 1]
	  Position		  [335, 627, 365, 643]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rowUpperBits"
	  Ports			  [1, 1]
	  Position		  [365, 117, 395, 133]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "5"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rowUpperBits_read"
	  Ports			  [1, 1]
	  Position		  [335, 727, 365, 743]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "5"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "smallColCount"
	  Ports			  [1, 1]
	  Position		  [165, 177, 195, 193]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "smallColBits"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "smallRowBits"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "smallColCount_read"
	  Ports			  [1, 1]
	  Position		  [165, 527, 195, 543]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "smallColBits"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "bigRowBits+bigColBits+smallRowBits"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "smallRowCount"
	  Ports			  [1, 1]
	  Position		  [165, 227, 195, 243]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "smallRowBits"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "smallRowCount_read"
	  Ports			  [1, 1]
	  Position		  [165, 577, 195, 593]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "smallRowBits"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "bigRowBits+bigColBits"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "write_addr"
	  Position		  [765, 150, 795, 170]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "read_addr"
	  Position		  [765, 550, 795, 570]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [765, 450, 795, 470]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bigColCount"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "smallColCount"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bigColCount_read"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "smallColCount_read"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "smallRowCount"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bigRowCount"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "smallRowCount_read"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bigRowCount_read"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "bigColCount"
	  SrcPort		  1
	  DstBlock		  "concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "smallColCount"
	  SrcPort		  1
	  DstBlock		  "concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "concat1"
	  SrcPort		  1
	  DstBlock		  "cast0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "smallColCount_read"
	  SrcPort		  1
	  DstBlock		  "concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bigColCount_read"
	  SrcPort		  1
	  DstBlock		  "concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "concat2"
	  SrcPort		  1
	  DstBlock		  "cast5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sync_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "lowerBits"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "concat0"
	    DstPort		    7
	  }
	  Branch {
	    DstBlock		    "concat7"
	    DstPort		    7
	  }
	}
	Line {
	  SrcBlock		  "cast0"
	  SrcPort		  1
	  DstBlock		  "concat0"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "cast5"
	  SrcPort		  1
	  DstBlock		  "concat7"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "rankCount"
	  SrcPort		  1
	  DstBlock		  "concat0"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "rankCount_read"
	  SrcPort		  1
	  DstBlock		  "concat7"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "cast1"
	  SrcPort		  1
	  DstBlock		  "concat0"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "cast3"
	  SrcPort		  1
	  DstBlock		  "concat7"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "smallRowCount"
	  SrcPort		  1
	  DstBlock		  "cast1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rowUpperBits"
	  SrcPort		  1
	  DstBlock		  "concat0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "rowUpperBits_read"
	  SrcPort		  1
	  DstBlock		  "concat7"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "bankCount"
	  SrcPort		  1
	  DstBlock		  "concat0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bankCount_read"
	  SrcPort		  1
	  DstBlock		  "concat7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "const1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "concat0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "concat7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "bigRowCount"
	  SrcPort		  1
	  DstBlock		  "cast2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cast2"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "bankCount"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "rankCount"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "rowUpperBits"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "smallRowCount_read"
	  SrcPort		  1
	  DstBlock		  "cast3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bigRowCount_read"
	  SrcPort		  1
	  DstBlock		  "cast4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cast4"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "rankCount_read"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bankCount_read"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "rowUpperBits_read"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "concat0"
	  SrcPort		  1
	  DstBlock		  "write_addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "concat7"
	  SrcPort		  1
	  DstBlock		  "read_addr"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "barrel_switcher"
      Ports		      [4, 3]
      Position		      [125, 303, 220, 412]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Number of Inputs: (2^?)"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "n_inputs=@1;"
      MaskInitialization      "barrel_switcher_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1"
      System {
	Name			"barrel_switcher"
	Location		[403, 74, 946, 728]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sel"
	  Position		  [15, 23, 45, 37]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [15, 333, 45, 347]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [15, 173, 45, 187]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [15, 253, 45, 267]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_sync"
	  Ports			  [1, 1]
	  Position		  [55, 333, 85, 347]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux11"
	  Ports			  [3, 1]
	  Position		  [165, 147, 190, 213]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux21"
	  Ports			  [3, 1]
	  Position		  [165, 227, 190, 293]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [85, 91, 130, 119]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [95, 333, 125, 347]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [315, 173, 345, 187]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [315, 253, 345, 267]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  DstBlock		  "Delay_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_sync"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sel"
	  SrcPort		  1
	  DstBlock		  "Slice1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Mux11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux21"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Mux11"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Mux21"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Mux11"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Mux21"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Mux11"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Mux21"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cnt_map"
      Ports		      [1, 1]
      Position		      [15, 440, 55, 460]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "cnt_map"
      MaskPromptString	      "Number of bits:|Output order:|Latency|old map"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,off"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "n_bits=@1;map=@2;latency=@3;old_map=@4;"
      MaskInitialization      "cnt_map_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2|[0 2 1 3]|0|[0 2 1 3]"
      MaskTabNameString	      ",,,"
      System {
	Name			"cnt_map"
	Location		[2, 74, 1014, 722]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [25, 143, 55, 157]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [300, 100, 400, 140]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "expr0"
	  Ports			  [2, 1]
	  Position		  [200, 100, 240, 120]
	  SourceBlock		  "xbsIndex_r3/Expression"
	  SourceType		  "Xilinx Expression Block"
	  expression		  "(in1)|(in0&~in0)|(in1&~in1)"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "latency"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "expr1"
	  Ports			  [2, 1]
	  Position		  [200, 140, 240, 160]
	  SourceBlock		  "xbsIndex_r3/Expression"
	  SourceType		  "Xilinx Expression Block"
	  expression		  "(in0)|(in0&~in0)|(in1&~in1)"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "latency"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice0"
	  Ports			  [1, 1]
	  Position		  [100, 100, 140, 120]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice1"
	  Ports			  [1, 1]
	  Position		  [100, 140, 140, 160]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [420, 123, 450, 137]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "slice0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "slice1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "slice0"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "expr0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "expr1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "slice1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "expr0"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "expr1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "expr0"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "expr1"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "corr_permute"
      Ports		      [3, 2]
      Position		      [485, 208, 570, 272]
      BackgroundColor	      "lightBlue"
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Number of Antennas: (2^?)|Add Latency|BRAM Late"
"ncy"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "ant_bits=@1;add_latency=@2;bram_latency=@3;"
      MaskInitialization      "Rows = ant_bits;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4|2|2"
      MaskTabNameString	      ",,"
      System {
	Name			"corr_permute"
	Location		[2, 74, 1270, 955]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [475, 273, 505, 287]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "phase"
	  Position		  [260, 298, 290, 312]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 128, 45, 142]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  Ports			  [2, 1]
	  Position		  [310, 265, 360, 320]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Subtraction"
	  precision		  "User Defined"
	  arith_type		  "Unsigned"
	  n_bits		  "ant_bits"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [85, 108, 135, 162]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "Rows  + 1"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [685, 42, 730, 88]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "bram_latency"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [315, 72, 360, 118]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "add_latency"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [315, 142, 360, 188]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "add_latency"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  Ports			  [1, 1]
	  Position		  [575, 257, 620, 303]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "add_latency"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [590, 128, 640, 162]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [540, 167, 565, 233]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [780, 52, 805, 118]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [3, 1]
	  Position		  [540, 82, 565, 148]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Single Port RAM"
	  Ports			  [3, 1]
	  Position		  [665, 104, 730, 156]
	  SourceBlock		  "xbsIndex_r3/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory"
	  depth			  "2^(Rows )"
	  initVector		  "0"
	  write_mode		  "Read Before Write"
	  latency		  "bram_latency"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  init_reg		  "0"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  distributed_mem	  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Single Port RAM1"
	  Ports			  [3, 1]
	  Position		  [665, 189, 730, 241]
	  SourceBlock		  "xbsIndex_r3/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory"
	  depth			  "2^(Rows)"
	  initVector		  "0"
	  write_mode		  "Read Before Write"
	  latency		  "bram_latency"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  init_reg		  "0"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  distributed_mem	  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ant_bits"
	  Ports			  [1, 1]
	  Position		  [245, 259, 285, 281]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "ant_bits"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "row_in"
	  Ports			  [1, 1]
	  Position		  [170, 151, 215, 179]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "Rows"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "row_out"
	  Ports			  [1, 1]
	  Position		  [170, 201, 215, 229]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "Rows"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rw"
	  Ports			  [1, 1]
	  Position		  [170, 81, 215, 109]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [80, 354, 120, 396]
	  SourceBlock		  "fft_library/sync_delay"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  DelayLen		  "2^Rows+ add_latency + bram_latency + 1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [825, 78, 855, 92]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [150, 368, 180, 382]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  Points		  [25, 0; 0, -55; 85, 0; 0, -15; 50, 0; 0, -25]
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Single Port RAM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Delay7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Single Port RAM"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Single Port RAM1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -130]
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Single Port RAM1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Single Port RAM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "sync_delay"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "row_in"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rw"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 30]
	    Branch {
	      Points		      [0, 50]
	      DstBlock		      "row_out"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "row_in"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "rw"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "phase"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ant_bits"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "AddSub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [130, 0]
	  Branch {
	    Points		    [0, -30; 80, 0]
	    Branch {
	      Points		      [0, 80]
	      Branch {
		Points			[0, 85]
		DstBlock		"Single Port RAM1"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [120, 0; 0, -15; 25, 0]
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Mux1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "Mux3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "row_out"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "ant_bits"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  Points		  [20, 0; 0, -65]
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Single Port RAM"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Single Port RAM1"
	    DstPort		    2
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "corr_transmute"
      Ports		      [3, 2]
      Position		      [260, 208, 345, 272]
      BackgroundColor	      "magenta"
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Rows of Matrix (data written in): (2^?)|Cols of"
" Matrix (data read out): (2^?)|BRAM Latency|Add Latency|Number of Antennas: ("
"2^?)"
      MaskStyleString	      "edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on"
      MaskCallbackString      "||||"
      MaskEnableString	      "on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on"
      MaskVarAliasString      ",,,,"
      MaskVariables	      "Rows=@1;Cols=@2;bram_latency=@3;add_latency=@4;"
"ant_bits=@5;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2|3|2|2|3"
      MaskTabNameString	      ",,,,"
      System {
	Name			"corr_transmute"
	Location		[201, 82, 1009, 530]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [475, 273, 505, 287]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "phase"
	  Position		  [260, 298, 290, 312]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 128, 45, 142]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  Ports			  [2, 1]
	  Position		  [310, 265, 360, 320]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "User Defined"
	  arith_type		  "Unsigned"
	  n_bits		  "ant_bits"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "add_latency"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [430, 122, 480, 178]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [3, 1]
	  Position		  [430, 197, 480, 253]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "3"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [85, 108, 135, 162]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "Rows + Cols + 1"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [685, 42, 730, 88]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "bram_latency"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [315, 72, 360, 118]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "add_latency"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [255, 112, 300, 158]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "add_latency"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [315, 142, 360, 188]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "add_latency"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [260, 337, 305, 383]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "add_latency"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [315, 202, 360, 248]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "add_latency"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  Ports			  [1, 1]
	  Position		  [575, 257, 620, 303]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "add_latency"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [590, 128, 640, 162]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [540, 167, 565, 233]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [780, 52, 805, 118]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [3, 1]
	  Position		  [540, 82, 565, 148]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Single Port RAM"
	  Ports			  [3, 1]
	  Position		  [665, 104, 730, 156]
	  SourceBlock		  "xbsIndex_r3/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory"
	  depth			  "2^(Rows + Cols)"
	  initVector		  "0"
	  write_mode		  "Read Before Write"
	  latency		  "bram_latency"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  init_reg		  "0"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  distributed_mem	  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Single Port RAM1"
	  Ports			  [3, 1]
	  Position		  [665, 189, 730, 241]
	  SourceBlock		  "xbsIndex_r3/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory"
	  depth			  "2^(Rows + Cols)"
	  initVector		  "0"
	  write_mode		  "Read Before Write"
	  latency		  "bram_latency"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  init_reg		  "0"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  distributed_mem	  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ant_bits"
	  Ports			  [1, 1]
	  Position		  [245, 256, 290, 284]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "ant_bits"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "col_in"
	  Ports			  [1, 1]
	  Position		  [170, 121, 215, 149]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "Cols"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "col_out"
	  Ports			  [1, 1]
	  Position		  [170, 316, 215, 344]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "Cols"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "row_in"
	  Ports			  [1, 1]
	  Position		  [170, 161, 215, 189]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "Rows"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "row_out"
	  Ports			  [1, 1]
	  Position		  [170, 201, 215, 229]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "Rows"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rw"
	  Ports			  [1, 1]
	  Position		  [170, 81, 215, 109]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [80, 354, 120, 396]
	  SourceBlock		  "fft_library/sync_delay"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  DelayLen		  "2^(Rows + Cols) + add_latency + bram_latenc"
"y + 1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "the_rest"
	  Ports			  [1, 1]
	  Position		  [245, 201, 290, 229]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Two Bit Locations"
	  nbits			  "Cols"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "ant_bits"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [825, 78, 855, 92]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [150, 368, 180, 382]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Single Port RAM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Delay7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Single Port RAM"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Single Port RAM1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -130]
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Single Port RAM1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Single Port RAM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "sync_delay"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "row_in"
	  SrcPort		  1
	  Points		  [80, 0]
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "col_in"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [40, 0; 0, -25]
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Mux1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "Mux3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "rw"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 40]
	    Branch {
	      Points		      [0, 40]
	      Branch {
		DstBlock		"row_out"
		DstPort			1
	      }
	      Branch {
		Points			[0, 115]
		DstBlock		"col_out"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "row_in"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "col_in"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "rw"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "phase"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ant_bits"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [130, 0]
	  Branch {
	    Points		    [0, -30; 80, 0]
	    Branch {
	      Points		      [0, 80]
	      Branch {
		Points			[0, 85]
		DstBlock		"Single Port RAM1"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "the_rest"
	  SrcPort		  1
	  Points		  [0, 10]
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "row_out"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "the_rest"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ant_bits"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "col_out"
	  SrcPort		  1
	  Points		  [10, 0; 0, 30]
	  DstBlock		  "Delay5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  Points		  [80, 0; 0, -155]
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Concat1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  Points		  [20, 0; 0, -65]
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Single Port RAM"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Single Port RAM1"
	    DstPort		    2
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dbuf_transpose"
      Ports		      [2, 2]
      Position		      [150, 208, 235, 272]
      BackgroundColor	      "magenta"
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Rows of Matrix (data written in): (2^?)|Cols of"
" Matrix (data read out): (2^?)|BRAM Latency"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "Rows=@1;Cols=@2;bram_latency=@3;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2|3|2"
      MaskTabNameString	      ",,"
      System {
	Name			"dbuf_transpose"
	Location		[201, 82, 972, 442]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [305, 273, 335, 287]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 128, 45, 142]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [260, 122, 310, 178]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [260, 197, 310, 253]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [85, 108, 135, 162]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "Rows + Cols + 1"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [515, 42, 560, 88]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "bram_latency"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [420, 128, 470, 162]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [370, 167, 395, 233]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [610, 52, 635, 118]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [3, 1]
	  Position		  [370, 82, 395, 148]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Single Port RAM"
	  Ports			  [3, 1]
	  Position		  [495, 104, 560, 156]
	  SourceBlock		  "xbsIndex_r3/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory"
	  depth			  "2^(Rows + Cols)"
	  initVector		  "0"
	  write_mode		  "Read Before Write"
	  latency		  "bram_latency"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  init_reg		  "0"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  distributed_mem	  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Single Port RAM1"
	  Ports			  [3, 1]
	  Position		  [495, 189, 560, 241]
	  SourceBlock		  "xbsIndex_r3/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory"
	  depth			  "2^(Rows + Cols)"
	  initVector		  "0"
	  write_mode		  "Read Before Write"
	  latency		  "bram_latency"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  init_reg		  "0"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  distributed_mem	  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "col_in"
	  Ports			  [1, 1]
	  Position		  [170, 121, 215, 149]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "Cols"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "col_out"
	  Ports			  [1, 1]
	  Position		  [170, 241, 215, 269]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "Cols"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "row_in"
	  Ports			  [1, 1]
	  Position		  [170, 161, 215, 189]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "Rows"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "row_out"
	  Ports			  [1, 1]
	  Position		  [170, 201, 215, 229]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "Rows"
	  bit1			  "-1"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "rw"
	  Ports			  [1, 1]
	  Position		  [170, 81, 215, 109]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "on"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [175, 304, 215, 346]
	  SourceBlock		  "fft_library/sync_delay"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  DelayLen		  "2^(Rows + Cols) + bram_latency + 1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [655, 78, 685, 92]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [245, 318, 275, 332]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "rw"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "col_in"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40]
	    Branch {
	      DstBlock		      "row_in"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 40]
	      Branch {
		Points			[0, 40]
		DstBlock		"col_out"
		DstPort			1
	      }
	      Branch {
		DstBlock		"row_out"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "rw"
	  SrcPort		  1
	  Points		  [25, 0; 80, 0]
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -30; 80, 0]
	    Branch {
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 80]
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 85]
		DstBlock		"Single Port RAM1"
		DstPort			3
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "Mux3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Mux1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [40, 0; 0, -25]
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "col_in"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "row_in"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 190]
	    DstBlock		    "sync_delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "Single Port RAM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Single Port RAM1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Single Port RAM1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -130]
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Single Port RAM"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [135, 0; 0, -65]
	  Branch {
	    Points		    [0, 0]
	    DstBlock		    "Single Port RAM1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Single Port RAM"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Single Port RAM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "col_out"
	  SrcPort		  1
	  Points		  [10, 0; 0, -45]
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "row_out"
	  SrcPort		  1
	  Points		  [15, 0; 0, 25]
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dbuf_transpose_sram"
      Ports		      [2, 2]
      Position		      [400, 387, 545, 478]
      BackgroundColor	      "lightBlue"
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskDescription	      "Sram transpose using double buffering method, m"
"aximum size is 256 spectrums by 2048 channels!!"
      MaskPromptString	      "Length of Spectrums|Number of Spectrums"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "length=@1;numSpecs=@2;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "256|256"
      MaskTabNameString	      ","
      System {
	Name			"dbuf_transpose_sram"
	Location		[2, 74, 1270, 955]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [45, 623, 75, 637]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync	"
	  Position		  [45, 263, 75, 277]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [730, 295, 775, 325]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "15"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [735, 535, 780, 565]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "15"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [165, 245, 215, 295]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "log2(length)+log2(numSpecs)+1"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [710, 407, 755, 453]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [680, 699, 735, 721]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [680, 734, 735, 756]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [680, 769, 735, 791]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [680, 804, 735, 826]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [550, 253, 600, 287]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [1050, 417, 1075, 483]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [675, 317, 700, 383]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [675, 557, 700, 623]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [4]
	  Position		  [800, 699, 850, 811]
	  Location		  [5, 49, 1277, 966]
	  Open			  off
	  NumInputPorts		  "4"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5~-5~-5"
	  YMax			  "5~5~5~5"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [285, 256, 330, 284]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [285, 346, 330, 374]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "log2(length)+log2(numSpecs)"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [1105, 436, 1150, 464]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "addrMaker"
	  Ports			  [1, 2]
	  Position		  [390, 339, 490, 381]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Spectrum Lenght|Number of Spectrums"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "length=@1;numSpecs=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "length|numSpecs"
	  MaskTabNameString	  ","
	  System {
	    Name		    "addrMaker"
	    Location		    [433, 403, 1053, 742]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "counter"
	      Position		      [20, 88, 50, 102]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [300, 172, 350, 223]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [165, 151, 210, 179]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "log2(numSpecs)"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [165, 221, 210, 249]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "log2(length)"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "writeAddr"
	      Position		      [500, 88, 530, 102]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "readAddr"
	      Position		      [500, 193, 530, 207]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "readAddr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [35, 0; 0, -25]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [35, 0; 0, 20]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "counter"
	      SrcPort		      1
	      Points		      [65, 0]
	      Branch {
		Points			[0, 70]
		Branch {
		  Points		  [0, 70]
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Slice"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"writeAddr"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "sram"
	  Tag			  "xps:sram"
	  Ports			  [4, 2]
	  Position		  [815, 248, 915, 412]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/sram"
	  SourceType		  "sram"
	  ShowPortLabels	  "on"
	  sram			  "0"
	  arith_type		  "Unsigned"
	  bin_pt		  "0"
	  sample_period		  "1"
	  use_sim		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sram1"
	  Tag			  "xps:sram"
	  Ports			  [4, 2]
	  Position		  [815, 488, 915, 652]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/sram"
	  SourceType		  "sram"
	  ShowPortLabels	  "on"
	  sram			  "1"
	  arith_type		  "Unsigned"
	  bin_pt		  "0"
	  sample_period		  "1"
	  use_sim		  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [210, 84, 250, 126]
	  BackgroundColor	  "magenta"
	  LinkData {
	    BlockName		    "Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "delay_lib/sync_delay"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  DelayLen		  "length*numSpecs+4"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  Position		  [1200, 443, 1230, 457]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [340, 98, 370, 112]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  Points		  [20, 0; 0, -15]
	  DstBlock		  "Scope"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sram1"
	  SrcPort		  1
	  Points		  [55, 0; 0, -60]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "addrMaker"
	  SrcPort		  2
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 240]
	    Branch {
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, 170]
	      DstBlock		      "Gateway Out2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "addrMaker"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, 240]
	    Branch {
	      Points		      [0, 155]
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "sram1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "sram"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "sram1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "sram"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "sram"
	  SrcPort		  1
	  Points		  [40, 0; 0, 160]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Slice2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [360, 0]
	  Branch {
	    Points		    [0, 185]
	    DstBlock		    "Gateway Out3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [355, 0]
	    Branch {
	      Points		      [0, -240]
	      DstBlock		      "sram"
	      DstPort		      4
	    }
	    Branch {
	      DstBlock		      "sram1"
	      DstPort		      4
	    }
	  }
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "addrMaker"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 160]
	    Branch {
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 140]
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "sram"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    Points		    [145, 0]
	    Branch {
	      Points		      [0, 60; 70, 0]
	      Branch {
		Points			[0, 380]
		DstBlock		"Gateway Out"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 240]
	    DstBlock		    "sram1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sync	"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -165]
	    DstBlock		    "sync_delay"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "reorder"
      Ports		      [3, 3]
      Position		      [20, 209, 115, 281]
      BackgroundColor	      "magenta"
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Output Order:|Number of inputs|BRAM Latency|Map"
" Latency"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "map=@1;n_inputs=@2;bram_latency=@3;map_latency="
"@4;"
      MaskInitialization      "reorder_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[0 2 1 3]|1|2|1"
      MaskTabNameString	      ",,,"
      System {
	Name			"reorder"
	Location		[142, 158, 847, 635]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [40, 63, 70, 77]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [25, 118, 55, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  Position		  [495, 83, 525, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [2, 1]
	  Position		  [95, 56, 145, 109]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Count Limited"
	  n_bits		  "n_bits + order_bits"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "2^n_bits * order - 1"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [415, 36, 440, 104]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [170, 37, 200, 53]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "order_bits"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [170, 77, 200, 93]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "n_bits"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  Ports			  [3, 1]
	  Position		  [615, 63, 680, 117]
	  SourceBlock		  "xbsIndex_r3/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory"
	  depth			  "2^n_bits"
	  initVector		  "sin(pi*(0:15)/16)"
	  write_mode		  "Read Before Write"
	  latency		  "bram_latency"
	  init_zero		  on
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  init_reg		  "0"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  distributed_mem	  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cnt_map1"
	  Ports			  [1, 1]
	  Position		  [230, 175, 270, 195]
	  SourceBlock		  "reorder_library/cnt_map"
	  SourceType		  "cnt_map"
	  ShowPortLabels	  on
	  n_bits		  "n_bits"
	  map			  "map"
	  latency		  "map_latency"
	  old_map		  "[0 2 1 3]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_cnt_map1"
	  Ports			  [1, 1]
	  Position		  [305, 175, 345, 195]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0*map_latency"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_d0"
	  Ports			  [1, 1]
	  Position		  [305, 77, 345, 93]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "(order-1)*map_latency"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_din0"
	  Ports			  [1, 1]
	  Position		  [550, 80, 590, 100]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "(order-1)*map_latency+1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_sel"
	  Ports			  [1, 1]
	  Position		  [305, 37, 345, 53]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "(order-1)*map_latency"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_valid"
	  Ports			  [1, 1]
	  Position		  [495, 13, 525, 27]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "bram_latency+1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_we"
	  Ports			  [1, 1]
	  Position		  [305, 115, 345, 135]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "(order-1)*map_latency"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "post_sync_delay"
	  Ports			  [1, 1]
	  Position		  [135, 159, 155, 201]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "bram_latency+1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "pre_sync_delay"
	  Ports			  [1, 1]
	  Position		  [55, 159, 75, 201]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "(order-1)*map_latency"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_en_delay"
	  Ports			  [2, 1]
	  Position		  [85, 159, 125, 201]
	  BackgroundColor	  "magenta"
	  SourceBlock		  "delay_lib/sync_en_delay"
	  SourceType		  ""
	  ShowPortLabels	  on
	  DelayLen		  "length(map)"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [165, 173, 195, 187]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [705, 13, 735, 27]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout0"
	  Position		  [705, 83, 735, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pre_sync_delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "sync_en_delay"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "delay_we"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "delay_sel"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_sel"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "delay_d0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "cnt_map1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "delay_d0"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pre_sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_en_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_en_delay"
	  SrcPort		  1
	  DstBlock		  "post_sync_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "post_sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_we"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "delay_valid"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "delay_valid"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "delay_din0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_din0"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "dout0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cnt_map1"
	  SrcPort		  1
	  DstBlock		  "delay_cnt_map1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_cnt_map1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "sine_generator"
      Ports		      [3, 9]
      Position		      [400, 208, 460, 362]
      BackgroundColor	      "lightBlue"
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskDescription	      "Outputs sine and cosine sequences with variable"
" frequency depending on the value of step. If value of step is greater or equ"
"al to 2^24 and multiple of 4 then sin0 to sin3 (cos0 to cos3) are consecutive"
" samples of the same sine/cos wave!  \n"
      MaskPromptString	      "bitwidth?"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "bits=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8"
      System {
	Name			"sine_generator"
	Location		[2, 74, 1014, 683]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "step"
	  Position		  [25, 43, 55, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "phase"
	  Position		  [20, 148, 50, 162]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [25, 603, 55, 617]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Accumulator"
	  Ports			  [2, 1]
	  Position		  [130, 38, 180, 87]
	  SourceBlock		  "xbsIndex_r3/Accumulator"
	  SourceType		  "Xilinx Accumulator"
	  n_bits		  "32"
	  overflow		  "Wrap"
	  operation		  "Add"
	  scale			  "1"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "on"
	  hasbypass		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  gen_core		  "off"
	  use_rpm		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  Ports			  [2, 1]
	  Position		  [490, 232, 540, 283]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub1"
	  Ports			  [2, 1]
	  Position		  [490, 362, 540, 413]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub2"
	  Ports			  [2, 1]
	  Position		  [220, 482, 270, 533]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Subtraction"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub3"
	  Ports			  [2, 1]
	  Position		  [495, 562, 545, 613]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub4"
	  Ports			  [2, 1]
	  Position		  [295, 37, 345, 88]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [590, 247, 645, 273]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [610, 377, 660, 403]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [590, 577, 645, 603]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [375, 50, 420, 80]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert6"
	  Ports			  [1, 1]
	  Position		  [295, 559, 335, 591]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter\nFree-Running"
	  Ports			  [0, 1]
	  Position		  [955, 435, 985, 465]
	  SourceBlock		  "simulink/Sources/Counter\nFree-Running"
	  SourceType		  "Counter Free-Running"
	  ShowPortLabels	  "on"
	  NumBits		  "2"
	  tsamp			  ".25"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [540, 639, 580, 661]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "10"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  Ports			  [1, 1]
	  Position		  [575, 53, 625, 77]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [815, 135, 870, 145]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [805, 150, 860, 160]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [825, 165, 880, 175]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [845, 180, 880, 190]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [1085, 514, 1115, 526]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [775, 469, 805, 481]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [845, 479, 875, 491]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [720, 489, 750, 501]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out8"
	  Ports			  [1, 1]
	  Position		  [775, 499, 805, 511]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  MultiPortSwitch
	  Name			  "Multiport\nSwitch"
	  Ports			  [5, 1]
	  Position		  [1035, 462, 1065, 508]
	  zeroidx		  on
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [4]
	  Position		  [900, 128, 930, 197]
	  Location		  [5, 49, 1029, 718]
	  Open			  off
	  NumInputPorts		  "4"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5~-5~-5"
	  YMax			  "5~5~5~5"
	  SaveName		  "ScopeData3"
	  DataFormat		  "StructureWithTime"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope3"
	  Ports			  [2]
	  Position		  [1140, 436, 1175, 534]
	  Location		  [6, 49, 1020, 708]
	  Open			  off
	  NumInputPorts		  "2"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5"
	  YMax			  "5~5"
	  SaveName		  "ScopeData4"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift"
	  Ports			  [1, 1]
	  Position		  [115, 233, 155, 257]
	  SourceBlock		  "xbsIndex_r3/Shift"
	  SourceType		  "Xilinx Shift Block"
	  shift_dir		  "Right"
	  shift_bits		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift1"
	  Ports			  [1, 1]
	  Position		  [110, 362, 150, 388]
	  SourceBlock		  "xbsIndex_r3/Shift"
	  SourceType		  "Xilinx Shift Block"
	  shift_dir		  "Right"
	  shift_bits		  "1"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SineCosine"
	  Ports			  [1, 2]
	  Position		  [735, 35, 785, 95]
	  SourceBlock		  "xbsIndex_r3/SineCosine"
	  SourceType		  "Xilinx Sine/Cosine Block"
	  mode			  "Sine and Cosine"
	  neg_sin		  "off"
	  neg_cos		  "off"
	  n_bits		  "bits"
	  latency		  "2"
	  sym_output		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mem_type		  "Block RAM"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SineCosine1"
	  Ports			  [1, 2]
	  Position		  [740, 230, 790, 290]
	  SourceBlock		  "xbsIndex_r3/SineCosine"
	  SourceType		  "Xilinx Sine/Cosine Block"
	  mode			  "Sine and Cosine"
	  neg_sin		  "off"
	  neg_cos		  "off"
	  n_bits		  "bits"
	  latency		  "2"
	  sym_output		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mem_type		  "Block RAM"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SineCosine2"
	  Ports			  [1, 2]
	  Position		  [775, 360, 825, 420]
	  SourceBlock		  "xbsIndex_r3/SineCosine"
	  SourceType		  "Xilinx Sine/Cosine Block"
	  mode			  "Sine and Cosine"
	  neg_sin		  "off"
	  neg_cos		  "off"
	  n_bits		  "bits"
	  latency		  "2"
	  sym_output		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mem_type		  "Block RAM"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SineCosine3"
	  Ports			  [1, 2]
	  Position		  [770, 560, 820, 620]
	  SourceBlock		  "xbsIndex_r3/SineCosine"
	  SourceType		  "Xilinx Sine/Cosine Block"
	  mode			  "Sine and Cosine"
	  neg_sin		  "off"
	  neg_cos		  "off"
	  n_bits		  "bits"
	  latency		  "2"
	  sym_output		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mem_type		  "Block RAM"
	  pipeline		  "on"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [300, 231, 345, 259]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "10"
	  bit1			  "-2"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [300, 361, 345, 389]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "10"
	  bit1			  "-2"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [360, 561, 405, 589]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "10"
	  bit1			  "-2"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [215, 36, 260, 64]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "10"
	  bit1			  "-2"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice8"
	  Ports			  [1, 1]
	  Position		  [160, 141, 205, 169]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "10"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  "off"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sin0"
	  Position		  [985, 43, 1015, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sin1"
	  Position		  [970, 238, 1000, 252]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sin2"
	  Position		  [985, 368, 1015, 382]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sin3"
	  Position		  [1000, 568, 1030, 582]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cos0"
	  Position		  [985, 73, 1015, 87]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cos1"
	  Position		  [970, 268, 1000, 282]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cos2"
	  Position		  [985, 398, 1015, 412]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cos3"
	  Position		  [1000, 598, 1030, 612]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [1005, 643, 1035, 657]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Convert6"
	  SrcPort		  1
	  DstBlock		  "Slice3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "AddSub1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice8"
	  SrcPort		  1
	  Points		  [60, 0; 0, -80]
	  DstBlock		  "AddSub4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Delay7"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 205]
	    Branch {
	      Points		      [0, 130]
	      Branch {
		Points			[0, 200]
		DstBlock		"AddSub3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"AddSub1"
		DstPort			2
	      }
	    }
	    Branch {
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "phase"
	  SrcPort		  1
	  DstBlock		  "Slice8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub4"
	  SrcPort		  1
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "AddSub4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SineCosine"
	  SrcPort		  2
	  DstBlock		  "cos0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SineCosine"
	  SrcPort		  1
	  DstBlock		  "sin0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SineCosine3"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "cos3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SineCosine3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sin3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SineCosine2"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "cos2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SineCosine2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sin2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SineCosine1"
	  SrcPort		  2
	  DstBlock		  "cos1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SineCosine1"
	  SrcPort		  1
	  DstBlock		  "sin1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [300, 0]
	  Branch {
	    DstBlock		    "sync_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -130]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [50, 0]
	    Branch {
	      DstBlock		      "SineCosine"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 410]
	      DstBlock		      "Gateway Out5"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  Points		  [0, 0; 35, 0]
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Delay2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -535]
	    DstBlock		    "Accumulator"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "AddSub2"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Convert6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Shift1"
	  SrcPort		  1
	  DstBlock		  "Slice2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Shift"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [20, 0; 0, 275]
	    DstBlock		    "AddSub2"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "AddSub3"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub1"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "step"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, 195]
	    Branch {
	      DstBlock		      "Shift"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 130]
	      Branch {
		Points			[0, 120]
		DstBlock		"AddSub2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Shift1"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    DstBlock		    "Accumulator"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Accumulator"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Slice4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -105]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [50, 0]
	    Branch {
	      DstBlock		      "SineCosine1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 225]
	      DstBlock		      "Gateway Out6"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, -220]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [25, 0]
	    Branch {
	      DstBlock		      "SineCosine2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 105]
	      DstBlock		      "Gateway Out7"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    DstBlock		    "SineCosine3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -85]
	    Branch {
	      Points		      [0, -320]
	      DstBlock		      "Gateway Out3"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Gateway Out8"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "AddSub3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Multiport\nSwitch"
	  SrcPort		  1
	  Points		  [10, 0; 0, -25]
	  DstBlock		  "Scope3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Counter\nFree-Running"
	  SrcPort		  1
	  Points		  [15, 0; 0, 15]
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out8"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSwitch"
	  DstPort		  5
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "square_transposer"
      Ports		      [5, 5]
      Position		      [255, 304, 335, 416]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Number of inputs (2^?):"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "n_inputs=@1;"
      MaskInitialization      "square_transposer_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2"
      System {
	Name			"square_transposer"
	Location		[53, 187, 1049, 835]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 13, 45, 27]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [15, 173, 45, 187]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [15, 253, 45, 267]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [15, 333, 45, 347]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [15, 413, 45, 427]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delayb1"
	  Ports			  [1, 1]
	  Position		  [270, 175, 300, 205]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delayb2"
	  Ports			  [1, 1]
	  Position		  [270, 255, 300, 285]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delayb3"
	  Ports			  [1, 1]
	  Position		  [270, 335, 300, 365]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delayb4"
	  Ports			  [1, 1]
	  Position		  [270, 415, 300, 445]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delayf1"
	  Ports			  [1, 1]
	  Position		  [60, 175, 90, 205]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delayf2"
	  Ports			  [1, 1]
	  Position		  [60, 255, 90, 285]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delayf3"
	  Ports			  [1, 1]
	  Position		  [60, 335, 90, 365]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delayf4"
	  Ports			  [1, 1]
	  Position		  [60, 415, 90, 445]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "barrel_switcher"
	  Ports			  [6, 5]
	  Position		  [120, 156, 240, 309]
	  SourceBlock		  "reorder_library/barrel_switcher"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  n_inputs		  "n_inputs"
	}
	Block {
	  BlockType		  Reference
	  Name			  "counter"
	  Ports			  [1, 1]
	  Position		  [95, 87, 125, 123]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "n_inputs"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Down"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay0"
	  Ports			  [1, 1]
	  Position		  [270, 15, 300, 45]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2^n_inputs - 1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [315, 13, 345, 27]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [315, 173, 345, 187]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [315, 253, 345, 267]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  Position		  [315, 333, 345, 347]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out4"
	  Position		  [315, 413, 345, 427]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "counter"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "barrel_switcher"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "counter"
	  SrcPort		  1
	  DstBlock		  "barrel_switcher"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "barrel_switcher"
	  SrcPort		  1
	  DstBlock		  "delay0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay0"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Delayf1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delayf1"
	  SrcPort		  1
	  DstBlock		  "barrel_switcher"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "barrel_switcher"
	  SrcPort		  2
	  DstBlock		  "Delayb1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delayb1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Delayf2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delayf2"
	  SrcPort		  1
	  DstBlock		  "barrel_switcher"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "barrel_switcher"
	  SrcPort		  3
	  DstBlock		  "Delayb2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delayb2"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "Delayf3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delayf3"
	  SrcPort		  1
	  DstBlock		  "barrel_switcher"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "barrel_switcher"
	  SrcPort		  4
	  DstBlock		  "Delayb3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delayb3"
	  SrcPort		  1
	  DstBlock		  "Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  DstBlock		  "Delayf4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delayf4"
	  SrcPort		  1
	  DstBlock		  "barrel_switcher"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "barrel_switcher"
	  SrcPort		  5
	  DstBlock		  "Delayb4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delayb4"
	  SrcPort		  1
	  DstBlock		  "Out4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "step_barrel_switcher"
      Ports		      [4, 4]
      Position		      [15, 303, 105, 417]
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Number of Inputs: (2^?)|Step Direction"
      MaskStyleString	      "edit,popup(Up|Down)"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "n_inputs=@1;step_dir=&2;"
      MaskInitialization      "step_barrel_switcher_mask;"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|Up"
      MaskTabNameString	      ","
      System {
	Name			"step_barrel_switcher"
	Location		[446, 193, 859, 535]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [15, 23, 45, 37]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [15, 98, 45, 112]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [15, 223, 45, 237]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [15, 303, 45, 317]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [2, 1]
	  Position		  [95, 85, 125, 120]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "n_inputs"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "off"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [95, 17, 125, 63]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bs"
	  Ports			  [4, 3]
	  Position		  [85, 197, 185, 393]
	  SourceBlock		  "reorder_library/barrel_switcher"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	  n_inputs		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [215, 23, 245, 37]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [215, 98, 245, 112]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [215, 223, 245, 237]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [215, 303, 245, 317]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bs"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "bs"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bs"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "bs"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "bs"
	  SrcPort		  2
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "bs"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "bs"
	  SrcPort		  3
	  DstBlock		  "Out2"
	  DstPort		  1
	}
      }
    }
    Annotation {
      Name		      "%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
"%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%\n%                                          "
"                                   %\n%   Center for Astronomy Signal Process"
"ing and Electronics Research           %\n%   http://seti.ssl.berkeley.edu/ca"
"sper/                                      %\n%   Copyright (C) 2006 Universi"
"ty of California, Berkeley                     %\n%                          "
"                                                   %\n%   This program is fre"
"e software; you can redistribute it and/or modify      %\n%   it under the te"
"rms of the GNU General Public License as published by      %\n%   the Free So"
"ftware Foundation; either version 2 of the License, or         %\n%   (at you"
"r option) any later version.                                       %\n%      "
"                                                                       %\n%  "
" This program is distributed in the hope that it will be useful,           %"
"\n%   but WITHOUT ANY WARRANTY; without even the implied warranty of         "
"   %\n%   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the      "
"       %\n%   GNU General Public License for more details.                   "
"           %\n%                                                              "
"               %\n%   You should have received a copy of the GNU General Publ"
"ic License along   %\n%   with this program; if not, write to the Free Softwa"
"re Foundation, Inc.,   %\n%   51 Franklin Street, Fifth Floor, Boston, MA 021"
"10-1301 USA.               %\n%                                              "
"                               %\n%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
"%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
      Position		      [11, 100]
      HorizontalAlignment     "left"
      FontName		      "Lucida Console"
      FontSize		      9
    }
  }
}
