#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 27 13:41:02 2019
# Process ID: 224
# Current directory: C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.runs/CPU_Idecode32_0_0_synth_1
# Command line: vivado.exe -log CPU_Idecode32_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_Idecode32_0_0.tcl
# Log file: C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.runs/CPU_Idecode32_0_0_synth_1/CPU_Idecode32_0_0.vds
# Journal file: C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.runs/CPU_Idecode32_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source CPU_Idecode32_0_0.tcl -notrace
Command: synth_design -top CPU_Idecode32_0_0 -part xc7a100tfgg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 403.594 ; gain = 103.418
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_Idecode32_0_0' [c:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/bd/CPU/ip/CPU_Idecode32_0_0/synth/CPU_Idecode32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Idecode32' [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/idecode32-1.v:4]
INFO: [Synth 8-256] done synthesizing module 'Idecode32' (1#1) [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/idecode32-1.v:4]
INFO: [Synth 8-256] done synthesizing module 'CPU_Idecode32_0_0' (2#1) [c:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/bd/CPU/ip/CPU_Idecode32_0_0/synth/CPU_Idecode32_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 455.871 ; gain = 155.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 455.871 ; gain = 155.695
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 791.496 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 791.496 ; gain = 491.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 791.496 ; gain = 491.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 791.496 ; gain = 491.320
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 791.496 ; gain = 491.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Idecode32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 791.496 ; gain = 491.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 800.711 ; gain = 500.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 801.672 ; gain = 501.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/register_reg[0][31] )
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][31]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][30]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][29]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][28]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][27]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][26]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][25]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][24]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][23]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][22]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][21]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][20]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][19]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][18]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][17]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][16]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][15]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][14]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][13]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][12]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][11]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][10]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][9]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][8]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][7]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][6]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][5]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][4]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][3]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][2]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][1]) is unused and will be removed from module CPU_Idecode32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/register_reg[0][0]) is unused and will be removed from module CPU_Idecode32_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 821.637 ; gain = 521.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 821.637 ; gain = 521.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 821.637 ; gain = 521.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 821.637 ; gain = 521.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 821.637 ; gain = 521.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 821.637 ; gain = 521.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 821.637 ; gain = 521.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     1|
|2     |LUT4  |     5|
|3     |LUT5  |   102|
|4     |LUT6  |   539|
|5     |MUXF7 |   256|
|6     |FDRE  |   992|
+------+------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |  1895|
|2     |  inst   |Idecode32 |  1894|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 821.637 ; gain = 521.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 821.637 ; gain = 185.836
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 821.637 ; gain = 521.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'CPU_Idecode32_0_0' is not ideal for floorplanning, since the cellview 'Idecode32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 828.684 ; gain = 538.039
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.runs/CPU_Idecode32_0_0_synth_1/CPU_Idecode32_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.runs/CPU_Idecode32_0_0_synth_1/CPU_Idecode32_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_Idecode32_0_0_utilization_synth.rpt -pb CPU_Idecode32_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 828.684 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 27 13:42:02 2019...
