set ::env(PROJECT_NAME) line_codes
set ::env(DESIGN_TOP) ami_enc
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/line_codes/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/line_codes/rtl/ami_enc.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
