

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Oct 28 22:17:19 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        FIR_AXI4
* Solution:       Solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.806|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|   20|   20|   20|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- FILTER_LOOP  |   18|   18|         2|          -|          -|     9|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    308|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        0|      -|     65|      6|
|Multiplexer      |        -|      -|      -|    435|
|Register         |        -|      -|    374|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    439|    749|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      1|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |coeff_U      |fir_coeff      |        0|   1|   1|    10|    1|     1|           10|
    |data_in_V_U  |fir_data_in_V  |        0|  64|   5|    10|   32|     1|          320|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |Total        |               |        0|  65|   6|    20|   33|     2|          330|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |acc_V_2_fu_226_p2                     |     +    |      0|  0|  39|          32|          32|
    |acc_V_fu_246_p2                       |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_215_p2                         |     +    |      0|  0|  13|           2|           4|
    |ap_block_state2_io                    |    and   |      0|  0|   2|           1|           1|
    |p_1_fu_240_p2                         |    and   |      0|  0|  32|          32|          32|
    |stream_in_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_2_fu_204_p2                       |   icmp   |      0|  0|   9|           4|           1|
    |ap_block_state1                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4                       |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_232_p3                         |  select  |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 308|         162|         148|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |data_in_V_address0              |  21|          4|    4|         16|
    |data_in_V_d0                    |  15|          3|   32|         96|
    |i_reg_165                       |   9|          2|    4|          8|
    |p_s_reg_153                     |   9|          2|   32|         64|
    |stream_in_TDATA_blk_n           |   9|          2|    1|          2|
    |stream_in_V_data_V_0_data_out   |   9|          2|   32|         64|
    |stream_in_V_data_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_dest_V_0_data_out   |   9|          2|    6|         12|
    |stream_in_V_dest_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_id_V_0_data_out     |   9|          2|    5|         10|
    |stream_in_V_id_V_0_state        |  15|          3|    2|          6|
    |stream_in_V_keep_V_0_data_out   |   9|          2|    4|          8|
    |stream_in_V_keep_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_last_V_0_data_out   |   9|          2|    1|          2|
    |stream_in_V_last_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_strb_V_0_data_out   |   9|          2|    4|          8|
    |stream_in_V_strb_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_user_V_0_data_out   |   9|          2|    2|          4|
    |stream_in_V_user_V_0_state      |  15|          3|    2|          6|
    |stream_out_TDATA_blk_n          |   9|          2|    1|          2|
    |stream_out_V_data_V_1_data_out  |   9|          2|   32|         64|
    |stream_out_V_data_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_dest_V_1_data_out  |   9|          2|    6|         12|
    |stream_out_V_dest_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_id_V_1_data_out    |   9|          2|    5|         10|
    |stream_out_V_id_V_1_state       |  15|          3|    2|          6|
    |stream_out_V_keep_V_1_data_out  |   9|          2|    4|          8|
    |stream_out_V_keep_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |stream_out_V_last_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_strb_V_1_data_out  |   9|          2|    4|          8|
    |stream_out_V_strb_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_user_V_1_data_out  |   9|          2|    2|          4|
    |stream_out_V_user_V_1_state     |  15|          3|    2|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 435|         90|  211|        493|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |i_1_reg_296                      |   4|   0|    4|          0|
    |i_reg_165                        |   4|   0|    4|          0|
    |p_s_reg_153                      |  32|   0|   32|          0|
    |stream_in_V_data_V_0_payload_A   |  32|   0|   32|          0|
    |stream_in_V_data_V_0_payload_B   |  32|   0|   32|          0|
    |stream_in_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_data_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_dest_V_0_payload_A   |   6|   0|    6|          0|
    |stream_in_V_dest_V_0_payload_B   |   6|   0|    6|          0|
    |stream_in_V_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_dest_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_id_V_0_payload_A     |   5|   0|    5|          0|
    |stream_in_V_id_V_0_payload_B     |   5|   0|    5|          0|
    |stream_in_V_id_V_0_sel_rd        |   1|   0|    1|          0|
    |stream_in_V_id_V_0_sel_wr        |   1|   0|    1|          0|
    |stream_in_V_id_V_0_state         |   2|   0|    2|          0|
    |stream_in_V_keep_V_0_payload_A   |   4|   0|    4|          0|
    |stream_in_V_keep_V_0_payload_B   |   4|   0|    4|          0|
    |stream_in_V_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_keep_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_last_V_0_payload_A   |   1|   0|    1|          0|
    |stream_in_V_last_V_0_payload_B   |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_last_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_strb_V_0_payload_A   |   4|   0|    4|          0|
    |stream_in_V_strb_V_0_payload_B   |   4|   0|    4|          0|
    |stream_in_V_strb_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_strb_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_strb_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_user_V_0_payload_A   |   2|   0|    2|          0|
    |stream_in_V_user_V_0_payload_B   |   2|   0|    2|          0|
    |stream_in_V_user_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_user_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_user_V_0_state       |   2|   0|    2|          0|
    |stream_out_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |stream_out_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |stream_out_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_dest_V_1_payload_A  |   6|   0|    6|          0|
    |stream_out_V_dest_V_1_payload_B  |   6|   0|    6|          0|
    |stream_out_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_dest_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_id_V_1_payload_A    |   5|   0|    5|          0|
    |stream_out_V_id_V_1_payload_B    |   5|   0|    5|          0|
    |stream_out_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |stream_out_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |stream_out_V_id_V_1_state        |   2|   0|    2|          0|
    |stream_out_V_keep_V_1_payload_A  |   4|   0|    4|          0|
    |stream_out_V_keep_V_1_payload_B  |   4|   0|    4|          0|
    |stream_out_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_keep_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |stream_out_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_last_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_strb_V_1_payload_A  |   4|   0|    4|          0|
    |stream_out_V_strb_V_1_payload_B  |   4|   0|    4|          0|
    |stream_out_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_strb_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_user_V_1_payload_A  |   2|   0|    2|          0|
    |stream_out_V_user_V_1_payload_B  |   2|   0|    2|          0|
    |stream_out_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_user_V_1_state      |   2|   0|    2|          0|
    |tmp_3_reg_291                    |   4|   0|   64|         60|
    |tmp_data_V_reg_252               |  32|   0|   32|          0|
    |tmp_dest_V_reg_283               |   6|   0|    6|          0|
    |tmp_id_V_reg_278                 |   5|   0|    5|          0|
    |tmp_keep_V_reg_258               |   4|   0|    4|          0|
    |tmp_last_V_reg_273               |   1|   0|    1|          0|
    |tmp_strb_V_reg_263               |   4|   0|    4|          0|
    |tmp_user_V_reg_268               |   2|   0|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 374|   0|  434|         60|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |         fir         | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |         fir         | return value |
|ap_start           |  in |    1| ap_ctrl_hs |         fir         | return value |
|ap_done            | out |    1| ap_ctrl_hs |         fir         | return value |
|ap_idle            | out |    1| ap_ctrl_hs |         fir         | return value |
|ap_ready           | out |    1| ap_ctrl_hs |         fir         | return value |
|stream_in_TDATA    |  in |   32|    axis    |  stream_in_V_data_V |    pointer   |
|stream_in_TVALID   |  in |    1|    axis    |  stream_in_V_dest_V |    pointer   |
|stream_in_TREADY   | out |    1|    axis    |  stream_in_V_dest_V |    pointer   |
|stream_in_TDEST    |  in |    6|    axis    |  stream_in_V_dest_V |    pointer   |
|stream_in_TKEEP    |  in |    4|    axis    |  stream_in_V_keep_V |    pointer   |
|stream_in_TSTRB    |  in |    4|    axis    |  stream_in_V_strb_V |    pointer   |
|stream_in_TUSER    |  in |    2|    axis    |  stream_in_V_user_V |    pointer   |
|stream_in_TLAST    |  in |    1|    axis    |  stream_in_V_last_V |    pointer   |
|stream_in_TID      |  in |    5|    axis    |   stream_in_V_id_V  |    pointer   |
|stream_out_TDATA   | out |   32|    axis    | stream_out_V_data_V |    pointer   |
|stream_out_TREADY  |  in |    1|    axis    | stream_out_V_data_V |    pointer   |
|stream_out_TVALID  | out |    1|    axis    | stream_out_V_dest_V |    pointer   |
|stream_out_TDEST   | out |    6|    axis    | stream_out_V_dest_V |    pointer   |
|stream_out_TKEEP   | out |    4|    axis    | stream_out_V_keep_V |    pointer   |
|stream_out_TSTRB   | out |    4|    axis    | stream_out_V_strb_V |    pointer   |
|stream_out_TUSER   | out |    2|    axis    | stream_out_V_user_V |    pointer   |
|stream_out_TLAST   | out |    1|    axis    | stream_out_V_last_V |    pointer   |
|stream_out_TID     | out |    5|    axis    |  stream_out_V_id_V  |    pointer   |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_2)
	4  / (tmp_2)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_in_V_data_V), !map !44"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_in_V_keep_V), !map !50"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_in_V_strb_V), !map !54"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %stream_in_V_user_V), !map !58"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_last_V), !map !62"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %stream_in_V_id_V), !map !66"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %stream_in_V_dest_V), !map !70"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_out_V_data_V), !map !74"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_out_V_keep_V), !map !78"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %stream_out_V_strb_V), !map !82"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %stream_out_V_user_V), !map !86"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_last_V), !map !90"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %stream_out_V_id_V), !map !94"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %stream_out_V_dest_V), !map !98"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i2* %stream_out_V_user_V, i1* %stream_out_V_last_V, i5* %stream_out_V_id_V, i6* %stream_out_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [FIR_AXI4/.settings/fir.cpp:6]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i2* %stream_in_V_user_V, i1* %stream_in_V_last_V, i5* %stream_in_V_id_V, i6* %stream_in_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [FIR_AXI4/.settings/fir.cpp:7]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i2* %stream_in_V_user_V, i1* %stream_in_V_last_V, i5* %stream_in_V_id_V, i6* %stream_in_V_dest_V)" [FIR_AXI4/.settings/fir.cpp:12]   --->   Operation 22 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 0" [FIR_AXI4/.settings/fir.cpp:12]   --->   Operation 23 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 1" [FIR_AXI4/.settings/fir.cpp:12]   --->   Operation 24 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 2" [FIR_AXI4/.settings/fir.cpp:12]   --->   Operation 25 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 3" [FIR_AXI4/.settings/fir.cpp:12]   --->   Operation 26 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 4" [FIR_AXI4/.settings/fir.cpp:12]   --->   Operation 27 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 5" [FIR_AXI4/.settings/fir.cpp:12]   --->   Operation 28 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 6" [FIR_AXI4/.settings/fir.cpp:12]   --->   Operation 29 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %0" [FIR_AXI4/.settings/fir.cpp:19]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.05>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_s = phi i32 [ 0, %codeRepl ], [ %acc_V, %1 ]"   --->   Operation 31 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i = phi i4 [ -7, %codeRepl ], [ %i_1, %1 ]"   --->   Operation 32 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.30ns)   --->   "%tmp_2 = icmp eq i4 %i, 0" [FIR_AXI4/.settings/fir.cpp:19]   --->   Operation 33 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 34 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %2, label %1" [FIR_AXI4/.settings/fir.cpp:19]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %i to i64" [FIR_AXI4/.settings/fir.cpp:21]   --->   Operation 36 'zext' 'tmp_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%i_1 = add i4 -1, %i" [FIR_AXI4/.settings/fir.cpp:21]   --->   Operation 37 'add' 'i_1' <Predicate = (!tmp_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_5 = zext i4 %i_1 to i64" [FIR_AXI4/.settings/fir.cpp:21]   --->   Operation 38 'zext' 'tmp_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_in_V_addr = getelementptr [10 x i32]* @data_in_V, i64 0, i64 %tmp_5" [FIR_AXI4/.settings/fir.cpp:21]   --->   Operation 39 'getelementptr' 'data_in_V_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%data_in_V_load = load i32* %data_in_V_addr, align 4" [FIR_AXI4/.settings/fir.cpp:21]   --->   Operation 40 'load' 'data_in_V_load' <Predicate = (!tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%coeff_addr = getelementptr [10 x i1]* @coeff, i64 0, i64 %tmp_3" [FIR_AXI4/.settings/fir.cpp:22]   --->   Operation 41 'getelementptr' 'coeff_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%coeff_load = load i1* %coeff_addr, align 1" [FIR_AXI4/.settings/fir.cpp:22]   --->   Operation 42 'load' 'coeff_load' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 10> <ROM>
ST_2 : Operation 43 [1/1] (2.32ns)   --->   "store i32 %tmp_data_V, i32* getelementptr inbounds ([10 x i32]* @data_in_V, i64 0, i64 0), align 16" [FIR_AXI4/.settings/fir.cpp:24]   --->   Operation 43 'store' <Predicate = (tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 44 [1/1] (2.55ns)   --->   "%acc_V_2 = add i32 %tmp_data_V, %p_s" [FIR_AXI4/.settings/fir.cpp:25]   --->   Operation 44 'add' 'acc_V_2' <Predicate = (tmp_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i2* %stream_out_V_user_V, i1* %stream_out_V_last_V, i5* %stream_out_V_id_V, i6* %stream_out_V_dest_V, i32 %acc_V_2, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [FIR_AXI4/.settings/fir.cpp:35]   --->   Operation 45 'write' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind" [FIR_AXI4/.settings/fir.cpp:20]   --->   Operation 46 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (2.32ns)   --->   "%data_in_V_load = load i32* %data_in_V_addr, align 4" [FIR_AXI4/.settings/fir.cpp:21]   --->   Operation 47 'load' 'data_in_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%data_in_V_addr_1 = getelementptr [10 x i32]* @data_in_V, i64 0, i64 %tmp_3" [FIR_AXI4/.settings/fir.cpp:21]   --->   Operation 48 'getelementptr' 'data_in_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.32ns)   --->   "store i32 %data_in_V_load, i32* %data_in_V_addr_1, align 4" [FIR_AXI4/.settings/fir.cpp:21]   --->   Operation 49 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%coeff_load = load i1* %coeff_addr, align 1" [FIR_AXI4/.settings/fir.cpp:22]   --->   Operation 50 'load' 'coeff_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 10> <ROM>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node acc_V)   --->   "%tmp = select i1 %coeff_load, i32 -1, i32 0" [FIR_AXI4/.settings/fir.cpp:22]   --->   Operation 51 'select' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node acc_V)   --->   "%p_1 = and i32 %data_in_V_load, %tmp" [FIR_AXI4/.settings/fir.cpp:22]   --->   Operation 52 'and' 'p_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (2.55ns) (out node of the LUT)   --->   "%acc_V = add i32 %p_s, %p_1" [FIR_AXI4/.settings/fir.cpp:22]   --->   Operation 53 'add' 'acc_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %0" [FIR_AXI4/.settings/fir.cpp:19]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i2* %stream_out_V_user_V, i1* %stream_out_V_last_V, i5* %stream_out_V_id_V, i6* %stream_out_V_dest_V, i32 %acc_V_2, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [FIR_AXI4/.settings/fir.cpp:35]   --->   Operation 55 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [FIR_AXI4/.settings/fir.cpp:36]   --->   Operation 56 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ coeff]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5       (specbitsmap      ) [ 00000]
StgValue_6       (specbitsmap      ) [ 00000]
StgValue_7       (specbitsmap      ) [ 00000]
StgValue_8       (specbitsmap      ) [ 00000]
StgValue_9       (specbitsmap      ) [ 00000]
StgValue_10      (specbitsmap      ) [ 00000]
StgValue_11      (specbitsmap      ) [ 00000]
StgValue_12      (specbitsmap      ) [ 00000]
StgValue_13      (specbitsmap      ) [ 00000]
StgValue_14      (specbitsmap      ) [ 00000]
StgValue_15      (specbitsmap      ) [ 00000]
StgValue_16      (specbitsmap      ) [ 00000]
StgValue_17      (specbitsmap      ) [ 00000]
StgValue_18      (specbitsmap      ) [ 00000]
StgValue_19      (spectopmodule    ) [ 00000]
StgValue_20      (specinterface    ) [ 00000]
StgValue_21      (specinterface    ) [ 00000]
empty            (read             ) [ 00000]
tmp_data_V       (extractvalue     ) [ 00110]
tmp_keep_V       (extractvalue     ) [ 00111]
tmp_strb_V       (extractvalue     ) [ 00111]
tmp_user_V       (extractvalue     ) [ 00111]
tmp_last_V       (extractvalue     ) [ 00111]
tmp_id_V         (extractvalue     ) [ 00111]
tmp_dest_V       (extractvalue     ) [ 00111]
StgValue_30      (br               ) [ 01110]
p_s              (phi              ) [ 00110]
i                (phi              ) [ 00100]
tmp_2            (icmp             ) [ 00110]
empty_2          (speclooptripcount) [ 00000]
StgValue_35      (br               ) [ 00000]
tmp_3            (zext             ) [ 00010]
i_1              (add              ) [ 01110]
tmp_5            (zext             ) [ 00000]
data_in_V_addr   (getelementptr    ) [ 00010]
coeff_addr       (getelementptr    ) [ 00010]
StgValue_43      (store            ) [ 00000]
acc_V_2          (add              ) [ 00001]
StgValue_46      (specloopname     ) [ 00000]
data_in_V_load   (load             ) [ 00000]
data_in_V_addr_1 (getelementptr    ) [ 00000]
StgValue_49      (store            ) [ 00000]
coeff_load       (load             ) [ 00000]
tmp              (select           ) [ 00000]
p_1              (and              ) [ 00000]
acc_V            (add              ) [ 01110]
StgValue_54      (br               ) [ 01110]
StgValue_55      (write            ) [ 00000]
StgValue_56      (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stream_out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="stream_out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="stream_out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_in_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="coeff">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="empty_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="54" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="0" index="3" bw="4" slack="0"/>
<pin id="79" dir="0" index="4" bw="2" slack="0"/>
<pin id="80" dir="0" index="5" bw="1" slack="0"/>
<pin id="81" dir="0" index="6" bw="5" slack="0"/>
<pin id="82" dir="0" index="7" bw="6" slack="0"/>
<pin id="83" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="0" index="3" bw="4" slack="0"/>
<pin id="97" dir="0" index="4" bw="2" slack="0"/>
<pin id="98" dir="0" index="5" bw="1" slack="0"/>
<pin id="99" dir="0" index="6" bw="5" slack="0"/>
<pin id="100" dir="0" index="7" bw="6" slack="0"/>
<pin id="101" dir="0" index="8" bw="32" slack="0"/>
<pin id="102" dir="0" index="9" bw="4" slack="1"/>
<pin id="103" dir="0" index="10" bw="4" slack="1"/>
<pin id="104" dir="0" index="11" bw="2" slack="1"/>
<pin id="105" dir="0" index="12" bw="1" slack="1"/>
<pin id="106" dir="0" index="13" bw="5" slack="1"/>
<pin id="107" dir="0" index="14" bw="6" slack="1"/>
<pin id="108" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_45/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="data_in_V_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_V_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_in_V_load/2 StgValue_43/2 StgValue_49/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="coeff_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_load/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="data_in_V_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="1"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_V_addr_1/3 "/>
</bind>
</comp>

<comp id="153" class="1005" name="p_s_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_s_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="32" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="i_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="1"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_data_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="54" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_keep_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="54" slack="0"/>
<pin id="182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_strb_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="54" slack="0"/>
<pin id="186" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_user_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="54" slack="0"/>
<pin id="190" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_last_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="54" slack="0"/>
<pin id="194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_id_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="54" slack="0"/>
<pin id="198" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_dest_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="54" slack="0"/>
<pin id="202" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_5_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="acc_V_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V_2/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="acc_V_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V/3 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_data_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_keep_V_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="1"/>
<pin id="260" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="263" class="1005" name="tmp_strb_V_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="1"/>
<pin id="265" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_user_V_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="1"/>
<pin id="270" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_last_V_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_id_V_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="1"/>
<pin id="280" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="283" class="1005" name="tmp_dest_V_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="1"/>
<pin id="285" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_3_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="296" class="1005" name="i_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="data_in_V_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="1"/>
<pin id="303" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_in_V_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="coeff_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="1"/>
<pin id="308" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="acc_V_2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="acc_V_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="50" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="74" pin=6"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="74" pin=7"/></net>

<net id="109"><net_src comp="66" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="92" pin=5"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="92" pin=6"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="92" pin=7"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="62" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="62" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="64" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="62" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="124" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="152"><net_src comp="144" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="52" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="74" pin="8"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="74" pin="8"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="74" pin="8"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="74" pin="8"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="74" pin="8"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="74" pin="8"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="74" pin="8"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="169" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="54" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="169" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="219"><net_src comp="60" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="169" pin="4"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="230"><net_src comp="157" pin="4"/><net_sink comp="226" pin=1"/></net>

<net id="231"><net_src comp="226" pin="2"/><net_sink comp="92" pin=8"/></net>

<net id="237"><net_src comp="137" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="72" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="124" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="232" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="153" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="176" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="261"><net_src comp="180" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="92" pin=9"/></net>

<net id="266"><net_src comp="184" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="92" pin=10"/></net>

<net id="271"><net_src comp="188" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="92" pin=11"/></net>

<net id="276"><net_src comp="192" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="92" pin=12"/></net>

<net id="281"><net_src comp="196" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="92" pin=13"/></net>

<net id="286"><net_src comp="200" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="92" pin=14"/></net>

<net id="294"><net_src comp="210" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="299"><net_src comp="215" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="304"><net_src comp="117" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="309"><net_src comp="130" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="314"><net_src comp="226" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="92" pin=8"/></net>

<net id="319"><net_src comp="246" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="157" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {4 }
	Port: stream_out_V_keep_V | {4 }
	Port: stream_out_V_strb_V | {4 }
	Port: stream_out_V_user_V | {4 }
	Port: stream_out_V_last_V | {4 }
	Port: stream_out_V_id_V | {4 }
	Port: stream_out_V_dest_V | {4 }
	Port: data_in_V | {2 3 }
 - Input state : 
	Port: fir : stream_in_V_data_V | {1 }
	Port: fir : stream_in_V_keep_V | {1 }
	Port: fir : stream_in_V_strb_V | {1 }
	Port: fir : stream_in_V_user_V | {1 }
	Port: fir : stream_in_V_last_V | {1 }
	Port: fir : stream_in_V_id_V | {1 }
	Port: fir : stream_in_V_dest_V | {1 }
	Port: fir : data_in_V | {2 3 }
	Port: fir : coeff | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp_2 : 1
		StgValue_35 : 2
		tmp_3 : 1
		i_1 : 1
		tmp_5 : 2
		data_in_V_addr : 3
		data_in_V_load : 4
		coeff_addr : 2
		coeff_load : 3
		acc_V_2 : 1
		StgValue_45 : 2
	State 3
		StgValue_49 : 1
		tmp : 1
		p_1 : 2
		acc_V : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |     i_1_fu_215    |    0    |    13   |
|    add   |   acc_V_2_fu_226  |    0    |    39   |
|          |    acc_V_fu_246   |    0    |    39   |
|----------|-------------------|---------|---------|
|  select  |     tmp_fu_232    |    0    |    32   |
|----------|-------------------|---------|---------|
|    and   |     p_1_fu_240    |    0    |    32   |
|----------|-------------------|---------|---------|
|   icmp   |    tmp_2_fu_204   |    0    |    9    |
|----------|-------------------|---------|---------|
|   read   |  empty_read_fu_74 |    0    |    0    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_92  |    0    |    0    |
|----------|-------------------|---------|---------|
|          | tmp_data_V_fu_176 |    0    |    0    |
|          | tmp_keep_V_fu_180 |    0    |    0    |
|          | tmp_strb_V_fu_184 |    0    |    0    |
|extractvalue| tmp_user_V_fu_188 |    0    |    0    |
|          | tmp_last_V_fu_192 |    0    |    0    |
|          |  tmp_id_V_fu_196  |    0    |    0    |
|          | tmp_dest_V_fu_200 |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |    tmp_3_fu_210   |    0    |    0    |
|          |    tmp_5_fu_221   |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   164   |
|----------|-------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|  coeff  |    0   |    1   |    1   |
|data_in_V|    0   |   64   |    5   |
+---------+--------+--------+--------+
|  Total  |    0   |   65   |    6   |
+---------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    acc_V_2_reg_311   |   32   |
|     acc_V_reg_316    |   32   |
|  coeff_addr_reg_306  |    4   |
|data_in_V_addr_reg_301|    4   |
|      i_1_reg_296     |    4   |
|       i_reg_165      |    4   |
|      p_s_reg_153     |   32   |
|     tmp_3_reg_291    |   64   |
|  tmp_data_V_reg_252  |   32   |
|  tmp_dest_V_reg_283  |    6   |
|   tmp_id_V_reg_278   |    5   |
|  tmp_keep_V_reg_258  |    4   |
|  tmp_last_V_reg_273  |    1   |
|  tmp_strb_V_reg_263  |    4   |
|  tmp_user_V_reg_268  |    2   |
+----------------------+--------+
|         Total        |   230  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_92  |  p8  |   2  |  32  |   64   ||    9    |
| grp_access_fu_124 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_124 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_137 |  p0  |   2  |   4  |    8   ||    9    |
|    p_s_reg_153    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   216  ||  8.9365 ||    57   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   164  |
|   Memory  |    0   |    -   |   65   |    6   |
|Multiplexer|    -   |    8   |    -   |   57   |
|  Register |    -   |    -   |   230  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   295  |   227  |
+-----------+--------+--------+--------+--------+
