INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab3/zad6_3/zad6_3.srcs/sim_1/new/gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab3/zad6_3/zad6_3.srcs/sim_1/new/load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab3/zad6_3/zad6_3.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab3/zad6_3/zad6_3.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab3/zad6_3/zad6_3.srcs/sim_1/new/write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module save_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab3/zad6_3/zad6_3.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab3/zad6_3/zad6_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
