
Qflow static timing analysis logfile appended on Tue Apr 1 14:35:06 IST 2025
Converting qrouter output to vesta delay format
Running rc2dly -r noc_top.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d noc_top.dly
Converting qrouter output to SPEF delay format
Running rc2dly -D : -r noc_top.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d noc_top.spef
Converting qrouter output to SDF delay format
Running rc2dly -r noc_top.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d noc_top.sdf
Running vesta static timing analysis with back-annotated extracted wire delays
vesta -c -d noc_top.dly --long noc_top.rtlnopwr.v /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Parsing module "noc_top"
Lib read /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
ERROR: Net FIFO_INST_0__fifo_inst_router_data_in_0_! not found in hash table
Verilog netlist read:  Processed 1963 lines.
