// Seed: 2454490269
module module_0;
  bit id_1;
  initial id_1 <= 1'b0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input wor id_6
);
  assign id_1 = id_5;
  assign id_4#(.id_5(-1'b0)) = 1'b0;
  parameter id_8 = 1;
  wire id_9, id_10;
  genvar id_11;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd15,
    parameter id_3 = 32'd70
) (
    id_1,
    _id_2,
    _id_3,
    id_4[-1-id_2 :-1'b0]
);
  inout logic [7:0] id_4;
  module_0 modCall_1 ();
  inout wire _id_3;
  inout wire _id_2;
  output wire id_1;
  tri0 [id_2  *  -1 : id_3] id_5, id_6[-1 : id_3], id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  wire id_14;
  wire id_15;
  localparam id_16 = (1);
  assign id_14 = !-1'h0;
  logic id_17[1 'd0 : id_2];
  ;
  wire [1 : -1] id_18;
  wire [~  -1 : -1] id_19, id_20, id_21;
  assign id_11 = 1;
  wire id_22, id_23, id_24;
  wire id_25;
  ;
  logic id_26;
  ;
  parameter id_27 = 1;
  wire id_28, id_29, id_30, id_31, id_32;
  assign id_4 = id_29;
  logic id_33;
  assign id_5  = 1'b0;
  assign id_11 = id_13;
endmodule
