  • Index
  • December 2023

VRNDSCALEPH — Round Packed FP16 Values to Include a Given Number of Fraction Bits

 Instruction En bit Mode Flag Support Instruction En bit Mode Flag Support 64/32 CPUID Feature Instruction En bit Mode Flag CPUID Feature Instruction En bit
Mode Flag Op/ 64/32 CPUID Feature Instruction En bit Mode Flag 64/32 CPUID Feature Instruction En bit Mode Flag CPUID Feature Instruction En bit Mode Flag Op   Support                                            Description
                                                                    / 64/32 CPUID Feature
                                                                                                                                                                        AVX512-FP16 Round packed FP16 values in xmm2/m128/m16bcst to a number of fraction bits
EVEX.128.NP.0F3A.W0 08 /r /ib VRNDSCALEPH xmm1{k1}{z}, xmm2/m128/m16bcst, imm8                                                                                A V/V     AVX512VL    specified by the imm8 field. Store the result in xmm1 subject to writemask
                                                                                                                                                                                    k1.
                                                                                                                                                                        AVX512-FP16 Round packed FP16 values in ymm2/m256/m16bcst to a number of fraction bits
EVEX.256.NP.0F3A.W0 08 /r /ib VRNDSCALEPH ymm1{k1}{z}, ymm2/m256/m16bcst, imm8                                                                                A V/V     AVX512VL    specified by the imm8 field. Store the result in ymm1 subject to writemask
                                                                                                                                                                                    k1.
                                                                                                                                                                                    Round packed FP16 values in zmm2/m512/m16bcst to a number of fraction bits
EVEX.512.NP.0F3A.W0 08 /r /ib VRNDSCALEPH zmm1{k1}{z}, zmm2/m512/m16bcst {sae}, imm8                                                                          A V/V     AVX512-FP16 specified by the imm8 field. Store the result in zmm1 subject to writemask
                                                                                                                                                                                    k1.

Instruction Operand Encoding ¶

Op/En Tuple   Operand 1      Operand 2    Operand 3 Operand 4
A     Full  ModRM:reg (w)  ModRM:r/m (r)  imm8 (r)  N/A

Description ¶

This instruction rounds the FP16 values in the source operand by the rounding mode specified in the immediate operand (see Table 5-32) and places the result in the destination operand. The destination operand is conditionally updated according to the
writemask.

The rounding process rounds the input to an integral value, plus number bits of fraction that are specified by imm8[7:4] (to be included in the result), and returns the result as an FP16 value.

Note that no overflow is induced while executing this instruction (although the source is scaled by the imm8[7:4] value).

The immediate operand also specifies control fields for the rounding operation. Three bit fields are defined and shown in Table 5-32, “Imm8 Controls for VRNDSCALEPH/VRNDSCALESH.” Bit 3 of the immediate byte controls the processor behavior for a precision
exception, bit 2 selects the source of rounding mode control, and bits 1:0 specify a non-sticky rounding-mode value.

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN.

The sign of the result of this instruction is preserved, including the sign of zero. Special cases are described in Table 5-33.

The formula of the operation on each data element for VRNDSCALEPH is

ROUND(x) = 2^−M *Round_to_INT(x * 2^M, round_ctrl),

round_ctrl = imm[3:0];

M=imm[7:4];

The operation of x * 2^M is computed as if the exponent range is unlimited (i.e., no overflow ever occurs).

If this instruction encoding’s SPE bit (bit 3) in the immediate operand is 1, VRNDSCALEPH can set MXCSR.UE without MXCSR.PE.

EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

Imm8 Bits                                              Description
imm8[7:4] Number of fixed points to preserve.
imm8[3]   Suppress Precision Exception (SPE) 0b00: Implies use of MXCSR exception mask. 0b01: Implies suppress.
imm8[2]   Round Select (RS) 0b00: Implies use of imm8[1:0]. 0b01: Implies use of MXCSR.
imm8[1:0] Round Control Override: 0b00: Round nearest even. 0b01: Round down. 0b10: Round up. 0b11: Truncate.


Table 5-32. Imm8 Controls for VRNDSCALEPH/VRNDSCALESH

Input Value      Returned Value
Src1 = ±∞    Src1
Src1 = ±NaN  Src1 converted to QNaN
Src1 = ±0    Src1


Table 5-33. VRNDSCALEPH/VRNDSCALESH Special Cases

