MODULE main
VAR
  cc1_q: array 1..4 of {token};
  cc1_qn: 0..4;
  cc2_q: array 1..4 of {token};
  cc2_qn: 0..4;
  cc3_q: array 1..4 of {token};
  cc3_qn: 0..4;
  cc4_q: array 1..4 of {token};
  cc4_qn: 0..4;
  cq1: array 1..4 of {token};
  cq1n: 0..4;
  cq2: array 1..4 of {token};
  cq2n: 0..4;
  cq3: array 1..4 of {token};
  cq3n: 0..4;
  cq4: array 1..4 of {token};
  cq4n: 0..4;
  cx1: array 1..2 of {token};
  cx1n: 0..2;
  cx2: array 1..2 of {token};
  cx2n: 0..2;
  cx3: array 1..2 of {token};
  cx3n: 0..2;
  cx4: array 1..2 of {token};
  cx4n: 0..2;
  iq1: array 1..4 of {req};
  iq1n: 0..4;
  iq2: array 1..4 of {rsp};
  iq2n: 0..4;
  iq3: array 1..4 of {rsp};
  iq3n: 0..4;
  iq4: array 1..4 of {req};
  iq4n: 0..4;
  dx1: array 1..2 of {none, rsp, req};
  dx1n: 0..2;
  dx2: array 1..2 of {none, rsp, req};
  dx2n: 0..2;
  t: {T1, T2, T3, T4, T5, T6, T7, T8, T9, T10, T11, T12, T13, T14, T15, T16, T17, T18};

INVAR t = T1 -> cq1n != 0;
INVAR t = T1 -> dx1n != 2;

INVAR t = T2 -> dx1n != 0;
INVAR t = T2 -> iq1n != 4;
INVAR t = T2 -> dx1[2] = req;

INVAR t = T3 -> dx1n != 0;
INVAR t = T3 -> iq2n != 4;
INVAR t = T3 -> dx1[2] = rsp;

INVAR t = T4 -> cc2_qn != 0;
INVAR t = T4 -> iq2n != 0;

INVAR t = T5 -> cc2_qn != 4;
INVAR t = T5 -> cx2n != 2;

INVAR t = T6 -> cx2n != 0;
INVAR t = T6 -> cq2n != 4;

INVAR t = T7 -> cc1_qn != 0;
INVAR t = T7 -> cq3n != 0;
INVAR t = T7 -> iq1n != 0;
INVAR t = T7 -> dx2n != 2;

INVAR t = T8 -> cc1_qn != 4;
INVAR t = T8 -> cx1n != 2;

INVAR t = T9 -> cx1n != 0;
INVAR t = T9 -> cq1n != 4;

INVAR t = T10 -> dx2n != 0;
INVAR t = T10 -> iq4n != 4;
INVAR t = T10 -> dx2[2] = req;

INVAR t = T11 -> dx2n != 0;
INVAR t = T11 -> iq3n != 4;
INVAR t = T11 -> dx2[2] = rsp;

INVAR t = T12 -> cq4n != 0;
INVAR t = T12 -> dx2n != 2;

INVAR t = T13 -> cx4n != 0;
INVAR t = T13 -> cq4n != 4;

INVAR t = T14 -> cc4_qn != 4;
INVAR t = T14 -> cx4n != 2;

INVAR t = T15 -> cx3n != 0;
INVAR t = T15 -> cq3n != 4;

INVAR t = T16 -> cc3_qn != 4;
INVAR t = T16 -> cx3n != 2;

INVAR t = T17 -> cc3_qn != 0;
INVAR t = T17 -> iq3n != 0;

INVAR t = T18 -> cc4_qn != 0;
INVAR t = T18 -> cq2n != 0;
INVAR t = T18 -> iq4n != 0;
INVAR t = T18 -> dx1n != 2;

ASSIGN
  init(cc1_qn) := 0;
  init(cc2_qn) := 0;
  init(cc3_qn) := 0;
  init(cc4_qn) := 0;
  init(cq1n) := 0;
  init(cq2n) := 0;
  init(cq3n) := 0;
  init(cq4n) := 0;
  init(cx1n) := 0;
  init(cx2n) := 0;
  init(cx3n) := 0;
  init(cx4n) := 0;
  init(iq1n) := 0;
  init(iq2n) := 0;
  init(iq3n) := 0;
  init(iq4n) := 0;
  init(dx1n) := 0;
  init(dx2n) := 0;

  next(cc1_qn) :=
    case
      (t = T7 & cc1_qn > 0): cc1_qn - 1;
      (t = T8 & cc1_qn < 4): cc1_qn + 1;
      TRUE: cc1_qn;
    esac;

  next(cc2_qn) :=
    case
      (t = T4 & cc2_qn > 0): cc2_qn - 1;
      (t = T5 & cc2_qn < 4): cc2_qn + 1;
      TRUE: cc2_qn;
    esac;

  next(cc3_qn) :=
    case
      (t = T16 & cc3_qn < 4): cc3_qn + 1;
      (t = T17 & cc3_qn > 0): cc3_qn - 1;
      TRUE: cc3_qn;
    esac;

  next(cc4_qn) :=
    case
      (t = T14 & cc4_qn < 4): cc4_qn + 1;
      (t = T18 & cc4_qn > 0): cc4_qn - 1;
      TRUE: cc4_qn;
    esac;

  next(cq1n) :=
    case
      (t = T1 & cq1n > 0): cq1n - 1;
      (t = T9 & cq1n < 4): cq1n + 1;
      TRUE: cq1n;
    esac;

  next(cq2n) :=
    case
      (t = T6 & cq2n < 4): cq2n + 1;
      (t = T18 & cq2n > 0): cq2n - 1;
      TRUE: cq2n;
    esac;

  next(cq3n) :=
    case
      (t = T7 & cq3n > 0): cq3n - 1;
      (t = T15 & cq3n < 4): cq3n + 1;
      TRUE: cq3n;
    esac;

  next(cq4n) :=
    case
      (t = T12 & cq4n > 0): cq4n - 1;
      (t = T13 & cq4n < 4): cq4n + 1;
      TRUE: cq4n;
    esac;

  next(cx1n) :=
    case
      (t = T8 & cx1n < 2): cx1n + 1;
      (t = T9 & cx1n > 0): cx1n - 1;
      TRUE: cx1n;
    esac;

  next(cx2n) :=
    case
      (t = T5 & cx2n < 2): cx2n + 1;
      (t = T6 & cx2n > 0): cx2n - 1;
      TRUE: cx2n;
    esac;

  next(cx3n) :=
    case
      (t = T15 & cx3n > 0): cx3n - 1;
      (t = T16 & cx3n < 2): cx3n + 1;
      TRUE: cx3n;
    esac;

  next(cx4n) :=
    case
      (t = T13 & cx4n > 0): cx4n - 1;
      (t = T14 & cx4n < 2): cx4n + 1;
      TRUE: cx4n;
    esac;

  next(iq1n) :=
    case
      (t = T2 & iq1n < 4): iq1n + 1;
      (t = T7 & iq1n > 0): iq1n - 1;
      TRUE: iq1n;
    esac;

  next(iq2n) :=
    case
      (t = T3 & iq2n < 4): iq2n + 1;
      (t = T4 & iq2n > 0): iq2n - 1;
      TRUE: iq2n;
    esac;

  next(iq3n) :=
    case
      (t = T11 & iq3n < 4): iq3n + 1;
      (t = T17 & iq3n > 0): iq3n - 1;
      TRUE: iq3n;
    esac;

  next(iq4n) :=
    case
      (t = T10 & iq4n < 4): iq4n + 1;
      (t = T18 & iq4n > 0): iq4n - 1;
      TRUE: iq4n;
    esac;

  next(dx1n) :=
    case
      (t = T1 & dx1n < 2): dx1n + 1;
      (t = T2 & dx1n > 0): dx1n - 1;
      (t = T3 & dx1n > 0): dx1n - 1;
      (t = T18 & dx1n < 2): dx1n + 1;
      TRUE: dx1n;
    esac;

  next(dx2n) :=
    case
      (t = T7 & dx2n < 2): dx2n + 1;
      (t = T10 & dx2n > 0): dx2n - 1;
      (t = T11 & dx2n > 0): dx2n - 1;
      (t = T12 & dx2n < 2): dx2n + 1;
      TRUE: dx2n;
    esac;

  init(dx1[1]) := none;
  next(dx1[1]) :=
    case
      (t = T1 & dx1n = 1): req;
      t = T2: none;
      t = T3: none;
      (t = T18 & dx1n = 1): rsp;
      TRUE: dx1[1];
    esac;

  init(dx1[2]) := none;
  next(dx1[2]) :=
    case
      (t = T1 & dx1n = 0): req;
      t = T2: dx1[1];
      t = T3: dx1[1];
      (t = T18 & dx1n = 0): rsp;
      TRUE: dx1[2];
    esac;

  init(dx2[1]) := none;
  next(dx2[1]) :=
    case
      (t = T7 & dx2n = 1): rsp;
      t = T10: none;
      t = T11: none;
      (t = T12 & dx2n = 1): req;
      TRUE: dx2[1];
    esac;

  init(dx2[2]) := none;
  next(dx2[2]) :=
    case
      (t = T7 & dx2n = 0): rsp;
      t = T10: dx2[1];
      t = T11: dx2[1];
      (t = T12 & dx2n = 0): req;
      TRUE: dx2[2];
    esac;


LTLSPEC G !(iq2n = 2 & cc2_qn = 1 & cq2n = 0 & cx2n = 0)
INVARSPEC !(iq2n = 2 & cc2_qn = 1 & cq2n = 0 & cx2n = 0)
LTLSPEC G !(iq2n = 2 & cc2_qn = 2 & cq2n = 0 & cx2n = 0)
INVARSPEC !(iq2n = 2 & cc2_qn = 2 & cq2n = 0 & cx2n = 0)

