// Seed: 3740767834
module module_0 (
    output tri  id_0,
    input  tri  id_1,
    input  wor  id_2,
    output tri0 id_3,
    output tri  id_4
);
  generate
    if (-1) begin : LABEL_0
      assign id_0 = id_1;
    end
  endgenerate
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input wand id_2,
    output wire id_3,
    input tri0 id_4,
    output tri1 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    output supply1 id_9,
    input supply1 id_10,
    input wand id_11,
    output wire id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_1,
      id_9,
      id_5
  );
  assign id_3 = -1 == 1 ? id_1 : id_11;
endmodule
