-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/standard.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_1164.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mgc_qsim.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_bit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/numeric_std.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/std_logic_textio.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_attr.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_misc.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_arit.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_sign.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/syn_unsi.vhd
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/ispfpga/vhdl_packages/synattr.vhd
-- Analyzing Verilog file 'C:/lscc/radiant/2023.2/cae_library/synthesis/verilog/iCE40UP.v' (VERI-1482)
-- Analyzing VHDL file 'C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/lscc/radiant/2023.2/cae_library/synthesis/vhdl/iCE40UP.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_Dual_SPI.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_Dual_SPI.vhd
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(145): ERROR: 'fifo' is not compiled in library 'work' (VHDL-1240)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd(200): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_RHD64.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(136): ERROR: cannot read from 'out' object 'o_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(160): ERROR: cannot read from 'out' object 'o_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd(192): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(197): ERROR: cannot read from 'out' object 'o_rx_count'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(196): ERROR: cannot read from 'out' object 'o_rx_dv'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd(208): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/SPI_Master_CS.vhd' is ignored due to errors (VHDL-1482)
-- Analyzing VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_Headstage.vhd' (VHDL-1481)
-- Analyzing VHDL file C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_Headstage.vhd
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_Headstage.vhd(236): ERROR: cannot read from 'out' object 'o_stm32_tx_ready'; use 'buffer' or 'inout' instead (VHDL-1033)
C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_Headstage.vhd(311): ERROR: unit 'rtl' is ignored due to previous errors (VHDL-1284)
-- VHDL file 'C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA_Controller/hdl/Controller_Headstage.vhd' is ignored due to errors (VHDL-1482)
