#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8d74c03520 .scope module, "PIPO_Shift_Register" "PIPO_Shift_Register" 2 81;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /INPUT 1 "load"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "clear"
    .port_info 4 /OUTPUT 4 "out"
o0x10b721008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8d74c06840_0 .net "clear", 0 0, o0x10b721008;  0 drivers
o0x10b721038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8d74c1cc10_0 .net "clock", 0 0, o0x10b721038;  0 drivers
o0x10b721068 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7f8d74c1ccb0_0 .net "in", 3 0, o0x10b721068;  0 drivers
o0x10b721098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8d74c1cd50_0 .net "load", 0 0, o0x10b721098;  0 drivers
v0x7f8d74c1cdf0_0 .var "out", 3 0;
E_0x7f8d74c05790/0 .event negedge, v0x7f8d74c06840_0;
E_0x7f8d74c05790/1 .event posedge, v0x7f8d74c1cc10_0;
E_0x7f8d74c05790 .event/or E_0x7f8d74c05790/0, E_0x7f8d74c05790/1;
S_0x7f8d74c04d70 .scope module, "PISO_Shift_Register" "PISO_Shift_Register" 2 57;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /INPUT 1 "load"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "clear"
    .port_info 4 /OUTPUT 1 "out"
o0x10b7211e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8d74c1cf60_0 .net "clear", 0 0, o0x10b7211e8;  0 drivers
o0x10b721218 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8d74c1d010_0 .net "clock", 0 0, o0x10b721218;  0 drivers
o0x10b721248 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7f8d74c1d0b0_0 .net "in", 3 0, o0x10b721248;  0 drivers
o0x10b721278 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8d74c1d170_0 .net "load", 0 0, o0x10b721278;  0 drivers
v0x7f8d74c1d210_0 .net "out", 0 0, L_0x7f8d74c1db30;  1 drivers
v0x7f8d74c1d2f0_0 .var "reg4", 3 0;
E_0x7f8d74c05530/0 .event negedge, v0x7f8d74c1cf60_0;
E_0x7f8d74c05530/1 .event posedge, v0x7f8d74c1d010_0;
E_0x7f8d74c05530 .event/or E_0x7f8d74c05530/0, E_0x7f8d74c05530/1;
L_0x7f8d74c1db30 .part v0x7f8d74c1d2f0_0, 3, 1;
S_0x7f8d74c06620 .scope module, "SIPO_Shift_Register" "SIPO_Shift_Register" 2 35;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "clear"
    .port_info 3 /OUTPUT 4 "out"
o0x10b7213f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8d74c1d420_0 .net "clear", 0 0, o0x10b7213f8;  0 drivers
o0x10b721428 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8d74c1d4d0_0 .net "clock", 0 0, o0x10b721428;  0 drivers
o0x10b721458 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8d74c1d570_0 .net "in", 0 0, o0x10b721458;  0 drivers
v0x7f8d74c1d620_0 .var "out", 3 0;
E_0x7f8d74c05450/0 .event negedge, v0x7f8d74c1d420_0;
E_0x7f8d74c05450/1 .event posedge, v0x7f8d74c1d4d0_0;
E_0x7f8d74c05450 .event/or E_0x7f8d74c05450/0, E_0x7f8d74c05450/1;
S_0x7f8d74c08490 .scope module, "SISO_Shift_Register" "SISO_Shift_Register" 2 9;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "clear"
    .port_info 3 /OUTPUT 1 "out"
o0x10b721578 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8d74c1d780_0 .net "clear", 0 0, o0x10b721578;  0 drivers
o0x10b7215a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8d74c1d830_0 .net "clock", 0 0, o0x10b7215a8;  0 drivers
o0x10b7215d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8d74c1d8d0_0 .net "in", 0 0, o0x10b7215d8;  0 drivers
v0x7f8d74c1d960_0 .net "out", 0 0, L_0x7f8d74c1dbf0;  1 drivers
v0x7f8d74c1da00_0 .var "reg4", 3 0;
E_0x7f8d74c1d730/0 .event negedge, v0x7f8d74c1d780_0;
E_0x7f8d74c1d730/1 .event posedge, v0x7f8d74c1d830_0;
E_0x7f8d74c1d730 .event/or E_0x7f8d74c1d730/0, E_0x7f8d74c1d730/1;
L_0x7f8d74c1dbf0 .part v0x7f8d74c1da00_0, 3, 1;
    .scope S_0x7f8d74c03520;
T_0 ;
    %wait E_0x7f8d74c05790;
    %load/vec4 v0x7f8d74c06840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8d74c1cdf0_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f8d74c1cd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x7f8d74c1ccb0_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x7f8d74c1cdf0_0;
    %parti/s 3, 0, 2;
    %concati/vec4 0, 0, 1;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x7f8d74c1cdf0_0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8d74c04d70;
T_1 ;
    %wait E_0x7f8d74c05530;
    %load/vec4 v0x7f8d74c1cf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8d74c1d2f0_0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f8d74c1d170_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x7f8d74c1d0b0_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x7f8d74c1d2f0_0;
    %parti/s 3, 0, 2;
    %concati/vec4 0, 0, 1;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0x7f8d74c1d2f0_0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8d74c06620;
T_2 ;
    %wait E_0x7f8d74c05450;
    %load/vec4 v0x7f8d74c1d420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8d74c1d620_0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8d74c1d620_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8d74c1d620_0, 4, 5;
    %load/vec4 v0x7f8d74c1d570_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8d74c1d620_0, 4, 5;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8d74c08490;
T_3 ;
    %wait E_0x7f8d74c1d730;
    %load/vec4 v0x7f8d74c1d780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8d74c1da00_0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f8d74c1d8d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8d74c1da00_0, 4, 5;
    %load/vec4 v0x7f8d74c1da00_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8d74c1da00_0, 4, 5;
    %load/vec4 v0x7f8d74c1da00_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8d74c1da00_0, 4, 5;
    %load/vec4 v0x7f8d74c1da00_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f8d74c1da00_0, 4, 5;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "shift_reg.v";
