INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:09:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 buffer24/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.720ns period=7.440ns})
  Destination:            buffer8/dataReg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.720ns period=7.440ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.440ns  (clk rise@7.440ns - clk rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 1.492ns (21.873%)  route 5.329ns (78.127%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.923 - 7.440 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1373, unset)         0.508     0.508    buffer24/clk
    SLICE_X19Y139        FDRE                                         r  buffer24/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y139        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer24/outputValid_reg/Q
                         net (fo=13, routed)          0.353     1.077    control_merge0/tehb/control/buffer24_outs_valid
    SLICE_X19Y139        LUT5 (Prop_lut5_I0_O)        0.043     1.120 f  control_merge0/tehb/control/n_ready_INST_0_i_2/O
                         net (fo=11, routed)          0.304     1.424    control_merge0/tehb/control/n_ready_INST_0_i_2_n_0
    SLICE_X19Y139        LUT4 (Prop_lut4_I1_O)        0.043     1.467 r  control_merge0/tehb/control/n_ready_INST_0_i_1/O
                         net (fo=68, routed)          0.551     2.018    control_merge0/tehb/control/transmitValue_reg_3
    SLICE_X18Y143        LUT6 (Prop_lut6_I0_O)        0.043     2.061 r  control_merge0/tehb/control/outs[26]_i_1/O
                         net (fo=3, routed)           0.424     2.484    cmpi0/D[26]
    SLICE_X15Y143        LUT4 (Prop_lut4_I0_O)        0.043     2.527 r  cmpi0/feature_loadEn_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.527    cmpi0/feature_loadEn_INST_0_i_12_n_0
    SLICE_X15Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     2.784 r  cmpi0/feature_loadEn_INST_0_i_3/CO[3]
                         net (fo=75, routed)          0.375     3.159    init0/control/result[0]
    SLICE_X13Y144        LUT5 (Prop_lut5_I2_O)        0.043     3.202 r  init0/control/start_ready_INST_0_i_13/O
                         net (fo=42, routed)          0.115     3.317    init0/control/dataReg_reg[0]
    SLICE_X13Y144        LUT5 (Prop_lut5_I0_O)        0.043     3.360 r  init0/control/transmitValue_i_6__2/O
                         net (fo=26, routed)          0.490     3.849    cmpi1/p_2_in
    SLICE_X9Y139         LUT6 (Prop_lut6_I4_O)        0.043     3.892 r  cmpi1/i__i_31/O
                         net (fo=1, routed)           0.349     4.241    cmpi1/i__i_31_n_0
    SLICE_X9Y141         LUT6 (Prop_lut6_I5_O)        0.043     4.284 r  cmpi1/i__i_21/O
                         net (fo=1, routed)           0.000     4.284    cmpi1/i__i_21_n_0
    SLICE_X9Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.471 r  cmpi1/i__i_14/CO[3]
                         net (fo=1, routed)           0.000     4.471    cmpi1/i__i_14_n_0
    SLICE_X9Y142         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.578 r  cmpi1/i__i_9/CO[2]
                         net (fo=12, routed)          0.506     5.084    buffer11/result[0]
    SLICE_X9Y152         LUT6 (Prop_lut6_I1_O)        0.123     5.207 f  buffer11/transmitValue_i_8__1/O
                         net (fo=1, routed)           0.180     5.387    buffer52/fifo/transmitValue_i_2__19_0
    SLICE_X9Y152         LUT6 (Prop_lut6_I1_O)        0.043     5.430 f  buffer52/fifo/transmitValue_i_4__3/O
                         net (fo=3, routed)           0.285     5.715    buffer34/fifo/transmitValue_reg_1
    SLICE_X13Y151        LUT6 (Prop_lut6_I2_O)        0.043     5.758 f  buffer34/fifo/transmitValue_i_2__19/O
                         net (fo=3, routed)           0.314     6.071    buffer34/fifo/buffer34_outs_ready
    SLICE_X14Y151        LUT3 (Prop_lut3_I1_O)        0.043     6.114 f  buffer34/fifo/fullReg_i_14/O
                         net (fo=1, routed)           0.313     6.427    fork6/control/generateBlocks[0].regblock/fullReg_i_4_0
    SLICE_X14Y148        LUT6 (Prop_lut6_I1_O)        0.043     6.470 f  fork6/control/generateBlocks[0].regblock/fullReg_i_10/O
                         net (fo=1, routed)           0.308     6.778    fork6/control/generateBlocks[0].regblock/fullReg_i_10_n_0
    SLICE_X17Y147        LUT6 (Prop_lut6_I4_O)        0.043     6.821 f  fork6/control/generateBlocks[0].regblock/fullReg_i_4/O
                         net (fo=23, routed)          0.209     7.031    control_merge0/tehb/control/cmpi0_result_ready
    SLICE_X14Y146        LUT6 (Prop_lut6_I2_O)        0.043     7.074 r  control_merge0/tehb/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.256     7.329    buffer8/E[0]
    SLICE_X14Y144        FDRE                                         r  buffer8/dataReg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.440     7.440 r  
                                                      0.000     7.440 r  clk (IN)
                         net (fo=1373, unset)         0.483     7.923    buffer8/clk
    SLICE_X14Y144        FDRE                                         r  buffer8/dataReg_reg[14]/C
                         clock pessimism              0.000     7.923    
                         clock uncertainty           -0.035     7.887    
    SLICE_X14Y144        FDRE (Setup_fdre_C_CE)      -0.169     7.718    buffer8/dataReg_reg[14]
  -------------------------------------------------------------------
                         required time                          7.718    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  0.389    




