

================================================================
== Vitis HLS Report for 'k3mm_Pipeline_lp4_lp5'
================================================================
* Date:           Mon Dec  2 12:52:52 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4357|     4357|  43.570 us|  43.570 us|  4357|  4357|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp4_lp5  |     4355|     4355|       261|          1|          1|  4096|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 261


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 261
* Pipeline : 1
  Pipeline-0 : II = 1, D = 261, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/k3mm.c:10]   --->   Operation 264 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/k3mm.c:10]   --->   Operation 265 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%indvar_flatten28 = alloca i32 1"   --->   Operation 266 'alloca' 'indvar_flatten28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten28"   --->   Operation 267 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 268 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 0, i7 %i" [src/k3mm.c:10]   --->   Operation 268 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 269 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 0, i7 %j" [src/k3mm.c:10]   --->   Operation 269 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lp6"   --->   Operation 270 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%indvar_flatten28_load = load i13 %indvar_flatten28" [src/k3mm.c:40]   --->   Operation 271 'load' 'indvar_flatten28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.82ns)   --->   "%icmp_ln40 = icmp_eq  i13 %indvar_flatten28_load, i13 4096" [src/k3mm.c:40]   --->   Operation 272 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.82ns)   --->   "%add_ln40_1 = add i13 %indvar_flatten28_load, i13 1" [src/k3mm.c:40]   --->   Operation 273 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc108, void %lp9.preheader.exitStub" [src/k3mm.c:40]   --->   Operation 274 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/k3mm.c:41]   --->   Operation 275 'load' 'j_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/k3mm.c:40]   --->   Operation 276 'load' 'i_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.77ns)   --->   "%add_ln40 = add i7 %i_load, i7 1" [src/k3mm.c:40]   --->   Operation 277 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.77ns)   --->   "%icmp_ln41 = icmp_eq  i7 %j_load, i7 64" [src/k3mm.c:41]   --->   Operation 278 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.36ns)   --->   "%select_ln10 = select i1 %icmp_ln41, i7 0, i7 %j_load" [src/k3mm.c:10]   --->   Operation 279 'select' 'select_ln10' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.36ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i7 %add_ln40, i7 %i_load" [src/k3mm.c:40]   --->   Operation 280 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %select_ln40" [src/k3mm.c:40]   --->   Operation 281 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i7 %select_ln40" [src/k3mm.c:10]   --->   Operation 282 'trunc' 'trunc_ln10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%buff_C_addr = getelementptr i32 %buff_C, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 283 'getelementptr' 'buff_C_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 284 [2/2] (1.23ns)   --->   "%buff_C_load = load i6 %buff_C_addr" [src/k3mm.c:43]   --->   Operation 284 'load' 'buff_C_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i7 %select_ln10" [src/k3mm.c:41]   --->   Operation 285 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i7 %select_ln10" [src/k3mm.c:41]   --->   Operation 286 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%lshr_ln10_3 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln10, i32 2, i32 5" [src/k3mm.c:10]   --->   Operation 287 'partselect' 'lshr_ln10_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%buff_D_addr = getelementptr i32 %buff_D, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 288 'getelementptr' 'buff_D_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 289 [2/2] (1.23ns)   --->   "%buff_D_load = load i6 %buff_D_addr" [src/k3mm.c:43]   --->   Operation 289 'load' 'buff_D_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 290 [1/1] (0.74ns)   --->   "%switch_ln43 = switch i6 %trunc_ln10, void %arrayidx1008.case.63, i6 0, void %arrayidx1008.case.0, i6 1, void %arrayidx1008.case.1, i6 2, void %arrayidx1008.case.2, i6 3, void %arrayidx1008.case.3, i6 4, void %arrayidx1008.case.4, i6 5, void %arrayidx1008.case.5, i6 6, void %arrayidx1008.case.6, i6 7, void %arrayidx1008.case.7, i6 8, void %arrayidx1008.case.8, i6 9, void %arrayidx1008.case.9, i6 10, void %arrayidx1008.case.10, i6 11, void %arrayidx1008.case.11, i6 12, void %arrayidx1008.case.12, i6 13, void %arrayidx1008.case.13, i6 14, void %arrayidx1008.case.14, i6 15, void %arrayidx1008.case.15, i6 16, void %arrayidx1008.case.16, i6 17, void %arrayidx1008.case.17, i6 18, void %arrayidx1008.case.18, i6 19, void %arrayidx1008.case.19, i6 20, void %arrayidx1008.case.20, i6 21, void %arrayidx1008.case.21, i6 22, void %arrayidx1008.case.22, i6 23, void %arrayidx1008.case.23, i6 24, void %arrayidx1008.case.24, i6 25, void %arrayidx1008.case.25, i6 26, void %arrayidx1008.case.26, i6 27, void %arrayidx1008.case.27, i6 28, void %arrayidx1008.case.28, i6 29, void %arrayidx1008.case.29, i6 30, void %arrayidx1008.case.30, i6 31, void %arrayidx1008.case.31, i6 32, void %arrayidx1008.case.32, i6 33, void %arrayidx1008.case.33, i6 34, void %arrayidx1008.case.34, i6 35, void %arrayidx1008.case.35, i6 36, void %arrayidx1008.case.36, i6 37, void %arrayidx1008.case.37, i6 38, void %arrayidx1008.case.38, i6 39, void %arrayidx1008.case.39, i6 40, void %arrayidx1008.case.40, i6 41, void %arrayidx1008.case.41, i6 42, void %arrayidx1008.case.42, i6 43, void %arrayidx1008.case.43, i6 44, void %arrayidx1008.case.44, i6 45, void %arrayidx1008.case.45, i6 46, void %arrayidx1008.case.46, i6 47, void %arrayidx1008.case.47, i6 48, void %arrayidx1008.case.48, i6 49, void %arrayidx1008.case.49, i6 50, void %arrayidx1008.case.50, i6 51, void %arrayidx1008.case.51, i6 52, void %arrayidx1008.case.52, i6 53, void %arrayidx1008.case.53, i6 54, void %arrayidx1008.case.54, i6 55, void %arrayidx1008.case.55, i6 56, void %arrayidx1008.case.56, i6 57, void %arrayidx1008.case.57, i6 58, void %arrayidx1008.case.58, i6 59, void %arrayidx1008.case.59, i6 60, void %arrayidx1008.case.60, i6 61, void %arrayidx1008.case.61, i6 62, void %arrayidx1008.case.62" [src/k3mm.c:43]   --->   Operation 290 'switch' 'switch_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.74>
ST_1 : Operation 291 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.31037, i2 0, void %arrayidx1008.case.01034, i2 1, void %arrayidx1008.case.11035, i2 2, void %arrayidx1008.case.21036" [src/k3mm.c:43]   --->   Operation 291 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 62)> <Delay = 0.73>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 292 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 62)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.31031, i2 0, void %arrayidx1008.case.01028, i2 1, void %arrayidx1008.case.11029, i2 2, void %arrayidx1008.case.21030" [src/k3mm.c:43]   --->   Operation 293 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 61)> <Delay = 0.73>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 294 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 61)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.31025, i2 0, void %arrayidx1008.case.01022, i2 1, void %arrayidx1008.case.11023, i2 2, void %arrayidx1008.case.21024" [src/k3mm.c:43]   --->   Operation 295 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 60)> <Delay = 0.73>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 296 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 60)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.31019, i2 0, void %arrayidx1008.case.01016, i2 1, void %arrayidx1008.case.11017, i2 2, void %arrayidx1008.case.21018" [src/k3mm.c:43]   --->   Operation 297 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 59)> <Delay = 0.73>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 298 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 59)> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.31013, i2 0, void %arrayidx1008.case.01010, i2 1, void %arrayidx1008.case.11011, i2 2, void %arrayidx1008.case.21012" [src/k3mm.c:43]   --->   Operation 299 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 58)> <Delay = 0.73>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 300 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 58)> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.31007, i2 0, void %arrayidx1008.case.01004, i2 1, void %arrayidx1008.case.11005, i2 2, void %arrayidx1008.case.21006" [src/k3mm.c:43]   --->   Operation 301 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 57)> <Delay = 0.73>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 302 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 57)> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.31001, i2 0, void %arrayidx1008.case.0998, i2 1, void %arrayidx1008.case.1999, i2 2, void %arrayidx1008.case.21000" [src/k3mm.c:43]   --->   Operation 303 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 56)> <Delay = 0.73>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 304 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 56)> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3995, i2 0, void %arrayidx1008.case.0992, i2 1, void %arrayidx1008.case.1993, i2 2, void %arrayidx1008.case.2994" [src/k3mm.c:43]   --->   Operation 305 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 55)> <Delay = 0.73>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 306 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 55)> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3989, i2 0, void %arrayidx1008.case.0986, i2 1, void %arrayidx1008.case.1987, i2 2, void %arrayidx1008.case.2988" [src/k3mm.c:43]   --->   Operation 307 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 54)> <Delay = 0.73>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 308 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 54)> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3983, i2 0, void %arrayidx1008.case.0980, i2 1, void %arrayidx1008.case.1981, i2 2, void %arrayidx1008.case.2982" [src/k3mm.c:43]   --->   Operation 309 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 53)> <Delay = 0.73>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 310 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 53)> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3977, i2 0, void %arrayidx1008.case.0974, i2 1, void %arrayidx1008.case.1975, i2 2, void %arrayidx1008.case.2976" [src/k3mm.c:43]   --->   Operation 311 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 52)> <Delay = 0.73>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 312 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 52)> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3971, i2 0, void %arrayidx1008.case.0968, i2 1, void %arrayidx1008.case.1969, i2 2, void %arrayidx1008.case.2970" [src/k3mm.c:43]   --->   Operation 313 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 51)> <Delay = 0.73>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 314 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 51)> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3965, i2 0, void %arrayidx1008.case.0962, i2 1, void %arrayidx1008.case.1963, i2 2, void %arrayidx1008.case.2964" [src/k3mm.c:43]   --->   Operation 315 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 50)> <Delay = 0.73>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 316 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 50)> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3959, i2 0, void %arrayidx1008.case.0956, i2 1, void %arrayidx1008.case.1957, i2 2, void %arrayidx1008.case.2958" [src/k3mm.c:43]   --->   Operation 317 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 49)> <Delay = 0.73>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 318 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 49)> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3953, i2 0, void %arrayidx1008.case.0950, i2 1, void %arrayidx1008.case.1951, i2 2, void %arrayidx1008.case.2952" [src/k3mm.c:43]   --->   Operation 319 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 48)> <Delay = 0.73>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 320 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 48)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3947, i2 0, void %arrayidx1008.case.0944, i2 1, void %arrayidx1008.case.1945, i2 2, void %arrayidx1008.case.2946" [src/k3mm.c:43]   --->   Operation 321 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 47)> <Delay = 0.73>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 322 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 47)> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3941, i2 0, void %arrayidx1008.case.0938, i2 1, void %arrayidx1008.case.1939, i2 2, void %arrayidx1008.case.2940" [src/k3mm.c:43]   --->   Operation 323 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 46)> <Delay = 0.73>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 324 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 46)> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3935, i2 0, void %arrayidx1008.case.0932, i2 1, void %arrayidx1008.case.1933, i2 2, void %arrayidx1008.case.2934" [src/k3mm.c:43]   --->   Operation 325 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 45)> <Delay = 0.73>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 326 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 45)> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3929, i2 0, void %arrayidx1008.case.0926, i2 1, void %arrayidx1008.case.1927, i2 2, void %arrayidx1008.case.2928" [src/k3mm.c:43]   --->   Operation 327 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 44)> <Delay = 0.73>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 328 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 44)> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3923, i2 0, void %arrayidx1008.case.0920, i2 1, void %arrayidx1008.case.1921, i2 2, void %arrayidx1008.case.2922" [src/k3mm.c:43]   --->   Operation 329 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 43)> <Delay = 0.73>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 330 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 43)> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3917, i2 0, void %arrayidx1008.case.0914, i2 1, void %arrayidx1008.case.1915, i2 2, void %arrayidx1008.case.2916" [src/k3mm.c:43]   --->   Operation 331 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 42)> <Delay = 0.73>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 332 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 42)> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3911, i2 0, void %arrayidx1008.case.0908, i2 1, void %arrayidx1008.case.1909, i2 2, void %arrayidx1008.case.2910" [src/k3mm.c:43]   --->   Operation 333 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 41)> <Delay = 0.73>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 334 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 41)> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3905, i2 0, void %arrayidx1008.case.0902, i2 1, void %arrayidx1008.case.1903, i2 2, void %arrayidx1008.case.2904" [src/k3mm.c:43]   --->   Operation 335 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 40)> <Delay = 0.73>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 336 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 40)> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3899, i2 0, void %arrayidx1008.case.0896, i2 1, void %arrayidx1008.case.1897, i2 2, void %arrayidx1008.case.2898" [src/k3mm.c:43]   --->   Operation 337 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 39)> <Delay = 0.73>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 338 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 39)> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3893, i2 0, void %arrayidx1008.case.0890, i2 1, void %arrayidx1008.case.1891, i2 2, void %arrayidx1008.case.2892" [src/k3mm.c:43]   --->   Operation 339 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 38)> <Delay = 0.73>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 340 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 38)> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3887, i2 0, void %arrayidx1008.case.0884, i2 1, void %arrayidx1008.case.1885, i2 2, void %arrayidx1008.case.2886" [src/k3mm.c:43]   --->   Operation 341 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 37)> <Delay = 0.73>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 342 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 37)> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3881, i2 0, void %arrayidx1008.case.0878, i2 1, void %arrayidx1008.case.1879, i2 2, void %arrayidx1008.case.2880" [src/k3mm.c:43]   --->   Operation 343 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 36)> <Delay = 0.73>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 344 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 36)> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3875, i2 0, void %arrayidx1008.case.0872, i2 1, void %arrayidx1008.case.1873, i2 2, void %arrayidx1008.case.2874" [src/k3mm.c:43]   --->   Operation 345 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 35)> <Delay = 0.73>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 346 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 35)> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3869, i2 0, void %arrayidx1008.case.0866, i2 1, void %arrayidx1008.case.1867, i2 2, void %arrayidx1008.case.2868" [src/k3mm.c:43]   --->   Operation 347 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 34)> <Delay = 0.73>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 348 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 34)> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3863, i2 0, void %arrayidx1008.case.0860, i2 1, void %arrayidx1008.case.1861, i2 2, void %arrayidx1008.case.2862" [src/k3mm.c:43]   --->   Operation 349 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 33)> <Delay = 0.73>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 350 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 33)> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3857, i2 0, void %arrayidx1008.case.0854, i2 1, void %arrayidx1008.case.1855, i2 2, void %arrayidx1008.case.2856" [src/k3mm.c:43]   --->   Operation 351 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 32)> <Delay = 0.73>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 352 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 32)> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3851, i2 0, void %arrayidx1008.case.0848, i2 1, void %arrayidx1008.case.1849, i2 2, void %arrayidx1008.case.2850" [src/k3mm.c:43]   --->   Operation 353 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 31)> <Delay = 0.73>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 354 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 31)> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3845, i2 0, void %arrayidx1008.case.0842, i2 1, void %arrayidx1008.case.1843, i2 2, void %arrayidx1008.case.2844" [src/k3mm.c:43]   --->   Operation 355 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 30)> <Delay = 0.73>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 356 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 30)> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3839, i2 0, void %arrayidx1008.case.0836, i2 1, void %arrayidx1008.case.1837, i2 2, void %arrayidx1008.case.2838" [src/k3mm.c:43]   --->   Operation 357 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 29)> <Delay = 0.73>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 358 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 29)> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3833, i2 0, void %arrayidx1008.case.0830, i2 1, void %arrayidx1008.case.1831, i2 2, void %arrayidx1008.case.2832" [src/k3mm.c:43]   --->   Operation 359 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 28)> <Delay = 0.73>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 360 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 28)> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3827, i2 0, void %arrayidx1008.case.0824, i2 1, void %arrayidx1008.case.1825, i2 2, void %arrayidx1008.case.2826" [src/k3mm.c:43]   --->   Operation 361 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 27)> <Delay = 0.73>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 362 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 27)> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3821, i2 0, void %arrayidx1008.case.0818, i2 1, void %arrayidx1008.case.1819, i2 2, void %arrayidx1008.case.2820" [src/k3mm.c:43]   --->   Operation 363 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 26)> <Delay = 0.73>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 364 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 26)> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3815, i2 0, void %arrayidx1008.case.0812, i2 1, void %arrayidx1008.case.1813, i2 2, void %arrayidx1008.case.2814" [src/k3mm.c:43]   --->   Operation 365 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 25)> <Delay = 0.73>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 366 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 25)> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3809, i2 0, void %arrayidx1008.case.0806, i2 1, void %arrayidx1008.case.1807, i2 2, void %arrayidx1008.case.2808" [src/k3mm.c:43]   --->   Operation 367 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 24)> <Delay = 0.73>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 368 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 24)> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3803, i2 0, void %arrayidx1008.case.0800, i2 1, void %arrayidx1008.case.1801, i2 2, void %arrayidx1008.case.2802" [src/k3mm.c:43]   --->   Operation 369 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 23)> <Delay = 0.73>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 370 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 23)> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3797, i2 0, void %arrayidx1008.case.0794, i2 1, void %arrayidx1008.case.1795, i2 2, void %arrayidx1008.case.2796" [src/k3mm.c:43]   --->   Operation 371 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 22)> <Delay = 0.73>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 372 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 22)> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3791, i2 0, void %arrayidx1008.case.0788, i2 1, void %arrayidx1008.case.1789, i2 2, void %arrayidx1008.case.2790" [src/k3mm.c:43]   --->   Operation 373 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 21)> <Delay = 0.73>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 374 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 21)> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3785, i2 0, void %arrayidx1008.case.0782, i2 1, void %arrayidx1008.case.1783, i2 2, void %arrayidx1008.case.2784" [src/k3mm.c:43]   --->   Operation 375 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 20)> <Delay = 0.73>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 376 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 20)> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3779, i2 0, void %arrayidx1008.case.0776, i2 1, void %arrayidx1008.case.1777, i2 2, void %arrayidx1008.case.2778" [src/k3mm.c:43]   --->   Operation 377 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 19)> <Delay = 0.73>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 378 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 19)> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3773, i2 0, void %arrayidx1008.case.0770, i2 1, void %arrayidx1008.case.1771, i2 2, void %arrayidx1008.case.2772" [src/k3mm.c:43]   --->   Operation 379 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 18)> <Delay = 0.73>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 380 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 18)> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3767, i2 0, void %arrayidx1008.case.0764, i2 1, void %arrayidx1008.case.1765, i2 2, void %arrayidx1008.case.2766" [src/k3mm.c:43]   --->   Operation 381 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 17)> <Delay = 0.73>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 382 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 17)> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3761, i2 0, void %arrayidx1008.case.0758, i2 1, void %arrayidx1008.case.1759, i2 2, void %arrayidx1008.case.2760" [src/k3mm.c:43]   --->   Operation 383 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 16)> <Delay = 0.73>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 384 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 16)> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3755, i2 0, void %arrayidx1008.case.0752, i2 1, void %arrayidx1008.case.1753, i2 2, void %arrayidx1008.case.2754" [src/k3mm.c:43]   --->   Operation 385 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 15)> <Delay = 0.73>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 386 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 15)> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3749, i2 0, void %arrayidx1008.case.0746, i2 1, void %arrayidx1008.case.1747, i2 2, void %arrayidx1008.case.2748" [src/k3mm.c:43]   --->   Operation 387 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 14)> <Delay = 0.73>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 388 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 14)> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3743, i2 0, void %arrayidx1008.case.0740, i2 1, void %arrayidx1008.case.1741, i2 2, void %arrayidx1008.case.2742" [src/k3mm.c:43]   --->   Operation 389 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 13)> <Delay = 0.73>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 390 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 13)> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3737, i2 0, void %arrayidx1008.case.0734, i2 1, void %arrayidx1008.case.1735, i2 2, void %arrayidx1008.case.2736" [src/k3mm.c:43]   --->   Operation 391 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 12)> <Delay = 0.73>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 392 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 12)> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3731, i2 0, void %arrayidx1008.case.0728, i2 1, void %arrayidx1008.case.1729, i2 2, void %arrayidx1008.case.2730" [src/k3mm.c:43]   --->   Operation 393 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 11)> <Delay = 0.73>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 394 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 11)> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3725, i2 0, void %arrayidx1008.case.0722, i2 1, void %arrayidx1008.case.1723, i2 2, void %arrayidx1008.case.2724" [src/k3mm.c:43]   --->   Operation 395 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 10)> <Delay = 0.73>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 396 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 10)> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3719, i2 0, void %arrayidx1008.case.0716, i2 1, void %arrayidx1008.case.1717, i2 2, void %arrayidx1008.case.2718" [src/k3mm.c:43]   --->   Operation 397 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 9)> <Delay = 0.73>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 398 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 9)> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3713, i2 0, void %arrayidx1008.case.0710, i2 1, void %arrayidx1008.case.1711, i2 2, void %arrayidx1008.case.2712" [src/k3mm.c:43]   --->   Operation 399 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 8)> <Delay = 0.73>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 400 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 8)> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3707, i2 0, void %arrayidx1008.case.0704, i2 1, void %arrayidx1008.case.1705, i2 2, void %arrayidx1008.case.2706" [src/k3mm.c:43]   --->   Operation 401 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 7)> <Delay = 0.73>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 402 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 7)> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3701, i2 0, void %arrayidx1008.case.0698, i2 1, void %arrayidx1008.case.1699, i2 2, void %arrayidx1008.case.2700" [src/k3mm.c:43]   --->   Operation 403 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 6)> <Delay = 0.73>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 404 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 6)> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3695, i2 0, void %arrayidx1008.case.0692, i2 1, void %arrayidx1008.case.1693, i2 2, void %arrayidx1008.case.2694" [src/k3mm.c:43]   --->   Operation 405 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 5)> <Delay = 0.73>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 406 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 5)> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3689, i2 0, void %arrayidx1008.case.0686, i2 1, void %arrayidx1008.case.1687, i2 2, void %arrayidx1008.case.2688" [src/k3mm.c:43]   --->   Operation 407 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 4)> <Delay = 0.73>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 408 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 4)> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3683, i2 0, void %arrayidx1008.case.0680, i2 1, void %arrayidx1008.case.1681, i2 2, void %arrayidx1008.case.2682" [src/k3mm.c:43]   --->   Operation 409 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 3)> <Delay = 0.73>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 410 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 3)> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3677, i2 0, void %arrayidx1008.case.0674, i2 1, void %arrayidx1008.case.1675, i2 2, void %arrayidx1008.case.2676" [src/k3mm.c:43]   --->   Operation 411 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 2)> <Delay = 0.73>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 412 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 2)> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3671, i2 0, void %arrayidx1008.case.0668, i2 1, void %arrayidx1008.case.1669, i2 2, void %arrayidx1008.case.2670" [src/k3mm.c:43]   --->   Operation 413 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 1)> <Delay = 0.73>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 414 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 1)> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.3665, i2 0, void %arrayidx1008.case.0662, i2 1, void %arrayidx1008.case.1663, i2 2, void %arrayidx1008.case.2664" [src/k3mm.c:43]   --->   Operation 415 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 0)> <Delay = 0.73>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 416 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 0)> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.73ns)   --->   "%switch_ln43 = switch i2 %trunc_ln41, void %arrayidx1008.case.31043, i2 0, void %arrayidx1008.case.01040, i2 1, void %arrayidx1008.case.11041, i2 2, void %arrayidx1008.case.21042" [src/k3mm.c:43]   --->   Operation 417 'switch' 'switch_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 63)> <Delay = 0.73>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit" [src/k3mm.c:43]   --->   Operation 418 'br' 'br_ln43' <Predicate = (!icmp_ln40 & trunc_ln10 == 63)> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.77ns)   --->   "%add_ln41 = add i7 %select_ln10, i7 1" [src/k3mm.c:41]   --->   Operation 419 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.42ns)   --->   "%store_ln40 = store i13 %add_ln40_1, i13 %indvar_flatten28" [src/k3mm.c:40]   --->   Operation 420 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_1 : Operation 421 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 %select_ln40, i7 %i" [src/k3mm.c:10]   --->   Operation 421 'store' 'store_ln10' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_1 : Operation 422 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 %add_ln41, i7 %j" [src/k3mm.c:10]   --->   Operation 422 'store' 'store_ln10' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln41 = br void %lp6" [src/k3mm.c:41]   --->   Operation 423 'br' 'br_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 424 [1/2] (1.23ns)   --->   "%buff_C_load = load i6 %buff_C_addr" [src/k3mm.c:43]   --->   Operation 424 'load' 'buff_C_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 425 [1/2] (1.23ns)   --->   "%buff_D_load = load i6 %buff_D_addr" [src/k3mm.c:43]   --->   Operation 425 'load' 'buff_D_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 426 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_C_load, i32 %buff_D_load" [src/k3mm.c:43]   --->   Operation 426 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i4 %lshr_ln10_3" [src/k3mm.c:10]   --->   Operation 427 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%tmp2_addr = getelementptr i32 %tmp2, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 428 'getelementptr' 'tmp2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%tmp2_1_addr = getelementptr i32 %tmp2_1, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 429 'getelementptr' 'tmp2_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%tmp2_2_addr = getelementptr i32 %tmp2_2, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 430 'getelementptr' 'tmp2_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%tmp2_3_addr = getelementptr i32 %tmp2_3, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 431 'getelementptr' 'tmp2_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%tmp2_4_addr = getelementptr i32 %tmp2_4, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 432 'getelementptr' 'tmp2_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%tmp2_5_addr = getelementptr i32 %tmp2_5, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 433 'getelementptr' 'tmp2_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%tmp2_6_addr = getelementptr i32 %tmp2_6, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 434 'getelementptr' 'tmp2_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%tmp2_7_addr = getelementptr i32 %tmp2_7, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 435 'getelementptr' 'tmp2_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%tmp2_8_addr = getelementptr i32 %tmp2_8, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 436 'getelementptr' 'tmp2_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%tmp2_9_addr = getelementptr i32 %tmp2_9, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 437 'getelementptr' 'tmp2_9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%tmp2_10_addr = getelementptr i32 %tmp2_10, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 438 'getelementptr' 'tmp2_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%tmp2_11_addr = getelementptr i32 %tmp2_11, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 439 'getelementptr' 'tmp2_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%tmp2_12_addr = getelementptr i32 %tmp2_12, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 440 'getelementptr' 'tmp2_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%tmp2_13_addr = getelementptr i32 %tmp2_13, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 441 'getelementptr' 'tmp2_13_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%tmp2_14_addr = getelementptr i32 %tmp2_14, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 442 'getelementptr' 'tmp2_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%tmp2_15_addr = getelementptr i32 %tmp2_15, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 443 'getelementptr' 'tmp2_15_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%tmp2_16_addr = getelementptr i32 %tmp2_16, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 444 'getelementptr' 'tmp2_16_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%tmp2_17_addr = getelementptr i32 %tmp2_17, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 445 'getelementptr' 'tmp2_17_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%tmp2_18_addr = getelementptr i32 %tmp2_18, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 446 'getelementptr' 'tmp2_18_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%tmp2_19_addr = getelementptr i32 %tmp2_19, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 447 'getelementptr' 'tmp2_19_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%tmp2_20_addr = getelementptr i32 %tmp2_20, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 448 'getelementptr' 'tmp2_20_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%tmp2_21_addr = getelementptr i32 %tmp2_21, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 449 'getelementptr' 'tmp2_21_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%tmp2_22_addr = getelementptr i32 %tmp2_22, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 450 'getelementptr' 'tmp2_22_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%tmp2_23_addr = getelementptr i32 %tmp2_23, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 451 'getelementptr' 'tmp2_23_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%tmp2_24_addr = getelementptr i32 %tmp2_24, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 452 'getelementptr' 'tmp2_24_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%tmp2_25_addr = getelementptr i32 %tmp2_25, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 453 'getelementptr' 'tmp2_25_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%tmp2_26_addr = getelementptr i32 %tmp2_26, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 454 'getelementptr' 'tmp2_26_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%tmp2_27_addr = getelementptr i32 %tmp2_27, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 455 'getelementptr' 'tmp2_27_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%tmp2_28_addr = getelementptr i32 %tmp2_28, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 456 'getelementptr' 'tmp2_28_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%tmp2_29_addr = getelementptr i32 %tmp2_29, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 457 'getelementptr' 'tmp2_29_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%tmp2_30_addr = getelementptr i32 %tmp2_30, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 458 'getelementptr' 'tmp2_30_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%tmp2_31_addr = getelementptr i32 %tmp2_31, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 459 'getelementptr' 'tmp2_31_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%tmp2_32_addr = getelementptr i32 %tmp2_32, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 460 'getelementptr' 'tmp2_32_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%tmp2_33_addr = getelementptr i32 %tmp2_33, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 461 'getelementptr' 'tmp2_33_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%tmp2_34_addr = getelementptr i32 %tmp2_34, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 462 'getelementptr' 'tmp2_34_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%tmp2_35_addr = getelementptr i32 %tmp2_35, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 463 'getelementptr' 'tmp2_35_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%tmp2_36_addr = getelementptr i32 %tmp2_36, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 464 'getelementptr' 'tmp2_36_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%tmp2_37_addr = getelementptr i32 %tmp2_37, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 465 'getelementptr' 'tmp2_37_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%tmp2_38_addr = getelementptr i32 %tmp2_38, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 466 'getelementptr' 'tmp2_38_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%tmp2_39_addr = getelementptr i32 %tmp2_39, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 467 'getelementptr' 'tmp2_39_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%tmp2_40_addr = getelementptr i32 %tmp2_40, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 468 'getelementptr' 'tmp2_40_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%tmp2_41_addr = getelementptr i32 %tmp2_41, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 469 'getelementptr' 'tmp2_41_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%tmp2_42_addr = getelementptr i32 %tmp2_42, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 470 'getelementptr' 'tmp2_42_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%tmp2_43_addr = getelementptr i32 %tmp2_43, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 471 'getelementptr' 'tmp2_43_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%tmp2_44_addr = getelementptr i32 %tmp2_44, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 472 'getelementptr' 'tmp2_44_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%tmp2_45_addr = getelementptr i32 %tmp2_45, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 473 'getelementptr' 'tmp2_45_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%tmp2_46_addr = getelementptr i32 %tmp2_46, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 474 'getelementptr' 'tmp2_46_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%tmp2_47_addr = getelementptr i32 %tmp2_47, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 475 'getelementptr' 'tmp2_47_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%tmp2_48_addr = getelementptr i32 %tmp2_48, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 476 'getelementptr' 'tmp2_48_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%tmp2_49_addr = getelementptr i32 %tmp2_49, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 477 'getelementptr' 'tmp2_49_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%tmp2_50_addr = getelementptr i32 %tmp2_50, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 478 'getelementptr' 'tmp2_50_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%tmp2_51_addr = getelementptr i32 %tmp2_51, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 479 'getelementptr' 'tmp2_51_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%tmp2_52_addr = getelementptr i32 %tmp2_52, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 480 'getelementptr' 'tmp2_52_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%tmp2_53_addr = getelementptr i32 %tmp2_53, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 481 'getelementptr' 'tmp2_53_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%tmp2_54_addr = getelementptr i32 %tmp2_54, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 482 'getelementptr' 'tmp2_54_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%tmp2_55_addr = getelementptr i32 %tmp2_55, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 483 'getelementptr' 'tmp2_55_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%tmp2_56_addr = getelementptr i32 %tmp2_56, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 484 'getelementptr' 'tmp2_56_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%tmp2_57_addr = getelementptr i32 %tmp2_57, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 485 'getelementptr' 'tmp2_57_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%tmp2_58_addr = getelementptr i32 %tmp2_58, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 486 'getelementptr' 'tmp2_58_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%tmp2_59_addr = getelementptr i32 %tmp2_59, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 487 'getelementptr' 'tmp2_59_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%tmp2_60_addr = getelementptr i32 %tmp2_60, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 488 'getelementptr' 'tmp2_60_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%tmp2_61_addr = getelementptr i32 %tmp2_61, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 489 'getelementptr' 'tmp2_61_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%tmp2_62_addr = getelementptr i32 %tmp2_62, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 490 'getelementptr' 'tmp2_62_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%tmp2_63_addr = getelementptr i32 %tmp2_63, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 491 'getelementptr' 'tmp2_63_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%tmp2_64_addr = getelementptr i32 %tmp2_64, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 492 'getelementptr' 'tmp2_64_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%tmp2_65_addr = getelementptr i32 %tmp2_65, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 493 'getelementptr' 'tmp2_65_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%tmp2_66_addr = getelementptr i32 %tmp2_66, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 494 'getelementptr' 'tmp2_66_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 495 [1/1] (0.00ns)   --->   "%tmp2_67_addr = getelementptr i32 %tmp2_67, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 495 'getelementptr' 'tmp2_67_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%tmp2_68_addr = getelementptr i32 %tmp2_68, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 496 'getelementptr' 'tmp2_68_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%tmp2_69_addr = getelementptr i32 %tmp2_69, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 497 'getelementptr' 'tmp2_69_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%tmp2_70_addr = getelementptr i32 %tmp2_70, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 498 'getelementptr' 'tmp2_70_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%tmp2_71_addr = getelementptr i32 %tmp2_71, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 499 'getelementptr' 'tmp2_71_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%tmp2_72_addr = getelementptr i32 %tmp2_72, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 500 'getelementptr' 'tmp2_72_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%tmp2_73_addr = getelementptr i32 %tmp2_73, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 501 'getelementptr' 'tmp2_73_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%tmp2_74_addr = getelementptr i32 %tmp2_74, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 502 'getelementptr' 'tmp2_74_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%tmp2_75_addr = getelementptr i32 %tmp2_75, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 503 'getelementptr' 'tmp2_75_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%tmp2_76_addr = getelementptr i32 %tmp2_76, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 504 'getelementptr' 'tmp2_76_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%tmp2_77_addr = getelementptr i32 %tmp2_77, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 505 'getelementptr' 'tmp2_77_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%tmp2_78_addr = getelementptr i32 %tmp2_78, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 506 'getelementptr' 'tmp2_78_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%tmp2_79_addr = getelementptr i32 %tmp2_79, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 507 'getelementptr' 'tmp2_79_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%tmp2_80_addr = getelementptr i32 %tmp2_80, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 508 'getelementptr' 'tmp2_80_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "%tmp2_81_addr = getelementptr i32 %tmp2_81, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 509 'getelementptr' 'tmp2_81_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%tmp2_82_addr = getelementptr i32 %tmp2_82, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 510 'getelementptr' 'tmp2_82_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%tmp2_83_addr = getelementptr i32 %tmp2_83, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 511 'getelementptr' 'tmp2_83_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.00ns)   --->   "%tmp2_84_addr = getelementptr i32 %tmp2_84, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 512 'getelementptr' 'tmp2_84_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%tmp2_85_addr = getelementptr i32 %tmp2_85, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 513 'getelementptr' 'tmp2_85_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%tmp2_86_addr = getelementptr i32 %tmp2_86, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 514 'getelementptr' 'tmp2_86_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%tmp2_87_addr = getelementptr i32 %tmp2_87, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 515 'getelementptr' 'tmp2_87_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%tmp2_88_addr = getelementptr i32 %tmp2_88, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 516 'getelementptr' 'tmp2_88_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "%tmp2_89_addr = getelementptr i32 %tmp2_89, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 517 'getelementptr' 'tmp2_89_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%tmp2_90_addr = getelementptr i32 %tmp2_90, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 518 'getelementptr' 'tmp2_90_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%tmp2_91_addr = getelementptr i32 %tmp2_91, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 519 'getelementptr' 'tmp2_91_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%tmp2_92_addr = getelementptr i32 %tmp2_92, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 520 'getelementptr' 'tmp2_92_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "%tmp2_93_addr = getelementptr i32 %tmp2_93, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 521 'getelementptr' 'tmp2_93_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%tmp2_94_addr = getelementptr i32 %tmp2_94, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 522 'getelementptr' 'tmp2_94_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%tmp2_95_addr = getelementptr i32 %tmp2_95, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 523 'getelementptr' 'tmp2_95_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%tmp2_96_addr = getelementptr i32 %tmp2_96, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 524 'getelementptr' 'tmp2_96_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%tmp2_97_addr = getelementptr i32 %tmp2_97, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 525 'getelementptr' 'tmp2_97_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%tmp2_98_addr = getelementptr i32 %tmp2_98, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 526 'getelementptr' 'tmp2_98_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%tmp2_99_addr = getelementptr i32 %tmp2_99, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 527 'getelementptr' 'tmp2_99_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%tmp2_100_addr = getelementptr i32 %tmp2_100, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 528 'getelementptr' 'tmp2_100_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%tmp2_101_addr = getelementptr i32 %tmp2_101, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 529 'getelementptr' 'tmp2_101_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 530 [1/1] (0.00ns)   --->   "%tmp2_102_addr = getelementptr i32 %tmp2_102, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 530 'getelementptr' 'tmp2_102_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%tmp2_103_addr = getelementptr i32 %tmp2_103, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 531 'getelementptr' 'tmp2_103_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%tmp2_104_addr = getelementptr i32 %tmp2_104, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 532 'getelementptr' 'tmp2_104_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%tmp2_105_addr = getelementptr i32 %tmp2_105, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 533 'getelementptr' 'tmp2_105_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%tmp2_106_addr = getelementptr i32 %tmp2_106, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 534 'getelementptr' 'tmp2_106_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%tmp2_107_addr = getelementptr i32 %tmp2_107, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 535 'getelementptr' 'tmp2_107_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%tmp2_108_addr = getelementptr i32 %tmp2_108, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 536 'getelementptr' 'tmp2_108_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%tmp2_109_addr = getelementptr i32 %tmp2_109, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 537 'getelementptr' 'tmp2_109_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%tmp2_110_addr = getelementptr i32 %tmp2_110, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 538 'getelementptr' 'tmp2_110_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%tmp2_111_addr = getelementptr i32 %tmp2_111, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 539 'getelementptr' 'tmp2_111_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 540 [1/1] (0.00ns)   --->   "%tmp2_112_addr = getelementptr i32 %tmp2_112, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 540 'getelementptr' 'tmp2_112_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%tmp2_113_addr = getelementptr i32 %tmp2_113, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 541 'getelementptr' 'tmp2_113_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%tmp2_114_addr = getelementptr i32 %tmp2_114, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 542 'getelementptr' 'tmp2_114_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%tmp2_115_addr = getelementptr i32 %tmp2_115, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 543 'getelementptr' 'tmp2_115_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "%tmp2_116_addr = getelementptr i32 %tmp2_116, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 544 'getelementptr' 'tmp2_116_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%tmp2_117_addr = getelementptr i32 %tmp2_117, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 545 'getelementptr' 'tmp2_117_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (0.00ns)   --->   "%tmp2_118_addr = getelementptr i32 %tmp2_118, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 546 'getelementptr' 'tmp2_118_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%tmp2_119_addr = getelementptr i32 %tmp2_119, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 547 'getelementptr' 'tmp2_119_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 548 [1/1] (0.00ns)   --->   "%tmp2_120_addr = getelementptr i32 %tmp2_120, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 548 'getelementptr' 'tmp2_120_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%tmp2_121_addr = getelementptr i32 %tmp2_121, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 549 'getelementptr' 'tmp2_121_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%tmp2_122_addr = getelementptr i32 %tmp2_122, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 550 'getelementptr' 'tmp2_122_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 551 [1/1] (0.00ns)   --->   "%tmp2_123_addr = getelementptr i32 %tmp2_123, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 551 'getelementptr' 'tmp2_123_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 552 [1/1] (0.00ns)   --->   "%tmp2_124_addr = getelementptr i32 %tmp2_124, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 552 'getelementptr' 'tmp2_124_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%tmp2_125_addr = getelementptr i32 %tmp2_125, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 553 'getelementptr' 'tmp2_125_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%tmp2_126_addr = getelementptr i32 %tmp2_126, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 554 'getelementptr' 'tmp2_126_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%tmp2_127_addr = getelementptr i32 %tmp2_127, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 555 'getelementptr' 'tmp2_127_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 556 [1/1] (0.00ns)   --->   "%tmp2_128_addr = getelementptr i32 %tmp2_128, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 556 'getelementptr' 'tmp2_128_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 557 [1/1] (0.00ns)   --->   "%tmp2_129_addr = getelementptr i32 %tmp2_129, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 557 'getelementptr' 'tmp2_129_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 558 [1/1] (0.00ns)   --->   "%tmp2_130_addr = getelementptr i32 %tmp2_130, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 558 'getelementptr' 'tmp2_130_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%tmp2_131_addr = getelementptr i32 %tmp2_131, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 559 'getelementptr' 'tmp2_131_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 560 [1/1] (0.00ns)   --->   "%tmp2_132_addr = getelementptr i32 %tmp2_132, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 560 'getelementptr' 'tmp2_132_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 561 [1/1] (0.00ns)   --->   "%tmp2_133_addr = getelementptr i32 %tmp2_133, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 561 'getelementptr' 'tmp2_133_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%tmp2_134_addr = getelementptr i32 %tmp2_134, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 562 'getelementptr' 'tmp2_134_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 563 [1/1] (0.00ns)   --->   "%tmp2_135_addr = getelementptr i32 %tmp2_135, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 563 'getelementptr' 'tmp2_135_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 564 [1/1] (0.00ns)   --->   "%tmp2_136_addr = getelementptr i32 %tmp2_136, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 564 'getelementptr' 'tmp2_136_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%tmp2_137_addr = getelementptr i32 %tmp2_137, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 565 'getelementptr' 'tmp2_137_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 566 [1/1] (0.00ns)   --->   "%tmp2_138_addr = getelementptr i32 %tmp2_138, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 566 'getelementptr' 'tmp2_138_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 567 [1/1] (0.00ns)   --->   "%tmp2_139_addr = getelementptr i32 %tmp2_139, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 567 'getelementptr' 'tmp2_139_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 568 [1/1] (0.00ns)   --->   "%tmp2_140_addr = getelementptr i32 %tmp2_140, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 568 'getelementptr' 'tmp2_140_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%tmp2_141_addr = getelementptr i32 %tmp2_141, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 569 'getelementptr' 'tmp2_141_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "%tmp2_142_addr = getelementptr i32 %tmp2_142, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 570 'getelementptr' 'tmp2_142_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "%tmp2_143_addr = getelementptr i32 %tmp2_143, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 571 'getelementptr' 'tmp2_143_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 572 [1/1] (0.00ns)   --->   "%tmp2_144_addr = getelementptr i32 %tmp2_144, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 572 'getelementptr' 'tmp2_144_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%tmp2_145_addr = getelementptr i32 %tmp2_145, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 573 'getelementptr' 'tmp2_145_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%tmp2_146_addr = getelementptr i32 %tmp2_146, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 574 'getelementptr' 'tmp2_146_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 575 [1/1] (0.00ns)   --->   "%tmp2_147_addr = getelementptr i32 %tmp2_147, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 575 'getelementptr' 'tmp2_147_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 576 [1/1] (0.00ns)   --->   "%tmp2_148_addr = getelementptr i32 %tmp2_148, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 576 'getelementptr' 'tmp2_148_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%tmp2_149_addr = getelementptr i32 %tmp2_149, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 577 'getelementptr' 'tmp2_149_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 578 [1/1] (0.00ns)   --->   "%tmp2_150_addr = getelementptr i32 %tmp2_150, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 578 'getelementptr' 'tmp2_150_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "%tmp2_151_addr = getelementptr i32 %tmp2_151, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 579 'getelementptr' 'tmp2_151_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 580 [1/1] (0.00ns)   --->   "%tmp2_152_addr = getelementptr i32 %tmp2_152, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 580 'getelementptr' 'tmp2_152_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 581 [1/1] (0.00ns)   --->   "%tmp2_153_addr = getelementptr i32 %tmp2_153, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 581 'getelementptr' 'tmp2_153_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%tmp2_154_addr = getelementptr i32 %tmp2_154, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 582 'getelementptr' 'tmp2_154_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 583 [1/1] (0.00ns)   --->   "%tmp2_155_addr = getelementptr i32 %tmp2_155, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 583 'getelementptr' 'tmp2_155_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 584 [1/1] (0.00ns)   --->   "%tmp2_156_addr = getelementptr i32 %tmp2_156, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 584 'getelementptr' 'tmp2_156_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "%tmp2_157_addr = getelementptr i32 %tmp2_157, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 585 'getelementptr' 'tmp2_157_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 586 [1/1] (0.00ns)   --->   "%tmp2_158_addr = getelementptr i32 %tmp2_158, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 586 'getelementptr' 'tmp2_158_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 587 [1/1] (0.00ns)   --->   "%tmp2_159_addr = getelementptr i32 %tmp2_159, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 587 'getelementptr' 'tmp2_159_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 588 [1/1] (0.00ns)   --->   "%tmp2_160_addr = getelementptr i32 %tmp2_160, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 588 'getelementptr' 'tmp2_160_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 589 [1/1] (0.00ns)   --->   "%tmp2_161_addr = getelementptr i32 %tmp2_161, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 589 'getelementptr' 'tmp2_161_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 590 [1/1] (0.00ns)   --->   "%tmp2_162_addr = getelementptr i32 %tmp2_162, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 590 'getelementptr' 'tmp2_162_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 591 [1/1] (0.00ns)   --->   "%tmp2_163_addr = getelementptr i32 %tmp2_163, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 591 'getelementptr' 'tmp2_163_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 592 [1/1] (0.00ns)   --->   "%tmp2_164_addr = getelementptr i32 %tmp2_164, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 592 'getelementptr' 'tmp2_164_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 593 [1/1] (0.00ns)   --->   "%tmp2_165_addr = getelementptr i32 %tmp2_165, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 593 'getelementptr' 'tmp2_165_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 594 [1/1] (0.00ns)   --->   "%tmp2_166_addr = getelementptr i32 %tmp2_166, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 594 'getelementptr' 'tmp2_166_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 595 [1/1] (0.00ns)   --->   "%tmp2_167_addr = getelementptr i32 %tmp2_167, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 595 'getelementptr' 'tmp2_167_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 596 [1/1] (0.00ns)   --->   "%tmp2_168_addr = getelementptr i32 %tmp2_168, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 596 'getelementptr' 'tmp2_168_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 597 [1/1] (0.00ns)   --->   "%tmp2_169_addr = getelementptr i32 %tmp2_169, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 597 'getelementptr' 'tmp2_169_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 598 [1/1] (0.00ns)   --->   "%tmp2_170_addr = getelementptr i32 %tmp2_170, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 598 'getelementptr' 'tmp2_170_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 599 [1/1] (0.00ns)   --->   "%tmp2_171_addr = getelementptr i32 %tmp2_171, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 599 'getelementptr' 'tmp2_171_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 600 [1/1] (0.00ns)   --->   "%tmp2_172_addr = getelementptr i32 %tmp2_172, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 600 'getelementptr' 'tmp2_172_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "%tmp2_173_addr = getelementptr i32 %tmp2_173, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 601 'getelementptr' 'tmp2_173_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 602 [1/1] (0.00ns)   --->   "%tmp2_174_addr = getelementptr i32 %tmp2_174, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 602 'getelementptr' 'tmp2_174_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 603 [1/1] (0.00ns)   --->   "%tmp2_175_addr = getelementptr i32 %tmp2_175, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 603 'getelementptr' 'tmp2_175_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 604 [1/1] (0.00ns)   --->   "%tmp2_176_addr = getelementptr i32 %tmp2_176, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 604 'getelementptr' 'tmp2_176_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 605 [1/1] (0.00ns)   --->   "%tmp2_177_addr = getelementptr i32 %tmp2_177, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 605 'getelementptr' 'tmp2_177_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 606 [1/1] (0.00ns)   --->   "%tmp2_178_addr = getelementptr i32 %tmp2_178, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 606 'getelementptr' 'tmp2_178_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "%tmp2_179_addr = getelementptr i32 %tmp2_179, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 607 'getelementptr' 'tmp2_179_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 608 [1/1] (0.00ns)   --->   "%tmp2_180_addr = getelementptr i32 %tmp2_180, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 608 'getelementptr' 'tmp2_180_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%tmp2_181_addr = getelementptr i32 %tmp2_181, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 609 'getelementptr' 'tmp2_181_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%tmp2_182_addr = getelementptr i32 %tmp2_182, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 610 'getelementptr' 'tmp2_182_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (0.00ns)   --->   "%tmp2_183_addr = getelementptr i32 %tmp2_183, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 611 'getelementptr' 'tmp2_183_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 612 [1/1] (0.00ns)   --->   "%tmp2_184_addr = getelementptr i32 %tmp2_184, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 612 'getelementptr' 'tmp2_184_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%tmp2_185_addr = getelementptr i32 %tmp2_185, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 613 'getelementptr' 'tmp2_185_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (0.00ns)   --->   "%tmp2_186_addr = getelementptr i32 %tmp2_186, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 614 'getelementptr' 'tmp2_186_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%tmp2_187_addr = getelementptr i32 %tmp2_187, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 615 'getelementptr' 'tmp2_187_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 616 [1/1] (0.00ns)   --->   "%tmp2_188_addr = getelementptr i32 %tmp2_188, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 616 'getelementptr' 'tmp2_188_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 617 [1/1] (0.00ns)   --->   "%tmp2_189_addr = getelementptr i32 %tmp2_189, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 617 'getelementptr' 'tmp2_189_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 618 [1/1] (0.00ns)   --->   "%tmp2_190_addr = getelementptr i32 %tmp2_190, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 618 'getelementptr' 'tmp2_190_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 619 [1/1] (0.00ns)   --->   "%tmp2_191_addr = getelementptr i32 %tmp2_191, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 619 'getelementptr' 'tmp2_191_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "%tmp2_192_addr = getelementptr i32 %tmp2_192, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 620 'getelementptr' 'tmp2_192_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%tmp2_193_addr = getelementptr i32 %tmp2_193, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 621 'getelementptr' 'tmp2_193_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 622 [1/1] (0.00ns)   --->   "%tmp2_194_addr = getelementptr i32 %tmp2_194, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 622 'getelementptr' 'tmp2_194_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 623 [1/1] (0.00ns)   --->   "%tmp2_195_addr = getelementptr i32 %tmp2_195, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 623 'getelementptr' 'tmp2_195_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 624 [1/1] (0.00ns)   --->   "%tmp2_196_addr = getelementptr i32 %tmp2_196, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 624 'getelementptr' 'tmp2_196_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 625 [1/1] (0.00ns)   --->   "%tmp2_197_addr = getelementptr i32 %tmp2_197, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 625 'getelementptr' 'tmp2_197_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 626 [1/1] (0.00ns)   --->   "%tmp2_198_addr = getelementptr i32 %tmp2_198, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 626 'getelementptr' 'tmp2_198_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 627 [1/1] (0.00ns)   --->   "%tmp2_199_addr = getelementptr i32 %tmp2_199, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 627 'getelementptr' 'tmp2_199_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 628 [1/1] (0.00ns)   --->   "%tmp2_200_addr = getelementptr i32 %tmp2_200, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 628 'getelementptr' 'tmp2_200_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 629 [1/1] (0.00ns)   --->   "%tmp2_201_addr = getelementptr i32 %tmp2_201, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 629 'getelementptr' 'tmp2_201_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 630 [1/1] (0.00ns)   --->   "%tmp2_202_addr = getelementptr i32 %tmp2_202, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 630 'getelementptr' 'tmp2_202_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 631 [1/1] (0.00ns)   --->   "%tmp2_203_addr = getelementptr i32 %tmp2_203, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 631 'getelementptr' 'tmp2_203_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 632 [1/1] (0.00ns)   --->   "%tmp2_204_addr = getelementptr i32 %tmp2_204, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 632 'getelementptr' 'tmp2_204_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 633 [1/1] (0.00ns)   --->   "%tmp2_205_addr = getelementptr i32 %tmp2_205, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 633 'getelementptr' 'tmp2_205_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 634 [1/1] (0.00ns)   --->   "%tmp2_206_addr = getelementptr i32 %tmp2_206, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 634 'getelementptr' 'tmp2_206_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 635 [1/1] (0.00ns)   --->   "%tmp2_207_addr = getelementptr i32 %tmp2_207, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 635 'getelementptr' 'tmp2_207_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 636 [1/1] (0.00ns)   --->   "%tmp2_208_addr = getelementptr i32 %tmp2_208, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 636 'getelementptr' 'tmp2_208_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 637 [1/1] (0.00ns)   --->   "%tmp2_209_addr = getelementptr i32 %tmp2_209, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 637 'getelementptr' 'tmp2_209_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 638 [1/1] (0.00ns)   --->   "%tmp2_210_addr = getelementptr i32 %tmp2_210, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 638 'getelementptr' 'tmp2_210_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 639 [1/1] (0.00ns)   --->   "%tmp2_211_addr = getelementptr i32 %tmp2_211, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 639 'getelementptr' 'tmp2_211_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 640 [1/1] (0.00ns)   --->   "%tmp2_212_addr = getelementptr i32 %tmp2_212, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 640 'getelementptr' 'tmp2_212_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "%tmp2_213_addr = getelementptr i32 %tmp2_213, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 641 'getelementptr' 'tmp2_213_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 642 [1/1] (0.00ns)   --->   "%tmp2_214_addr = getelementptr i32 %tmp2_214, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 642 'getelementptr' 'tmp2_214_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 643 [1/1] (0.00ns)   --->   "%tmp2_215_addr = getelementptr i32 %tmp2_215, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 643 'getelementptr' 'tmp2_215_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 644 [1/1] (0.00ns)   --->   "%tmp2_216_addr = getelementptr i32 %tmp2_216, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 644 'getelementptr' 'tmp2_216_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 645 [1/1] (0.00ns)   --->   "%tmp2_217_addr = getelementptr i32 %tmp2_217, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 645 'getelementptr' 'tmp2_217_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 646 [1/1] (0.00ns)   --->   "%tmp2_218_addr = getelementptr i32 %tmp2_218, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 646 'getelementptr' 'tmp2_218_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 647 [1/1] (0.00ns)   --->   "%tmp2_219_addr = getelementptr i32 %tmp2_219, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 647 'getelementptr' 'tmp2_219_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 648 [1/1] (0.00ns)   --->   "%tmp2_220_addr = getelementptr i32 %tmp2_220, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 648 'getelementptr' 'tmp2_220_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 649 [1/1] (0.00ns)   --->   "%tmp2_221_addr = getelementptr i32 %tmp2_221, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 649 'getelementptr' 'tmp2_221_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 650 [1/1] (0.00ns)   --->   "%tmp2_222_addr = getelementptr i32 %tmp2_222, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 650 'getelementptr' 'tmp2_222_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 651 [1/1] (0.00ns)   --->   "%tmp2_223_addr = getelementptr i32 %tmp2_223, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 651 'getelementptr' 'tmp2_223_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 652 [1/1] (0.00ns)   --->   "%tmp2_224_addr = getelementptr i32 %tmp2_224, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 652 'getelementptr' 'tmp2_224_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 653 [1/1] (0.00ns)   --->   "%tmp2_225_addr = getelementptr i32 %tmp2_225, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 653 'getelementptr' 'tmp2_225_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 654 [1/1] (0.00ns)   --->   "%tmp2_226_addr = getelementptr i32 %tmp2_226, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 654 'getelementptr' 'tmp2_226_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 655 [1/1] (0.00ns)   --->   "%tmp2_227_addr = getelementptr i32 %tmp2_227, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 655 'getelementptr' 'tmp2_227_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 656 [1/1] (0.00ns)   --->   "%tmp2_228_addr = getelementptr i32 %tmp2_228, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 656 'getelementptr' 'tmp2_228_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 657 [1/1] (0.00ns)   --->   "%tmp2_229_addr = getelementptr i32 %tmp2_229, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 657 'getelementptr' 'tmp2_229_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 658 [1/1] (0.00ns)   --->   "%tmp2_230_addr = getelementptr i32 %tmp2_230, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 658 'getelementptr' 'tmp2_230_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 659 [1/1] (0.00ns)   --->   "%tmp2_231_addr = getelementptr i32 %tmp2_231, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 659 'getelementptr' 'tmp2_231_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 660 [1/1] (0.00ns)   --->   "%tmp2_232_addr = getelementptr i32 %tmp2_232, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 660 'getelementptr' 'tmp2_232_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 661 [1/1] (0.00ns)   --->   "%tmp2_233_addr = getelementptr i32 %tmp2_233, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 661 'getelementptr' 'tmp2_233_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 662 [1/1] (0.00ns)   --->   "%tmp2_234_addr = getelementptr i32 %tmp2_234, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 662 'getelementptr' 'tmp2_234_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 663 [1/1] (0.00ns)   --->   "%tmp2_235_addr = getelementptr i32 %tmp2_235, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 663 'getelementptr' 'tmp2_235_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 664 [1/1] (0.00ns)   --->   "%tmp2_236_addr = getelementptr i32 %tmp2_236, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 664 'getelementptr' 'tmp2_236_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 665 [1/1] (0.00ns)   --->   "%tmp2_237_addr = getelementptr i32 %tmp2_237, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 665 'getelementptr' 'tmp2_237_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 666 [1/1] (0.00ns)   --->   "%tmp2_238_addr = getelementptr i32 %tmp2_238, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 666 'getelementptr' 'tmp2_238_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 667 [1/1] (0.00ns)   --->   "%tmp2_239_addr = getelementptr i32 %tmp2_239, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 667 'getelementptr' 'tmp2_239_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 668 [1/1] (0.00ns)   --->   "%tmp2_240_addr = getelementptr i32 %tmp2_240, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 668 'getelementptr' 'tmp2_240_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 669 [1/1] (0.00ns)   --->   "%tmp2_241_addr = getelementptr i32 %tmp2_241, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 669 'getelementptr' 'tmp2_241_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 670 [1/1] (0.00ns)   --->   "%tmp2_242_addr = getelementptr i32 %tmp2_242, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 670 'getelementptr' 'tmp2_242_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 671 [1/1] (0.00ns)   --->   "%tmp2_243_addr = getelementptr i32 %tmp2_243, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 671 'getelementptr' 'tmp2_243_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 672 [1/1] (0.00ns)   --->   "%tmp2_244_addr = getelementptr i32 %tmp2_244, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 672 'getelementptr' 'tmp2_244_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 673 [1/1] (0.00ns)   --->   "%tmp2_245_addr = getelementptr i32 %tmp2_245, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 673 'getelementptr' 'tmp2_245_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 674 [1/1] (0.00ns)   --->   "%tmp2_246_addr = getelementptr i32 %tmp2_246, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 674 'getelementptr' 'tmp2_246_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 675 [1/1] (0.00ns)   --->   "%tmp2_247_addr = getelementptr i32 %tmp2_247, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 675 'getelementptr' 'tmp2_247_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 676 [1/1] (0.00ns)   --->   "%tmp2_248_addr = getelementptr i32 %tmp2_248, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 676 'getelementptr' 'tmp2_248_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 677 [1/1] (0.00ns)   --->   "%tmp2_249_addr = getelementptr i32 %tmp2_249, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 677 'getelementptr' 'tmp2_249_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 678 [1/1] (0.00ns)   --->   "%tmp2_250_addr = getelementptr i32 %tmp2_250, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 678 'getelementptr' 'tmp2_250_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 679 [1/1] (0.00ns)   --->   "%tmp2_251_addr = getelementptr i32 %tmp2_251, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 679 'getelementptr' 'tmp2_251_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 680 [1/1] (0.00ns)   --->   "%tmp2_252_addr = getelementptr i32 %tmp2_252, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 680 'getelementptr' 'tmp2_252_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 681 [1/1] (0.00ns)   --->   "%tmp2_253_addr = getelementptr i32 %tmp2_253, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 681 'getelementptr' 'tmp2_253_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 682 [1/1] (0.00ns)   --->   "%tmp2_254_addr = getelementptr i32 %tmp2_254, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 682 'getelementptr' 'tmp2_254_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 683 [1/1] (0.00ns)   --->   "%tmp2_255_addr = getelementptr i32 %tmp2_255, i64 0, i64 %zext_ln10" [src/k3mm.c:10]   --->   Operation 683 'getelementptr' 'tmp2_255_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 684 [2/2] (0.67ns)   --->   "%mux_case_0402 = load i4 %tmp2_addr" [src/k3mm.c:43]   --->   Operation 684 'load' 'mux_case_0402' <Predicate = (trunc_ln10 == 0 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 685 [2/2] (0.67ns)   --->   "%tmp2_1_load = load i4 %tmp2_1_addr" [src/k3mm.c:43]   --->   Operation 685 'load' 'tmp2_1_load' <Predicate = (trunc_ln10 == 0 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 686 [2/2] (0.67ns)   --->   "%tmp2_2_load = load i4 %tmp2_2_addr" [src/k3mm.c:43]   --->   Operation 686 'load' 'tmp2_2_load' <Predicate = (trunc_ln10 == 0 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 687 [2/2] (0.67ns)   --->   "%tmp2_3_load = load i4 %tmp2_3_addr" [src/k3mm.c:43]   --->   Operation 687 'load' 'tmp2_3_load' <Predicate = (trunc_ln10 == 0 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 688 [2/2] (0.67ns)   --->   "%tmp2_4_load = load i4 %tmp2_4_addr" [src/k3mm.c:43]   --->   Operation 688 'load' 'tmp2_4_load' <Predicate = (trunc_ln10 == 1 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 689 [2/2] (0.67ns)   --->   "%tmp2_5_load = load i4 %tmp2_5_addr" [src/k3mm.c:43]   --->   Operation 689 'load' 'tmp2_5_load' <Predicate = (trunc_ln10 == 1 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 690 [2/2] (0.67ns)   --->   "%tmp2_6_load = load i4 %tmp2_6_addr" [src/k3mm.c:43]   --->   Operation 690 'load' 'tmp2_6_load' <Predicate = (trunc_ln10 == 1 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 691 [2/2] (0.67ns)   --->   "%tmp2_7_load = load i4 %tmp2_7_addr" [src/k3mm.c:43]   --->   Operation 691 'load' 'tmp2_7_load' <Predicate = (trunc_ln10 == 1 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 692 [2/2] (0.67ns)   --->   "%tmp2_8_load = load i4 %tmp2_8_addr" [src/k3mm.c:43]   --->   Operation 692 'load' 'tmp2_8_load' <Predicate = (trunc_ln10 == 2 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 693 [2/2] (0.67ns)   --->   "%tmp2_9_load = load i4 %tmp2_9_addr" [src/k3mm.c:43]   --->   Operation 693 'load' 'tmp2_9_load' <Predicate = (trunc_ln10 == 2 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 694 [2/2] (0.67ns)   --->   "%tmp2_10_load = load i4 %tmp2_10_addr" [src/k3mm.c:43]   --->   Operation 694 'load' 'tmp2_10_load' <Predicate = (trunc_ln10 == 2 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 695 [2/2] (0.67ns)   --->   "%tmp2_11_load = load i4 %tmp2_11_addr" [src/k3mm.c:43]   --->   Operation 695 'load' 'tmp2_11_load' <Predicate = (trunc_ln10 == 2 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 696 [2/2] (0.67ns)   --->   "%tmp2_12_load = load i4 %tmp2_12_addr" [src/k3mm.c:43]   --->   Operation 696 'load' 'tmp2_12_load' <Predicate = (trunc_ln10 == 3 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 697 [2/2] (0.67ns)   --->   "%tmp2_13_load = load i4 %tmp2_13_addr" [src/k3mm.c:43]   --->   Operation 697 'load' 'tmp2_13_load' <Predicate = (trunc_ln10 == 3 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 698 [2/2] (0.67ns)   --->   "%tmp2_14_load = load i4 %tmp2_14_addr" [src/k3mm.c:43]   --->   Operation 698 'load' 'tmp2_14_load' <Predicate = (trunc_ln10 == 3 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 699 [2/2] (0.67ns)   --->   "%tmp2_15_load = load i4 %tmp2_15_addr" [src/k3mm.c:43]   --->   Operation 699 'load' 'tmp2_15_load' <Predicate = (trunc_ln10 == 3 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 700 [2/2] (0.67ns)   --->   "%tmp2_16_load = load i4 %tmp2_16_addr" [src/k3mm.c:43]   --->   Operation 700 'load' 'tmp2_16_load' <Predicate = (trunc_ln10 == 4 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 701 [2/2] (0.67ns)   --->   "%tmp2_17_load = load i4 %tmp2_17_addr" [src/k3mm.c:43]   --->   Operation 701 'load' 'tmp2_17_load' <Predicate = (trunc_ln10 == 4 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 702 [2/2] (0.67ns)   --->   "%tmp2_18_load = load i4 %tmp2_18_addr" [src/k3mm.c:43]   --->   Operation 702 'load' 'tmp2_18_load' <Predicate = (trunc_ln10 == 4 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 703 [2/2] (0.67ns)   --->   "%tmp2_19_load = load i4 %tmp2_19_addr" [src/k3mm.c:43]   --->   Operation 703 'load' 'tmp2_19_load' <Predicate = (trunc_ln10 == 4 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 704 [2/2] (0.67ns)   --->   "%tmp2_20_load = load i4 %tmp2_20_addr" [src/k3mm.c:43]   --->   Operation 704 'load' 'tmp2_20_load' <Predicate = (trunc_ln10 == 5 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 705 [2/2] (0.67ns)   --->   "%tmp2_21_load = load i4 %tmp2_21_addr" [src/k3mm.c:43]   --->   Operation 705 'load' 'tmp2_21_load' <Predicate = (trunc_ln10 == 5 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 706 [2/2] (0.67ns)   --->   "%tmp2_22_load = load i4 %tmp2_22_addr" [src/k3mm.c:43]   --->   Operation 706 'load' 'tmp2_22_load' <Predicate = (trunc_ln10 == 5 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 707 [2/2] (0.67ns)   --->   "%tmp2_23_load = load i4 %tmp2_23_addr" [src/k3mm.c:43]   --->   Operation 707 'load' 'tmp2_23_load' <Predicate = (trunc_ln10 == 5 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 708 [2/2] (0.67ns)   --->   "%tmp2_24_load = load i4 %tmp2_24_addr" [src/k3mm.c:43]   --->   Operation 708 'load' 'tmp2_24_load' <Predicate = (trunc_ln10 == 6 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 709 [2/2] (0.67ns)   --->   "%tmp2_25_load = load i4 %tmp2_25_addr" [src/k3mm.c:43]   --->   Operation 709 'load' 'tmp2_25_load' <Predicate = (trunc_ln10 == 6 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 710 [2/2] (0.67ns)   --->   "%tmp2_26_load = load i4 %tmp2_26_addr" [src/k3mm.c:43]   --->   Operation 710 'load' 'tmp2_26_load' <Predicate = (trunc_ln10 == 6 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 711 [2/2] (0.67ns)   --->   "%tmp2_27_load = load i4 %tmp2_27_addr" [src/k3mm.c:43]   --->   Operation 711 'load' 'tmp2_27_load' <Predicate = (trunc_ln10 == 6 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 712 [2/2] (0.67ns)   --->   "%tmp2_28_load = load i4 %tmp2_28_addr" [src/k3mm.c:43]   --->   Operation 712 'load' 'tmp2_28_load' <Predicate = (trunc_ln10 == 7 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 713 [2/2] (0.67ns)   --->   "%tmp2_29_load = load i4 %tmp2_29_addr" [src/k3mm.c:43]   --->   Operation 713 'load' 'tmp2_29_load' <Predicate = (trunc_ln10 == 7 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 714 [2/2] (0.67ns)   --->   "%tmp2_30_load = load i4 %tmp2_30_addr" [src/k3mm.c:43]   --->   Operation 714 'load' 'tmp2_30_load' <Predicate = (trunc_ln10 == 7 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 715 [2/2] (0.67ns)   --->   "%tmp2_31_load = load i4 %tmp2_31_addr" [src/k3mm.c:43]   --->   Operation 715 'load' 'tmp2_31_load' <Predicate = (trunc_ln10 == 7 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 716 [2/2] (0.67ns)   --->   "%tmp2_32_load = load i4 %tmp2_32_addr" [src/k3mm.c:43]   --->   Operation 716 'load' 'tmp2_32_load' <Predicate = (trunc_ln10 == 8 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 717 [2/2] (0.67ns)   --->   "%tmp2_33_load = load i4 %tmp2_33_addr" [src/k3mm.c:43]   --->   Operation 717 'load' 'tmp2_33_load' <Predicate = (trunc_ln10 == 8 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 718 [2/2] (0.67ns)   --->   "%tmp2_34_load = load i4 %tmp2_34_addr" [src/k3mm.c:43]   --->   Operation 718 'load' 'tmp2_34_load' <Predicate = (trunc_ln10 == 8 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 719 [2/2] (0.67ns)   --->   "%tmp2_35_load = load i4 %tmp2_35_addr" [src/k3mm.c:43]   --->   Operation 719 'load' 'tmp2_35_load' <Predicate = (trunc_ln10 == 8 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 720 [2/2] (0.67ns)   --->   "%tmp2_36_load = load i4 %tmp2_36_addr" [src/k3mm.c:43]   --->   Operation 720 'load' 'tmp2_36_load' <Predicate = (trunc_ln10 == 9 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 721 [2/2] (0.67ns)   --->   "%tmp2_37_load = load i4 %tmp2_37_addr" [src/k3mm.c:43]   --->   Operation 721 'load' 'tmp2_37_load' <Predicate = (trunc_ln10 == 9 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 722 [2/2] (0.67ns)   --->   "%tmp2_38_load = load i4 %tmp2_38_addr" [src/k3mm.c:43]   --->   Operation 722 'load' 'tmp2_38_load' <Predicate = (trunc_ln10 == 9 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 723 [2/2] (0.67ns)   --->   "%tmp2_39_load = load i4 %tmp2_39_addr" [src/k3mm.c:43]   --->   Operation 723 'load' 'tmp2_39_load' <Predicate = (trunc_ln10 == 9 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 724 [2/2] (0.67ns)   --->   "%tmp2_40_load = load i4 %tmp2_40_addr" [src/k3mm.c:43]   --->   Operation 724 'load' 'tmp2_40_load' <Predicate = (trunc_ln10 == 10 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 725 [2/2] (0.67ns)   --->   "%tmp2_41_load = load i4 %tmp2_41_addr" [src/k3mm.c:43]   --->   Operation 725 'load' 'tmp2_41_load' <Predicate = (trunc_ln10 == 10 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 726 [2/2] (0.67ns)   --->   "%tmp2_42_load = load i4 %tmp2_42_addr" [src/k3mm.c:43]   --->   Operation 726 'load' 'tmp2_42_load' <Predicate = (trunc_ln10 == 10 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 727 [2/2] (0.67ns)   --->   "%tmp2_43_load = load i4 %tmp2_43_addr" [src/k3mm.c:43]   --->   Operation 727 'load' 'tmp2_43_load' <Predicate = (trunc_ln10 == 10 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 728 [2/2] (0.67ns)   --->   "%tmp2_44_load = load i4 %tmp2_44_addr" [src/k3mm.c:43]   --->   Operation 728 'load' 'tmp2_44_load' <Predicate = (trunc_ln10 == 11 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 729 [2/2] (0.67ns)   --->   "%tmp2_45_load = load i4 %tmp2_45_addr" [src/k3mm.c:43]   --->   Operation 729 'load' 'tmp2_45_load' <Predicate = (trunc_ln10 == 11 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 730 [2/2] (0.67ns)   --->   "%tmp2_46_load = load i4 %tmp2_46_addr" [src/k3mm.c:43]   --->   Operation 730 'load' 'tmp2_46_load' <Predicate = (trunc_ln10 == 11 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 731 [2/2] (0.67ns)   --->   "%tmp2_47_load = load i4 %tmp2_47_addr" [src/k3mm.c:43]   --->   Operation 731 'load' 'tmp2_47_load' <Predicate = (trunc_ln10 == 11 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 732 [2/2] (0.67ns)   --->   "%tmp2_48_load = load i4 %tmp2_48_addr" [src/k3mm.c:43]   --->   Operation 732 'load' 'tmp2_48_load' <Predicate = (trunc_ln10 == 12 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 733 [2/2] (0.67ns)   --->   "%tmp2_49_load = load i4 %tmp2_49_addr" [src/k3mm.c:43]   --->   Operation 733 'load' 'tmp2_49_load' <Predicate = (trunc_ln10 == 12 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 734 [2/2] (0.67ns)   --->   "%tmp2_50_load = load i4 %tmp2_50_addr" [src/k3mm.c:43]   --->   Operation 734 'load' 'tmp2_50_load' <Predicate = (trunc_ln10 == 12 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 735 [2/2] (0.67ns)   --->   "%tmp2_51_load = load i4 %tmp2_51_addr" [src/k3mm.c:43]   --->   Operation 735 'load' 'tmp2_51_load' <Predicate = (trunc_ln10 == 12 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 736 [2/2] (0.67ns)   --->   "%tmp2_52_load = load i4 %tmp2_52_addr" [src/k3mm.c:43]   --->   Operation 736 'load' 'tmp2_52_load' <Predicate = (trunc_ln10 == 13 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 737 [2/2] (0.67ns)   --->   "%tmp2_53_load = load i4 %tmp2_53_addr" [src/k3mm.c:43]   --->   Operation 737 'load' 'tmp2_53_load' <Predicate = (trunc_ln10 == 13 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 738 [2/2] (0.67ns)   --->   "%tmp2_54_load = load i4 %tmp2_54_addr" [src/k3mm.c:43]   --->   Operation 738 'load' 'tmp2_54_load' <Predicate = (trunc_ln10 == 13 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 739 [2/2] (0.67ns)   --->   "%tmp2_55_load = load i4 %tmp2_55_addr" [src/k3mm.c:43]   --->   Operation 739 'load' 'tmp2_55_load' <Predicate = (trunc_ln10 == 13 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 740 [2/2] (0.67ns)   --->   "%tmp2_56_load = load i4 %tmp2_56_addr" [src/k3mm.c:43]   --->   Operation 740 'load' 'tmp2_56_load' <Predicate = (trunc_ln10 == 14 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 741 [2/2] (0.67ns)   --->   "%tmp2_57_load = load i4 %tmp2_57_addr" [src/k3mm.c:43]   --->   Operation 741 'load' 'tmp2_57_load' <Predicate = (trunc_ln10 == 14 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 742 [2/2] (0.67ns)   --->   "%tmp2_58_load = load i4 %tmp2_58_addr" [src/k3mm.c:43]   --->   Operation 742 'load' 'tmp2_58_load' <Predicate = (trunc_ln10 == 14 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 743 [2/2] (0.67ns)   --->   "%tmp2_59_load = load i4 %tmp2_59_addr" [src/k3mm.c:43]   --->   Operation 743 'load' 'tmp2_59_load' <Predicate = (trunc_ln10 == 14 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 744 [2/2] (0.67ns)   --->   "%tmp2_60_load = load i4 %tmp2_60_addr" [src/k3mm.c:43]   --->   Operation 744 'load' 'tmp2_60_load' <Predicate = (trunc_ln10 == 15 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 745 [2/2] (0.67ns)   --->   "%tmp2_61_load = load i4 %tmp2_61_addr" [src/k3mm.c:43]   --->   Operation 745 'load' 'tmp2_61_load' <Predicate = (trunc_ln10 == 15 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 746 [2/2] (0.67ns)   --->   "%tmp2_62_load = load i4 %tmp2_62_addr" [src/k3mm.c:43]   --->   Operation 746 'load' 'tmp2_62_load' <Predicate = (trunc_ln10 == 15 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 747 [2/2] (0.67ns)   --->   "%tmp2_63_load = load i4 %tmp2_63_addr" [src/k3mm.c:43]   --->   Operation 747 'load' 'tmp2_63_load' <Predicate = (trunc_ln10 == 15 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 748 [2/2] (0.67ns)   --->   "%tmp2_64_load = load i4 %tmp2_64_addr" [src/k3mm.c:43]   --->   Operation 748 'load' 'tmp2_64_load' <Predicate = (trunc_ln10 == 16 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 749 [2/2] (0.67ns)   --->   "%tmp2_65_load = load i4 %tmp2_65_addr" [src/k3mm.c:43]   --->   Operation 749 'load' 'tmp2_65_load' <Predicate = (trunc_ln10 == 16 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 750 [2/2] (0.67ns)   --->   "%tmp2_66_load = load i4 %tmp2_66_addr" [src/k3mm.c:43]   --->   Operation 750 'load' 'tmp2_66_load' <Predicate = (trunc_ln10 == 16 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 751 [2/2] (0.67ns)   --->   "%tmp2_67_load = load i4 %tmp2_67_addr" [src/k3mm.c:43]   --->   Operation 751 'load' 'tmp2_67_load' <Predicate = (trunc_ln10 == 16 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 752 [2/2] (0.67ns)   --->   "%tmp2_68_load = load i4 %tmp2_68_addr" [src/k3mm.c:43]   --->   Operation 752 'load' 'tmp2_68_load' <Predicate = (trunc_ln10 == 17 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 753 [2/2] (0.67ns)   --->   "%tmp2_69_load = load i4 %tmp2_69_addr" [src/k3mm.c:43]   --->   Operation 753 'load' 'tmp2_69_load' <Predicate = (trunc_ln10 == 17 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 754 [2/2] (0.67ns)   --->   "%tmp2_70_load = load i4 %tmp2_70_addr" [src/k3mm.c:43]   --->   Operation 754 'load' 'tmp2_70_load' <Predicate = (trunc_ln10 == 17 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 755 [2/2] (0.67ns)   --->   "%tmp2_71_load = load i4 %tmp2_71_addr" [src/k3mm.c:43]   --->   Operation 755 'load' 'tmp2_71_load' <Predicate = (trunc_ln10 == 17 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 756 [2/2] (0.67ns)   --->   "%tmp2_72_load = load i4 %tmp2_72_addr" [src/k3mm.c:43]   --->   Operation 756 'load' 'tmp2_72_load' <Predicate = (trunc_ln10 == 18 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 757 [2/2] (0.67ns)   --->   "%tmp2_73_load = load i4 %tmp2_73_addr" [src/k3mm.c:43]   --->   Operation 757 'load' 'tmp2_73_load' <Predicate = (trunc_ln10 == 18 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 758 [2/2] (0.67ns)   --->   "%tmp2_74_load = load i4 %tmp2_74_addr" [src/k3mm.c:43]   --->   Operation 758 'load' 'tmp2_74_load' <Predicate = (trunc_ln10 == 18 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 759 [2/2] (0.67ns)   --->   "%tmp2_75_load = load i4 %tmp2_75_addr" [src/k3mm.c:43]   --->   Operation 759 'load' 'tmp2_75_load' <Predicate = (trunc_ln10 == 18 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 760 [2/2] (0.67ns)   --->   "%tmp2_76_load = load i4 %tmp2_76_addr" [src/k3mm.c:43]   --->   Operation 760 'load' 'tmp2_76_load' <Predicate = (trunc_ln10 == 19 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 761 [2/2] (0.67ns)   --->   "%tmp2_77_load = load i4 %tmp2_77_addr" [src/k3mm.c:43]   --->   Operation 761 'load' 'tmp2_77_load' <Predicate = (trunc_ln10 == 19 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 762 [2/2] (0.67ns)   --->   "%tmp2_78_load = load i4 %tmp2_78_addr" [src/k3mm.c:43]   --->   Operation 762 'load' 'tmp2_78_load' <Predicate = (trunc_ln10 == 19 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 763 [2/2] (0.67ns)   --->   "%tmp2_79_load = load i4 %tmp2_79_addr" [src/k3mm.c:43]   --->   Operation 763 'load' 'tmp2_79_load' <Predicate = (trunc_ln10 == 19 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 764 [2/2] (0.67ns)   --->   "%tmp2_80_load = load i4 %tmp2_80_addr" [src/k3mm.c:43]   --->   Operation 764 'load' 'tmp2_80_load' <Predicate = (trunc_ln10 == 20 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 765 [2/2] (0.67ns)   --->   "%tmp2_81_load = load i4 %tmp2_81_addr" [src/k3mm.c:43]   --->   Operation 765 'load' 'tmp2_81_load' <Predicate = (trunc_ln10 == 20 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 766 [2/2] (0.67ns)   --->   "%tmp2_82_load = load i4 %tmp2_82_addr" [src/k3mm.c:43]   --->   Operation 766 'load' 'tmp2_82_load' <Predicate = (trunc_ln10 == 20 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 767 [2/2] (0.67ns)   --->   "%tmp2_83_load = load i4 %tmp2_83_addr" [src/k3mm.c:43]   --->   Operation 767 'load' 'tmp2_83_load' <Predicate = (trunc_ln10 == 20 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 768 [2/2] (0.67ns)   --->   "%tmp2_84_load = load i4 %tmp2_84_addr" [src/k3mm.c:43]   --->   Operation 768 'load' 'tmp2_84_load' <Predicate = (trunc_ln10 == 21 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 769 [2/2] (0.67ns)   --->   "%tmp2_85_load = load i4 %tmp2_85_addr" [src/k3mm.c:43]   --->   Operation 769 'load' 'tmp2_85_load' <Predicate = (trunc_ln10 == 21 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 770 [2/2] (0.67ns)   --->   "%tmp2_86_load = load i4 %tmp2_86_addr" [src/k3mm.c:43]   --->   Operation 770 'load' 'tmp2_86_load' <Predicate = (trunc_ln10 == 21 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 771 [2/2] (0.67ns)   --->   "%tmp2_87_load = load i4 %tmp2_87_addr" [src/k3mm.c:43]   --->   Operation 771 'load' 'tmp2_87_load' <Predicate = (trunc_ln10 == 21 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 772 [2/2] (0.67ns)   --->   "%tmp2_88_load = load i4 %tmp2_88_addr" [src/k3mm.c:43]   --->   Operation 772 'load' 'tmp2_88_load' <Predicate = (trunc_ln10 == 22 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 773 [2/2] (0.67ns)   --->   "%tmp2_89_load = load i4 %tmp2_89_addr" [src/k3mm.c:43]   --->   Operation 773 'load' 'tmp2_89_load' <Predicate = (trunc_ln10 == 22 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 774 [2/2] (0.67ns)   --->   "%tmp2_90_load = load i4 %tmp2_90_addr" [src/k3mm.c:43]   --->   Operation 774 'load' 'tmp2_90_load' <Predicate = (trunc_ln10 == 22 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 775 [2/2] (0.67ns)   --->   "%tmp2_91_load = load i4 %tmp2_91_addr" [src/k3mm.c:43]   --->   Operation 775 'load' 'tmp2_91_load' <Predicate = (trunc_ln10 == 22 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 776 [2/2] (0.67ns)   --->   "%tmp2_92_load = load i4 %tmp2_92_addr" [src/k3mm.c:43]   --->   Operation 776 'load' 'tmp2_92_load' <Predicate = (trunc_ln10 == 23 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 777 [2/2] (0.67ns)   --->   "%tmp2_93_load = load i4 %tmp2_93_addr" [src/k3mm.c:43]   --->   Operation 777 'load' 'tmp2_93_load' <Predicate = (trunc_ln10 == 23 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 778 [2/2] (0.67ns)   --->   "%tmp2_94_load = load i4 %tmp2_94_addr" [src/k3mm.c:43]   --->   Operation 778 'load' 'tmp2_94_load' <Predicate = (trunc_ln10 == 23 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 779 [2/2] (0.67ns)   --->   "%tmp2_95_load = load i4 %tmp2_95_addr" [src/k3mm.c:43]   --->   Operation 779 'load' 'tmp2_95_load' <Predicate = (trunc_ln10 == 23 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 780 [2/2] (0.67ns)   --->   "%tmp2_96_load = load i4 %tmp2_96_addr" [src/k3mm.c:43]   --->   Operation 780 'load' 'tmp2_96_load' <Predicate = (trunc_ln10 == 24 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 781 [2/2] (0.67ns)   --->   "%tmp2_97_load = load i4 %tmp2_97_addr" [src/k3mm.c:43]   --->   Operation 781 'load' 'tmp2_97_load' <Predicate = (trunc_ln10 == 24 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 782 [2/2] (0.67ns)   --->   "%tmp2_98_load = load i4 %tmp2_98_addr" [src/k3mm.c:43]   --->   Operation 782 'load' 'tmp2_98_load' <Predicate = (trunc_ln10 == 24 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 783 [2/2] (0.67ns)   --->   "%tmp2_99_load = load i4 %tmp2_99_addr" [src/k3mm.c:43]   --->   Operation 783 'load' 'tmp2_99_load' <Predicate = (trunc_ln10 == 24 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 784 [2/2] (0.67ns)   --->   "%tmp2_100_load = load i4 %tmp2_100_addr" [src/k3mm.c:43]   --->   Operation 784 'load' 'tmp2_100_load' <Predicate = (trunc_ln10 == 25 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 785 [2/2] (0.67ns)   --->   "%tmp2_101_load = load i4 %tmp2_101_addr" [src/k3mm.c:43]   --->   Operation 785 'load' 'tmp2_101_load' <Predicate = (trunc_ln10 == 25 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 786 [2/2] (0.67ns)   --->   "%tmp2_102_load = load i4 %tmp2_102_addr" [src/k3mm.c:43]   --->   Operation 786 'load' 'tmp2_102_load' <Predicate = (trunc_ln10 == 25 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 787 [2/2] (0.67ns)   --->   "%tmp2_103_load = load i4 %tmp2_103_addr" [src/k3mm.c:43]   --->   Operation 787 'load' 'tmp2_103_load' <Predicate = (trunc_ln10 == 25 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 788 [2/2] (0.67ns)   --->   "%tmp2_104_load = load i4 %tmp2_104_addr" [src/k3mm.c:43]   --->   Operation 788 'load' 'tmp2_104_load' <Predicate = (trunc_ln10 == 26 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 789 [2/2] (0.67ns)   --->   "%tmp2_105_load = load i4 %tmp2_105_addr" [src/k3mm.c:43]   --->   Operation 789 'load' 'tmp2_105_load' <Predicate = (trunc_ln10 == 26 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 790 [2/2] (0.67ns)   --->   "%tmp2_106_load = load i4 %tmp2_106_addr" [src/k3mm.c:43]   --->   Operation 790 'load' 'tmp2_106_load' <Predicate = (trunc_ln10 == 26 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 791 [2/2] (0.67ns)   --->   "%tmp2_107_load = load i4 %tmp2_107_addr" [src/k3mm.c:43]   --->   Operation 791 'load' 'tmp2_107_load' <Predicate = (trunc_ln10 == 26 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 792 [2/2] (0.67ns)   --->   "%tmp2_108_load = load i4 %tmp2_108_addr" [src/k3mm.c:43]   --->   Operation 792 'load' 'tmp2_108_load' <Predicate = (trunc_ln10 == 27 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 793 [2/2] (0.67ns)   --->   "%tmp2_109_load = load i4 %tmp2_109_addr" [src/k3mm.c:43]   --->   Operation 793 'load' 'tmp2_109_load' <Predicate = (trunc_ln10 == 27 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 794 [2/2] (0.67ns)   --->   "%tmp2_110_load = load i4 %tmp2_110_addr" [src/k3mm.c:43]   --->   Operation 794 'load' 'tmp2_110_load' <Predicate = (trunc_ln10 == 27 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 795 [2/2] (0.67ns)   --->   "%tmp2_111_load = load i4 %tmp2_111_addr" [src/k3mm.c:43]   --->   Operation 795 'load' 'tmp2_111_load' <Predicate = (trunc_ln10 == 27 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 796 [2/2] (0.67ns)   --->   "%tmp2_112_load = load i4 %tmp2_112_addr" [src/k3mm.c:43]   --->   Operation 796 'load' 'tmp2_112_load' <Predicate = (trunc_ln10 == 28 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 797 [2/2] (0.67ns)   --->   "%tmp2_113_load = load i4 %tmp2_113_addr" [src/k3mm.c:43]   --->   Operation 797 'load' 'tmp2_113_load' <Predicate = (trunc_ln10 == 28 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 798 [2/2] (0.67ns)   --->   "%tmp2_114_load = load i4 %tmp2_114_addr" [src/k3mm.c:43]   --->   Operation 798 'load' 'tmp2_114_load' <Predicate = (trunc_ln10 == 28 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 799 [2/2] (0.67ns)   --->   "%tmp2_115_load = load i4 %tmp2_115_addr" [src/k3mm.c:43]   --->   Operation 799 'load' 'tmp2_115_load' <Predicate = (trunc_ln10 == 28 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 800 [2/2] (0.67ns)   --->   "%tmp2_116_load = load i4 %tmp2_116_addr" [src/k3mm.c:43]   --->   Operation 800 'load' 'tmp2_116_load' <Predicate = (trunc_ln10 == 29 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 801 [2/2] (0.67ns)   --->   "%tmp2_117_load = load i4 %tmp2_117_addr" [src/k3mm.c:43]   --->   Operation 801 'load' 'tmp2_117_load' <Predicate = (trunc_ln10 == 29 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 802 [2/2] (0.67ns)   --->   "%tmp2_118_load = load i4 %tmp2_118_addr" [src/k3mm.c:43]   --->   Operation 802 'load' 'tmp2_118_load' <Predicate = (trunc_ln10 == 29 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 803 [2/2] (0.67ns)   --->   "%tmp2_119_load = load i4 %tmp2_119_addr" [src/k3mm.c:43]   --->   Operation 803 'load' 'tmp2_119_load' <Predicate = (trunc_ln10 == 29 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 804 [2/2] (0.67ns)   --->   "%tmp2_120_load = load i4 %tmp2_120_addr" [src/k3mm.c:43]   --->   Operation 804 'load' 'tmp2_120_load' <Predicate = (trunc_ln10 == 30 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 805 [2/2] (0.67ns)   --->   "%tmp2_121_load = load i4 %tmp2_121_addr" [src/k3mm.c:43]   --->   Operation 805 'load' 'tmp2_121_load' <Predicate = (trunc_ln10 == 30 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 806 [2/2] (0.67ns)   --->   "%tmp2_122_load = load i4 %tmp2_122_addr" [src/k3mm.c:43]   --->   Operation 806 'load' 'tmp2_122_load' <Predicate = (trunc_ln10 == 30 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 807 [2/2] (0.67ns)   --->   "%tmp2_123_load = load i4 %tmp2_123_addr" [src/k3mm.c:43]   --->   Operation 807 'load' 'tmp2_123_load' <Predicate = (trunc_ln10 == 30 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 808 [2/2] (0.67ns)   --->   "%tmp2_124_load = load i4 %tmp2_124_addr" [src/k3mm.c:43]   --->   Operation 808 'load' 'tmp2_124_load' <Predicate = (trunc_ln10 == 31 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 809 [2/2] (0.67ns)   --->   "%tmp2_125_load = load i4 %tmp2_125_addr" [src/k3mm.c:43]   --->   Operation 809 'load' 'tmp2_125_load' <Predicate = (trunc_ln10 == 31 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 810 [2/2] (0.67ns)   --->   "%tmp2_126_load = load i4 %tmp2_126_addr" [src/k3mm.c:43]   --->   Operation 810 'load' 'tmp2_126_load' <Predicate = (trunc_ln10 == 31 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 811 [2/2] (0.67ns)   --->   "%tmp2_127_load = load i4 %tmp2_127_addr" [src/k3mm.c:43]   --->   Operation 811 'load' 'tmp2_127_load' <Predicate = (trunc_ln10 == 31 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 812 [2/2] (0.67ns)   --->   "%tmp2_128_load = load i4 %tmp2_128_addr" [src/k3mm.c:43]   --->   Operation 812 'load' 'tmp2_128_load' <Predicate = (trunc_ln10 == 32 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 813 [2/2] (0.67ns)   --->   "%tmp2_129_load = load i4 %tmp2_129_addr" [src/k3mm.c:43]   --->   Operation 813 'load' 'tmp2_129_load' <Predicate = (trunc_ln10 == 32 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 814 [2/2] (0.67ns)   --->   "%tmp2_130_load = load i4 %tmp2_130_addr" [src/k3mm.c:43]   --->   Operation 814 'load' 'tmp2_130_load' <Predicate = (trunc_ln10 == 32 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 815 [2/2] (0.67ns)   --->   "%tmp2_131_load = load i4 %tmp2_131_addr" [src/k3mm.c:43]   --->   Operation 815 'load' 'tmp2_131_load' <Predicate = (trunc_ln10 == 32 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 816 [2/2] (0.67ns)   --->   "%tmp2_132_load = load i4 %tmp2_132_addr" [src/k3mm.c:43]   --->   Operation 816 'load' 'tmp2_132_load' <Predicate = (trunc_ln10 == 33 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 817 [2/2] (0.67ns)   --->   "%tmp2_133_load = load i4 %tmp2_133_addr" [src/k3mm.c:43]   --->   Operation 817 'load' 'tmp2_133_load' <Predicate = (trunc_ln10 == 33 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 818 [2/2] (0.67ns)   --->   "%tmp2_134_load = load i4 %tmp2_134_addr" [src/k3mm.c:43]   --->   Operation 818 'load' 'tmp2_134_load' <Predicate = (trunc_ln10 == 33 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 819 [2/2] (0.67ns)   --->   "%tmp2_135_load = load i4 %tmp2_135_addr" [src/k3mm.c:43]   --->   Operation 819 'load' 'tmp2_135_load' <Predicate = (trunc_ln10 == 33 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 820 [2/2] (0.67ns)   --->   "%tmp2_136_load = load i4 %tmp2_136_addr" [src/k3mm.c:43]   --->   Operation 820 'load' 'tmp2_136_load' <Predicate = (trunc_ln10 == 34 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 821 [2/2] (0.67ns)   --->   "%tmp2_137_load = load i4 %tmp2_137_addr" [src/k3mm.c:43]   --->   Operation 821 'load' 'tmp2_137_load' <Predicate = (trunc_ln10 == 34 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 822 [2/2] (0.67ns)   --->   "%tmp2_138_load = load i4 %tmp2_138_addr" [src/k3mm.c:43]   --->   Operation 822 'load' 'tmp2_138_load' <Predicate = (trunc_ln10 == 34 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 823 [2/2] (0.67ns)   --->   "%tmp2_139_load = load i4 %tmp2_139_addr" [src/k3mm.c:43]   --->   Operation 823 'load' 'tmp2_139_load' <Predicate = (trunc_ln10 == 34 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 824 [2/2] (0.67ns)   --->   "%tmp2_140_load = load i4 %tmp2_140_addr" [src/k3mm.c:43]   --->   Operation 824 'load' 'tmp2_140_load' <Predicate = (trunc_ln10 == 35 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 825 [2/2] (0.67ns)   --->   "%tmp2_141_load = load i4 %tmp2_141_addr" [src/k3mm.c:43]   --->   Operation 825 'load' 'tmp2_141_load' <Predicate = (trunc_ln10 == 35 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 826 [2/2] (0.67ns)   --->   "%tmp2_142_load = load i4 %tmp2_142_addr" [src/k3mm.c:43]   --->   Operation 826 'load' 'tmp2_142_load' <Predicate = (trunc_ln10 == 35 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 827 [2/2] (0.67ns)   --->   "%tmp2_143_load = load i4 %tmp2_143_addr" [src/k3mm.c:43]   --->   Operation 827 'load' 'tmp2_143_load' <Predicate = (trunc_ln10 == 35 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 828 [2/2] (0.67ns)   --->   "%tmp2_144_load = load i4 %tmp2_144_addr" [src/k3mm.c:43]   --->   Operation 828 'load' 'tmp2_144_load' <Predicate = (trunc_ln10 == 36 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 829 [2/2] (0.67ns)   --->   "%tmp2_145_load = load i4 %tmp2_145_addr" [src/k3mm.c:43]   --->   Operation 829 'load' 'tmp2_145_load' <Predicate = (trunc_ln10 == 36 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 830 [2/2] (0.67ns)   --->   "%tmp2_146_load = load i4 %tmp2_146_addr" [src/k3mm.c:43]   --->   Operation 830 'load' 'tmp2_146_load' <Predicate = (trunc_ln10 == 36 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 831 [2/2] (0.67ns)   --->   "%tmp2_147_load = load i4 %tmp2_147_addr" [src/k3mm.c:43]   --->   Operation 831 'load' 'tmp2_147_load' <Predicate = (trunc_ln10 == 36 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 832 [2/2] (0.67ns)   --->   "%tmp2_148_load = load i4 %tmp2_148_addr" [src/k3mm.c:43]   --->   Operation 832 'load' 'tmp2_148_load' <Predicate = (trunc_ln10 == 37 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 833 [2/2] (0.67ns)   --->   "%tmp2_149_load = load i4 %tmp2_149_addr" [src/k3mm.c:43]   --->   Operation 833 'load' 'tmp2_149_load' <Predicate = (trunc_ln10 == 37 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 834 [2/2] (0.67ns)   --->   "%tmp2_150_load = load i4 %tmp2_150_addr" [src/k3mm.c:43]   --->   Operation 834 'load' 'tmp2_150_load' <Predicate = (trunc_ln10 == 37 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 835 [2/2] (0.67ns)   --->   "%tmp2_151_load = load i4 %tmp2_151_addr" [src/k3mm.c:43]   --->   Operation 835 'load' 'tmp2_151_load' <Predicate = (trunc_ln10 == 37 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 836 [2/2] (0.67ns)   --->   "%tmp2_152_load = load i4 %tmp2_152_addr" [src/k3mm.c:43]   --->   Operation 836 'load' 'tmp2_152_load' <Predicate = (trunc_ln10 == 38 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 837 [2/2] (0.67ns)   --->   "%tmp2_153_load = load i4 %tmp2_153_addr" [src/k3mm.c:43]   --->   Operation 837 'load' 'tmp2_153_load' <Predicate = (trunc_ln10 == 38 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 838 [2/2] (0.67ns)   --->   "%tmp2_154_load = load i4 %tmp2_154_addr" [src/k3mm.c:43]   --->   Operation 838 'load' 'tmp2_154_load' <Predicate = (trunc_ln10 == 38 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 839 [2/2] (0.67ns)   --->   "%tmp2_155_load = load i4 %tmp2_155_addr" [src/k3mm.c:43]   --->   Operation 839 'load' 'tmp2_155_load' <Predicate = (trunc_ln10 == 38 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 840 [2/2] (0.67ns)   --->   "%tmp2_156_load = load i4 %tmp2_156_addr" [src/k3mm.c:43]   --->   Operation 840 'load' 'tmp2_156_load' <Predicate = (trunc_ln10 == 39 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 841 [2/2] (0.67ns)   --->   "%tmp2_157_load = load i4 %tmp2_157_addr" [src/k3mm.c:43]   --->   Operation 841 'load' 'tmp2_157_load' <Predicate = (trunc_ln10 == 39 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 842 [2/2] (0.67ns)   --->   "%tmp2_158_load = load i4 %tmp2_158_addr" [src/k3mm.c:43]   --->   Operation 842 'load' 'tmp2_158_load' <Predicate = (trunc_ln10 == 39 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 843 [2/2] (0.67ns)   --->   "%tmp2_159_load = load i4 %tmp2_159_addr" [src/k3mm.c:43]   --->   Operation 843 'load' 'tmp2_159_load' <Predicate = (trunc_ln10 == 39 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 844 [2/2] (0.67ns)   --->   "%tmp2_160_load = load i4 %tmp2_160_addr" [src/k3mm.c:43]   --->   Operation 844 'load' 'tmp2_160_load' <Predicate = (trunc_ln10 == 40 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 845 [2/2] (0.67ns)   --->   "%tmp2_161_load = load i4 %tmp2_161_addr" [src/k3mm.c:43]   --->   Operation 845 'load' 'tmp2_161_load' <Predicate = (trunc_ln10 == 40 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 846 [2/2] (0.67ns)   --->   "%tmp2_162_load = load i4 %tmp2_162_addr" [src/k3mm.c:43]   --->   Operation 846 'load' 'tmp2_162_load' <Predicate = (trunc_ln10 == 40 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 847 [2/2] (0.67ns)   --->   "%tmp2_163_load = load i4 %tmp2_163_addr" [src/k3mm.c:43]   --->   Operation 847 'load' 'tmp2_163_load' <Predicate = (trunc_ln10 == 40 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 848 [2/2] (0.67ns)   --->   "%tmp2_164_load = load i4 %tmp2_164_addr" [src/k3mm.c:43]   --->   Operation 848 'load' 'tmp2_164_load' <Predicate = (trunc_ln10 == 41 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 849 [2/2] (0.67ns)   --->   "%tmp2_165_load = load i4 %tmp2_165_addr" [src/k3mm.c:43]   --->   Operation 849 'load' 'tmp2_165_load' <Predicate = (trunc_ln10 == 41 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 850 [2/2] (0.67ns)   --->   "%tmp2_166_load = load i4 %tmp2_166_addr" [src/k3mm.c:43]   --->   Operation 850 'load' 'tmp2_166_load' <Predicate = (trunc_ln10 == 41 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 851 [2/2] (0.67ns)   --->   "%tmp2_167_load = load i4 %tmp2_167_addr" [src/k3mm.c:43]   --->   Operation 851 'load' 'tmp2_167_load' <Predicate = (trunc_ln10 == 41 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 852 [2/2] (0.67ns)   --->   "%tmp2_168_load = load i4 %tmp2_168_addr" [src/k3mm.c:43]   --->   Operation 852 'load' 'tmp2_168_load' <Predicate = (trunc_ln10 == 42 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 853 [2/2] (0.67ns)   --->   "%tmp2_169_load = load i4 %tmp2_169_addr" [src/k3mm.c:43]   --->   Operation 853 'load' 'tmp2_169_load' <Predicate = (trunc_ln10 == 42 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 854 [2/2] (0.67ns)   --->   "%tmp2_170_load = load i4 %tmp2_170_addr" [src/k3mm.c:43]   --->   Operation 854 'load' 'tmp2_170_load' <Predicate = (trunc_ln10 == 42 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 855 [2/2] (0.67ns)   --->   "%tmp2_171_load = load i4 %tmp2_171_addr" [src/k3mm.c:43]   --->   Operation 855 'load' 'tmp2_171_load' <Predicate = (trunc_ln10 == 42 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 856 [2/2] (0.67ns)   --->   "%tmp2_172_load = load i4 %tmp2_172_addr" [src/k3mm.c:43]   --->   Operation 856 'load' 'tmp2_172_load' <Predicate = (trunc_ln10 == 43 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 857 [2/2] (0.67ns)   --->   "%tmp2_173_load = load i4 %tmp2_173_addr" [src/k3mm.c:43]   --->   Operation 857 'load' 'tmp2_173_load' <Predicate = (trunc_ln10 == 43 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 858 [2/2] (0.67ns)   --->   "%tmp2_174_load = load i4 %tmp2_174_addr" [src/k3mm.c:43]   --->   Operation 858 'load' 'tmp2_174_load' <Predicate = (trunc_ln10 == 43 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 859 [2/2] (0.67ns)   --->   "%tmp2_175_load = load i4 %tmp2_175_addr" [src/k3mm.c:43]   --->   Operation 859 'load' 'tmp2_175_load' <Predicate = (trunc_ln10 == 43 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 860 [2/2] (0.67ns)   --->   "%tmp2_176_load = load i4 %tmp2_176_addr" [src/k3mm.c:43]   --->   Operation 860 'load' 'tmp2_176_load' <Predicate = (trunc_ln10 == 44 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 861 [2/2] (0.67ns)   --->   "%tmp2_177_load = load i4 %tmp2_177_addr" [src/k3mm.c:43]   --->   Operation 861 'load' 'tmp2_177_load' <Predicate = (trunc_ln10 == 44 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 862 [2/2] (0.67ns)   --->   "%tmp2_178_load = load i4 %tmp2_178_addr" [src/k3mm.c:43]   --->   Operation 862 'load' 'tmp2_178_load' <Predicate = (trunc_ln10 == 44 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 863 [2/2] (0.67ns)   --->   "%tmp2_179_load = load i4 %tmp2_179_addr" [src/k3mm.c:43]   --->   Operation 863 'load' 'tmp2_179_load' <Predicate = (trunc_ln10 == 44 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 864 [2/2] (0.67ns)   --->   "%tmp2_180_load = load i4 %tmp2_180_addr" [src/k3mm.c:43]   --->   Operation 864 'load' 'tmp2_180_load' <Predicate = (trunc_ln10 == 45 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 865 [2/2] (0.67ns)   --->   "%tmp2_181_load = load i4 %tmp2_181_addr" [src/k3mm.c:43]   --->   Operation 865 'load' 'tmp2_181_load' <Predicate = (trunc_ln10 == 45 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 866 [2/2] (0.67ns)   --->   "%tmp2_182_load = load i4 %tmp2_182_addr" [src/k3mm.c:43]   --->   Operation 866 'load' 'tmp2_182_load' <Predicate = (trunc_ln10 == 45 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 867 [2/2] (0.67ns)   --->   "%tmp2_183_load = load i4 %tmp2_183_addr" [src/k3mm.c:43]   --->   Operation 867 'load' 'tmp2_183_load' <Predicate = (trunc_ln10 == 45 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 868 [2/2] (0.67ns)   --->   "%tmp2_184_load = load i4 %tmp2_184_addr" [src/k3mm.c:43]   --->   Operation 868 'load' 'tmp2_184_load' <Predicate = (trunc_ln10 == 46 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 869 [2/2] (0.67ns)   --->   "%tmp2_185_load = load i4 %tmp2_185_addr" [src/k3mm.c:43]   --->   Operation 869 'load' 'tmp2_185_load' <Predicate = (trunc_ln10 == 46 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 870 [2/2] (0.67ns)   --->   "%tmp2_186_load = load i4 %tmp2_186_addr" [src/k3mm.c:43]   --->   Operation 870 'load' 'tmp2_186_load' <Predicate = (trunc_ln10 == 46 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 871 [2/2] (0.67ns)   --->   "%tmp2_187_load = load i4 %tmp2_187_addr" [src/k3mm.c:43]   --->   Operation 871 'load' 'tmp2_187_load' <Predicate = (trunc_ln10 == 46 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 872 [2/2] (0.67ns)   --->   "%tmp2_188_load = load i4 %tmp2_188_addr" [src/k3mm.c:43]   --->   Operation 872 'load' 'tmp2_188_load' <Predicate = (trunc_ln10 == 47 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 873 [2/2] (0.67ns)   --->   "%tmp2_189_load = load i4 %tmp2_189_addr" [src/k3mm.c:43]   --->   Operation 873 'load' 'tmp2_189_load' <Predicate = (trunc_ln10 == 47 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 874 [2/2] (0.67ns)   --->   "%tmp2_190_load = load i4 %tmp2_190_addr" [src/k3mm.c:43]   --->   Operation 874 'load' 'tmp2_190_load' <Predicate = (trunc_ln10 == 47 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 875 [2/2] (0.67ns)   --->   "%tmp2_191_load = load i4 %tmp2_191_addr" [src/k3mm.c:43]   --->   Operation 875 'load' 'tmp2_191_load' <Predicate = (trunc_ln10 == 47 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 876 [2/2] (0.67ns)   --->   "%tmp2_192_load = load i4 %tmp2_192_addr" [src/k3mm.c:43]   --->   Operation 876 'load' 'tmp2_192_load' <Predicate = (trunc_ln10 == 48 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 877 [2/2] (0.67ns)   --->   "%tmp2_193_load = load i4 %tmp2_193_addr" [src/k3mm.c:43]   --->   Operation 877 'load' 'tmp2_193_load' <Predicate = (trunc_ln10 == 48 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 878 [2/2] (0.67ns)   --->   "%tmp2_194_load = load i4 %tmp2_194_addr" [src/k3mm.c:43]   --->   Operation 878 'load' 'tmp2_194_load' <Predicate = (trunc_ln10 == 48 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 879 [2/2] (0.67ns)   --->   "%tmp2_195_load = load i4 %tmp2_195_addr" [src/k3mm.c:43]   --->   Operation 879 'load' 'tmp2_195_load' <Predicate = (trunc_ln10 == 48 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 880 [2/2] (0.67ns)   --->   "%tmp2_196_load = load i4 %tmp2_196_addr" [src/k3mm.c:43]   --->   Operation 880 'load' 'tmp2_196_load' <Predicate = (trunc_ln10 == 49 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 881 [2/2] (0.67ns)   --->   "%tmp2_197_load = load i4 %tmp2_197_addr" [src/k3mm.c:43]   --->   Operation 881 'load' 'tmp2_197_load' <Predicate = (trunc_ln10 == 49 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 882 [2/2] (0.67ns)   --->   "%tmp2_198_load = load i4 %tmp2_198_addr" [src/k3mm.c:43]   --->   Operation 882 'load' 'tmp2_198_load' <Predicate = (trunc_ln10 == 49 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 883 [2/2] (0.67ns)   --->   "%tmp2_199_load = load i4 %tmp2_199_addr" [src/k3mm.c:43]   --->   Operation 883 'load' 'tmp2_199_load' <Predicate = (trunc_ln10 == 49 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 884 [2/2] (0.67ns)   --->   "%tmp2_200_load = load i4 %tmp2_200_addr" [src/k3mm.c:43]   --->   Operation 884 'load' 'tmp2_200_load' <Predicate = (trunc_ln10 == 50 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 885 [2/2] (0.67ns)   --->   "%tmp2_201_load = load i4 %tmp2_201_addr" [src/k3mm.c:43]   --->   Operation 885 'load' 'tmp2_201_load' <Predicate = (trunc_ln10 == 50 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 886 [2/2] (0.67ns)   --->   "%tmp2_202_load = load i4 %tmp2_202_addr" [src/k3mm.c:43]   --->   Operation 886 'load' 'tmp2_202_load' <Predicate = (trunc_ln10 == 50 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 887 [2/2] (0.67ns)   --->   "%tmp2_203_load = load i4 %tmp2_203_addr" [src/k3mm.c:43]   --->   Operation 887 'load' 'tmp2_203_load' <Predicate = (trunc_ln10 == 50 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 888 [2/2] (0.67ns)   --->   "%tmp2_204_load = load i4 %tmp2_204_addr" [src/k3mm.c:43]   --->   Operation 888 'load' 'tmp2_204_load' <Predicate = (trunc_ln10 == 51 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 889 [2/2] (0.67ns)   --->   "%tmp2_205_load = load i4 %tmp2_205_addr" [src/k3mm.c:43]   --->   Operation 889 'load' 'tmp2_205_load' <Predicate = (trunc_ln10 == 51 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 890 [2/2] (0.67ns)   --->   "%tmp2_206_load = load i4 %tmp2_206_addr" [src/k3mm.c:43]   --->   Operation 890 'load' 'tmp2_206_load' <Predicate = (trunc_ln10 == 51 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 891 [2/2] (0.67ns)   --->   "%tmp2_207_load = load i4 %tmp2_207_addr" [src/k3mm.c:43]   --->   Operation 891 'load' 'tmp2_207_load' <Predicate = (trunc_ln10 == 51 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 892 [2/2] (0.67ns)   --->   "%tmp2_208_load = load i4 %tmp2_208_addr" [src/k3mm.c:43]   --->   Operation 892 'load' 'tmp2_208_load' <Predicate = (trunc_ln10 == 52 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 893 [2/2] (0.67ns)   --->   "%tmp2_209_load = load i4 %tmp2_209_addr" [src/k3mm.c:43]   --->   Operation 893 'load' 'tmp2_209_load' <Predicate = (trunc_ln10 == 52 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 894 [2/2] (0.67ns)   --->   "%tmp2_210_load = load i4 %tmp2_210_addr" [src/k3mm.c:43]   --->   Operation 894 'load' 'tmp2_210_load' <Predicate = (trunc_ln10 == 52 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 895 [2/2] (0.67ns)   --->   "%tmp2_211_load = load i4 %tmp2_211_addr" [src/k3mm.c:43]   --->   Operation 895 'load' 'tmp2_211_load' <Predicate = (trunc_ln10 == 52 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 896 [2/2] (0.67ns)   --->   "%tmp2_212_load = load i4 %tmp2_212_addr" [src/k3mm.c:43]   --->   Operation 896 'load' 'tmp2_212_load' <Predicate = (trunc_ln10 == 53 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 897 [2/2] (0.67ns)   --->   "%tmp2_213_load = load i4 %tmp2_213_addr" [src/k3mm.c:43]   --->   Operation 897 'load' 'tmp2_213_load' <Predicate = (trunc_ln10 == 53 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 898 [2/2] (0.67ns)   --->   "%tmp2_214_load = load i4 %tmp2_214_addr" [src/k3mm.c:43]   --->   Operation 898 'load' 'tmp2_214_load' <Predicate = (trunc_ln10 == 53 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 899 [2/2] (0.67ns)   --->   "%tmp2_215_load = load i4 %tmp2_215_addr" [src/k3mm.c:43]   --->   Operation 899 'load' 'tmp2_215_load' <Predicate = (trunc_ln10 == 53 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 900 [2/2] (0.67ns)   --->   "%tmp2_216_load = load i4 %tmp2_216_addr" [src/k3mm.c:43]   --->   Operation 900 'load' 'tmp2_216_load' <Predicate = (trunc_ln10 == 54 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 901 [2/2] (0.67ns)   --->   "%tmp2_217_load = load i4 %tmp2_217_addr" [src/k3mm.c:43]   --->   Operation 901 'load' 'tmp2_217_load' <Predicate = (trunc_ln10 == 54 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 902 [2/2] (0.67ns)   --->   "%tmp2_218_load = load i4 %tmp2_218_addr" [src/k3mm.c:43]   --->   Operation 902 'load' 'tmp2_218_load' <Predicate = (trunc_ln10 == 54 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 903 [2/2] (0.67ns)   --->   "%tmp2_219_load = load i4 %tmp2_219_addr" [src/k3mm.c:43]   --->   Operation 903 'load' 'tmp2_219_load' <Predicate = (trunc_ln10 == 54 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 904 [2/2] (0.67ns)   --->   "%tmp2_220_load = load i4 %tmp2_220_addr" [src/k3mm.c:43]   --->   Operation 904 'load' 'tmp2_220_load' <Predicate = (trunc_ln10 == 55 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 905 [2/2] (0.67ns)   --->   "%tmp2_221_load = load i4 %tmp2_221_addr" [src/k3mm.c:43]   --->   Operation 905 'load' 'tmp2_221_load' <Predicate = (trunc_ln10 == 55 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 906 [2/2] (0.67ns)   --->   "%tmp2_222_load = load i4 %tmp2_222_addr" [src/k3mm.c:43]   --->   Operation 906 'load' 'tmp2_222_load' <Predicate = (trunc_ln10 == 55 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 907 [2/2] (0.67ns)   --->   "%tmp2_223_load = load i4 %tmp2_223_addr" [src/k3mm.c:43]   --->   Operation 907 'load' 'tmp2_223_load' <Predicate = (trunc_ln10 == 55 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 908 [2/2] (0.67ns)   --->   "%tmp2_224_load = load i4 %tmp2_224_addr" [src/k3mm.c:43]   --->   Operation 908 'load' 'tmp2_224_load' <Predicate = (trunc_ln10 == 56 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 909 [2/2] (0.67ns)   --->   "%tmp2_225_load = load i4 %tmp2_225_addr" [src/k3mm.c:43]   --->   Operation 909 'load' 'tmp2_225_load' <Predicate = (trunc_ln10 == 56 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 910 [2/2] (0.67ns)   --->   "%tmp2_226_load = load i4 %tmp2_226_addr" [src/k3mm.c:43]   --->   Operation 910 'load' 'tmp2_226_load' <Predicate = (trunc_ln10 == 56 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 911 [2/2] (0.67ns)   --->   "%tmp2_227_load = load i4 %tmp2_227_addr" [src/k3mm.c:43]   --->   Operation 911 'load' 'tmp2_227_load' <Predicate = (trunc_ln10 == 56 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 912 [2/2] (0.67ns)   --->   "%tmp2_228_load = load i4 %tmp2_228_addr" [src/k3mm.c:43]   --->   Operation 912 'load' 'tmp2_228_load' <Predicate = (trunc_ln10 == 57 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 913 [2/2] (0.67ns)   --->   "%tmp2_229_load = load i4 %tmp2_229_addr" [src/k3mm.c:43]   --->   Operation 913 'load' 'tmp2_229_load' <Predicate = (trunc_ln10 == 57 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 914 [2/2] (0.67ns)   --->   "%tmp2_230_load = load i4 %tmp2_230_addr" [src/k3mm.c:43]   --->   Operation 914 'load' 'tmp2_230_load' <Predicate = (trunc_ln10 == 57 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 915 [2/2] (0.67ns)   --->   "%tmp2_231_load = load i4 %tmp2_231_addr" [src/k3mm.c:43]   --->   Operation 915 'load' 'tmp2_231_load' <Predicate = (trunc_ln10 == 57 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 916 [2/2] (0.67ns)   --->   "%tmp2_232_load = load i4 %tmp2_232_addr" [src/k3mm.c:43]   --->   Operation 916 'load' 'tmp2_232_load' <Predicate = (trunc_ln10 == 58 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 917 [2/2] (0.67ns)   --->   "%tmp2_233_load = load i4 %tmp2_233_addr" [src/k3mm.c:43]   --->   Operation 917 'load' 'tmp2_233_load' <Predicate = (trunc_ln10 == 58 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 918 [2/2] (0.67ns)   --->   "%tmp2_234_load = load i4 %tmp2_234_addr" [src/k3mm.c:43]   --->   Operation 918 'load' 'tmp2_234_load' <Predicate = (trunc_ln10 == 58 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 919 [2/2] (0.67ns)   --->   "%tmp2_235_load = load i4 %tmp2_235_addr" [src/k3mm.c:43]   --->   Operation 919 'load' 'tmp2_235_load' <Predicate = (trunc_ln10 == 58 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 920 [2/2] (0.67ns)   --->   "%tmp2_236_load = load i4 %tmp2_236_addr" [src/k3mm.c:43]   --->   Operation 920 'load' 'tmp2_236_load' <Predicate = (trunc_ln10 == 59 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 921 [2/2] (0.67ns)   --->   "%tmp2_237_load = load i4 %tmp2_237_addr" [src/k3mm.c:43]   --->   Operation 921 'load' 'tmp2_237_load' <Predicate = (trunc_ln10 == 59 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 922 [2/2] (0.67ns)   --->   "%tmp2_238_load = load i4 %tmp2_238_addr" [src/k3mm.c:43]   --->   Operation 922 'load' 'tmp2_238_load' <Predicate = (trunc_ln10 == 59 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 923 [2/2] (0.67ns)   --->   "%tmp2_239_load = load i4 %tmp2_239_addr" [src/k3mm.c:43]   --->   Operation 923 'load' 'tmp2_239_load' <Predicate = (trunc_ln10 == 59 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 924 [2/2] (0.67ns)   --->   "%tmp2_240_load = load i4 %tmp2_240_addr" [src/k3mm.c:43]   --->   Operation 924 'load' 'tmp2_240_load' <Predicate = (trunc_ln10 == 60 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 925 [2/2] (0.67ns)   --->   "%tmp2_241_load = load i4 %tmp2_241_addr" [src/k3mm.c:43]   --->   Operation 925 'load' 'tmp2_241_load' <Predicate = (trunc_ln10 == 60 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 926 [2/2] (0.67ns)   --->   "%tmp2_242_load = load i4 %tmp2_242_addr" [src/k3mm.c:43]   --->   Operation 926 'load' 'tmp2_242_load' <Predicate = (trunc_ln10 == 60 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 927 [2/2] (0.67ns)   --->   "%tmp2_243_load = load i4 %tmp2_243_addr" [src/k3mm.c:43]   --->   Operation 927 'load' 'tmp2_243_load' <Predicate = (trunc_ln10 == 60 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 928 [2/2] (0.67ns)   --->   "%tmp2_244_load = load i4 %tmp2_244_addr" [src/k3mm.c:43]   --->   Operation 928 'load' 'tmp2_244_load' <Predicate = (trunc_ln10 == 61 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 929 [2/2] (0.67ns)   --->   "%tmp2_245_load = load i4 %tmp2_245_addr" [src/k3mm.c:43]   --->   Operation 929 'load' 'tmp2_245_load' <Predicate = (trunc_ln10 == 61 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 930 [2/2] (0.67ns)   --->   "%tmp2_246_load = load i4 %tmp2_246_addr" [src/k3mm.c:43]   --->   Operation 930 'load' 'tmp2_246_load' <Predicate = (trunc_ln10 == 61 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 931 [2/2] (0.67ns)   --->   "%tmp2_247_load = load i4 %tmp2_247_addr" [src/k3mm.c:43]   --->   Operation 931 'load' 'tmp2_247_load' <Predicate = (trunc_ln10 == 61 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 932 [2/2] (0.67ns)   --->   "%tmp2_248_load = load i4 %tmp2_248_addr" [src/k3mm.c:43]   --->   Operation 932 'load' 'tmp2_248_load' <Predicate = (trunc_ln10 == 62 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 933 [2/2] (0.67ns)   --->   "%tmp2_249_load = load i4 %tmp2_249_addr" [src/k3mm.c:43]   --->   Operation 933 'load' 'tmp2_249_load' <Predicate = (trunc_ln10 == 62 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 934 [2/2] (0.67ns)   --->   "%tmp2_250_load = load i4 %tmp2_250_addr" [src/k3mm.c:43]   --->   Operation 934 'load' 'tmp2_250_load' <Predicate = (trunc_ln10 == 62 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 935 [2/2] (0.67ns)   --->   "%tmp2_251_load = load i4 %tmp2_251_addr" [src/k3mm.c:43]   --->   Operation 935 'load' 'tmp2_251_load' <Predicate = (trunc_ln10 == 62 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 936 [2/2] (0.67ns)   --->   "%tmp2_252_load = load i4 %tmp2_252_addr" [src/k3mm.c:43]   --->   Operation 936 'load' 'tmp2_252_load' <Predicate = (trunc_ln10 == 63 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 937 [2/2] (0.67ns)   --->   "%tmp2_253_load = load i4 %tmp2_253_addr" [src/k3mm.c:43]   --->   Operation 937 'load' 'tmp2_253_load' <Predicate = (trunc_ln10 == 63 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 938 [2/2] (0.67ns)   --->   "%tmp2_254_load = load i4 %tmp2_254_addr" [src/k3mm.c:43]   --->   Operation 938 'load' 'tmp2_254_load' <Predicate = (trunc_ln10 == 63 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 939 [2/2] (0.67ns)   --->   "%tmp2_255_load = load i4 %tmp2_255_addr" [src/k3mm.c:43]   --->   Operation 939 'load' 'tmp2_255_load' <Predicate = (trunc_ln10 == 63 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 940 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_C_load, i32 %buff_D_load" [src/k3mm.c:43]   --->   Operation 940 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 941 [1/1] (0.00ns)   --->   "%buff_C_1_addr = getelementptr i32 %buff_C_1, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 941 'getelementptr' 'buff_C_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 942 [2/2] (1.23ns)   --->   "%buff_C_1_load = load i6 %buff_C_1_addr" [src/k3mm.c:43]   --->   Operation 942 'load' 'buff_C_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 943 [1/2] (0.67ns)   --->   "%mux_case_0402 = load i4 %tmp2_addr" [src/k3mm.c:43]   --->   Operation 943 'load' 'mux_case_0402' <Predicate = (trunc_ln10 == 0 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 944 [1/2] (0.67ns)   --->   "%tmp2_1_load = load i4 %tmp2_1_addr" [src/k3mm.c:43]   --->   Operation 944 'load' 'tmp2_1_load' <Predicate = (trunc_ln10 == 0 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 945 [1/2] (0.67ns)   --->   "%tmp2_2_load = load i4 %tmp2_2_addr" [src/k3mm.c:43]   --->   Operation 945 'load' 'tmp2_2_load' <Predicate = (trunc_ln10 == 0 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 946 [1/2] (0.67ns)   --->   "%tmp2_3_load = load i4 %tmp2_3_addr" [src/k3mm.c:43]   --->   Operation 946 'load' 'tmp2_3_load' <Predicate = (trunc_ln10 == 0 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 947 [1/1] (0.52ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %mux_case_0402, i2 1, i32 %tmp2_1_load, i2 2, i32 %tmp2_2_load, i2 3, i32 %tmp2_3_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 947 'sparsemux' 'tmp' <Predicate = (trunc_ln10 == 0)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 948 [1/2] (0.67ns)   --->   "%tmp2_4_load = load i4 %tmp2_4_addr" [src/k3mm.c:43]   --->   Operation 948 'load' 'tmp2_4_load' <Predicate = (trunc_ln10 == 1 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 949 [1/2] (0.67ns)   --->   "%tmp2_5_load = load i4 %tmp2_5_addr" [src/k3mm.c:43]   --->   Operation 949 'load' 'tmp2_5_load' <Predicate = (trunc_ln10 == 1 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 950 [1/2] (0.67ns)   --->   "%tmp2_6_load = load i4 %tmp2_6_addr" [src/k3mm.c:43]   --->   Operation 950 'load' 'tmp2_6_load' <Predicate = (trunc_ln10 == 1 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 951 [1/2] (0.67ns)   --->   "%tmp2_7_load = load i4 %tmp2_7_addr" [src/k3mm.c:43]   --->   Operation 951 'load' 'tmp2_7_load' <Predicate = (trunc_ln10 == 1 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 952 [1/1] (0.52ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_4_load, i2 1, i32 %tmp2_5_load, i2 2, i32 %tmp2_6_load, i2 3, i32 %tmp2_7_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 952 'sparsemux' 'tmp_1' <Predicate = (trunc_ln10 == 1)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 953 [1/2] (0.67ns)   --->   "%tmp2_8_load = load i4 %tmp2_8_addr" [src/k3mm.c:43]   --->   Operation 953 'load' 'tmp2_8_load' <Predicate = (trunc_ln10 == 2 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 954 [1/2] (0.67ns)   --->   "%tmp2_9_load = load i4 %tmp2_9_addr" [src/k3mm.c:43]   --->   Operation 954 'load' 'tmp2_9_load' <Predicate = (trunc_ln10 == 2 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 955 [1/2] (0.67ns)   --->   "%tmp2_10_load = load i4 %tmp2_10_addr" [src/k3mm.c:43]   --->   Operation 955 'load' 'tmp2_10_load' <Predicate = (trunc_ln10 == 2 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 956 [1/2] (0.67ns)   --->   "%tmp2_11_load = load i4 %tmp2_11_addr" [src/k3mm.c:43]   --->   Operation 956 'load' 'tmp2_11_load' <Predicate = (trunc_ln10 == 2 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 957 [1/1] (0.52ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_8_load, i2 1, i32 %tmp2_9_load, i2 2, i32 %tmp2_10_load, i2 3, i32 %tmp2_11_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 957 'sparsemux' 'tmp_2' <Predicate = (trunc_ln10 == 2)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 958 [1/2] (0.67ns)   --->   "%tmp2_12_load = load i4 %tmp2_12_addr" [src/k3mm.c:43]   --->   Operation 958 'load' 'tmp2_12_load' <Predicate = (trunc_ln10 == 3 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 959 [1/2] (0.67ns)   --->   "%tmp2_13_load = load i4 %tmp2_13_addr" [src/k3mm.c:43]   --->   Operation 959 'load' 'tmp2_13_load' <Predicate = (trunc_ln10 == 3 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 960 [1/2] (0.67ns)   --->   "%tmp2_14_load = load i4 %tmp2_14_addr" [src/k3mm.c:43]   --->   Operation 960 'load' 'tmp2_14_load' <Predicate = (trunc_ln10 == 3 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 961 [1/2] (0.67ns)   --->   "%tmp2_15_load = load i4 %tmp2_15_addr" [src/k3mm.c:43]   --->   Operation 961 'load' 'tmp2_15_load' <Predicate = (trunc_ln10 == 3 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 962 [1/1] (0.52ns)   --->   "%tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_12_load, i2 1, i32 %tmp2_13_load, i2 2, i32 %tmp2_14_load, i2 3, i32 %tmp2_15_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 962 'sparsemux' 'tmp_3' <Predicate = (trunc_ln10 == 3)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 963 [1/2] (0.67ns)   --->   "%tmp2_16_load = load i4 %tmp2_16_addr" [src/k3mm.c:43]   --->   Operation 963 'load' 'tmp2_16_load' <Predicate = (trunc_ln10 == 4 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 964 [1/2] (0.67ns)   --->   "%tmp2_17_load = load i4 %tmp2_17_addr" [src/k3mm.c:43]   --->   Operation 964 'load' 'tmp2_17_load' <Predicate = (trunc_ln10 == 4 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 965 [1/2] (0.67ns)   --->   "%tmp2_18_load = load i4 %tmp2_18_addr" [src/k3mm.c:43]   --->   Operation 965 'load' 'tmp2_18_load' <Predicate = (trunc_ln10 == 4 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 966 [1/2] (0.67ns)   --->   "%tmp2_19_load = load i4 %tmp2_19_addr" [src/k3mm.c:43]   --->   Operation 966 'load' 'tmp2_19_load' <Predicate = (trunc_ln10 == 4 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 967 [1/1] (0.52ns)   --->   "%tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_16_load, i2 1, i32 %tmp2_17_load, i2 2, i32 %tmp2_18_load, i2 3, i32 %tmp2_19_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 967 'sparsemux' 'tmp_4' <Predicate = (trunc_ln10 == 4)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 968 [1/2] (0.67ns)   --->   "%tmp2_20_load = load i4 %tmp2_20_addr" [src/k3mm.c:43]   --->   Operation 968 'load' 'tmp2_20_load' <Predicate = (trunc_ln10 == 5 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 969 [1/2] (0.67ns)   --->   "%tmp2_21_load = load i4 %tmp2_21_addr" [src/k3mm.c:43]   --->   Operation 969 'load' 'tmp2_21_load' <Predicate = (trunc_ln10 == 5 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 970 [1/2] (0.67ns)   --->   "%tmp2_22_load = load i4 %tmp2_22_addr" [src/k3mm.c:43]   --->   Operation 970 'load' 'tmp2_22_load' <Predicate = (trunc_ln10 == 5 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 971 [1/2] (0.67ns)   --->   "%tmp2_23_load = load i4 %tmp2_23_addr" [src/k3mm.c:43]   --->   Operation 971 'load' 'tmp2_23_load' <Predicate = (trunc_ln10 == 5 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 972 [1/1] (0.52ns)   --->   "%tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_20_load, i2 1, i32 %tmp2_21_load, i2 2, i32 %tmp2_22_load, i2 3, i32 %tmp2_23_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 972 'sparsemux' 'tmp_5' <Predicate = (trunc_ln10 == 5)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 973 [1/2] (0.67ns)   --->   "%tmp2_24_load = load i4 %tmp2_24_addr" [src/k3mm.c:43]   --->   Operation 973 'load' 'tmp2_24_load' <Predicate = (trunc_ln10 == 6 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 974 [1/2] (0.67ns)   --->   "%tmp2_25_load = load i4 %tmp2_25_addr" [src/k3mm.c:43]   --->   Operation 974 'load' 'tmp2_25_load' <Predicate = (trunc_ln10 == 6 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 975 [1/2] (0.67ns)   --->   "%tmp2_26_load = load i4 %tmp2_26_addr" [src/k3mm.c:43]   --->   Operation 975 'load' 'tmp2_26_load' <Predicate = (trunc_ln10 == 6 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 976 [1/2] (0.67ns)   --->   "%tmp2_27_load = load i4 %tmp2_27_addr" [src/k3mm.c:43]   --->   Operation 976 'load' 'tmp2_27_load' <Predicate = (trunc_ln10 == 6 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 977 [1/1] (0.52ns)   --->   "%tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_24_load, i2 1, i32 %tmp2_25_load, i2 2, i32 %tmp2_26_load, i2 3, i32 %tmp2_27_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 977 'sparsemux' 'tmp_6' <Predicate = (trunc_ln10 == 6)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 978 [1/2] (0.67ns)   --->   "%tmp2_28_load = load i4 %tmp2_28_addr" [src/k3mm.c:43]   --->   Operation 978 'load' 'tmp2_28_load' <Predicate = (trunc_ln10 == 7 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 979 [1/2] (0.67ns)   --->   "%tmp2_29_load = load i4 %tmp2_29_addr" [src/k3mm.c:43]   --->   Operation 979 'load' 'tmp2_29_load' <Predicate = (trunc_ln10 == 7 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 980 [1/2] (0.67ns)   --->   "%tmp2_30_load = load i4 %tmp2_30_addr" [src/k3mm.c:43]   --->   Operation 980 'load' 'tmp2_30_load' <Predicate = (trunc_ln10 == 7 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 981 [1/2] (0.67ns)   --->   "%tmp2_31_load = load i4 %tmp2_31_addr" [src/k3mm.c:43]   --->   Operation 981 'load' 'tmp2_31_load' <Predicate = (trunc_ln10 == 7 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 982 [1/1] (0.52ns)   --->   "%tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_28_load, i2 1, i32 %tmp2_29_load, i2 2, i32 %tmp2_30_load, i2 3, i32 %tmp2_31_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 982 'sparsemux' 'tmp_7' <Predicate = (trunc_ln10 == 7)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 983 [1/2] (0.67ns)   --->   "%tmp2_32_load = load i4 %tmp2_32_addr" [src/k3mm.c:43]   --->   Operation 983 'load' 'tmp2_32_load' <Predicate = (trunc_ln10 == 8 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 984 [1/2] (0.67ns)   --->   "%tmp2_33_load = load i4 %tmp2_33_addr" [src/k3mm.c:43]   --->   Operation 984 'load' 'tmp2_33_load' <Predicate = (trunc_ln10 == 8 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 985 [1/2] (0.67ns)   --->   "%tmp2_34_load = load i4 %tmp2_34_addr" [src/k3mm.c:43]   --->   Operation 985 'load' 'tmp2_34_load' <Predicate = (trunc_ln10 == 8 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 986 [1/2] (0.67ns)   --->   "%tmp2_35_load = load i4 %tmp2_35_addr" [src/k3mm.c:43]   --->   Operation 986 'load' 'tmp2_35_load' <Predicate = (trunc_ln10 == 8 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 987 [1/1] (0.52ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_32_load, i2 1, i32 %tmp2_33_load, i2 2, i32 %tmp2_34_load, i2 3, i32 %tmp2_35_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 987 'sparsemux' 'tmp_8' <Predicate = (trunc_ln10 == 8)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 988 [1/2] (0.67ns)   --->   "%tmp2_36_load = load i4 %tmp2_36_addr" [src/k3mm.c:43]   --->   Operation 988 'load' 'tmp2_36_load' <Predicate = (trunc_ln10 == 9 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 989 [1/2] (0.67ns)   --->   "%tmp2_37_load = load i4 %tmp2_37_addr" [src/k3mm.c:43]   --->   Operation 989 'load' 'tmp2_37_load' <Predicate = (trunc_ln10 == 9 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 990 [1/2] (0.67ns)   --->   "%tmp2_38_load = load i4 %tmp2_38_addr" [src/k3mm.c:43]   --->   Operation 990 'load' 'tmp2_38_load' <Predicate = (trunc_ln10 == 9 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 991 [1/2] (0.67ns)   --->   "%tmp2_39_load = load i4 %tmp2_39_addr" [src/k3mm.c:43]   --->   Operation 991 'load' 'tmp2_39_load' <Predicate = (trunc_ln10 == 9 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 992 [1/1] (0.52ns)   --->   "%tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_36_load, i2 1, i32 %tmp2_37_load, i2 2, i32 %tmp2_38_load, i2 3, i32 %tmp2_39_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 992 'sparsemux' 'tmp_9' <Predicate = (trunc_ln10 == 9)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 993 [1/2] (0.67ns)   --->   "%tmp2_40_load = load i4 %tmp2_40_addr" [src/k3mm.c:43]   --->   Operation 993 'load' 'tmp2_40_load' <Predicate = (trunc_ln10 == 10 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 994 [1/2] (0.67ns)   --->   "%tmp2_41_load = load i4 %tmp2_41_addr" [src/k3mm.c:43]   --->   Operation 994 'load' 'tmp2_41_load' <Predicate = (trunc_ln10 == 10 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 995 [1/2] (0.67ns)   --->   "%tmp2_42_load = load i4 %tmp2_42_addr" [src/k3mm.c:43]   --->   Operation 995 'load' 'tmp2_42_load' <Predicate = (trunc_ln10 == 10 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 996 [1/2] (0.67ns)   --->   "%tmp2_43_load = load i4 %tmp2_43_addr" [src/k3mm.c:43]   --->   Operation 996 'load' 'tmp2_43_load' <Predicate = (trunc_ln10 == 10 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 997 [1/1] (0.52ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_40_load, i2 1, i32 %tmp2_41_load, i2 2, i32 %tmp2_42_load, i2 3, i32 %tmp2_43_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 997 'sparsemux' 'tmp_s' <Predicate = (trunc_ln10 == 10)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 998 [1/2] (0.67ns)   --->   "%tmp2_44_load = load i4 %tmp2_44_addr" [src/k3mm.c:43]   --->   Operation 998 'load' 'tmp2_44_load' <Predicate = (trunc_ln10 == 11 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 999 [1/2] (0.67ns)   --->   "%tmp2_45_load = load i4 %tmp2_45_addr" [src/k3mm.c:43]   --->   Operation 999 'load' 'tmp2_45_load' <Predicate = (trunc_ln10 == 11 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1000 [1/2] (0.67ns)   --->   "%tmp2_46_load = load i4 %tmp2_46_addr" [src/k3mm.c:43]   --->   Operation 1000 'load' 'tmp2_46_load' <Predicate = (trunc_ln10 == 11 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1001 [1/2] (0.67ns)   --->   "%tmp2_47_load = load i4 %tmp2_47_addr" [src/k3mm.c:43]   --->   Operation 1001 'load' 'tmp2_47_load' <Predicate = (trunc_ln10 == 11 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1002 [1/1] (0.52ns)   --->   "%tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_44_load, i2 1, i32 %tmp2_45_load, i2 2, i32 %tmp2_46_load, i2 3, i32 %tmp2_47_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1002 'sparsemux' 'tmp_10' <Predicate = (trunc_ln10 == 11)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1003 [1/2] (0.67ns)   --->   "%tmp2_48_load = load i4 %tmp2_48_addr" [src/k3mm.c:43]   --->   Operation 1003 'load' 'tmp2_48_load' <Predicate = (trunc_ln10 == 12 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1004 [1/2] (0.67ns)   --->   "%tmp2_49_load = load i4 %tmp2_49_addr" [src/k3mm.c:43]   --->   Operation 1004 'load' 'tmp2_49_load' <Predicate = (trunc_ln10 == 12 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1005 [1/2] (0.67ns)   --->   "%tmp2_50_load = load i4 %tmp2_50_addr" [src/k3mm.c:43]   --->   Operation 1005 'load' 'tmp2_50_load' <Predicate = (trunc_ln10 == 12 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1006 [1/2] (0.67ns)   --->   "%tmp2_51_load = load i4 %tmp2_51_addr" [src/k3mm.c:43]   --->   Operation 1006 'load' 'tmp2_51_load' <Predicate = (trunc_ln10 == 12 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1007 [1/1] (0.52ns)   --->   "%tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_48_load, i2 1, i32 %tmp2_49_load, i2 2, i32 %tmp2_50_load, i2 3, i32 %tmp2_51_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1007 'sparsemux' 'tmp_11' <Predicate = (trunc_ln10 == 12)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1008 [1/2] (0.67ns)   --->   "%tmp2_52_load = load i4 %tmp2_52_addr" [src/k3mm.c:43]   --->   Operation 1008 'load' 'tmp2_52_load' <Predicate = (trunc_ln10 == 13 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1009 [1/2] (0.67ns)   --->   "%tmp2_53_load = load i4 %tmp2_53_addr" [src/k3mm.c:43]   --->   Operation 1009 'load' 'tmp2_53_load' <Predicate = (trunc_ln10 == 13 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1010 [1/2] (0.67ns)   --->   "%tmp2_54_load = load i4 %tmp2_54_addr" [src/k3mm.c:43]   --->   Operation 1010 'load' 'tmp2_54_load' <Predicate = (trunc_ln10 == 13 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1011 [1/2] (0.67ns)   --->   "%tmp2_55_load = load i4 %tmp2_55_addr" [src/k3mm.c:43]   --->   Operation 1011 'load' 'tmp2_55_load' <Predicate = (trunc_ln10 == 13 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1012 [1/1] (0.52ns)   --->   "%tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_52_load, i2 1, i32 %tmp2_53_load, i2 2, i32 %tmp2_54_load, i2 3, i32 %tmp2_55_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1012 'sparsemux' 'tmp_12' <Predicate = (trunc_ln10 == 13)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1013 [1/2] (0.67ns)   --->   "%tmp2_56_load = load i4 %tmp2_56_addr" [src/k3mm.c:43]   --->   Operation 1013 'load' 'tmp2_56_load' <Predicate = (trunc_ln10 == 14 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1014 [1/2] (0.67ns)   --->   "%tmp2_57_load = load i4 %tmp2_57_addr" [src/k3mm.c:43]   --->   Operation 1014 'load' 'tmp2_57_load' <Predicate = (trunc_ln10 == 14 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1015 [1/2] (0.67ns)   --->   "%tmp2_58_load = load i4 %tmp2_58_addr" [src/k3mm.c:43]   --->   Operation 1015 'load' 'tmp2_58_load' <Predicate = (trunc_ln10 == 14 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1016 [1/2] (0.67ns)   --->   "%tmp2_59_load = load i4 %tmp2_59_addr" [src/k3mm.c:43]   --->   Operation 1016 'load' 'tmp2_59_load' <Predicate = (trunc_ln10 == 14 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1017 [1/1] (0.52ns)   --->   "%tmp_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_56_load, i2 1, i32 %tmp2_57_load, i2 2, i32 %tmp2_58_load, i2 3, i32 %tmp2_59_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1017 'sparsemux' 'tmp_13' <Predicate = (trunc_ln10 == 14)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1018 [1/2] (0.67ns)   --->   "%tmp2_60_load = load i4 %tmp2_60_addr" [src/k3mm.c:43]   --->   Operation 1018 'load' 'tmp2_60_load' <Predicate = (trunc_ln10 == 15 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1019 [1/2] (0.67ns)   --->   "%tmp2_61_load = load i4 %tmp2_61_addr" [src/k3mm.c:43]   --->   Operation 1019 'load' 'tmp2_61_load' <Predicate = (trunc_ln10 == 15 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1020 [1/2] (0.67ns)   --->   "%tmp2_62_load = load i4 %tmp2_62_addr" [src/k3mm.c:43]   --->   Operation 1020 'load' 'tmp2_62_load' <Predicate = (trunc_ln10 == 15 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1021 [1/2] (0.67ns)   --->   "%tmp2_63_load = load i4 %tmp2_63_addr" [src/k3mm.c:43]   --->   Operation 1021 'load' 'tmp2_63_load' <Predicate = (trunc_ln10 == 15 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1022 [1/1] (0.52ns)   --->   "%tmp_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_60_load, i2 1, i32 %tmp2_61_load, i2 2, i32 %tmp2_62_load, i2 3, i32 %tmp2_63_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1022 'sparsemux' 'tmp_14' <Predicate = (trunc_ln10 == 15)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1023 [1/2] (0.67ns)   --->   "%tmp2_64_load = load i4 %tmp2_64_addr" [src/k3mm.c:43]   --->   Operation 1023 'load' 'tmp2_64_load' <Predicate = (trunc_ln10 == 16 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1024 [1/2] (0.67ns)   --->   "%tmp2_65_load = load i4 %tmp2_65_addr" [src/k3mm.c:43]   --->   Operation 1024 'load' 'tmp2_65_load' <Predicate = (trunc_ln10 == 16 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1025 [1/2] (0.67ns)   --->   "%tmp2_66_load = load i4 %tmp2_66_addr" [src/k3mm.c:43]   --->   Operation 1025 'load' 'tmp2_66_load' <Predicate = (trunc_ln10 == 16 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1026 [1/2] (0.67ns)   --->   "%tmp2_67_load = load i4 %tmp2_67_addr" [src/k3mm.c:43]   --->   Operation 1026 'load' 'tmp2_67_load' <Predicate = (trunc_ln10 == 16 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1027 [1/1] (0.52ns)   --->   "%tmp_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_64_load, i2 1, i32 %tmp2_65_load, i2 2, i32 %tmp2_66_load, i2 3, i32 %tmp2_67_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1027 'sparsemux' 'tmp_15' <Predicate = (trunc_ln10 == 16)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1028 [1/2] (0.67ns)   --->   "%tmp2_68_load = load i4 %tmp2_68_addr" [src/k3mm.c:43]   --->   Operation 1028 'load' 'tmp2_68_load' <Predicate = (trunc_ln10 == 17 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1029 [1/2] (0.67ns)   --->   "%tmp2_69_load = load i4 %tmp2_69_addr" [src/k3mm.c:43]   --->   Operation 1029 'load' 'tmp2_69_load' <Predicate = (trunc_ln10 == 17 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1030 [1/2] (0.67ns)   --->   "%tmp2_70_load = load i4 %tmp2_70_addr" [src/k3mm.c:43]   --->   Operation 1030 'load' 'tmp2_70_load' <Predicate = (trunc_ln10 == 17 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1031 [1/2] (0.67ns)   --->   "%tmp2_71_load = load i4 %tmp2_71_addr" [src/k3mm.c:43]   --->   Operation 1031 'load' 'tmp2_71_load' <Predicate = (trunc_ln10 == 17 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1032 [1/1] (0.52ns)   --->   "%tmp_16 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_68_load, i2 1, i32 %tmp2_69_load, i2 2, i32 %tmp2_70_load, i2 3, i32 %tmp2_71_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1032 'sparsemux' 'tmp_16' <Predicate = (trunc_ln10 == 17)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1033 [1/2] (0.67ns)   --->   "%tmp2_72_load = load i4 %tmp2_72_addr" [src/k3mm.c:43]   --->   Operation 1033 'load' 'tmp2_72_load' <Predicate = (trunc_ln10 == 18 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1034 [1/2] (0.67ns)   --->   "%tmp2_73_load = load i4 %tmp2_73_addr" [src/k3mm.c:43]   --->   Operation 1034 'load' 'tmp2_73_load' <Predicate = (trunc_ln10 == 18 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1035 [1/2] (0.67ns)   --->   "%tmp2_74_load = load i4 %tmp2_74_addr" [src/k3mm.c:43]   --->   Operation 1035 'load' 'tmp2_74_load' <Predicate = (trunc_ln10 == 18 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1036 [1/2] (0.67ns)   --->   "%tmp2_75_load = load i4 %tmp2_75_addr" [src/k3mm.c:43]   --->   Operation 1036 'load' 'tmp2_75_load' <Predicate = (trunc_ln10 == 18 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1037 [1/1] (0.52ns)   --->   "%tmp_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_72_load, i2 1, i32 %tmp2_73_load, i2 2, i32 %tmp2_74_load, i2 3, i32 %tmp2_75_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1037 'sparsemux' 'tmp_17' <Predicate = (trunc_ln10 == 18)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1038 [1/2] (0.67ns)   --->   "%tmp2_76_load = load i4 %tmp2_76_addr" [src/k3mm.c:43]   --->   Operation 1038 'load' 'tmp2_76_load' <Predicate = (trunc_ln10 == 19 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1039 [1/2] (0.67ns)   --->   "%tmp2_77_load = load i4 %tmp2_77_addr" [src/k3mm.c:43]   --->   Operation 1039 'load' 'tmp2_77_load' <Predicate = (trunc_ln10 == 19 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1040 [1/2] (0.67ns)   --->   "%tmp2_78_load = load i4 %tmp2_78_addr" [src/k3mm.c:43]   --->   Operation 1040 'load' 'tmp2_78_load' <Predicate = (trunc_ln10 == 19 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1041 [1/2] (0.67ns)   --->   "%tmp2_79_load = load i4 %tmp2_79_addr" [src/k3mm.c:43]   --->   Operation 1041 'load' 'tmp2_79_load' <Predicate = (trunc_ln10 == 19 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1042 [1/1] (0.52ns)   --->   "%tmp_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_76_load, i2 1, i32 %tmp2_77_load, i2 2, i32 %tmp2_78_load, i2 3, i32 %tmp2_79_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1042 'sparsemux' 'tmp_18' <Predicate = (trunc_ln10 == 19)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1043 [1/2] (0.67ns)   --->   "%tmp2_80_load = load i4 %tmp2_80_addr" [src/k3mm.c:43]   --->   Operation 1043 'load' 'tmp2_80_load' <Predicate = (trunc_ln10 == 20 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1044 [1/2] (0.67ns)   --->   "%tmp2_81_load = load i4 %tmp2_81_addr" [src/k3mm.c:43]   --->   Operation 1044 'load' 'tmp2_81_load' <Predicate = (trunc_ln10 == 20 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1045 [1/2] (0.67ns)   --->   "%tmp2_82_load = load i4 %tmp2_82_addr" [src/k3mm.c:43]   --->   Operation 1045 'load' 'tmp2_82_load' <Predicate = (trunc_ln10 == 20 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1046 [1/2] (0.67ns)   --->   "%tmp2_83_load = load i4 %tmp2_83_addr" [src/k3mm.c:43]   --->   Operation 1046 'load' 'tmp2_83_load' <Predicate = (trunc_ln10 == 20 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1047 [1/1] (0.52ns)   --->   "%tmp_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_80_load, i2 1, i32 %tmp2_81_load, i2 2, i32 %tmp2_82_load, i2 3, i32 %tmp2_83_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1047 'sparsemux' 'tmp_19' <Predicate = (trunc_ln10 == 20)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1048 [1/2] (0.67ns)   --->   "%tmp2_84_load = load i4 %tmp2_84_addr" [src/k3mm.c:43]   --->   Operation 1048 'load' 'tmp2_84_load' <Predicate = (trunc_ln10 == 21 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1049 [1/2] (0.67ns)   --->   "%tmp2_85_load = load i4 %tmp2_85_addr" [src/k3mm.c:43]   --->   Operation 1049 'load' 'tmp2_85_load' <Predicate = (trunc_ln10 == 21 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1050 [1/2] (0.67ns)   --->   "%tmp2_86_load = load i4 %tmp2_86_addr" [src/k3mm.c:43]   --->   Operation 1050 'load' 'tmp2_86_load' <Predicate = (trunc_ln10 == 21 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1051 [1/2] (0.67ns)   --->   "%tmp2_87_load = load i4 %tmp2_87_addr" [src/k3mm.c:43]   --->   Operation 1051 'load' 'tmp2_87_load' <Predicate = (trunc_ln10 == 21 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1052 [1/1] (0.52ns)   --->   "%tmp_20 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_84_load, i2 1, i32 %tmp2_85_load, i2 2, i32 %tmp2_86_load, i2 3, i32 %tmp2_87_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1052 'sparsemux' 'tmp_20' <Predicate = (trunc_ln10 == 21)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1053 [1/2] (0.67ns)   --->   "%tmp2_88_load = load i4 %tmp2_88_addr" [src/k3mm.c:43]   --->   Operation 1053 'load' 'tmp2_88_load' <Predicate = (trunc_ln10 == 22 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1054 [1/2] (0.67ns)   --->   "%tmp2_89_load = load i4 %tmp2_89_addr" [src/k3mm.c:43]   --->   Operation 1054 'load' 'tmp2_89_load' <Predicate = (trunc_ln10 == 22 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1055 [1/2] (0.67ns)   --->   "%tmp2_90_load = load i4 %tmp2_90_addr" [src/k3mm.c:43]   --->   Operation 1055 'load' 'tmp2_90_load' <Predicate = (trunc_ln10 == 22 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1056 [1/2] (0.67ns)   --->   "%tmp2_91_load = load i4 %tmp2_91_addr" [src/k3mm.c:43]   --->   Operation 1056 'load' 'tmp2_91_load' <Predicate = (trunc_ln10 == 22 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1057 [1/1] (0.52ns)   --->   "%tmp_21 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_88_load, i2 1, i32 %tmp2_89_load, i2 2, i32 %tmp2_90_load, i2 3, i32 %tmp2_91_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1057 'sparsemux' 'tmp_21' <Predicate = (trunc_ln10 == 22)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1058 [1/2] (0.67ns)   --->   "%tmp2_92_load = load i4 %tmp2_92_addr" [src/k3mm.c:43]   --->   Operation 1058 'load' 'tmp2_92_load' <Predicate = (trunc_ln10 == 23 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1059 [1/2] (0.67ns)   --->   "%tmp2_93_load = load i4 %tmp2_93_addr" [src/k3mm.c:43]   --->   Operation 1059 'load' 'tmp2_93_load' <Predicate = (trunc_ln10 == 23 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1060 [1/2] (0.67ns)   --->   "%tmp2_94_load = load i4 %tmp2_94_addr" [src/k3mm.c:43]   --->   Operation 1060 'load' 'tmp2_94_load' <Predicate = (trunc_ln10 == 23 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1061 [1/2] (0.67ns)   --->   "%tmp2_95_load = load i4 %tmp2_95_addr" [src/k3mm.c:43]   --->   Operation 1061 'load' 'tmp2_95_load' <Predicate = (trunc_ln10 == 23 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1062 [1/1] (0.52ns)   --->   "%tmp_22 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_92_load, i2 1, i32 %tmp2_93_load, i2 2, i32 %tmp2_94_load, i2 3, i32 %tmp2_95_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1062 'sparsemux' 'tmp_22' <Predicate = (trunc_ln10 == 23)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1063 [1/2] (0.67ns)   --->   "%tmp2_96_load = load i4 %tmp2_96_addr" [src/k3mm.c:43]   --->   Operation 1063 'load' 'tmp2_96_load' <Predicate = (trunc_ln10 == 24 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1064 [1/2] (0.67ns)   --->   "%tmp2_97_load = load i4 %tmp2_97_addr" [src/k3mm.c:43]   --->   Operation 1064 'load' 'tmp2_97_load' <Predicate = (trunc_ln10 == 24 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1065 [1/2] (0.67ns)   --->   "%tmp2_98_load = load i4 %tmp2_98_addr" [src/k3mm.c:43]   --->   Operation 1065 'load' 'tmp2_98_load' <Predicate = (trunc_ln10 == 24 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1066 [1/2] (0.67ns)   --->   "%tmp2_99_load = load i4 %tmp2_99_addr" [src/k3mm.c:43]   --->   Operation 1066 'load' 'tmp2_99_load' <Predicate = (trunc_ln10 == 24 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1067 [1/1] (0.52ns)   --->   "%tmp_23 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_96_load, i2 1, i32 %tmp2_97_load, i2 2, i32 %tmp2_98_load, i2 3, i32 %tmp2_99_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1067 'sparsemux' 'tmp_23' <Predicate = (trunc_ln10 == 24)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1068 [1/2] (0.67ns)   --->   "%tmp2_100_load = load i4 %tmp2_100_addr" [src/k3mm.c:43]   --->   Operation 1068 'load' 'tmp2_100_load' <Predicate = (trunc_ln10 == 25 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1069 [1/2] (0.67ns)   --->   "%tmp2_101_load = load i4 %tmp2_101_addr" [src/k3mm.c:43]   --->   Operation 1069 'load' 'tmp2_101_load' <Predicate = (trunc_ln10 == 25 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1070 [1/2] (0.67ns)   --->   "%tmp2_102_load = load i4 %tmp2_102_addr" [src/k3mm.c:43]   --->   Operation 1070 'load' 'tmp2_102_load' <Predicate = (trunc_ln10 == 25 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1071 [1/2] (0.67ns)   --->   "%tmp2_103_load = load i4 %tmp2_103_addr" [src/k3mm.c:43]   --->   Operation 1071 'load' 'tmp2_103_load' <Predicate = (trunc_ln10 == 25 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1072 [1/1] (0.52ns)   --->   "%tmp_24 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_100_load, i2 1, i32 %tmp2_101_load, i2 2, i32 %tmp2_102_load, i2 3, i32 %tmp2_103_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1072 'sparsemux' 'tmp_24' <Predicate = (trunc_ln10 == 25)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1073 [1/2] (0.67ns)   --->   "%tmp2_104_load = load i4 %tmp2_104_addr" [src/k3mm.c:43]   --->   Operation 1073 'load' 'tmp2_104_load' <Predicate = (trunc_ln10 == 26 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1074 [1/2] (0.67ns)   --->   "%tmp2_105_load = load i4 %tmp2_105_addr" [src/k3mm.c:43]   --->   Operation 1074 'load' 'tmp2_105_load' <Predicate = (trunc_ln10 == 26 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1075 [1/2] (0.67ns)   --->   "%tmp2_106_load = load i4 %tmp2_106_addr" [src/k3mm.c:43]   --->   Operation 1075 'load' 'tmp2_106_load' <Predicate = (trunc_ln10 == 26 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1076 [1/2] (0.67ns)   --->   "%tmp2_107_load = load i4 %tmp2_107_addr" [src/k3mm.c:43]   --->   Operation 1076 'load' 'tmp2_107_load' <Predicate = (trunc_ln10 == 26 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1077 [1/1] (0.52ns)   --->   "%tmp_25 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_104_load, i2 1, i32 %tmp2_105_load, i2 2, i32 %tmp2_106_load, i2 3, i32 %tmp2_107_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1077 'sparsemux' 'tmp_25' <Predicate = (trunc_ln10 == 26)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1078 [1/2] (0.67ns)   --->   "%tmp2_108_load = load i4 %tmp2_108_addr" [src/k3mm.c:43]   --->   Operation 1078 'load' 'tmp2_108_load' <Predicate = (trunc_ln10 == 27 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1079 [1/2] (0.67ns)   --->   "%tmp2_109_load = load i4 %tmp2_109_addr" [src/k3mm.c:43]   --->   Operation 1079 'load' 'tmp2_109_load' <Predicate = (trunc_ln10 == 27 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1080 [1/2] (0.67ns)   --->   "%tmp2_110_load = load i4 %tmp2_110_addr" [src/k3mm.c:43]   --->   Operation 1080 'load' 'tmp2_110_load' <Predicate = (trunc_ln10 == 27 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1081 [1/2] (0.67ns)   --->   "%tmp2_111_load = load i4 %tmp2_111_addr" [src/k3mm.c:43]   --->   Operation 1081 'load' 'tmp2_111_load' <Predicate = (trunc_ln10 == 27 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1082 [1/1] (0.52ns)   --->   "%tmp_26 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_108_load, i2 1, i32 %tmp2_109_load, i2 2, i32 %tmp2_110_load, i2 3, i32 %tmp2_111_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1082 'sparsemux' 'tmp_26' <Predicate = (trunc_ln10 == 27)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1083 [1/2] (0.67ns)   --->   "%tmp2_112_load = load i4 %tmp2_112_addr" [src/k3mm.c:43]   --->   Operation 1083 'load' 'tmp2_112_load' <Predicate = (trunc_ln10 == 28 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1084 [1/2] (0.67ns)   --->   "%tmp2_113_load = load i4 %tmp2_113_addr" [src/k3mm.c:43]   --->   Operation 1084 'load' 'tmp2_113_load' <Predicate = (trunc_ln10 == 28 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1085 [1/2] (0.67ns)   --->   "%tmp2_114_load = load i4 %tmp2_114_addr" [src/k3mm.c:43]   --->   Operation 1085 'load' 'tmp2_114_load' <Predicate = (trunc_ln10 == 28 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1086 [1/2] (0.67ns)   --->   "%tmp2_115_load = load i4 %tmp2_115_addr" [src/k3mm.c:43]   --->   Operation 1086 'load' 'tmp2_115_load' <Predicate = (trunc_ln10 == 28 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1087 [1/1] (0.52ns)   --->   "%tmp_27 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_112_load, i2 1, i32 %tmp2_113_load, i2 2, i32 %tmp2_114_load, i2 3, i32 %tmp2_115_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1087 'sparsemux' 'tmp_27' <Predicate = (trunc_ln10 == 28)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1088 [1/2] (0.67ns)   --->   "%tmp2_116_load = load i4 %tmp2_116_addr" [src/k3mm.c:43]   --->   Operation 1088 'load' 'tmp2_116_load' <Predicate = (trunc_ln10 == 29 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1089 [1/2] (0.67ns)   --->   "%tmp2_117_load = load i4 %tmp2_117_addr" [src/k3mm.c:43]   --->   Operation 1089 'load' 'tmp2_117_load' <Predicate = (trunc_ln10 == 29 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1090 [1/2] (0.67ns)   --->   "%tmp2_118_load = load i4 %tmp2_118_addr" [src/k3mm.c:43]   --->   Operation 1090 'load' 'tmp2_118_load' <Predicate = (trunc_ln10 == 29 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1091 [1/2] (0.67ns)   --->   "%tmp2_119_load = load i4 %tmp2_119_addr" [src/k3mm.c:43]   --->   Operation 1091 'load' 'tmp2_119_load' <Predicate = (trunc_ln10 == 29 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1092 [1/1] (0.52ns)   --->   "%tmp_28 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_116_load, i2 1, i32 %tmp2_117_load, i2 2, i32 %tmp2_118_load, i2 3, i32 %tmp2_119_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1092 'sparsemux' 'tmp_28' <Predicate = (trunc_ln10 == 29)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1093 [1/2] (0.67ns)   --->   "%tmp2_120_load = load i4 %tmp2_120_addr" [src/k3mm.c:43]   --->   Operation 1093 'load' 'tmp2_120_load' <Predicate = (trunc_ln10 == 30 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1094 [1/2] (0.67ns)   --->   "%tmp2_121_load = load i4 %tmp2_121_addr" [src/k3mm.c:43]   --->   Operation 1094 'load' 'tmp2_121_load' <Predicate = (trunc_ln10 == 30 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1095 [1/2] (0.67ns)   --->   "%tmp2_122_load = load i4 %tmp2_122_addr" [src/k3mm.c:43]   --->   Operation 1095 'load' 'tmp2_122_load' <Predicate = (trunc_ln10 == 30 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1096 [1/2] (0.67ns)   --->   "%tmp2_123_load = load i4 %tmp2_123_addr" [src/k3mm.c:43]   --->   Operation 1096 'load' 'tmp2_123_load' <Predicate = (trunc_ln10 == 30 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1097 [1/1] (0.52ns)   --->   "%tmp_29 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_120_load, i2 1, i32 %tmp2_121_load, i2 2, i32 %tmp2_122_load, i2 3, i32 %tmp2_123_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1097 'sparsemux' 'tmp_29' <Predicate = (trunc_ln10 == 30)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1098 [1/2] (0.67ns)   --->   "%tmp2_124_load = load i4 %tmp2_124_addr" [src/k3mm.c:43]   --->   Operation 1098 'load' 'tmp2_124_load' <Predicate = (trunc_ln10 == 31 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1099 [1/2] (0.67ns)   --->   "%tmp2_125_load = load i4 %tmp2_125_addr" [src/k3mm.c:43]   --->   Operation 1099 'load' 'tmp2_125_load' <Predicate = (trunc_ln10 == 31 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1100 [1/2] (0.67ns)   --->   "%tmp2_126_load = load i4 %tmp2_126_addr" [src/k3mm.c:43]   --->   Operation 1100 'load' 'tmp2_126_load' <Predicate = (trunc_ln10 == 31 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1101 [1/2] (0.67ns)   --->   "%tmp2_127_load = load i4 %tmp2_127_addr" [src/k3mm.c:43]   --->   Operation 1101 'load' 'tmp2_127_load' <Predicate = (trunc_ln10 == 31 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1102 [1/1] (0.52ns)   --->   "%tmp_30 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_124_load, i2 1, i32 %tmp2_125_load, i2 2, i32 %tmp2_126_load, i2 3, i32 %tmp2_127_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1102 'sparsemux' 'tmp_30' <Predicate = (trunc_ln10 == 31)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1103 [1/2] (0.67ns)   --->   "%tmp2_128_load = load i4 %tmp2_128_addr" [src/k3mm.c:43]   --->   Operation 1103 'load' 'tmp2_128_load' <Predicate = (trunc_ln10 == 32 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1104 [1/2] (0.67ns)   --->   "%tmp2_129_load = load i4 %tmp2_129_addr" [src/k3mm.c:43]   --->   Operation 1104 'load' 'tmp2_129_load' <Predicate = (trunc_ln10 == 32 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1105 [1/2] (0.67ns)   --->   "%tmp2_130_load = load i4 %tmp2_130_addr" [src/k3mm.c:43]   --->   Operation 1105 'load' 'tmp2_130_load' <Predicate = (trunc_ln10 == 32 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1106 [1/2] (0.67ns)   --->   "%tmp2_131_load = load i4 %tmp2_131_addr" [src/k3mm.c:43]   --->   Operation 1106 'load' 'tmp2_131_load' <Predicate = (trunc_ln10 == 32 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1107 [1/1] (0.52ns)   --->   "%tmp_31 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_128_load, i2 1, i32 %tmp2_129_load, i2 2, i32 %tmp2_130_load, i2 3, i32 %tmp2_131_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1107 'sparsemux' 'tmp_31' <Predicate = (trunc_ln10 == 32)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1108 [1/2] (0.67ns)   --->   "%tmp2_132_load = load i4 %tmp2_132_addr" [src/k3mm.c:43]   --->   Operation 1108 'load' 'tmp2_132_load' <Predicate = (trunc_ln10 == 33 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1109 [1/2] (0.67ns)   --->   "%tmp2_133_load = load i4 %tmp2_133_addr" [src/k3mm.c:43]   --->   Operation 1109 'load' 'tmp2_133_load' <Predicate = (trunc_ln10 == 33 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1110 [1/2] (0.67ns)   --->   "%tmp2_134_load = load i4 %tmp2_134_addr" [src/k3mm.c:43]   --->   Operation 1110 'load' 'tmp2_134_load' <Predicate = (trunc_ln10 == 33 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1111 [1/2] (0.67ns)   --->   "%tmp2_135_load = load i4 %tmp2_135_addr" [src/k3mm.c:43]   --->   Operation 1111 'load' 'tmp2_135_load' <Predicate = (trunc_ln10 == 33 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1112 [1/1] (0.52ns)   --->   "%tmp_32 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_132_load, i2 1, i32 %tmp2_133_load, i2 2, i32 %tmp2_134_load, i2 3, i32 %tmp2_135_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1112 'sparsemux' 'tmp_32' <Predicate = (trunc_ln10 == 33)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1113 [1/2] (0.67ns)   --->   "%tmp2_136_load = load i4 %tmp2_136_addr" [src/k3mm.c:43]   --->   Operation 1113 'load' 'tmp2_136_load' <Predicate = (trunc_ln10 == 34 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1114 [1/2] (0.67ns)   --->   "%tmp2_137_load = load i4 %tmp2_137_addr" [src/k3mm.c:43]   --->   Operation 1114 'load' 'tmp2_137_load' <Predicate = (trunc_ln10 == 34 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1115 [1/2] (0.67ns)   --->   "%tmp2_138_load = load i4 %tmp2_138_addr" [src/k3mm.c:43]   --->   Operation 1115 'load' 'tmp2_138_load' <Predicate = (trunc_ln10 == 34 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1116 [1/2] (0.67ns)   --->   "%tmp2_139_load = load i4 %tmp2_139_addr" [src/k3mm.c:43]   --->   Operation 1116 'load' 'tmp2_139_load' <Predicate = (trunc_ln10 == 34 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1117 [1/1] (0.52ns)   --->   "%tmp_33 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_136_load, i2 1, i32 %tmp2_137_load, i2 2, i32 %tmp2_138_load, i2 3, i32 %tmp2_139_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1117 'sparsemux' 'tmp_33' <Predicate = (trunc_ln10 == 34)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1118 [1/2] (0.67ns)   --->   "%tmp2_140_load = load i4 %tmp2_140_addr" [src/k3mm.c:43]   --->   Operation 1118 'load' 'tmp2_140_load' <Predicate = (trunc_ln10 == 35 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1119 [1/2] (0.67ns)   --->   "%tmp2_141_load = load i4 %tmp2_141_addr" [src/k3mm.c:43]   --->   Operation 1119 'load' 'tmp2_141_load' <Predicate = (trunc_ln10 == 35 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1120 [1/2] (0.67ns)   --->   "%tmp2_142_load = load i4 %tmp2_142_addr" [src/k3mm.c:43]   --->   Operation 1120 'load' 'tmp2_142_load' <Predicate = (trunc_ln10 == 35 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1121 [1/2] (0.67ns)   --->   "%tmp2_143_load = load i4 %tmp2_143_addr" [src/k3mm.c:43]   --->   Operation 1121 'load' 'tmp2_143_load' <Predicate = (trunc_ln10 == 35 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1122 [1/1] (0.52ns)   --->   "%tmp_34 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_140_load, i2 1, i32 %tmp2_141_load, i2 2, i32 %tmp2_142_load, i2 3, i32 %tmp2_143_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1122 'sparsemux' 'tmp_34' <Predicate = (trunc_ln10 == 35)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1123 [1/2] (0.67ns)   --->   "%tmp2_144_load = load i4 %tmp2_144_addr" [src/k3mm.c:43]   --->   Operation 1123 'load' 'tmp2_144_load' <Predicate = (trunc_ln10 == 36 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1124 [1/2] (0.67ns)   --->   "%tmp2_145_load = load i4 %tmp2_145_addr" [src/k3mm.c:43]   --->   Operation 1124 'load' 'tmp2_145_load' <Predicate = (trunc_ln10 == 36 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1125 [1/2] (0.67ns)   --->   "%tmp2_146_load = load i4 %tmp2_146_addr" [src/k3mm.c:43]   --->   Operation 1125 'load' 'tmp2_146_load' <Predicate = (trunc_ln10 == 36 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1126 [1/2] (0.67ns)   --->   "%tmp2_147_load = load i4 %tmp2_147_addr" [src/k3mm.c:43]   --->   Operation 1126 'load' 'tmp2_147_load' <Predicate = (trunc_ln10 == 36 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1127 [1/1] (0.52ns)   --->   "%tmp_35 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_144_load, i2 1, i32 %tmp2_145_load, i2 2, i32 %tmp2_146_load, i2 3, i32 %tmp2_147_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1127 'sparsemux' 'tmp_35' <Predicate = (trunc_ln10 == 36)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1128 [1/2] (0.67ns)   --->   "%tmp2_148_load = load i4 %tmp2_148_addr" [src/k3mm.c:43]   --->   Operation 1128 'load' 'tmp2_148_load' <Predicate = (trunc_ln10 == 37 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1129 [1/2] (0.67ns)   --->   "%tmp2_149_load = load i4 %tmp2_149_addr" [src/k3mm.c:43]   --->   Operation 1129 'load' 'tmp2_149_load' <Predicate = (trunc_ln10 == 37 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1130 [1/2] (0.67ns)   --->   "%tmp2_150_load = load i4 %tmp2_150_addr" [src/k3mm.c:43]   --->   Operation 1130 'load' 'tmp2_150_load' <Predicate = (trunc_ln10 == 37 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1131 [1/2] (0.67ns)   --->   "%tmp2_151_load = load i4 %tmp2_151_addr" [src/k3mm.c:43]   --->   Operation 1131 'load' 'tmp2_151_load' <Predicate = (trunc_ln10 == 37 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1132 [1/1] (0.52ns)   --->   "%tmp_36 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_148_load, i2 1, i32 %tmp2_149_load, i2 2, i32 %tmp2_150_load, i2 3, i32 %tmp2_151_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1132 'sparsemux' 'tmp_36' <Predicate = (trunc_ln10 == 37)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1133 [1/2] (0.67ns)   --->   "%tmp2_152_load = load i4 %tmp2_152_addr" [src/k3mm.c:43]   --->   Operation 1133 'load' 'tmp2_152_load' <Predicate = (trunc_ln10 == 38 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1134 [1/2] (0.67ns)   --->   "%tmp2_153_load = load i4 %tmp2_153_addr" [src/k3mm.c:43]   --->   Operation 1134 'load' 'tmp2_153_load' <Predicate = (trunc_ln10 == 38 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1135 [1/2] (0.67ns)   --->   "%tmp2_154_load = load i4 %tmp2_154_addr" [src/k3mm.c:43]   --->   Operation 1135 'load' 'tmp2_154_load' <Predicate = (trunc_ln10 == 38 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1136 [1/2] (0.67ns)   --->   "%tmp2_155_load = load i4 %tmp2_155_addr" [src/k3mm.c:43]   --->   Operation 1136 'load' 'tmp2_155_load' <Predicate = (trunc_ln10 == 38 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1137 [1/1] (0.52ns)   --->   "%tmp_37 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_152_load, i2 1, i32 %tmp2_153_load, i2 2, i32 %tmp2_154_load, i2 3, i32 %tmp2_155_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1137 'sparsemux' 'tmp_37' <Predicate = (trunc_ln10 == 38)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1138 [1/2] (0.67ns)   --->   "%tmp2_156_load = load i4 %tmp2_156_addr" [src/k3mm.c:43]   --->   Operation 1138 'load' 'tmp2_156_load' <Predicate = (trunc_ln10 == 39 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1139 [1/2] (0.67ns)   --->   "%tmp2_157_load = load i4 %tmp2_157_addr" [src/k3mm.c:43]   --->   Operation 1139 'load' 'tmp2_157_load' <Predicate = (trunc_ln10 == 39 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1140 [1/2] (0.67ns)   --->   "%tmp2_158_load = load i4 %tmp2_158_addr" [src/k3mm.c:43]   --->   Operation 1140 'load' 'tmp2_158_load' <Predicate = (trunc_ln10 == 39 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1141 [1/2] (0.67ns)   --->   "%tmp2_159_load = load i4 %tmp2_159_addr" [src/k3mm.c:43]   --->   Operation 1141 'load' 'tmp2_159_load' <Predicate = (trunc_ln10 == 39 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1142 [1/1] (0.52ns)   --->   "%tmp_38 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_156_load, i2 1, i32 %tmp2_157_load, i2 2, i32 %tmp2_158_load, i2 3, i32 %tmp2_159_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1142 'sparsemux' 'tmp_38' <Predicate = (trunc_ln10 == 39)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1143 [1/2] (0.67ns)   --->   "%tmp2_160_load = load i4 %tmp2_160_addr" [src/k3mm.c:43]   --->   Operation 1143 'load' 'tmp2_160_load' <Predicate = (trunc_ln10 == 40 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1144 [1/2] (0.67ns)   --->   "%tmp2_161_load = load i4 %tmp2_161_addr" [src/k3mm.c:43]   --->   Operation 1144 'load' 'tmp2_161_load' <Predicate = (trunc_ln10 == 40 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1145 [1/2] (0.67ns)   --->   "%tmp2_162_load = load i4 %tmp2_162_addr" [src/k3mm.c:43]   --->   Operation 1145 'load' 'tmp2_162_load' <Predicate = (trunc_ln10 == 40 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1146 [1/2] (0.67ns)   --->   "%tmp2_163_load = load i4 %tmp2_163_addr" [src/k3mm.c:43]   --->   Operation 1146 'load' 'tmp2_163_load' <Predicate = (trunc_ln10 == 40 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1147 [1/1] (0.52ns)   --->   "%tmp_39 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_160_load, i2 1, i32 %tmp2_161_load, i2 2, i32 %tmp2_162_load, i2 3, i32 %tmp2_163_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1147 'sparsemux' 'tmp_39' <Predicate = (trunc_ln10 == 40)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1148 [1/2] (0.67ns)   --->   "%tmp2_164_load = load i4 %tmp2_164_addr" [src/k3mm.c:43]   --->   Operation 1148 'load' 'tmp2_164_load' <Predicate = (trunc_ln10 == 41 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1149 [1/2] (0.67ns)   --->   "%tmp2_165_load = load i4 %tmp2_165_addr" [src/k3mm.c:43]   --->   Operation 1149 'load' 'tmp2_165_load' <Predicate = (trunc_ln10 == 41 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1150 [1/2] (0.67ns)   --->   "%tmp2_166_load = load i4 %tmp2_166_addr" [src/k3mm.c:43]   --->   Operation 1150 'load' 'tmp2_166_load' <Predicate = (trunc_ln10 == 41 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1151 [1/2] (0.67ns)   --->   "%tmp2_167_load = load i4 %tmp2_167_addr" [src/k3mm.c:43]   --->   Operation 1151 'load' 'tmp2_167_load' <Predicate = (trunc_ln10 == 41 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1152 [1/1] (0.52ns)   --->   "%tmp_40 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_164_load, i2 1, i32 %tmp2_165_load, i2 2, i32 %tmp2_166_load, i2 3, i32 %tmp2_167_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1152 'sparsemux' 'tmp_40' <Predicate = (trunc_ln10 == 41)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1153 [1/2] (0.67ns)   --->   "%tmp2_168_load = load i4 %tmp2_168_addr" [src/k3mm.c:43]   --->   Operation 1153 'load' 'tmp2_168_load' <Predicate = (trunc_ln10 == 42 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1154 [1/2] (0.67ns)   --->   "%tmp2_169_load = load i4 %tmp2_169_addr" [src/k3mm.c:43]   --->   Operation 1154 'load' 'tmp2_169_load' <Predicate = (trunc_ln10 == 42 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1155 [1/2] (0.67ns)   --->   "%tmp2_170_load = load i4 %tmp2_170_addr" [src/k3mm.c:43]   --->   Operation 1155 'load' 'tmp2_170_load' <Predicate = (trunc_ln10 == 42 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1156 [1/2] (0.67ns)   --->   "%tmp2_171_load = load i4 %tmp2_171_addr" [src/k3mm.c:43]   --->   Operation 1156 'load' 'tmp2_171_load' <Predicate = (trunc_ln10 == 42 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1157 [1/1] (0.52ns)   --->   "%tmp_41 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_168_load, i2 1, i32 %tmp2_169_load, i2 2, i32 %tmp2_170_load, i2 3, i32 %tmp2_171_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1157 'sparsemux' 'tmp_41' <Predicate = (trunc_ln10 == 42)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1158 [1/2] (0.67ns)   --->   "%tmp2_172_load = load i4 %tmp2_172_addr" [src/k3mm.c:43]   --->   Operation 1158 'load' 'tmp2_172_load' <Predicate = (trunc_ln10 == 43 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1159 [1/2] (0.67ns)   --->   "%tmp2_173_load = load i4 %tmp2_173_addr" [src/k3mm.c:43]   --->   Operation 1159 'load' 'tmp2_173_load' <Predicate = (trunc_ln10 == 43 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1160 [1/2] (0.67ns)   --->   "%tmp2_174_load = load i4 %tmp2_174_addr" [src/k3mm.c:43]   --->   Operation 1160 'load' 'tmp2_174_load' <Predicate = (trunc_ln10 == 43 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1161 [1/2] (0.67ns)   --->   "%tmp2_175_load = load i4 %tmp2_175_addr" [src/k3mm.c:43]   --->   Operation 1161 'load' 'tmp2_175_load' <Predicate = (trunc_ln10 == 43 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1162 [1/1] (0.52ns)   --->   "%tmp_42 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_172_load, i2 1, i32 %tmp2_173_load, i2 2, i32 %tmp2_174_load, i2 3, i32 %tmp2_175_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1162 'sparsemux' 'tmp_42' <Predicate = (trunc_ln10 == 43)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1163 [1/2] (0.67ns)   --->   "%tmp2_176_load = load i4 %tmp2_176_addr" [src/k3mm.c:43]   --->   Operation 1163 'load' 'tmp2_176_load' <Predicate = (trunc_ln10 == 44 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1164 [1/2] (0.67ns)   --->   "%tmp2_177_load = load i4 %tmp2_177_addr" [src/k3mm.c:43]   --->   Operation 1164 'load' 'tmp2_177_load' <Predicate = (trunc_ln10 == 44 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1165 [1/2] (0.67ns)   --->   "%tmp2_178_load = load i4 %tmp2_178_addr" [src/k3mm.c:43]   --->   Operation 1165 'load' 'tmp2_178_load' <Predicate = (trunc_ln10 == 44 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1166 [1/2] (0.67ns)   --->   "%tmp2_179_load = load i4 %tmp2_179_addr" [src/k3mm.c:43]   --->   Operation 1166 'load' 'tmp2_179_load' <Predicate = (trunc_ln10 == 44 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1167 [1/1] (0.52ns)   --->   "%tmp_43 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_176_load, i2 1, i32 %tmp2_177_load, i2 2, i32 %tmp2_178_load, i2 3, i32 %tmp2_179_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1167 'sparsemux' 'tmp_43' <Predicate = (trunc_ln10 == 44)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1168 [1/2] (0.67ns)   --->   "%tmp2_180_load = load i4 %tmp2_180_addr" [src/k3mm.c:43]   --->   Operation 1168 'load' 'tmp2_180_load' <Predicate = (trunc_ln10 == 45 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1169 [1/2] (0.67ns)   --->   "%tmp2_181_load = load i4 %tmp2_181_addr" [src/k3mm.c:43]   --->   Operation 1169 'load' 'tmp2_181_load' <Predicate = (trunc_ln10 == 45 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1170 [1/2] (0.67ns)   --->   "%tmp2_182_load = load i4 %tmp2_182_addr" [src/k3mm.c:43]   --->   Operation 1170 'load' 'tmp2_182_load' <Predicate = (trunc_ln10 == 45 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1171 [1/2] (0.67ns)   --->   "%tmp2_183_load = load i4 %tmp2_183_addr" [src/k3mm.c:43]   --->   Operation 1171 'load' 'tmp2_183_load' <Predicate = (trunc_ln10 == 45 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1172 [1/1] (0.52ns)   --->   "%tmp_44 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_180_load, i2 1, i32 %tmp2_181_load, i2 2, i32 %tmp2_182_load, i2 3, i32 %tmp2_183_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1172 'sparsemux' 'tmp_44' <Predicate = (trunc_ln10 == 45)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1173 [1/2] (0.67ns)   --->   "%tmp2_184_load = load i4 %tmp2_184_addr" [src/k3mm.c:43]   --->   Operation 1173 'load' 'tmp2_184_load' <Predicate = (trunc_ln10 == 46 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1174 [1/2] (0.67ns)   --->   "%tmp2_185_load = load i4 %tmp2_185_addr" [src/k3mm.c:43]   --->   Operation 1174 'load' 'tmp2_185_load' <Predicate = (trunc_ln10 == 46 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1175 [1/2] (0.67ns)   --->   "%tmp2_186_load = load i4 %tmp2_186_addr" [src/k3mm.c:43]   --->   Operation 1175 'load' 'tmp2_186_load' <Predicate = (trunc_ln10 == 46 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1176 [1/2] (0.67ns)   --->   "%tmp2_187_load = load i4 %tmp2_187_addr" [src/k3mm.c:43]   --->   Operation 1176 'load' 'tmp2_187_load' <Predicate = (trunc_ln10 == 46 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1177 [1/1] (0.52ns)   --->   "%tmp_45 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_184_load, i2 1, i32 %tmp2_185_load, i2 2, i32 %tmp2_186_load, i2 3, i32 %tmp2_187_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1177 'sparsemux' 'tmp_45' <Predicate = (trunc_ln10 == 46)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1178 [1/2] (0.67ns)   --->   "%tmp2_188_load = load i4 %tmp2_188_addr" [src/k3mm.c:43]   --->   Operation 1178 'load' 'tmp2_188_load' <Predicate = (trunc_ln10 == 47 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1179 [1/2] (0.67ns)   --->   "%tmp2_189_load = load i4 %tmp2_189_addr" [src/k3mm.c:43]   --->   Operation 1179 'load' 'tmp2_189_load' <Predicate = (trunc_ln10 == 47 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1180 [1/2] (0.67ns)   --->   "%tmp2_190_load = load i4 %tmp2_190_addr" [src/k3mm.c:43]   --->   Operation 1180 'load' 'tmp2_190_load' <Predicate = (trunc_ln10 == 47 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1181 [1/2] (0.67ns)   --->   "%tmp2_191_load = load i4 %tmp2_191_addr" [src/k3mm.c:43]   --->   Operation 1181 'load' 'tmp2_191_load' <Predicate = (trunc_ln10 == 47 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1182 [1/1] (0.52ns)   --->   "%tmp_46 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_188_load, i2 1, i32 %tmp2_189_load, i2 2, i32 %tmp2_190_load, i2 3, i32 %tmp2_191_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1182 'sparsemux' 'tmp_46' <Predicate = (trunc_ln10 == 47)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1183 [1/2] (0.67ns)   --->   "%tmp2_192_load = load i4 %tmp2_192_addr" [src/k3mm.c:43]   --->   Operation 1183 'load' 'tmp2_192_load' <Predicate = (trunc_ln10 == 48 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1184 [1/2] (0.67ns)   --->   "%tmp2_193_load = load i4 %tmp2_193_addr" [src/k3mm.c:43]   --->   Operation 1184 'load' 'tmp2_193_load' <Predicate = (trunc_ln10 == 48 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1185 [1/2] (0.67ns)   --->   "%tmp2_194_load = load i4 %tmp2_194_addr" [src/k3mm.c:43]   --->   Operation 1185 'load' 'tmp2_194_load' <Predicate = (trunc_ln10 == 48 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1186 [1/2] (0.67ns)   --->   "%tmp2_195_load = load i4 %tmp2_195_addr" [src/k3mm.c:43]   --->   Operation 1186 'load' 'tmp2_195_load' <Predicate = (trunc_ln10 == 48 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1187 [1/1] (0.52ns)   --->   "%tmp_47 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_192_load, i2 1, i32 %tmp2_193_load, i2 2, i32 %tmp2_194_load, i2 3, i32 %tmp2_195_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1187 'sparsemux' 'tmp_47' <Predicate = (trunc_ln10 == 48)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1188 [1/2] (0.67ns)   --->   "%tmp2_196_load = load i4 %tmp2_196_addr" [src/k3mm.c:43]   --->   Operation 1188 'load' 'tmp2_196_load' <Predicate = (trunc_ln10 == 49 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1189 [1/2] (0.67ns)   --->   "%tmp2_197_load = load i4 %tmp2_197_addr" [src/k3mm.c:43]   --->   Operation 1189 'load' 'tmp2_197_load' <Predicate = (trunc_ln10 == 49 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1190 [1/2] (0.67ns)   --->   "%tmp2_198_load = load i4 %tmp2_198_addr" [src/k3mm.c:43]   --->   Operation 1190 'load' 'tmp2_198_load' <Predicate = (trunc_ln10 == 49 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1191 [1/2] (0.67ns)   --->   "%tmp2_199_load = load i4 %tmp2_199_addr" [src/k3mm.c:43]   --->   Operation 1191 'load' 'tmp2_199_load' <Predicate = (trunc_ln10 == 49 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1192 [1/1] (0.52ns)   --->   "%tmp_48 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_196_load, i2 1, i32 %tmp2_197_load, i2 2, i32 %tmp2_198_load, i2 3, i32 %tmp2_199_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1192 'sparsemux' 'tmp_48' <Predicate = (trunc_ln10 == 49)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1193 [1/2] (0.67ns)   --->   "%tmp2_200_load = load i4 %tmp2_200_addr" [src/k3mm.c:43]   --->   Operation 1193 'load' 'tmp2_200_load' <Predicate = (trunc_ln10 == 50 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1194 [1/2] (0.67ns)   --->   "%tmp2_201_load = load i4 %tmp2_201_addr" [src/k3mm.c:43]   --->   Operation 1194 'load' 'tmp2_201_load' <Predicate = (trunc_ln10 == 50 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1195 [1/2] (0.67ns)   --->   "%tmp2_202_load = load i4 %tmp2_202_addr" [src/k3mm.c:43]   --->   Operation 1195 'load' 'tmp2_202_load' <Predicate = (trunc_ln10 == 50 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1196 [1/2] (0.67ns)   --->   "%tmp2_203_load = load i4 %tmp2_203_addr" [src/k3mm.c:43]   --->   Operation 1196 'load' 'tmp2_203_load' <Predicate = (trunc_ln10 == 50 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1197 [1/1] (0.52ns)   --->   "%tmp_49 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_200_load, i2 1, i32 %tmp2_201_load, i2 2, i32 %tmp2_202_load, i2 3, i32 %tmp2_203_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1197 'sparsemux' 'tmp_49' <Predicate = (trunc_ln10 == 50)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1198 [1/2] (0.67ns)   --->   "%tmp2_204_load = load i4 %tmp2_204_addr" [src/k3mm.c:43]   --->   Operation 1198 'load' 'tmp2_204_load' <Predicate = (trunc_ln10 == 51 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1199 [1/2] (0.67ns)   --->   "%tmp2_205_load = load i4 %tmp2_205_addr" [src/k3mm.c:43]   --->   Operation 1199 'load' 'tmp2_205_load' <Predicate = (trunc_ln10 == 51 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1200 [1/2] (0.67ns)   --->   "%tmp2_206_load = load i4 %tmp2_206_addr" [src/k3mm.c:43]   --->   Operation 1200 'load' 'tmp2_206_load' <Predicate = (trunc_ln10 == 51 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1201 [1/2] (0.67ns)   --->   "%tmp2_207_load = load i4 %tmp2_207_addr" [src/k3mm.c:43]   --->   Operation 1201 'load' 'tmp2_207_load' <Predicate = (trunc_ln10 == 51 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1202 [1/1] (0.52ns)   --->   "%tmp_50 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_204_load, i2 1, i32 %tmp2_205_load, i2 2, i32 %tmp2_206_load, i2 3, i32 %tmp2_207_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1202 'sparsemux' 'tmp_50' <Predicate = (trunc_ln10 == 51)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1203 [1/2] (0.67ns)   --->   "%tmp2_208_load = load i4 %tmp2_208_addr" [src/k3mm.c:43]   --->   Operation 1203 'load' 'tmp2_208_load' <Predicate = (trunc_ln10 == 52 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1204 [1/2] (0.67ns)   --->   "%tmp2_209_load = load i4 %tmp2_209_addr" [src/k3mm.c:43]   --->   Operation 1204 'load' 'tmp2_209_load' <Predicate = (trunc_ln10 == 52 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1205 [1/2] (0.67ns)   --->   "%tmp2_210_load = load i4 %tmp2_210_addr" [src/k3mm.c:43]   --->   Operation 1205 'load' 'tmp2_210_load' <Predicate = (trunc_ln10 == 52 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1206 [1/2] (0.67ns)   --->   "%tmp2_211_load = load i4 %tmp2_211_addr" [src/k3mm.c:43]   --->   Operation 1206 'load' 'tmp2_211_load' <Predicate = (trunc_ln10 == 52 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1207 [1/1] (0.52ns)   --->   "%tmp_51 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_208_load, i2 1, i32 %tmp2_209_load, i2 2, i32 %tmp2_210_load, i2 3, i32 %tmp2_211_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1207 'sparsemux' 'tmp_51' <Predicate = (trunc_ln10 == 52)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1208 [1/2] (0.67ns)   --->   "%tmp2_212_load = load i4 %tmp2_212_addr" [src/k3mm.c:43]   --->   Operation 1208 'load' 'tmp2_212_load' <Predicate = (trunc_ln10 == 53 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1209 [1/2] (0.67ns)   --->   "%tmp2_213_load = load i4 %tmp2_213_addr" [src/k3mm.c:43]   --->   Operation 1209 'load' 'tmp2_213_load' <Predicate = (trunc_ln10 == 53 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1210 [1/2] (0.67ns)   --->   "%tmp2_214_load = load i4 %tmp2_214_addr" [src/k3mm.c:43]   --->   Operation 1210 'load' 'tmp2_214_load' <Predicate = (trunc_ln10 == 53 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1211 [1/2] (0.67ns)   --->   "%tmp2_215_load = load i4 %tmp2_215_addr" [src/k3mm.c:43]   --->   Operation 1211 'load' 'tmp2_215_load' <Predicate = (trunc_ln10 == 53 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1212 [1/1] (0.52ns)   --->   "%tmp_52 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_212_load, i2 1, i32 %tmp2_213_load, i2 2, i32 %tmp2_214_load, i2 3, i32 %tmp2_215_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1212 'sparsemux' 'tmp_52' <Predicate = (trunc_ln10 == 53)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1213 [1/2] (0.67ns)   --->   "%tmp2_216_load = load i4 %tmp2_216_addr" [src/k3mm.c:43]   --->   Operation 1213 'load' 'tmp2_216_load' <Predicate = (trunc_ln10 == 54 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1214 [1/2] (0.67ns)   --->   "%tmp2_217_load = load i4 %tmp2_217_addr" [src/k3mm.c:43]   --->   Operation 1214 'load' 'tmp2_217_load' <Predicate = (trunc_ln10 == 54 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1215 [1/2] (0.67ns)   --->   "%tmp2_218_load = load i4 %tmp2_218_addr" [src/k3mm.c:43]   --->   Operation 1215 'load' 'tmp2_218_load' <Predicate = (trunc_ln10 == 54 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1216 [1/2] (0.67ns)   --->   "%tmp2_219_load = load i4 %tmp2_219_addr" [src/k3mm.c:43]   --->   Operation 1216 'load' 'tmp2_219_load' <Predicate = (trunc_ln10 == 54 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1217 [1/1] (0.52ns)   --->   "%tmp_53 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_216_load, i2 1, i32 %tmp2_217_load, i2 2, i32 %tmp2_218_load, i2 3, i32 %tmp2_219_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1217 'sparsemux' 'tmp_53' <Predicate = (trunc_ln10 == 54)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1218 [1/2] (0.67ns)   --->   "%tmp2_220_load = load i4 %tmp2_220_addr" [src/k3mm.c:43]   --->   Operation 1218 'load' 'tmp2_220_load' <Predicate = (trunc_ln10 == 55 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1219 [1/2] (0.67ns)   --->   "%tmp2_221_load = load i4 %tmp2_221_addr" [src/k3mm.c:43]   --->   Operation 1219 'load' 'tmp2_221_load' <Predicate = (trunc_ln10 == 55 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1220 [1/2] (0.67ns)   --->   "%tmp2_222_load = load i4 %tmp2_222_addr" [src/k3mm.c:43]   --->   Operation 1220 'load' 'tmp2_222_load' <Predicate = (trunc_ln10 == 55 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1221 [1/2] (0.67ns)   --->   "%tmp2_223_load = load i4 %tmp2_223_addr" [src/k3mm.c:43]   --->   Operation 1221 'load' 'tmp2_223_load' <Predicate = (trunc_ln10 == 55 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1222 [1/1] (0.52ns)   --->   "%tmp_54 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_220_load, i2 1, i32 %tmp2_221_load, i2 2, i32 %tmp2_222_load, i2 3, i32 %tmp2_223_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1222 'sparsemux' 'tmp_54' <Predicate = (trunc_ln10 == 55)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1223 [1/2] (0.67ns)   --->   "%tmp2_224_load = load i4 %tmp2_224_addr" [src/k3mm.c:43]   --->   Operation 1223 'load' 'tmp2_224_load' <Predicate = (trunc_ln10 == 56 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1224 [1/2] (0.67ns)   --->   "%tmp2_225_load = load i4 %tmp2_225_addr" [src/k3mm.c:43]   --->   Operation 1224 'load' 'tmp2_225_load' <Predicate = (trunc_ln10 == 56 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1225 [1/2] (0.67ns)   --->   "%tmp2_226_load = load i4 %tmp2_226_addr" [src/k3mm.c:43]   --->   Operation 1225 'load' 'tmp2_226_load' <Predicate = (trunc_ln10 == 56 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1226 [1/2] (0.67ns)   --->   "%tmp2_227_load = load i4 %tmp2_227_addr" [src/k3mm.c:43]   --->   Operation 1226 'load' 'tmp2_227_load' <Predicate = (trunc_ln10 == 56 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1227 [1/1] (0.52ns)   --->   "%tmp_55 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_224_load, i2 1, i32 %tmp2_225_load, i2 2, i32 %tmp2_226_load, i2 3, i32 %tmp2_227_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1227 'sparsemux' 'tmp_55' <Predicate = (trunc_ln10 == 56)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1228 [1/2] (0.67ns)   --->   "%tmp2_228_load = load i4 %tmp2_228_addr" [src/k3mm.c:43]   --->   Operation 1228 'load' 'tmp2_228_load' <Predicate = (trunc_ln10 == 57 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1229 [1/2] (0.67ns)   --->   "%tmp2_229_load = load i4 %tmp2_229_addr" [src/k3mm.c:43]   --->   Operation 1229 'load' 'tmp2_229_load' <Predicate = (trunc_ln10 == 57 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1230 [1/2] (0.67ns)   --->   "%tmp2_230_load = load i4 %tmp2_230_addr" [src/k3mm.c:43]   --->   Operation 1230 'load' 'tmp2_230_load' <Predicate = (trunc_ln10 == 57 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1231 [1/2] (0.67ns)   --->   "%tmp2_231_load = load i4 %tmp2_231_addr" [src/k3mm.c:43]   --->   Operation 1231 'load' 'tmp2_231_load' <Predicate = (trunc_ln10 == 57 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1232 [1/1] (0.52ns)   --->   "%tmp_56 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_228_load, i2 1, i32 %tmp2_229_load, i2 2, i32 %tmp2_230_load, i2 3, i32 %tmp2_231_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1232 'sparsemux' 'tmp_56' <Predicate = (trunc_ln10 == 57)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1233 [1/2] (0.67ns)   --->   "%tmp2_232_load = load i4 %tmp2_232_addr" [src/k3mm.c:43]   --->   Operation 1233 'load' 'tmp2_232_load' <Predicate = (trunc_ln10 == 58 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1234 [1/2] (0.67ns)   --->   "%tmp2_233_load = load i4 %tmp2_233_addr" [src/k3mm.c:43]   --->   Operation 1234 'load' 'tmp2_233_load' <Predicate = (trunc_ln10 == 58 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1235 [1/2] (0.67ns)   --->   "%tmp2_234_load = load i4 %tmp2_234_addr" [src/k3mm.c:43]   --->   Operation 1235 'load' 'tmp2_234_load' <Predicate = (trunc_ln10 == 58 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1236 [1/2] (0.67ns)   --->   "%tmp2_235_load = load i4 %tmp2_235_addr" [src/k3mm.c:43]   --->   Operation 1236 'load' 'tmp2_235_load' <Predicate = (trunc_ln10 == 58 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1237 [1/1] (0.52ns)   --->   "%tmp_57 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_232_load, i2 1, i32 %tmp2_233_load, i2 2, i32 %tmp2_234_load, i2 3, i32 %tmp2_235_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1237 'sparsemux' 'tmp_57' <Predicate = (trunc_ln10 == 58)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1238 [1/2] (0.67ns)   --->   "%tmp2_236_load = load i4 %tmp2_236_addr" [src/k3mm.c:43]   --->   Operation 1238 'load' 'tmp2_236_load' <Predicate = (trunc_ln10 == 59 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1239 [1/2] (0.67ns)   --->   "%tmp2_237_load = load i4 %tmp2_237_addr" [src/k3mm.c:43]   --->   Operation 1239 'load' 'tmp2_237_load' <Predicate = (trunc_ln10 == 59 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1240 [1/2] (0.67ns)   --->   "%tmp2_238_load = load i4 %tmp2_238_addr" [src/k3mm.c:43]   --->   Operation 1240 'load' 'tmp2_238_load' <Predicate = (trunc_ln10 == 59 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1241 [1/2] (0.67ns)   --->   "%tmp2_239_load = load i4 %tmp2_239_addr" [src/k3mm.c:43]   --->   Operation 1241 'load' 'tmp2_239_load' <Predicate = (trunc_ln10 == 59 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1242 [1/1] (0.52ns)   --->   "%tmp_58 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_236_load, i2 1, i32 %tmp2_237_load, i2 2, i32 %tmp2_238_load, i2 3, i32 %tmp2_239_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1242 'sparsemux' 'tmp_58' <Predicate = (trunc_ln10 == 59)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1243 [1/2] (0.67ns)   --->   "%tmp2_240_load = load i4 %tmp2_240_addr" [src/k3mm.c:43]   --->   Operation 1243 'load' 'tmp2_240_load' <Predicate = (trunc_ln10 == 60 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1244 [1/2] (0.67ns)   --->   "%tmp2_241_load = load i4 %tmp2_241_addr" [src/k3mm.c:43]   --->   Operation 1244 'load' 'tmp2_241_load' <Predicate = (trunc_ln10 == 60 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1245 [1/2] (0.67ns)   --->   "%tmp2_242_load = load i4 %tmp2_242_addr" [src/k3mm.c:43]   --->   Operation 1245 'load' 'tmp2_242_load' <Predicate = (trunc_ln10 == 60 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1246 [1/2] (0.67ns)   --->   "%tmp2_243_load = load i4 %tmp2_243_addr" [src/k3mm.c:43]   --->   Operation 1246 'load' 'tmp2_243_load' <Predicate = (trunc_ln10 == 60 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1247 [1/1] (0.52ns)   --->   "%tmp_59 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_240_load, i2 1, i32 %tmp2_241_load, i2 2, i32 %tmp2_242_load, i2 3, i32 %tmp2_243_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1247 'sparsemux' 'tmp_59' <Predicate = (trunc_ln10 == 60)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1248 [1/2] (0.67ns)   --->   "%tmp2_244_load = load i4 %tmp2_244_addr" [src/k3mm.c:43]   --->   Operation 1248 'load' 'tmp2_244_load' <Predicate = (trunc_ln10 == 61 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1249 [1/2] (0.67ns)   --->   "%tmp2_245_load = load i4 %tmp2_245_addr" [src/k3mm.c:43]   --->   Operation 1249 'load' 'tmp2_245_load' <Predicate = (trunc_ln10 == 61 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1250 [1/2] (0.67ns)   --->   "%tmp2_246_load = load i4 %tmp2_246_addr" [src/k3mm.c:43]   --->   Operation 1250 'load' 'tmp2_246_load' <Predicate = (trunc_ln10 == 61 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1251 [1/2] (0.67ns)   --->   "%tmp2_247_load = load i4 %tmp2_247_addr" [src/k3mm.c:43]   --->   Operation 1251 'load' 'tmp2_247_load' <Predicate = (trunc_ln10 == 61 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1252 [1/1] (0.52ns)   --->   "%tmp_60 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_244_load, i2 1, i32 %tmp2_245_load, i2 2, i32 %tmp2_246_load, i2 3, i32 %tmp2_247_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1252 'sparsemux' 'tmp_60' <Predicate = (trunc_ln10 == 61)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1253 [1/2] (0.67ns)   --->   "%tmp2_248_load = load i4 %tmp2_248_addr" [src/k3mm.c:43]   --->   Operation 1253 'load' 'tmp2_248_load' <Predicate = (trunc_ln10 == 62 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1254 [1/2] (0.67ns)   --->   "%tmp2_249_load = load i4 %tmp2_249_addr" [src/k3mm.c:43]   --->   Operation 1254 'load' 'tmp2_249_load' <Predicate = (trunc_ln10 == 62 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1255 [1/2] (0.67ns)   --->   "%tmp2_250_load = load i4 %tmp2_250_addr" [src/k3mm.c:43]   --->   Operation 1255 'load' 'tmp2_250_load' <Predicate = (trunc_ln10 == 62 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1256 [1/2] (0.67ns)   --->   "%tmp2_251_load = load i4 %tmp2_251_addr" [src/k3mm.c:43]   --->   Operation 1256 'load' 'tmp2_251_load' <Predicate = (trunc_ln10 == 62 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1257 [1/1] (0.52ns)   --->   "%tmp_61 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_248_load, i2 1, i32 %tmp2_249_load, i2 2, i32 %tmp2_250_load, i2 3, i32 %tmp2_251_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1257 'sparsemux' 'tmp_61' <Predicate = (trunc_ln10 == 62)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1258 [1/2] (0.67ns)   --->   "%tmp2_252_load = load i4 %tmp2_252_addr" [src/k3mm.c:43]   --->   Operation 1258 'load' 'tmp2_252_load' <Predicate = (trunc_ln10 == 63 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1259 [1/2] (0.67ns)   --->   "%tmp2_253_load = load i4 %tmp2_253_addr" [src/k3mm.c:43]   --->   Operation 1259 'load' 'tmp2_253_load' <Predicate = (trunc_ln10 == 63 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1260 [1/2] (0.67ns)   --->   "%tmp2_254_load = load i4 %tmp2_254_addr" [src/k3mm.c:43]   --->   Operation 1260 'load' 'tmp2_254_load' <Predicate = (trunc_ln10 == 63 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1261 [1/2] (0.67ns)   --->   "%tmp2_255_load = load i4 %tmp2_255_addr" [src/k3mm.c:43]   --->   Operation 1261 'load' 'tmp2_255_load' <Predicate = (trunc_ln10 == 63 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 1262 [1/1] (0.52ns)   --->   "%tmp_62 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %tmp2_252_load, i2 1, i32 %tmp2_253_load, i2 2, i32 %tmp2_254_load, i2 3, i32 %tmp2_255_load, i32 <undef>, i2 %trunc_ln41" [src/k3mm.c:43]   --->   Operation 1262 'sparsemux' 'tmp_62' <Predicate = (trunc_ln10 == 63)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1263 [1/1] (0.85ns)   --->   "%tmp_63 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.64f32.f32.i6, i6 0, i32 %tmp, i6 1, i32 %tmp_1, i6 2, i32 %tmp_2, i6 3, i32 %tmp_3, i6 4, i32 %tmp_4, i6 5, i32 %tmp_5, i6 6, i32 %tmp_6, i6 7, i32 %tmp_7, i6 8, i32 %tmp_8, i6 9, i32 %tmp_9, i6 10, i32 %tmp_s, i6 11, i32 %tmp_10, i6 12, i32 %tmp_11, i6 13, i32 %tmp_12, i6 14, i32 %tmp_13, i6 15, i32 %tmp_14, i6 16, i32 %tmp_15, i6 17, i32 %tmp_16, i6 18, i32 %tmp_17, i6 19, i32 %tmp_18, i6 20, i32 %tmp_19, i6 21, i32 %tmp_20, i6 22, i32 %tmp_21, i6 23, i32 %tmp_22, i6 24, i32 %tmp_23, i6 25, i32 %tmp_24, i6 26, i32 %tmp_25, i6 27, i32 %tmp_26, i6 28, i32 %tmp_27, i6 29, i32 %tmp_28, i6 30, i32 %tmp_29, i6 31, i32 %tmp_30, i6 32, i32 %tmp_31, i6 33, i32 %tmp_32, i6 34, i32 %tmp_33, i6 35, i32 %tmp_34, i6 36, i32 %tmp_35, i6 37, i32 %tmp_36, i6 38, i32 %tmp_37, i6 39, i32 %tmp_38, i6 40, i32 %tmp_39, i6 41, i32 %tmp_40, i6 42, i32 %tmp_41, i6 43, i32 %tmp_42, i6 44, i32 %tmp_43, i6 45, i32 %tmp_44, i6 46, i32 %tmp_45, i6 47, i32 %tmp_46, i6 48, i32 %tmp_47, i6 49, i32 %tmp_48, i6 50, i32 %tmp_49, i6 51, i32 %tmp_50, i6 52, i32 %tmp_51, i6 53, i32 %tmp_52, i6 54, i32 %tmp_53, i6 55, i32 %tmp_54, i6 56, i32 %tmp_55, i6 57, i32 %tmp_56, i6 58, i32 %tmp_57, i6 59, i32 %tmp_58, i6 60, i32 %tmp_59, i6 61, i32 %tmp_60, i6 62, i32 %tmp_61, i6 63, i32 %tmp_62, i32 <undef>, i6 %trunc_ln10" [src/k3mm.c:43]   --->   Operation 1263 'sparsemux' 'tmp_63' <Predicate = true> <Delay = 0.85> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1264 [1/1] (0.00ns)   --->   "%buff_D_1_addr = getelementptr i32 %buff_D_1, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1264 'getelementptr' 'buff_D_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1265 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_C_load, i32 %buff_D_load" [src/k3mm.c:43]   --->   Operation 1265 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1266 [2/2] (1.23ns)   --->   "%buff_D_1_load = load i6 %buff_D_1_addr" [src/k3mm.c:43]   --->   Operation 1266 'load' 'buff_D_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 1267 [1/2] (1.23ns)   --->   "%buff_C_1_load = load i6 %buff_C_1_addr" [src/k3mm.c:43]   --->   Operation 1267 'load' 'buff_C_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 1268 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %tmp_63, i32 %mul1" [src/k3mm.c:43]   --->   Operation 1268 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1269 [1/2] (1.23ns)   --->   "%buff_D_1_load = load i6 %buff_D_1_addr" [src/k3mm.c:43]   --->   Operation 1269 'load' 'buff_D_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 1270 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %tmp_63, i32 %mul1" [src/k3mm.c:43]   --->   Operation 1270 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1271 [3/3] (7.01ns)   --->   "%mul96_1 = fmul i32 %buff_C_1_load, i32 %buff_D_1_load" [src/k3mm.c:43]   --->   Operation 1271 'fmul' 'mul96_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 1272 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %tmp_63, i32 %mul1" [src/k3mm.c:43]   --->   Operation 1272 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1273 [2/3] (7.01ns)   --->   "%mul96_1 = fmul i32 %buff_C_1_load, i32 %buff_D_1_load" [src/k3mm.c:43]   --->   Operation 1273 'fmul' 'mul96_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 1274 [1/1] (0.00ns)   --->   "%buff_C_2_addr = getelementptr i32 %buff_C_2, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1274 'getelementptr' 'buff_C_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1275 [2/2] (1.23ns)   --->   "%buff_C_2_load = load i6 %buff_C_2_addr" [src/k3mm.c:43]   --->   Operation 1275 'load' 'buff_C_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 1276 [1/1] (0.00ns)   --->   "%buff_D_2_addr = getelementptr i32 %buff_D_2, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1276 'getelementptr' 'buff_D_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1277 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %tmp_63, i32 %mul1" [src/k3mm.c:43]   --->   Operation 1277 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1278 [1/3] (7.01ns)   --->   "%mul96_1 = fmul i32 %buff_C_1_load, i32 %buff_D_1_load" [src/k3mm.c:43]   --->   Operation 1278 'fmul' 'mul96_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1279 [2/2] (1.23ns)   --->   "%buff_D_2_load = load i6 %buff_D_2_addr" [src/k3mm.c:43]   --->   Operation 1279 'load' 'buff_D_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 1280 [1/2] (1.23ns)   --->   "%buff_C_2_load = load i6 %buff_C_2_addr" [src/k3mm.c:43]   --->   Operation 1280 'load' 'buff_C_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 1281 [4/4] (6.43ns)   --->   "%add101_1 = fadd i32 %add1, i32 %mul96_1" [src/k3mm.c:43]   --->   Operation 1281 'fadd' 'add101_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1282 [1/2] (1.23ns)   --->   "%buff_D_2_load = load i6 %buff_D_2_addr" [src/k3mm.c:43]   --->   Operation 1282 'load' 'buff_D_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 1283 [3/4] (6.43ns)   --->   "%add101_1 = fadd i32 %add1, i32 %mul96_1" [src/k3mm.c:43]   --->   Operation 1283 'fadd' 'add101_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1284 [3/3] (7.01ns)   --->   "%mul96_2 = fmul i32 %buff_C_2_load, i32 %buff_D_2_load" [src/k3mm.c:43]   --->   Operation 1284 'fmul' 'mul96_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 1285 [2/4] (6.43ns)   --->   "%add101_1 = fadd i32 %add1, i32 %mul96_1" [src/k3mm.c:43]   --->   Operation 1285 'fadd' 'add101_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1286 [2/3] (7.01ns)   --->   "%mul96_2 = fmul i32 %buff_C_2_load, i32 %buff_D_2_load" [src/k3mm.c:43]   --->   Operation 1286 'fmul' 'mul96_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 1287 [1/1] (0.00ns)   --->   "%buff_C_3_addr = getelementptr i32 %buff_C_3, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1287 'getelementptr' 'buff_C_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1288 [2/2] (1.23ns)   --->   "%buff_C_3_load = load i6 %buff_C_3_addr" [src/k3mm.c:43]   --->   Operation 1288 'load' 'buff_C_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 1289 [1/1] (0.00ns)   --->   "%buff_D_3_addr = getelementptr i32 %buff_D_3, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1289 'getelementptr' 'buff_D_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1290 [1/4] (6.43ns)   --->   "%add101_1 = fadd i32 %add1, i32 %mul96_1" [src/k3mm.c:43]   --->   Operation 1290 'fadd' 'add101_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1291 [1/3] (7.01ns)   --->   "%mul96_2 = fmul i32 %buff_C_2_load, i32 %buff_D_2_load" [src/k3mm.c:43]   --->   Operation 1291 'fmul' 'mul96_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1292 [2/2] (1.23ns)   --->   "%buff_D_3_load = load i6 %buff_D_3_addr" [src/k3mm.c:43]   --->   Operation 1292 'load' 'buff_D_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 1293 [1/2] (1.23ns)   --->   "%buff_C_3_load = load i6 %buff_C_3_addr" [src/k3mm.c:43]   --->   Operation 1293 'load' 'buff_C_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 1294 [4/4] (6.43ns)   --->   "%add101_2 = fadd i32 %add101_1, i32 %mul96_2" [src/k3mm.c:43]   --->   Operation 1294 'fadd' 'add101_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1295 [1/2] (1.23ns)   --->   "%buff_D_3_load = load i6 %buff_D_3_addr" [src/k3mm.c:43]   --->   Operation 1295 'load' 'buff_D_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 1296 [3/4] (6.43ns)   --->   "%add101_2 = fadd i32 %add101_1, i32 %mul96_2" [src/k3mm.c:43]   --->   Operation 1296 'fadd' 'add101_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1297 [3/3] (7.01ns)   --->   "%mul96_3 = fmul i32 %buff_C_3_load, i32 %buff_D_3_load" [src/k3mm.c:43]   --->   Operation 1297 'fmul' 'mul96_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 1298 [2/4] (6.43ns)   --->   "%add101_2 = fadd i32 %add101_1, i32 %mul96_2" [src/k3mm.c:43]   --->   Operation 1298 'fadd' 'add101_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1299 [2/3] (7.01ns)   --->   "%mul96_3 = fmul i32 %buff_C_3_load, i32 %buff_D_3_load" [src/k3mm.c:43]   --->   Operation 1299 'fmul' 'mul96_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 1300 [1/1] (0.00ns)   --->   "%buff_C_4_addr = getelementptr i32 %buff_C_4, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1300 'getelementptr' 'buff_C_4_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1301 [2/2] (1.23ns)   --->   "%buff_C_4_load = load i6 %buff_C_4_addr" [src/k3mm.c:43]   --->   Operation 1301 'load' 'buff_C_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 1302 [1/1] (0.00ns)   --->   "%buff_D_4_addr = getelementptr i32 %buff_D_4, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1302 'getelementptr' 'buff_D_4_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1303 [1/4] (6.43ns)   --->   "%add101_2 = fadd i32 %add101_1, i32 %mul96_2" [src/k3mm.c:43]   --->   Operation 1303 'fadd' 'add101_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1304 [1/3] (7.01ns)   --->   "%mul96_3 = fmul i32 %buff_C_3_load, i32 %buff_D_3_load" [src/k3mm.c:43]   --->   Operation 1304 'fmul' 'mul96_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1305 [2/2] (1.23ns)   --->   "%buff_D_4_load = load i6 %buff_D_4_addr" [src/k3mm.c:43]   --->   Operation 1305 'load' 'buff_D_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 1306 [1/2] (1.23ns)   --->   "%buff_C_4_load = load i6 %buff_C_4_addr" [src/k3mm.c:43]   --->   Operation 1306 'load' 'buff_C_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 1307 [4/4] (6.43ns)   --->   "%add101_3 = fadd i32 %add101_2, i32 %mul96_3" [src/k3mm.c:43]   --->   Operation 1307 'fadd' 'add101_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1308 [1/2] (1.23ns)   --->   "%buff_D_4_load = load i6 %buff_D_4_addr" [src/k3mm.c:43]   --->   Operation 1308 'load' 'buff_D_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 1309 [3/4] (6.43ns)   --->   "%add101_3 = fadd i32 %add101_2, i32 %mul96_3" [src/k3mm.c:43]   --->   Operation 1309 'fadd' 'add101_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1310 [3/3] (7.01ns)   --->   "%mul96_4 = fmul i32 %buff_C_4_load, i32 %buff_D_4_load" [src/k3mm.c:43]   --->   Operation 1310 'fmul' 'mul96_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 1311 [2/4] (6.43ns)   --->   "%add101_3 = fadd i32 %add101_2, i32 %mul96_3" [src/k3mm.c:43]   --->   Operation 1311 'fadd' 'add101_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1312 [2/3] (7.01ns)   --->   "%mul96_4 = fmul i32 %buff_C_4_load, i32 %buff_D_4_load" [src/k3mm.c:43]   --->   Operation 1312 'fmul' 'mul96_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 1313 [1/1] (0.00ns)   --->   "%buff_C_5_addr = getelementptr i32 %buff_C_5, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1313 'getelementptr' 'buff_C_5_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1314 [2/2] (1.23ns)   --->   "%buff_C_5_load = load i6 %buff_C_5_addr" [src/k3mm.c:43]   --->   Operation 1314 'load' 'buff_C_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 1315 [1/1] (0.00ns)   --->   "%buff_D_5_addr = getelementptr i32 %buff_D_5, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1315 'getelementptr' 'buff_D_5_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1316 [1/4] (6.43ns)   --->   "%add101_3 = fadd i32 %add101_2, i32 %mul96_3" [src/k3mm.c:43]   --->   Operation 1316 'fadd' 'add101_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1317 [1/3] (7.01ns)   --->   "%mul96_4 = fmul i32 %buff_C_4_load, i32 %buff_D_4_load" [src/k3mm.c:43]   --->   Operation 1317 'fmul' 'mul96_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1318 [2/2] (1.23ns)   --->   "%buff_D_5_load = load i6 %buff_D_5_addr" [src/k3mm.c:43]   --->   Operation 1318 'load' 'buff_D_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 1319 [1/2] (1.23ns)   --->   "%buff_C_5_load = load i6 %buff_C_5_addr" [src/k3mm.c:43]   --->   Operation 1319 'load' 'buff_C_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 1320 [4/4] (6.43ns)   --->   "%add101_4 = fadd i32 %add101_3, i32 %mul96_4" [src/k3mm.c:43]   --->   Operation 1320 'fadd' 'add101_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1321 [1/2] (1.23ns)   --->   "%buff_D_5_load = load i6 %buff_D_5_addr" [src/k3mm.c:43]   --->   Operation 1321 'load' 'buff_D_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 1322 [3/4] (6.43ns)   --->   "%add101_4 = fadd i32 %add101_3, i32 %mul96_4" [src/k3mm.c:43]   --->   Operation 1322 'fadd' 'add101_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1323 [3/3] (7.01ns)   --->   "%mul96_5 = fmul i32 %buff_C_5_load, i32 %buff_D_5_load" [src/k3mm.c:43]   --->   Operation 1323 'fmul' 'mul96_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 1324 [2/4] (6.43ns)   --->   "%add101_4 = fadd i32 %add101_3, i32 %mul96_4" [src/k3mm.c:43]   --->   Operation 1324 'fadd' 'add101_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1325 [2/3] (7.01ns)   --->   "%mul96_5 = fmul i32 %buff_C_5_load, i32 %buff_D_5_load" [src/k3mm.c:43]   --->   Operation 1325 'fmul' 'mul96_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 1326 [1/1] (0.00ns)   --->   "%buff_C_6_addr = getelementptr i32 %buff_C_6, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1326 'getelementptr' 'buff_C_6_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1327 [2/2] (1.23ns)   --->   "%buff_C_6_load = load i6 %buff_C_6_addr" [src/k3mm.c:43]   --->   Operation 1327 'load' 'buff_C_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 1328 [1/1] (0.00ns)   --->   "%buff_D_6_addr = getelementptr i32 %buff_D_6, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1328 'getelementptr' 'buff_D_6_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1329 [1/4] (6.43ns)   --->   "%add101_4 = fadd i32 %add101_3, i32 %mul96_4" [src/k3mm.c:43]   --->   Operation 1329 'fadd' 'add101_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1330 [1/3] (7.01ns)   --->   "%mul96_5 = fmul i32 %buff_C_5_load, i32 %buff_D_5_load" [src/k3mm.c:43]   --->   Operation 1330 'fmul' 'mul96_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1331 [2/2] (1.23ns)   --->   "%buff_D_6_load = load i6 %buff_D_6_addr" [src/k3mm.c:43]   --->   Operation 1331 'load' 'buff_D_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 1332 [1/2] (1.23ns)   --->   "%buff_C_6_load = load i6 %buff_C_6_addr" [src/k3mm.c:43]   --->   Operation 1332 'load' 'buff_C_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 1333 [4/4] (6.43ns)   --->   "%add101_5 = fadd i32 %add101_4, i32 %mul96_5" [src/k3mm.c:43]   --->   Operation 1333 'fadd' 'add101_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1334 [1/2] (1.23ns)   --->   "%buff_D_6_load = load i6 %buff_D_6_addr" [src/k3mm.c:43]   --->   Operation 1334 'load' 'buff_D_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 1335 [3/4] (6.43ns)   --->   "%add101_5 = fadd i32 %add101_4, i32 %mul96_5" [src/k3mm.c:43]   --->   Operation 1335 'fadd' 'add101_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1336 [3/3] (7.01ns)   --->   "%mul96_6 = fmul i32 %buff_C_6_load, i32 %buff_D_6_load" [src/k3mm.c:43]   --->   Operation 1336 'fmul' 'mul96_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 1337 [2/4] (6.43ns)   --->   "%add101_5 = fadd i32 %add101_4, i32 %mul96_5" [src/k3mm.c:43]   --->   Operation 1337 'fadd' 'add101_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1338 [2/3] (7.01ns)   --->   "%mul96_6 = fmul i32 %buff_C_6_load, i32 %buff_D_6_load" [src/k3mm.c:43]   --->   Operation 1338 'fmul' 'mul96_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 1339 [1/1] (0.00ns)   --->   "%buff_C_7_addr = getelementptr i32 %buff_C_7, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1339 'getelementptr' 'buff_C_7_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1340 [2/2] (1.23ns)   --->   "%buff_C_7_load = load i6 %buff_C_7_addr" [src/k3mm.c:43]   --->   Operation 1340 'load' 'buff_C_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 1341 [1/1] (0.00ns)   --->   "%buff_D_7_addr = getelementptr i32 %buff_D_7, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1341 'getelementptr' 'buff_D_7_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1342 [1/4] (6.43ns)   --->   "%add101_5 = fadd i32 %add101_4, i32 %mul96_5" [src/k3mm.c:43]   --->   Operation 1342 'fadd' 'add101_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1343 [1/3] (7.01ns)   --->   "%mul96_6 = fmul i32 %buff_C_6_load, i32 %buff_D_6_load" [src/k3mm.c:43]   --->   Operation 1343 'fmul' 'mul96_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1344 [2/2] (1.23ns)   --->   "%buff_D_7_load = load i6 %buff_D_7_addr" [src/k3mm.c:43]   --->   Operation 1344 'load' 'buff_D_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 1345 [1/2] (1.23ns)   --->   "%buff_C_7_load = load i6 %buff_C_7_addr" [src/k3mm.c:43]   --->   Operation 1345 'load' 'buff_C_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 1346 [4/4] (6.43ns)   --->   "%add101_6 = fadd i32 %add101_5, i32 %mul96_6" [src/k3mm.c:43]   --->   Operation 1346 'fadd' 'add101_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1347 [1/2] (1.23ns)   --->   "%buff_D_7_load = load i6 %buff_D_7_addr" [src/k3mm.c:43]   --->   Operation 1347 'load' 'buff_D_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 30> <Delay = 7.01>
ST_31 : Operation 1348 [3/4] (6.43ns)   --->   "%add101_6 = fadd i32 %add101_5, i32 %mul96_6" [src/k3mm.c:43]   --->   Operation 1348 'fadd' 'add101_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1349 [3/3] (7.01ns)   --->   "%mul96_7 = fmul i32 %buff_C_7_load, i32 %buff_D_7_load" [src/k3mm.c:43]   --->   Operation 1349 'fmul' 'mul96_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : Operation 1350 [2/4] (6.43ns)   --->   "%add101_6 = fadd i32 %add101_5, i32 %mul96_6" [src/k3mm.c:43]   --->   Operation 1350 'fadd' 'add101_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1351 [2/3] (7.01ns)   --->   "%mul96_7 = fmul i32 %buff_C_7_load, i32 %buff_D_7_load" [src/k3mm.c:43]   --->   Operation 1351 'fmul' 'mul96_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.01>
ST_33 : Operation 1352 [1/1] (0.00ns)   --->   "%buff_C_8_addr = getelementptr i32 %buff_C_8, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1352 'getelementptr' 'buff_C_8_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1353 [2/2] (1.23ns)   --->   "%buff_C_8_load = load i6 %buff_C_8_addr" [src/k3mm.c:43]   --->   Operation 1353 'load' 'buff_C_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 1354 [1/1] (0.00ns)   --->   "%buff_D_8_addr = getelementptr i32 %buff_D_8, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1354 'getelementptr' 'buff_D_8_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1355 [1/4] (6.43ns)   --->   "%add101_6 = fadd i32 %add101_5, i32 %mul96_6" [src/k3mm.c:43]   --->   Operation 1355 'fadd' 'add101_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1356 [1/3] (7.01ns)   --->   "%mul96_7 = fmul i32 %buff_C_7_load, i32 %buff_D_7_load" [src/k3mm.c:43]   --->   Operation 1356 'fmul' 'mul96_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1357 [2/2] (1.23ns)   --->   "%buff_D_8_load = load i6 %buff_D_8_addr" [src/k3mm.c:43]   --->   Operation 1357 'load' 'buff_D_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 1358 [1/2] (1.23ns)   --->   "%buff_C_8_load = load i6 %buff_C_8_addr" [src/k3mm.c:43]   --->   Operation 1358 'load' 'buff_C_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 1359 [4/4] (6.43ns)   --->   "%add101_7 = fadd i32 %add101_6, i32 %mul96_7" [src/k3mm.c:43]   --->   Operation 1359 'fadd' 'add101_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1360 [1/2] (1.23ns)   --->   "%buff_D_8_load = load i6 %buff_D_8_addr" [src/k3mm.c:43]   --->   Operation 1360 'load' 'buff_D_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 34> <Delay = 7.01>
ST_35 : Operation 1361 [3/4] (6.43ns)   --->   "%add101_7 = fadd i32 %add101_6, i32 %mul96_7" [src/k3mm.c:43]   --->   Operation 1361 'fadd' 'add101_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1362 [3/3] (7.01ns)   --->   "%mul96_8 = fmul i32 %buff_C_8_load, i32 %buff_D_8_load" [src/k3mm.c:43]   --->   Operation 1362 'fmul' 'mul96_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.01>
ST_36 : Operation 1363 [2/4] (6.43ns)   --->   "%add101_7 = fadd i32 %add101_6, i32 %mul96_7" [src/k3mm.c:43]   --->   Operation 1363 'fadd' 'add101_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1364 [2/3] (7.01ns)   --->   "%mul96_8 = fmul i32 %buff_C_8_load, i32 %buff_D_8_load" [src/k3mm.c:43]   --->   Operation 1364 'fmul' 'mul96_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.01>
ST_37 : Operation 1365 [1/1] (0.00ns)   --->   "%buff_C_9_addr = getelementptr i32 %buff_C_9, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1365 'getelementptr' 'buff_C_9_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1366 [2/2] (1.23ns)   --->   "%buff_C_9_load = load i6 %buff_C_9_addr" [src/k3mm.c:43]   --->   Operation 1366 'load' 'buff_C_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 1367 [1/1] (0.00ns)   --->   "%buff_D_9_addr = getelementptr i32 %buff_D_9, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1367 'getelementptr' 'buff_D_9_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1368 [1/4] (6.43ns)   --->   "%add101_7 = fadd i32 %add101_6, i32 %mul96_7" [src/k3mm.c:43]   --->   Operation 1368 'fadd' 'add101_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1369 [1/3] (7.01ns)   --->   "%mul96_8 = fmul i32 %buff_C_8_load, i32 %buff_D_8_load" [src/k3mm.c:43]   --->   Operation 1369 'fmul' 'mul96_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1370 [2/2] (1.23ns)   --->   "%buff_D_9_load = load i6 %buff_D_9_addr" [src/k3mm.c:43]   --->   Operation 1370 'load' 'buff_D_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 1371 [1/2] (1.23ns)   --->   "%buff_C_9_load = load i6 %buff_C_9_addr" [src/k3mm.c:43]   --->   Operation 1371 'load' 'buff_C_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 1372 [4/4] (6.43ns)   --->   "%add101_8 = fadd i32 %add101_7, i32 %mul96_8" [src/k3mm.c:43]   --->   Operation 1372 'fadd' 'add101_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1373 [1/2] (1.23ns)   --->   "%buff_D_9_load = load i6 %buff_D_9_addr" [src/k3mm.c:43]   --->   Operation 1373 'load' 'buff_D_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 39 <SV = 38> <Delay = 7.01>
ST_39 : Operation 1374 [3/4] (6.43ns)   --->   "%add101_8 = fadd i32 %add101_7, i32 %mul96_8" [src/k3mm.c:43]   --->   Operation 1374 'fadd' 'add101_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1375 [3/3] (7.01ns)   --->   "%mul96_9 = fmul i32 %buff_C_9_load, i32 %buff_D_9_load" [src/k3mm.c:43]   --->   Operation 1375 'fmul' 'mul96_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.01>
ST_40 : Operation 1376 [2/4] (6.43ns)   --->   "%add101_8 = fadd i32 %add101_7, i32 %mul96_8" [src/k3mm.c:43]   --->   Operation 1376 'fadd' 'add101_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1377 [2/3] (7.01ns)   --->   "%mul96_9 = fmul i32 %buff_C_9_load, i32 %buff_D_9_load" [src/k3mm.c:43]   --->   Operation 1377 'fmul' 'mul96_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.01>
ST_41 : Operation 1378 [1/1] (0.00ns)   --->   "%buff_C_10_addr = getelementptr i32 %buff_C_10, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1378 'getelementptr' 'buff_C_10_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1379 [2/2] (1.23ns)   --->   "%buff_C_10_load = load i6 %buff_C_10_addr" [src/k3mm.c:43]   --->   Operation 1379 'load' 'buff_C_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 1380 [1/1] (0.00ns)   --->   "%buff_D_10_addr = getelementptr i32 %buff_D_10, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1380 'getelementptr' 'buff_D_10_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1381 [1/4] (6.43ns)   --->   "%add101_8 = fadd i32 %add101_7, i32 %mul96_8" [src/k3mm.c:43]   --->   Operation 1381 'fadd' 'add101_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1382 [1/3] (7.01ns)   --->   "%mul96_9 = fmul i32 %buff_C_9_load, i32 %buff_D_9_load" [src/k3mm.c:43]   --->   Operation 1382 'fmul' 'mul96_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1383 [2/2] (1.23ns)   --->   "%buff_D_10_load = load i6 %buff_D_10_addr" [src/k3mm.c:43]   --->   Operation 1383 'load' 'buff_D_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 1384 [1/2] (1.23ns)   --->   "%buff_C_10_load = load i6 %buff_C_10_addr" [src/k3mm.c:43]   --->   Operation 1384 'load' 'buff_C_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 1385 [4/4] (6.43ns)   --->   "%add101_9 = fadd i32 %add101_8, i32 %mul96_9" [src/k3mm.c:43]   --->   Operation 1385 'fadd' 'add101_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1386 [1/2] (1.23ns)   --->   "%buff_D_10_load = load i6 %buff_D_10_addr" [src/k3mm.c:43]   --->   Operation 1386 'load' 'buff_D_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 43 <SV = 42> <Delay = 7.01>
ST_43 : Operation 1387 [3/4] (6.43ns)   --->   "%add101_9 = fadd i32 %add101_8, i32 %mul96_9" [src/k3mm.c:43]   --->   Operation 1387 'fadd' 'add101_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1388 [3/3] (7.01ns)   --->   "%mul96_s = fmul i32 %buff_C_10_load, i32 %buff_D_10_load" [src/k3mm.c:43]   --->   Operation 1388 'fmul' 'mul96_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.01>
ST_44 : Operation 1389 [2/4] (6.43ns)   --->   "%add101_9 = fadd i32 %add101_8, i32 %mul96_9" [src/k3mm.c:43]   --->   Operation 1389 'fadd' 'add101_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1390 [2/3] (7.01ns)   --->   "%mul96_s = fmul i32 %buff_C_10_load, i32 %buff_D_10_load" [src/k3mm.c:43]   --->   Operation 1390 'fmul' 'mul96_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.01>
ST_45 : Operation 1391 [1/1] (0.00ns)   --->   "%buff_C_11_addr = getelementptr i32 %buff_C_11, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1391 'getelementptr' 'buff_C_11_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1392 [2/2] (1.23ns)   --->   "%buff_C_11_load = load i6 %buff_C_11_addr" [src/k3mm.c:43]   --->   Operation 1392 'load' 'buff_C_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 1393 [1/1] (0.00ns)   --->   "%buff_D_11_addr = getelementptr i32 %buff_D_11, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1393 'getelementptr' 'buff_D_11_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1394 [1/4] (6.43ns)   --->   "%add101_9 = fadd i32 %add101_8, i32 %mul96_9" [src/k3mm.c:43]   --->   Operation 1394 'fadd' 'add101_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1395 [1/3] (7.01ns)   --->   "%mul96_s = fmul i32 %buff_C_10_load, i32 %buff_D_10_load" [src/k3mm.c:43]   --->   Operation 1395 'fmul' 'mul96_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1396 [2/2] (1.23ns)   --->   "%buff_D_11_load = load i6 %buff_D_11_addr" [src/k3mm.c:43]   --->   Operation 1396 'load' 'buff_D_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 1397 [1/2] (1.23ns)   --->   "%buff_C_11_load = load i6 %buff_C_11_addr" [src/k3mm.c:43]   --->   Operation 1397 'load' 'buff_C_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 1398 [4/4] (6.43ns)   --->   "%add101_s = fadd i32 %add101_9, i32 %mul96_s" [src/k3mm.c:43]   --->   Operation 1398 'fadd' 'add101_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1399 [1/2] (1.23ns)   --->   "%buff_D_11_load = load i6 %buff_D_11_addr" [src/k3mm.c:43]   --->   Operation 1399 'load' 'buff_D_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 46> <Delay = 7.01>
ST_47 : Operation 1400 [3/4] (6.43ns)   --->   "%add101_s = fadd i32 %add101_9, i32 %mul96_s" [src/k3mm.c:43]   --->   Operation 1400 'fadd' 'add101_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1401 [3/3] (7.01ns)   --->   "%mul96_10 = fmul i32 %buff_C_11_load, i32 %buff_D_11_load" [src/k3mm.c:43]   --->   Operation 1401 'fmul' 'mul96_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.01>
ST_48 : Operation 1402 [2/4] (6.43ns)   --->   "%add101_s = fadd i32 %add101_9, i32 %mul96_s" [src/k3mm.c:43]   --->   Operation 1402 'fadd' 'add101_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1403 [2/3] (7.01ns)   --->   "%mul96_10 = fmul i32 %buff_C_11_load, i32 %buff_D_11_load" [src/k3mm.c:43]   --->   Operation 1403 'fmul' 'mul96_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.01>
ST_49 : Operation 1404 [1/1] (0.00ns)   --->   "%buff_C_12_addr = getelementptr i32 %buff_C_12, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1404 'getelementptr' 'buff_C_12_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1405 [2/2] (1.23ns)   --->   "%buff_C_12_load = load i6 %buff_C_12_addr" [src/k3mm.c:43]   --->   Operation 1405 'load' 'buff_C_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 1406 [1/1] (0.00ns)   --->   "%buff_D_12_addr = getelementptr i32 %buff_D_12, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1406 'getelementptr' 'buff_D_12_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1407 [1/4] (6.43ns)   --->   "%add101_s = fadd i32 %add101_9, i32 %mul96_s" [src/k3mm.c:43]   --->   Operation 1407 'fadd' 'add101_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1408 [1/3] (7.01ns)   --->   "%mul96_10 = fmul i32 %buff_C_11_load, i32 %buff_D_11_load" [src/k3mm.c:43]   --->   Operation 1408 'fmul' 'mul96_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1409 [2/2] (1.23ns)   --->   "%buff_D_12_load = load i6 %buff_D_12_addr" [src/k3mm.c:43]   --->   Operation 1409 'load' 'buff_D_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 1410 [1/2] (1.23ns)   --->   "%buff_C_12_load = load i6 %buff_C_12_addr" [src/k3mm.c:43]   --->   Operation 1410 'load' 'buff_C_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 1411 [4/4] (6.43ns)   --->   "%add101_10 = fadd i32 %add101_s, i32 %mul96_10" [src/k3mm.c:43]   --->   Operation 1411 'fadd' 'add101_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1412 [1/2] (1.23ns)   --->   "%buff_D_12_load = load i6 %buff_D_12_addr" [src/k3mm.c:43]   --->   Operation 1412 'load' 'buff_D_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 51 <SV = 50> <Delay = 7.01>
ST_51 : Operation 1413 [3/4] (6.43ns)   --->   "%add101_10 = fadd i32 %add101_s, i32 %mul96_10" [src/k3mm.c:43]   --->   Operation 1413 'fadd' 'add101_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1414 [3/3] (7.01ns)   --->   "%mul96_11 = fmul i32 %buff_C_12_load, i32 %buff_D_12_load" [src/k3mm.c:43]   --->   Operation 1414 'fmul' 'mul96_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.01>
ST_52 : Operation 1415 [2/4] (6.43ns)   --->   "%add101_10 = fadd i32 %add101_s, i32 %mul96_10" [src/k3mm.c:43]   --->   Operation 1415 'fadd' 'add101_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1416 [2/3] (7.01ns)   --->   "%mul96_11 = fmul i32 %buff_C_12_load, i32 %buff_D_12_load" [src/k3mm.c:43]   --->   Operation 1416 'fmul' 'mul96_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.01>
ST_53 : Operation 1417 [1/1] (0.00ns)   --->   "%buff_C_13_addr = getelementptr i32 %buff_C_13, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1417 'getelementptr' 'buff_C_13_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1418 [2/2] (1.23ns)   --->   "%buff_C_13_load = load i6 %buff_C_13_addr" [src/k3mm.c:43]   --->   Operation 1418 'load' 'buff_C_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 1419 [1/1] (0.00ns)   --->   "%buff_D_13_addr = getelementptr i32 %buff_D_13, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1419 'getelementptr' 'buff_D_13_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1420 [1/4] (6.43ns)   --->   "%add101_10 = fadd i32 %add101_s, i32 %mul96_10" [src/k3mm.c:43]   --->   Operation 1420 'fadd' 'add101_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1421 [1/3] (7.01ns)   --->   "%mul96_11 = fmul i32 %buff_C_12_load, i32 %buff_D_12_load" [src/k3mm.c:43]   --->   Operation 1421 'fmul' 'mul96_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1422 [2/2] (1.23ns)   --->   "%buff_D_13_load = load i6 %buff_D_13_addr" [src/k3mm.c:43]   --->   Operation 1422 'load' 'buff_D_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 1423 [1/2] (1.23ns)   --->   "%buff_C_13_load = load i6 %buff_C_13_addr" [src/k3mm.c:43]   --->   Operation 1423 'load' 'buff_C_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 1424 [4/4] (6.43ns)   --->   "%add101_11 = fadd i32 %add101_10, i32 %mul96_11" [src/k3mm.c:43]   --->   Operation 1424 'fadd' 'add101_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1425 [1/2] (1.23ns)   --->   "%buff_D_13_load = load i6 %buff_D_13_addr" [src/k3mm.c:43]   --->   Operation 1425 'load' 'buff_D_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 55 <SV = 54> <Delay = 7.01>
ST_55 : Operation 1426 [3/4] (6.43ns)   --->   "%add101_11 = fadd i32 %add101_10, i32 %mul96_11" [src/k3mm.c:43]   --->   Operation 1426 'fadd' 'add101_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1427 [3/3] (7.01ns)   --->   "%mul96_12 = fmul i32 %buff_C_13_load, i32 %buff_D_13_load" [src/k3mm.c:43]   --->   Operation 1427 'fmul' 'mul96_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.01>
ST_56 : Operation 1428 [2/4] (6.43ns)   --->   "%add101_11 = fadd i32 %add101_10, i32 %mul96_11" [src/k3mm.c:43]   --->   Operation 1428 'fadd' 'add101_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1429 [2/3] (7.01ns)   --->   "%mul96_12 = fmul i32 %buff_C_13_load, i32 %buff_D_13_load" [src/k3mm.c:43]   --->   Operation 1429 'fmul' 'mul96_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.01>
ST_57 : Operation 1430 [1/1] (0.00ns)   --->   "%buff_C_14_addr = getelementptr i32 %buff_C_14, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1430 'getelementptr' 'buff_C_14_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1431 [2/2] (1.23ns)   --->   "%buff_C_14_load = load i6 %buff_C_14_addr" [src/k3mm.c:43]   --->   Operation 1431 'load' 'buff_C_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 1432 [1/1] (0.00ns)   --->   "%buff_D_14_addr = getelementptr i32 %buff_D_14, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1432 'getelementptr' 'buff_D_14_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1433 [1/4] (6.43ns)   --->   "%add101_11 = fadd i32 %add101_10, i32 %mul96_11" [src/k3mm.c:43]   --->   Operation 1433 'fadd' 'add101_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1434 [1/3] (7.01ns)   --->   "%mul96_12 = fmul i32 %buff_C_13_load, i32 %buff_D_13_load" [src/k3mm.c:43]   --->   Operation 1434 'fmul' 'mul96_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1435 [2/2] (1.23ns)   --->   "%buff_D_14_load = load i6 %buff_D_14_addr" [src/k3mm.c:43]   --->   Operation 1435 'load' 'buff_D_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 1436 [1/2] (1.23ns)   --->   "%buff_C_14_load = load i6 %buff_C_14_addr" [src/k3mm.c:43]   --->   Operation 1436 'load' 'buff_C_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_58 : Operation 1437 [4/4] (6.43ns)   --->   "%add101_12 = fadd i32 %add101_11, i32 %mul96_12" [src/k3mm.c:43]   --->   Operation 1437 'fadd' 'add101_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1438 [1/2] (1.23ns)   --->   "%buff_D_14_load = load i6 %buff_D_14_addr" [src/k3mm.c:43]   --->   Operation 1438 'load' 'buff_D_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 59 <SV = 58> <Delay = 7.01>
ST_59 : Operation 1439 [3/4] (6.43ns)   --->   "%add101_12 = fadd i32 %add101_11, i32 %mul96_12" [src/k3mm.c:43]   --->   Operation 1439 'fadd' 'add101_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1440 [3/3] (7.01ns)   --->   "%mul96_13 = fmul i32 %buff_C_14_load, i32 %buff_D_14_load" [src/k3mm.c:43]   --->   Operation 1440 'fmul' 'mul96_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.01>
ST_60 : Operation 1441 [2/4] (6.43ns)   --->   "%add101_12 = fadd i32 %add101_11, i32 %mul96_12" [src/k3mm.c:43]   --->   Operation 1441 'fadd' 'add101_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1442 [2/3] (7.01ns)   --->   "%mul96_13 = fmul i32 %buff_C_14_load, i32 %buff_D_14_load" [src/k3mm.c:43]   --->   Operation 1442 'fmul' 'mul96_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.01>
ST_61 : Operation 1443 [1/1] (0.00ns)   --->   "%buff_C_15_addr = getelementptr i32 %buff_C_15, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1443 'getelementptr' 'buff_C_15_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1444 [2/2] (1.23ns)   --->   "%buff_C_15_load = load i6 %buff_C_15_addr" [src/k3mm.c:43]   --->   Operation 1444 'load' 'buff_C_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_61 : Operation 1445 [1/1] (0.00ns)   --->   "%buff_D_15_addr = getelementptr i32 %buff_D_15, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1445 'getelementptr' 'buff_D_15_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1446 [1/4] (6.43ns)   --->   "%add101_12 = fadd i32 %add101_11, i32 %mul96_12" [src/k3mm.c:43]   --->   Operation 1446 'fadd' 'add101_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1447 [1/3] (7.01ns)   --->   "%mul96_13 = fmul i32 %buff_C_14_load, i32 %buff_D_14_load" [src/k3mm.c:43]   --->   Operation 1447 'fmul' 'mul96_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1448 [2/2] (1.23ns)   --->   "%buff_D_15_load = load i6 %buff_D_15_addr" [src/k3mm.c:43]   --->   Operation 1448 'load' 'buff_D_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 1449 [1/2] (1.23ns)   --->   "%buff_C_15_load = load i6 %buff_C_15_addr" [src/k3mm.c:43]   --->   Operation 1449 'load' 'buff_C_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 1450 [4/4] (6.43ns)   --->   "%add101_13 = fadd i32 %add101_12, i32 %mul96_13" [src/k3mm.c:43]   --->   Operation 1450 'fadd' 'add101_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1451 [1/2] (1.23ns)   --->   "%buff_D_15_load = load i6 %buff_D_15_addr" [src/k3mm.c:43]   --->   Operation 1451 'load' 'buff_D_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 63 <SV = 62> <Delay = 7.01>
ST_63 : Operation 1452 [3/4] (6.43ns)   --->   "%add101_13 = fadd i32 %add101_12, i32 %mul96_13" [src/k3mm.c:43]   --->   Operation 1452 'fadd' 'add101_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1453 [3/3] (7.01ns)   --->   "%mul96_14 = fmul i32 %buff_C_15_load, i32 %buff_D_15_load" [src/k3mm.c:43]   --->   Operation 1453 'fmul' 'mul96_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.01>
ST_64 : Operation 1454 [2/4] (6.43ns)   --->   "%add101_13 = fadd i32 %add101_12, i32 %mul96_13" [src/k3mm.c:43]   --->   Operation 1454 'fadd' 'add101_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1455 [2/3] (7.01ns)   --->   "%mul96_14 = fmul i32 %buff_C_15_load, i32 %buff_D_15_load" [src/k3mm.c:43]   --->   Operation 1455 'fmul' 'mul96_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.01>
ST_65 : Operation 1456 [1/1] (0.00ns)   --->   "%buff_C_16_addr = getelementptr i32 %buff_C_16, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1456 'getelementptr' 'buff_C_16_addr' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1457 [2/2] (1.23ns)   --->   "%buff_C_16_load = load i6 %buff_C_16_addr" [src/k3mm.c:43]   --->   Operation 1457 'load' 'buff_C_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_65 : Operation 1458 [1/1] (0.00ns)   --->   "%buff_D_16_addr = getelementptr i32 %buff_D_16, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1458 'getelementptr' 'buff_D_16_addr' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1459 [1/4] (6.43ns)   --->   "%add101_13 = fadd i32 %add101_12, i32 %mul96_13" [src/k3mm.c:43]   --->   Operation 1459 'fadd' 'add101_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1460 [1/3] (7.01ns)   --->   "%mul96_14 = fmul i32 %buff_C_15_load, i32 %buff_D_15_load" [src/k3mm.c:43]   --->   Operation 1460 'fmul' 'mul96_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1461 [2/2] (1.23ns)   --->   "%buff_D_16_load = load i6 %buff_D_16_addr" [src/k3mm.c:43]   --->   Operation 1461 'load' 'buff_D_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 1462 [1/2] (1.23ns)   --->   "%buff_C_16_load = load i6 %buff_C_16_addr" [src/k3mm.c:43]   --->   Operation 1462 'load' 'buff_C_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_66 : Operation 1463 [4/4] (6.43ns)   --->   "%add101_14 = fadd i32 %add101_13, i32 %mul96_14" [src/k3mm.c:43]   --->   Operation 1463 'fadd' 'add101_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1464 [1/2] (1.23ns)   --->   "%buff_D_16_load = load i6 %buff_D_16_addr" [src/k3mm.c:43]   --->   Operation 1464 'load' 'buff_D_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 67 <SV = 66> <Delay = 7.01>
ST_67 : Operation 1465 [3/4] (6.43ns)   --->   "%add101_14 = fadd i32 %add101_13, i32 %mul96_14" [src/k3mm.c:43]   --->   Operation 1465 'fadd' 'add101_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1466 [3/3] (7.01ns)   --->   "%mul96_15 = fmul i32 %buff_C_16_load, i32 %buff_D_16_load" [src/k3mm.c:43]   --->   Operation 1466 'fmul' 'mul96_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.01>
ST_68 : Operation 1467 [2/4] (6.43ns)   --->   "%add101_14 = fadd i32 %add101_13, i32 %mul96_14" [src/k3mm.c:43]   --->   Operation 1467 'fadd' 'add101_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1468 [2/3] (7.01ns)   --->   "%mul96_15 = fmul i32 %buff_C_16_load, i32 %buff_D_16_load" [src/k3mm.c:43]   --->   Operation 1468 'fmul' 'mul96_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.01>
ST_69 : Operation 1469 [1/1] (0.00ns)   --->   "%buff_C_17_addr = getelementptr i32 %buff_C_17, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1469 'getelementptr' 'buff_C_17_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1470 [2/2] (1.23ns)   --->   "%buff_C_17_load = load i6 %buff_C_17_addr" [src/k3mm.c:43]   --->   Operation 1470 'load' 'buff_C_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 1471 [1/1] (0.00ns)   --->   "%buff_D_17_addr = getelementptr i32 %buff_D_17, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1471 'getelementptr' 'buff_D_17_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1472 [1/4] (6.43ns)   --->   "%add101_14 = fadd i32 %add101_13, i32 %mul96_14" [src/k3mm.c:43]   --->   Operation 1472 'fadd' 'add101_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1473 [1/3] (7.01ns)   --->   "%mul96_15 = fmul i32 %buff_C_16_load, i32 %buff_D_16_load" [src/k3mm.c:43]   --->   Operation 1473 'fmul' 'mul96_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1474 [2/2] (1.23ns)   --->   "%buff_D_17_load = load i6 %buff_D_17_addr" [src/k3mm.c:43]   --->   Operation 1474 'load' 'buff_D_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 1475 [1/2] (1.23ns)   --->   "%buff_C_17_load = load i6 %buff_C_17_addr" [src/k3mm.c:43]   --->   Operation 1475 'load' 'buff_C_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_70 : Operation 1476 [4/4] (6.43ns)   --->   "%add101_15 = fadd i32 %add101_14, i32 %mul96_15" [src/k3mm.c:43]   --->   Operation 1476 'fadd' 'add101_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1477 [1/2] (1.23ns)   --->   "%buff_D_17_load = load i6 %buff_D_17_addr" [src/k3mm.c:43]   --->   Operation 1477 'load' 'buff_D_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 71 <SV = 70> <Delay = 7.01>
ST_71 : Operation 1478 [3/4] (6.43ns)   --->   "%add101_15 = fadd i32 %add101_14, i32 %mul96_15" [src/k3mm.c:43]   --->   Operation 1478 'fadd' 'add101_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1479 [3/3] (7.01ns)   --->   "%mul96_16 = fmul i32 %buff_C_17_load, i32 %buff_D_17_load" [src/k3mm.c:43]   --->   Operation 1479 'fmul' 'mul96_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.01>
ST_72 : Operation 1480 [2/4] (6.43ns)   --->   "%add101_15 = fadd i32 %add101_14, i32 %mul96_15" [src/k3mm.c:43]   --->   Operation 1480 'fadd' 'add101_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1481 [2/3] (7.01ns)   --->   "%mul96_16 = fmul i32 %buff_C_17_load, i32 %buff_D_17_load" [src/k3mm.c:43]   --->   Operation 1481 'fmul' 'mul96_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.01>
ST_73 : Operation 1482 [1/1] (0.00ns)   --->   "%buff_C_18_addr = getelementptr i32 %buff_C_18, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1482 'getelementptr' 'buff_C_18_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1483 [2/2] (1.23ns)   --->   "%buff_C_18_load = load i6 %buff_C_18_addr" [src/k3mm.c:43]   --->   Operation 1483 'load' 'buff_C_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 1484 [1/1] (0.00ns)   --->   "%buff_D_18_addr = getelementptr i32 %buff_D_18, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1484 'getelementptr' 'buff_D_18_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1485 [1/4] (6.43ns)   --->   "%add101_15 = fadd i32 %add101_14, i32 %mul96_15" [src/k3mm.c:43]   --->   Operation 1485 'fadd' 'add101_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1486 [1/3] (7.01ns)   --->   "%mul96_16 = fmul i32 %buff_C_17_load, i32 %buff_D_17_load" [src/k3mm.c:43]   --->   Operation 1486 'fmul' 'mul96_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1487 [2/2] (1.23ns)   --->   "%buff_D_18_load = load i6 %buff_D_18_addr" [src/k3mm.c:43]   --->   Operation 1487 'load' 'buff_D_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 1488 [1/2] (1.23ns)   --->   "%buff_C_18_load = load i6 %buff_C_18_addr" [src/k3mm.c:43]   --->   Operation 1488 'load' 'buff_C_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 1489 [4/4] (6.43ns)   --->   "%add101_16 = fadd i32 %add101_15, i32 %mul96_16" [src/k3mm.c:43]   --->   Operation 1489 'fadd' 'add101_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1490 [1/2] (1.23ns)   --->   "%buff_D_18_load = load i6 %buff_D_18_addr" [src/k3mm.c:43]   --->   Operation 1490 'load' 'buff_D_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 75 <SV = 74> <Delay = 7.01>
ST_75 : Operation 1491 [3/4] (6.43ns)   --->   "%add101_16 = fadd i32 %add101_15, i32 %mul96_16" [src/k3mm.c:43]   --->   Operation 1491 'fadd' 'add101_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1492 [3/3] (7.01ns)   --->   "%mul96_17 = fmul i32 %buff_C_18_load, i32 %buff_D_18_load" [src/k3mm.c:43]   --->   Operation 1492 'fmul' 'mul96_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.01>
ST_76 : Operation 1493 [2/4] (6.43ns)   --->   "%add101_16 = fadd i32 %add101_15, i32 %mul96_16" [src/k3mm.c:43]   --->   Operation 1493 'fadd' 'add101_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1494 [2/3] (7.01ns)   --->   "%mul96_17 = fmul i32 %buff_C_18_load, i32 %buff_D_18_load" [src/k3mm.c:43]   --->   Operation 1494 'fmul' 'mul96_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.01>
ST_77 : Operation 1495 [1/1] (0.00ns)   --->   "%buff_C_19_addr = getelementptr i32 %buff_C_19, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1495 'getelementptr' 'buff_C_19_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1496 [2/2] (1.23ns)   --->   "%buff_C_19_load = load i6 %buff_C_19_addr" [src/k3mm.c:43]   --->   Operation 1496 'load' 'buff_C_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_77 : Operation 1497 [1/1] (0.00ns)   --->   "%buff_D_19_addr = getelementptr i32 %buff_D_19, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1497 'getelementptr' 'buff_D_19_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1498 [1/4] (6.43ns)   --->   "%add101_16 = fadd i32 %add101_15, i32 %mul96_16" [src/k3mm.c:43]   --->   Operation 1498 'fadd' 'add101_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1499 [1/3] (7.01ns)   --->   "%mul96_17 = fmul i32 %buff_C_18_load, i32 %buff_D_18_load" [src/k3mm.c:43]   --->   Operation 1499 'fmul' 'mul96_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1500 [2/2] (1.23ns)   --->   "%buff_D_19_load = load i6 %buff_D_19_addr" [src/k3mm.c:43]   --->   Operation 1500 'load' 'buff_D_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 1501 [1/2] (1.23ns)   --->   "%buff_C_19_load = load i6 %buff_C_19_addr" [src/k3mm.c:43]   --->   Operation 1501 'load' 'buff_C_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_78 : Operation 1502 [4/4] (6.43ns)   --->   "%add101_17 = fadd i32 %add101_16, i32 %mul96_17" [src/k3mm.c:43]   --->   Operation 1502 'fadd' 'add101_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1503 [1/2] (1.23ns)   --->   "%buff_D_19_load = load i6 %buff_D_19_addr" [src/k3mm.c:43]   --->   Operation 1503 'load' 'buff_D_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 79 <SV = 78> <Delay = 7.01>
ST_79 : Operation 1504 [3/4] (6.43ns)   --->   "%add101_17 = fadd i32 %add101_16, i32 %mul96_17" [src/k3mm.c:43]   --->   Operation 1504 'fadd' 'add101_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1505 [3/3] (7.01ns)   --->   "%mul96_18 = fmul i32 %buff_C_19_load, i32 %buff_D_19_load" [src/k3mm.c:43]   --->   Operation 1505 'fmul' 'mul96_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.01>
ST_80 : Operation 1506 [2/4] (6.43ns)   --->   "%add101_17 = fadd i32 %add101_16, i32 %mul96_17" [src/k3mm.c:43]   --->   Operation 1506 'fadd' 'add101_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1507 [2/3] (7.01ns)   --->   "%mul96_18 = fmul i32 %buff_C_19_load, i32 %buff_D_19_load" [src/k3mm.c:43]   --->   Operation 1507 'fmul' 'mul96_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.01>
ST_81 : Operation 1508 [1/1] (0.00ns)   --->   "%buff_C_20_addr = getelementptr i32 %buff_C_20, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1508 'getelementptr' 'buff_C_20_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1509 [2/2] (1.23ns)   --->   "%buff_C_20_load = load i6 %buff_C_20_addr" [src/k3mm.c:43]   --->   Operation 1509 'load' 'buff_C_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_81 : Operation 1510 [1/1] (0.00ns)   --->   "%buff_D_20_addr = getelementptr i32 %buff_D_20, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1510 'getelementptr' 'buff_D_20_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1511 [1/4] (6.43ns)   --->   "%add101_17 = fadd i32 %add101_16, i32 %mul96_17" [src/k3mm.c:43]   --->   Operation 1511 'fadd' 'add101_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1512 [1/3] (7.01ns)   --->   "%mul96_18 = fmul i32 %buff_C_19_load, i32 %buff_D_19_load" [src/k3mm.c:43]   --->   Operation 1512 'fmul' 'mul96_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1513 [2/2] (1.23ns)   --->   "%buff_D_20_load = load i6 %buff_D_20_addr" [src/k3mm.c:43]   --->   Operation 1513 'load' 'buff_D_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 1514 [1/2] (1.23ns)   --->   "%buff_C_20_load = load i6 %buff_C_20_addr" [src/k3mm.c:43]   --->   Operation 1514 'load' 'buff_C_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_82 : Operation 1515 [4/4] (6.43ns)   --->   "%add101_18 = fadd i32 %add101_17, i32 %mul96_18" [src/k3mm.c:43]   --->   Operation 1515 'fadd' 'add101_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1516 [1/2] (1.23ns)   --->   "%buff_D_20_load = load i6 %buff_D_20_addr" [src/k3mm.c:43]   --->   Operation 1516 'load' 'buff_D_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 83 <SV = 82> <Delay = 7.01>
ST_83 : Operation 1517 [3/4] (6.43ns)   --->   "%add101_18 = fadd i32 %add101_17, i32 %mul96_18" [src/k3mm.c:43]   --->   Operation 1517 'fadd' 'add101_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1518 [3/3] (7.01ns)   --->   "%mul96_19 = fmul i32 %buff_C_20_load, i32 %buff_D_20_load" [src/k3mm.c:43]   --->   Operation 1518 'fmul' 'mul96_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.01>
ST_84 : Operation 1519 [2/4] (6.43ns)   --->   "%add101_18 = fadd i32 %add101_17, i32 %mul96_18" [src/k3mm.c:43]   --->   Operation 1519 'fadd' 'add101_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1520 [2/3] (7.01ns)   --->   "%mul96_19 = fmul i32 %buff_C_20_load, i32 %buff_D_20_load" [src/k3mm.c:43]   --->   Operation 1520 'fmul' 'mul96_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.01>
ST_85 : Operation 1521 [1/1] (0.00ns)   --->   "%buff_C_21_addr = getelementptr i32 %buff_C_21, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1521 'getelementptr' 'buff_C_21_addr' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1522 [2/2] (1.23ns)   --->   "%buff_C_21_load = load i6 %buff_C_21_addr" [src/k3mm.c:43]   --->   Operation 1522 'load' 'buff_C_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_85 : Operation 1523 [1/1] (0.00ns)   --->   "%buff_D_21_addr = getelementptr i32 %buff_D_21, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1523 'getelementptr' 'buff_D_21_addr' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1524 [1/4] (6.43ns)   --->   "%add101_18 = fadd i32 %add101_17, i32 %mul96_18" [src/k3mm.c:43]   --->   Operation 1524 'fadd' 'add101_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1525 [1/3] (7.01ns)   --->   "%mul96_19 = fmul i32 %buff_C_20_load, i32 %buff_D_20_load" [src/k3mm.c:43]   --->   Operation 1525 'fmul' 'mul96_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1526 [2/2] (1.23ns)   --->   "%buff_D_21_load = load i6 %buff_D_21_addr" [src/k3mm.c:43]   --->   Operation 1526 'load' 'buff_D_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 1527 [1/2] (1.23ns)   --->   "%buff_C_21_load = load i6 %buff_C_21_addr" [src/k3mm.c:43]   --->   Operation 1527 'load' 'buff_C_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_86 : Operation 1528 [4/4] (6.43ns)   --->   "%add101_19 = fadd i32 %add101_18, i32 %mul96_19" [src/k3mm.c:43]   --->   Operation 1528 'fadd' 'add101_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1529 [1/2] (1.23ns)   --->   "%buff_D_21_load = load i6 %buff_D_21_addr" [src/k3mm.c:43]   --->   Operation 1529 'load' 'buff_D_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 87 <SV = 86> <Delay = 7.01>
ST_87 : Operation 1530 [3/4] (6.43ns)   --->   "%add101_19 = fadd i32 %add101_18, i32 %mul96_19" [src/k3mm.c:43]   --->   Operation 1530 'fadd' 'add101_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1531 [3/3] (7.01ns)   --->   "%mul96_20 = fmul i32 %buff_C_21_load, i32 %buff_D_21_load" [src/k3mm.c:43]   --->   Operation 1531 'fmul' 'mul96_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.01>
ST_88 : Operation 1532 [2/4] (6.43ns)   --->   "%add101_19 = fadd i32 %add101_18, i32 %mul96_19" [src/k3mm.c:43]   --->   Operation 1532 'fadd' 'add101_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1533 [2/3] (7.01ns)   --->   "%mul96_20 = fmul i32 %buff_C_21_load, i32 %buff_D_21_load" [src/k3mm.c:43]   --->   Operation 1533 'fmul' 'mul96_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.01>
ST_89 : Operation 1534 [1/1] (0.00ns)   --->   "%buff_C_22_addr = getelementptr i32 %buff_C_22, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1534 'getelementptr' 'buff_C_22_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1535 [2/2] (1.23ns)   --->   "%buff_C_22_load = load i6 %buff_C_22_addr" [src/k3mm.c:43]   --->   Operation 1535 'load' 'buff_C_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_89 : Operation 1536 [1/1] (0.00ns)   --->   "%buff_D_22_addr = getelementptr i32 %buff_D_22, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1536 'getelementptr' 'buff_D_22_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1537 [1/4] (6.43ns)   --->   "%add101_19 = fadd i32 %add101_18, i32 %mul96_19" [src/k3mm.c:43]   --->   Operation 1537 'fadd' 'add101_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1538 [1/3] (7.01ns)   --->   "%mul96_20 = fmul i32 %buff_C_21_load, i32 %buff_D_21_load" [src/k3mm.c:43]   --->   Operation 1538 'fmul' 'mul96_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1539 [2/2] (1.23ns)   --->   "%buff_D_22_load = load i6 %buff_D_22_addr" [src/k3mm.c:43]   --->   Operation 1539 'load' 'buff_D_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 90 <SV = 89> <Delay = 6.43>
ST_90 : Operation 1540 [1/2] (1.23ns)   --->   "%buff_C_22_load = load i6 %buff_C_22_addr" [src/k3mm.c:43]   --->   Operation 1540 'load' 'buff_C_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_90 : Operation 1541 [4/4] (6.43ns)   --->   "%add101_20 = fadd i32 %add101_19, i32 %mul96_20" [src/k3mm.c:43]   --->   Operation 1541 'fadd' 'add101_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1542 [1/2] (1.23ns)   --->   "%buff_D_22_load = load i6 %buff_D_22_addr" [src/k3mm.c:43]   --->   Operation 1542 'load' 'buff_D_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 91 <SV = 90> <Delay = 7.01>
ST_91 : Operation 1543 [3/4] (6.43ns)   --->   "%add101_20 = fadd i32 %add101_19, i32 %mul96_20" [src/k3mm.c:43]   --->   Operation 1543 'fadd' 'add101_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1544 [3/3] (7.01ns)   --->   "%mul96_21 = fmul i32 %buff_C_22_load, i32 %buff_D_22_load" [src/k3mm.c:43]   --->   Operation 1544 'fmul' 'mul96_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.01>
ST_92 : Operation 1545 [2/4] (6.43ns)   --->   "%add101_20 = fadd i32 %add101_19, i32 %mul96_20" [src/k3mm.c:43]   --->   Operation 1545 'fadd' 'add101_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1546 [2/3] (7.01ns)   --->   "%mul96_21 = fmul i32 %buff_C_22_load, i32 %buff_D_22_load" [src/k3mm.c:43]   --->   Operation 1546 'fmul' 'mul96_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.01>
ST_93 : Operation 1547 [1/1] (0.00ns)   --->   "%buff_C_23_addr = getelementptr i32 %buff_C_23, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1547 'getelementptr' 'buff_C_23_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1548 [2/2] (1.23ns)   --->   "%buff_C_23_load = load i6 %buff_C_23_addr" [src/k3mm.c:43]   --->   Operation 1548 'load' 'buff_C_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_93 : Operation 1549 [1/1] (0.00ns)   --->   "%buff_D_23_addr = getelementptr i32 %buff_D_23, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1549 'getelementptr' 'buff_D_23_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1550 [1/4] (6.43ns)   --->   "%add101_20 = fadd i32 %add101_19, i32 %mul96_20" [src/k3mm.c:43]   --->   Operation 1550 'fadd' 'add101_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1551 [1/3] (7.01ns)   --->   "%mul96_21 = fmul i32 %buff_C_22_load, i32 %buff_D_22_load" [src/k3mm.c:43]   --->   Operation 1551 'fmul' 'mul96_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1552 [2/2] (1.23ns)   --->   "%buff_D_23_load = load i6 %buff_D_23_addr" [src/k3mm.c:43]   --->   Operation 1552 'load' 'buff_D_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 94 <SV = 93> <Delay = 6.43>
ST_94 : Operation 1553 [1/2] (1.23ns)   --->   "%buff_C_23_load = load i6 %buff_C_23_addr" [src/k3mm.c:43]   --->   Operation 1553 'load' 'buff_C_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_94 : Operation 1554 [4/4] (6.43ns)   --->   "%add101_21 = fadd i32 %add101_20, i32 %mul96_21" [src/k3mm.c:43]   --->   Operation 1554 'fadd' 'add101_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1555 [1/2] (1.23ns)   --->   "%buff_D_23_load = load i6 %buff_D_23_addr" [src/k3mm.c:43]   --->   Operation 1555 'load' 'buff_D_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 95 <SV = 94> <Delay = 7.01>
ST_95 : Operation 1556 [3/4] (6.43ns)   --->   "%add101_21 = fadd i32 %add101_20, i32 %mul96_21" [src/k3mm.c:43]   --->   Operation 1556 'fadd' 'add101_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1557 [3/3] (7.01ns)   --->   "%mul96_22 = fmul i32 %buff_C_23_load, i32 %buff_D_23_load" [src/k3mm.c:43]   --->   Operation 1557 'fmul' 'mul96_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.01>
ST_96 : Operation 1558 [2/4] (6.43ns)   --->   "%add101_21 = fadd i32 %add101_20, i32 %mul96_21" [src/k3mm.c:43]   --->   Operation 1558 'fadd' 'add101_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1559 [2/3] (7.01ns)   --->   "%mul96_22 = fmul i32 %buff_C_23_load, i32 %buff_D_23_load" [src/k3mm.c:43]   --->   Operation 1559 'fmul' 'mul96_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.01>
ST_97 : Operation 1560 [1/1] (0.00ns)   --->   "%buff_C_24_addr = getelementptr i32 %buff_C_24, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1560 'getelementptr' 'buff_C_24_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1561 [2/2] (1.23ns)   --->   "%buff_C_24_load = load i6 %buff_C_24_addr" [src/k3mm.c:43]   --->   Operation 1561 'load' 'buff_C_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_97 : Operation 1562 [1/1] (0.00ns)   --->   "%buff_D_24_addr = getelementptr i32 %buff_D_24, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1562 'getelementptr' 'buff_D_24_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1563 [1/4] (6.43ns)   --->   "%add101_21 = fadd i32 %add101_20, i32 %mul96_21" [src/k3mm.c:43]   --->   Operation 1563 'fadd' 'add101_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1564 [1/3] (7.01ns)   --->   "%mul96_22 = fmul i32 %buff_C_23_load, i32 %buff_D_23_load" [src/k3mm.c:43]   --->   Operation 1564 'fmul' 'mul96_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1565 [2/2] (1.23ns)   --->   "%buff_D_24_load = load i6 %buff_D_24_addr" [src/k3mm.c:43]   --->   Operation 1565 'load' 'buff_D_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 98 <SV = 97> <Delay = 6.43>
ST_98 : Operation 1566 [1/2] (1.23ns)   --->   "%buff_C_24_load = load i6 %buff_C_24_addr" [src/k3mm.c:43]   --->   Operation 1566 'load' 'buff_C_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_98 : Operation 1567 [4/4] (6.43ns)   --->   "%add101_22 = fadd i32 %add101_21, i32 %mul96_22" [src/k3mm.c:43]   --->   Operation 1567 'fadd' 'add101_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1568 [1/2] (1.23ns)   --->   "%buff_D_24_load = load i6 %buff_D_24_addr" [src/k3mm.c:43]   --->   Operation 1568 'load' 'buff_D_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 99 <SV = 98> <Delay = 7.01>
ST_99 : Operation 1569 [3/4] (6.43ns)   --->   "%add101_22 = fadd i32 %add101_21, i32 %mul96_22" [src/k3mm.c:43]   --->   Operation 1569 'fadd' 'add101_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1570 [3/3] (7.01ns)   --->   "%mul96_23 = fmul i32 %buff_C_24_load, i32 %buff_D_24_load" [src/k3mm.c:43]   --->   Operation 1570 'fmul' 'mul96_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.01>
ST_100 : Operation 1571 [2/4] (6.43ns)   --->   "%add101_22 = fadd i32 %add101_21, i32 %mul96_22" [src/k3mm.c:43]   --->   Operation 1571 'fadd' 'add101_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1572 [2/3] (7.01ns)   --->   "%mul96_23 = fmul i32 %buff_C_24_load, i32 %buff_D_24_load" [src/k3mm.c:43]   --->   Operation 1572 'fmul' 'mul96_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.01>
ST_101 : Operation 1573 [1/1] (0.00ns)   --->   "%buff_C_25_addr = getelementptr i32 %buff_C_25, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1573 'getelementptr' 'buff_C_25_addr' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1574 [2/2] (1.23ns)   --->   "%buff_C_25_load = load i6 %buff_C_25_addr" [src/k3mm.c:43]   --->   Operation 1574 'load' 'buff_C_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_101 : Operation 1575 [1/1] (0.00ns)   --->   "%buff_D_25_addr = getelementptr i32 %buff_D_25, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1575 'getelementptr' 'buff_D_25_addr' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1576 [1/4] (6.43ns)   --->   "%add101_22 = fadd i32 %add101_21, i32 %mul96_22" [src/k3mm.c:43]   --->   Operation 1576 'fadd' 'add101_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1577 [1/3] (7.01ns)   --->   "%mul96_23 = fmul i32 %buff_C_24_load, i32 %buff_D_24_load" [src/k3mm.c:43]   --->   Operation 1577 'fmul' 'mul96_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1578 [2/2] (1.23ns)   --->   "%buff_D_25_load = load i6 %buff_D_25_addr" [src/k3mm.c:43]   --->   Operation 1578 'load' 'buff_D_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 102 <SV = 101> <Delay = 6.43>
ST_102 : Operation 1579 [1/2] (1.23ns)   --->   "%buff_C_25_load = load i6 %buff_C_25_addr" [src/k3mm.c:43]   --->   Operation 1579 'load' 'buff_C_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_102 : Operation 1580 [4/4] (6.43ns)   --->   "%add101_23 = fadd i32 %add101_22, i32 %mul96_23" [src/k3mm.c:43]   --->   Operation 1580 'fadd' 'add101_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1581 [1/2] (1.23ns)   --->   "%buff_D_25_load = load i6 %buff_D_25_addr" [src/k3mm.c:43]   --->   Operation 1581 'load' 'buff_D_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 103 <SV = 102> <Delay = 7.01>
ST_103 : Operation 1582 [3/4] (6.43ns)   --->   "%add101_23 = fadd i32 %add101_22, i32 %mul96_23" [src/k3mm.c:43]   --->   Operation 1582 'fadd' 'add101_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1583 [3/3] (7.01ns)   --->   "%mul96_24 = fmul i32 %buff_C_25_load, i32 %buff_D_25_load" [src/k3mm.c:43]   --->   Operation 1583 'fmul' 'mul96_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.01>
ST_104 : Operation 1584 [2/4] (6.43ns)   --->   "%add101_23 = fadd i32 %add101_22, i32 %mul96_23" [src/k3mm.c:43]   --->   Operation 1584 'fadd' 'add101_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1585 [2/3] (7.01ns)   --->   "%mul96_24 = fmul i32 %buff_C_25_load, i32 %buff_D_25_load" [src/k3mm.c:43]   --->   Operation 1585 'fmul' 'mul96_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.01>
ST_105 : Operation 1586 [1/1] (0.00ns)   --->   "%buff_C_26_addr = getelementptr i32 %buff_C_26, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1586 'getelementptr' 'buff_C_26_addr' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1587 [2/2] (1.23ns)   --->   "%buff_C_26_load = load i6 %buff_C_26_addr" [src/k3mm.c:43]   --->   Operation 1587 'load' 'buff_C_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_105 : Operation 1588 [1/1] (0.00ns)   --->   "%buff_D_26_addr = getelementptr i32 %buff_D_26, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1588 'getelementptr' 'buff_D_26_addr' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1589 [1/4] (6.43ns)   --->   "%add101_23 = fadd i32 %add101_22, i32 %mul96_23" [src/k3mm.c:43]   --->   Operation 1589 'fadd' 'add101_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1590 [1/3] (7.01ns)   --->   "%mul96_24 = fmul i32 %buff_C_25_load, i32 %buff_D_25_load" [src/k3mm.c:43]   --->   Operation 1590 'fmul' 'mul96_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1591 [2/2] (1.23ns)   --->   "%buff_D_26_load = load i6 %buff_D_26_addr" [src/k3mm.c:43]   --->   Operation 1591 'load' 'buff_D_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 106 <SV = 105> <Delay = 6.43>
ST_106 : Operation 1592 [1/2] (1.23ns)   --->   "%buff_C_26_load = load i6 %buff_C_26_addr" [src/k3mm.c:43]   --->   Operation 1592 'load' 'buff_C_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_106 : Operation 1593 [4/4] (6.43ns)   --->   "%add101_24 = fadd i32 %add101_23, i32 %mul96_24" [src/k3mm.c:43]   --->   Operation 1593 'fadd' 'add101_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1594 [1/2] (1.23ns)   --->   "%buff_D_26_load = load i6 %buff_D_26_addr" [src/k3mm.c:43]   --->   Operation 1594 'load' 'buff_D_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 107 <SV = 106> <Delay = 7.01>
ST_107 : Operation 1595 [3/4] (6.43ns)   --->   "%add101_24 = fadd i32 %add101_23, i32 %mul96_24" [src/k3mm.c:43]   --->   Operation 1595 'fadd' 'add101_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1596 [3/3] (7.01ns)   --->   "%mul96_25 = fmul i32 %buff_C_26_load, i32 %buff_D_26_load" [src/k3mm.c:43]   --->   Operation 1596 'fmul' 'mul96_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.01>
ST_108 : Operation 1597 [2/4] (6.43ns)   --->   "%add101_24 = fadd i32 %add101_23, i32 %mul96_24" [src/k3mm.c:43]   --->   Operation 1597 'fadd' 'add101_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1598 [2/3] (7.01ns)   --->   "%mul96_25 = fmul i32 %buff_C_26_load, i32 %buff_D_26_load" [src/k3mm.c:43]   --->   Operation 1598 'fmul' 'mul96_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.01>
ST_109 : Operation 1599 [1/1] (0.00ns)   --->   "%buff_C_27_addr = getelementptr i32 %buff_C_27, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1599 'getelementptr' 'buff_C_27_addr' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1600 [2/2] (1.23ns)   --->   "%buff_C_27_load = load i6 %buff_C_27_addr" [src/k3mm.c:43]   --->   Operation 1600 'load' 'buff_C_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_109 : Operation 1601 [1/1] (0.00ns)   --->   "%buff_D_27_addr = getelementptr i32 %buff_D_27, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1601 'getelementptr' 'buff_D_27_addr' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1602 [1/4] (6.43ns)   --->   "%add101_24 = fadd i32 %add101_23, i32 %mul96_24" [src/k3mm.c:43]   --->   Operation 1602 'fadd' 'add101_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1603 [1/3] (7.01ns)   --->   "%mul96_25 = fmul i32 %buff_C_26_load, i32 %buff_D_26_load" [src/k3mm.c:43]   --->   Operation 1603 'fmul' 'mul96_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1604 [2/2] (1.23ns)   --->   "%buff_D_27_load = load i6 %buff_D_27_addr" [src/k3mm.c:43]   --->   Operation 1604 'load' 'buff_D_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 110 <SV = 109> <Delay = 6.43>
ST_110 : Operation 1605 [1/2] (1.23ns)   --->   "%buff_C_27_load = load i6 %buff_C_27_addr" [src/k3mm.c:43]   --->   Operation 1605 'load' 'buff_C_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_110 : Operation 1606 [4/4] (6.43ns)   --->   "%add101_25 = fadd i32 %add101_24, i32 %mul96_25" [src/k3mm.c:43]   --->   Operation 1606 'fadd' 'add101_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1607 [1/2] (1.23ns)   --->   "%buff_D_27_load = load i6 %buff_D_27_addr" [src/k3mm.c:43]   --->   Operation 1607 'load' 'buff_D_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 111 <SV = 110> <Delay = 7.01>
ST_111 : Operation 1608 [3/4] (6.43ns)   --->   "%add101_25 = fadd i32 %add101_24, i32 %mul96_25" [src/k3mm.c:43]   --->   Operation 1608 'fadd' 'add101_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1609 [3/3] (7.01ns)   --->   "%mul96_26 = fmul i32 %buff_C_27_load, i32 %buff_D_27_load" [src/k3mm.c:43]   --->   Operation 1609 'fmul' 'mul96_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.01>
ST_112 : Operation 1610 [2/4] (6.43ns)   --->   "%add101_25 = fadd i32 %add101_24, i32 %mul96_25" [src/k3mm.c:43]   --->   Operation 1610 'fadd' 'add101_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1611 [2/3] (7.01ns)   --->   "%mul96_26 = fmul i32 %buff_C_27_load, i32 %buff_D_27_load" [src/k3mm.c:43]   --->   Operation 1611 'fmul' 'mul96_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.01>
ST_113 : Operation 1612 [1/1] (0.00ns)   --->   "%buff_C_28_addr = getelementptr i32 %buff_C_28, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1612 'getelementptr' 'buff_C_28_addr' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1613 [2/2] (1.23ns)   --->   "%buff_C_28_load = load i6 %buff_C_28_addr" [src/k3mm.c:43]   --->   Operation 1613 'load' 'buff_C_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_113 : Operation 1614 [1/1] (0.00ns)   --->   "%buff_D_28_addr = getelementptr i32 %buff_D_28, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1614 'getelementptr' 'buff_D_28_addr' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1615 [1/4] (6.43ns)   --->   "%add101_25 = fadd i32 %add101_24, i32 %mul96_25" [src/k3mm.c:43]   --->   Operation 1615 'fadd' 'add101_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1616 [1/3] (7.01ns)   --->   "%mul96_26 = fmul i32 %buff_C_27_load, i32 %buff_D_27_load" [src/k3mm.c:43]   --->   Operation 1616 'fmul' 'mul96_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1617 [2/2] (1.23ns)   --->   "%buff_D_28_load = load i6 %buff_D_28_addr" [src/k3mm.c:43]   --->   Operation 1617 'load' 'buff_D_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 114 <SV = 113> <Delay = 6.43>
ST_114 : Operation 1618 [1/2] (1.23ns)   --->   "%buff_C_28_load = load i6 %buff_C_28_addr" [src/k3mm.c:43]   --->   Operation 1618 'load' 'buff_C_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_114 : Operation 1619 [4/4] (6.43ns)   --->   "%add101_26 = fadd i32 %add101_25, i32 %mul96_26" [src/k3mm.c:43]   --->   Operation 1619 'fadd' 'add101_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1620 [1/2] (1.23ns)   --->   "%buff_D_28_load = load i6 %buff_D_28_addr" [src/k3mm.c:43]   --->   Operation 1620 'load' 'buff_D_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 115 <SV = 114> <Delay = 7.01>
ST_115 : Operation 1621 [3/4] (6.43ns)   --->   "%add101_26 = fadd i32 %add101_25, i32 %mul96_26" [src/k3mm.c:43]   --->   Operation 1621 'fadd' 'add101_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1622 [3/3] (7.01ns)   --->   "%mul96_27 = fmul i32 %buff_C_28_load, i32 %buff_D_28_load" [src/k3mm.c:43]   --->   Operation 1622 'fmul' 'mul96_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.01>
ST_116 : Operation 1623 [2/4] (6.43ns)   --->   "%add101_26 = fadd i32 %add101_25, i32 %mul96_26" [src/k3mm.c:43]   --->   Operation 1623 'fadd' 'add101_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1624 [2/3] (7.01ns)   --->   "%mul96_27 = fmul i32 %buff_C_28_load, i32 %buff_D_28_load" [src/k3mm.c:43]   --->   Operation 1624 'fmul' 'mul96_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.01>
ST_117 : Operation 1625 [1/1] (0.00ns)   --->   "%buff_C_29_addr = getelementptr i32 %buff_C_29, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1625 'getelementptr' 'buff_C_29_addr' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1626 [2/2] (1.23ns)   --->   "%buff_C_29_load = load i6 %buff_C_29_addr" [src/k3mm.c:43]   --->   Operation 1626 'load' 'buff_C_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_117 : Operation 1627 [1/1] (0.00ns)   --->   "%buff_D_29_addr = getelementptr i32 %buff_D_29, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1627 'getelementptr' 'buff_D_29_addr' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1628 [1/4] (6.43ns)   --->   "%add101_26 = fadd i32 %add101_25, i32 %mul96_26" [src/k3mm.c:43]   --->   Operation 1628 'fadd' 'add101_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1629 [1/3] (7.01ns)   --->   "%mul96_27 = fmul i32 %buff_C_28_load, i32 %buff_D_28_load" [src/k3mm.c:43]   --->   Operation 1629 'fmul' 'mul96_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1630 [2/2] (1.23ns)   --->   "%buff_D_29_load = load i6 %buff_D_29_addr" [src/k3mm.c:43]   --->   Operation 1630 'load' 'buff_D_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 118 <SV = 117> <Delay = 6.43>
ST_118 : Operation 1631 [1/2] (1.23ns)   --->   "%buff_C_29_load = load i6 %buff_C_29_addr" [src/k3mm.c:43]   --->   Operation 1631 'load' 'buff_C_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_118 : Operation 1632 [4/4] (6.43ns)   --->   "%add101_27 = fadd i32 %add101_26, i32 %mul96_27" [src/k3mm.c:43]   --->   Operation 1632 'fadd' 'add101_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1633 [1/2] (1.23ns)   --->   "%buff_D_29_load = load i6 %buff_D_29_addr" [src/k3mm.c:43]   --->   Operation 1633 'load' 'buff_D_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 119 <SV = 118> <Delay = 7.01>
ST_119 : Operation 1634 [3/4] (6.43ns)   --->   "%add101_27 = fadd i32 %add101_26, i32 %mul96_27" [src/k3mm.c:43]   --->   Operation 1634 'fadd' 'add101_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1635 [3/3] (7.01ns)   --->   "%mul96_28 = fmul i32 %buff_C_29_load, i32 %buff_D_29_load" [src/k3mm.c:43]   --->   Operation 1635 'fmul' 'mul96_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.01>
ST_120 : Operation 1636 [2/4] (6.43ns)   --->   "%add101_27 = fadd i32 %add101_26, i32 %mul96_27" [src/k3mm.c:43]   --->   Operation 1636 'fadd' 'add101_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1637 [2/3] (7.01ns)   --->   "%mul96_28 = fmul i32 %buff_C_29_load, i32 %buff_D_29_load" [src/k3mm.c:43]   --->   Operation 1637 'fmul' 'mul96_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.01>
ST_121 : Operation 1638 [1/1] (0.00ns)   --->   "%buff_C_30_addr = getelementptr i32 %buff_C_30, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1638 'getelementptr' 'buff_C_30_addr' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1639 [2/2] (1.23ns)   --->   "%buff_C_30_load = load i6 %buff_C_30_addr" [src/k3mm.c:43]   --->   Operation 1639 'load' 'buff_C_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_121 : Operation 1640 [1/1] (0.00ns)   --->   "%buff_D_30_addr = getelementptr i32 %buff_D_30, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1640 'getelementptr' 'buff_D_30_addr' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1641 [1/4] (6.43ns)   --->   "%add101_27 = fadd i32 %add101_26, i32 %mul96_27" [src/k3mm.c:43]   --->   Operation 1641 'fadd' 'add101_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1642 [1/3] (7.01ns)   --->   "%mul96_28 = fmul i32 %buff_C_29_load, i32 %buff_D_29_load" [src/k3mm.c:43]   --->   Operation 1642 'fmul' 'mul96_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1643 [2/2] (1.23ns)   --->   "%buff_D_30_load = load i6 %buff_D_30_addr" [src/k3mm.c:43]   --->   Operation 1643 'load' 'buff_D_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 122 <SV = 121> <Delay = 6.43>
ST_122 : Operation 1644 [1/2] (1.23ns)   --->   "%buff_C_30_load = load i6 %buff_C_30_addr" [src/k3mm.c:43]   --->   Operation 1644 'load' 'buff_C_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_122 : Operation 1645 [4/4] (6.43ns)   --->   "%add101_28 = fadd i32 %add101_27, i32 %mul96_28" [src/k3mm.c:43]   --->   Operation 1645 'fadd' 'add101_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1646 [1/2] (1.23ns)   --->   "%buff_D_30_load = load i6 %buff_D_30_addr" [src/k3mm.c:43]   --->   Operation 1646 'load' 'buff_D_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 123 <SV = 122> <Delay = 7.01>
ST_123 : Operation 1647 [3/4] (6.43ns)   --->   "%add101_28 = fadd i32 %add101_27, i32 %mul96_28" [src/k3mm.c:43]   --->   Operation 1647 'fadd' 'add101_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1648 [3/3] (7.01ns)   --->   "%mul96_29 = fmul i32 %buff_C_30_load, i32 %buff_D_30_load" [src/k3mm.c:43]   --->   Operation 1648 'fmul' 'mul96_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.01>
ST_124 : Operation 1649 [2/4] (6.43ns)   --->   "%add101_28 = fadd i32 %add101_27, i32 %mul96_28" [src/k3mm.c:43]   --->   Operation 1649 'fadd' 'add101_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1650 [2/3] (7.01ns)   --->   "%mul96_29 = fmul i32 %buff_C_30_load, i32 %buff_D_30_load" [src/k3mm.c:43]   --->   Operation 1650 'fmul' 'mul96_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.01>
ST_125 : Operation 1651 [1/1] (0.00ns)   --->   "%buff_C_31_addr = getelementptr i32 %buff_C_31, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1651 'getelementptr' 'buff_C_31_addr' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1652 [2/2] (1.23ns)   --->   "%buff_C_31_load = load i6 %buff_C_31_addr" [src/k3mm.c:43]   --->   Operation 1652 'load' 'buff_C_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_125 : Operation 1653 [1/1] (0.00ns)   --->   "%buff_D_31_addr = getelementptr i32 %buff_D_31, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1653 'getelementptr' 'buff_D_31_addr' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1654 [1/4] (6.43ns)   --->   "%add101_28 = fadd i32 %add101_27, i32 %mul96_28" [src/k3mm.c:43]   --->   Operation 1654 'fadd' 'add101_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1655 [1/3] (7.01ns)   --->   "%mul96_29 = fmul i32 %buff_C_30_load, i32 %buff_D_30_load" [src/k3mm.c:43]   --->   Operation 1655 'fmul' 'mul96_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1656 [2/2] (1.23ns)   --->   "%buff_D_31_load = load i6 %buff_D_31_addr" [src/k3mm.c:43]   --->   Operation 1656 'load' 'buff_D_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 126 <SV = 125> <Delay = 6.43>
ST_126 : Operation 1657 [1/2] (1.23ns)   --->   "%buff_C_31_load = load i6 %buff_C_31_addr" [src/k3mm.c:43]   --->   Operation 1657 'load' 'buff_C_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_126 : Operation 1658 [4/4] (6.43ns)   --->   "%add101_29 = fadd i32 %add101_28, i32 %mul96_29" [src/k3mm.c:43]   --->   Operation 1658 'fadd' 'add101_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1659 [1/2] (1.23ns)   --->   "%buff_D_31_load = load i6 %buff_D_31_addr" [src/k3mm.c:43]   --->   Operation 1659 'load' 'buff_D_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 127 <SV = 126> <Delay = 7.01>
ST_127 : Operation 1660 [3/4] (6.43ns)   --->   "%add101_29 = fadd i32 %add101_28, i32 %mul96_29" [src/k3mm.c:43]   --->   Operation 1660 'fadd' 'add101_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1661 [3/3] (7.01ns)   --->   "%mul96_30 = fmul i32 %buff_C_31_load, i32 %buff_D_31_load" [src/k3mm.c:43]   --->   Operation 1661 'fmul' 'mul96_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.01>
ST_128 : Operation 1662 [2/4] (6.43ns)   --->   "%add101_29 = fadd i32 %add101_28, i32 %mul96_29" [src/k3mm.c:43]   --->   Operation 1662 'fadd' 'add101_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1663 [2/3] (7.01ns)   --->   "%mul96_30 = fmul i32 %buff_C_31_load, i32 %buff_D_31_load" [src/k3mm.c:43]   --->   Operation 1663 'fmul' 'mul96_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.01>
ST_129 : Operation 1664 [1/1] (0.00ns)   --->   "%buff_C_32_addr = getelementptr i32 %buff_C_32, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1664 'getelementptr' 'buff_C_32_addr' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1665 [2/2] (1.23ns)   --->   "%buff_C_32_load = load i6 %buff_C_32_addr" [src/k3mm.c:43]   --->   Operation 1665 'load' 'buff_C_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_129 : Operation 1666 [1/1] (0.00ns)   --->   "%buff_D_32_addr = getelementptr i32 %buff_D_32, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1666 'getelementptr' 'buff_D_32_addr' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1667 [1/4] (6.43ns)   --->   "%add101_29 = fadd i32 %add101_28, i32 %mul96_29" [src/k3mm.c:43]   --->   Operation 1667 'fadd' 'add101_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1668 [1/3] (7.01ns)   --->   "%mul96_30 = fmul i32 %buff_C_31_load, i32 %buff_D_31_load" [src/k3mm.c:43]   --->   Operation 1668 'fmul' 'mul96_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1669 [2/2] (1.23ns)   --->   "%buff_D_32_load = load i6 %buff_D_32_addr" [src/k3mm.c:43]   --->   Operation 1669 'load' 'buff_D_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 130 <SV = 129> <Delay = 6.43>
ST_130 : Operation 1670 [1/2] (1.23ns)   --->   "%buff_C_32_load = load i6 %buff_C_32_addr" [src/k3mm.c:43]   --->   Operation 1670 'load' 'buff_C_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_130 : Operation 1671 [4/4] (6.43ns)   --->   "%add101_30 = fadd i32 %add101_29, i32 %mul96_30" [src/k3mm.c:43]   --->   Operation 1671 'fadd' 'add101_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1672 [1/2] (1.23ns)   --->   "%buff_D_32_load = load i6 %buff_D_32_addr" [src/k3mm.c:43]   --->   Operation 1672 'load' 'buff_D_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 131 <SV = 130> <Delay = 7.01>
ST_131 : Operation 1673 [3/4] (6.43ns)   --->   "%add101_30 = fadd i32 %add101_29, i32 %mul96_30" [src/k3mm.c:43]   --->   Operation 1673 'fadd' 'add101_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1674 [3/3] (7.01ns)   --->   "%mul96_31 = fmul i32 %buff_C_32_load, i32 %buff_D_32_load" [src/k3mm.c:43]   --->   Operation 1674 'fmul' 'mul96_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.01>
ST_132 : Operation 1675 [2/4] (6.43ns)   --->   "%add101_30 = fadd i32 %add101_29, i32 %mul96_30" [src/k3mm.c:43]   --->   Operation 1675 'fadd' 'add101_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1676 [2/3] (7.01ns)   --->   "%mul96_31 = fmul i32 %buff_C_32_load, i32 %buff_D_32_load" [src/k3mm.c:43]   --->   Operation 1676 'fmul' 'mul96_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.01>
ST_133 : Operation 1677 [1/1] (0.00ns)   --->   "%buff_C_33_addr = getelementptr i32 %buff_C_33, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1677 'getelementptr' 'buff_C_33_addr' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1678 [2/2] (1.23ns)   --->   "%buff_C_33_load = load i6 %buff_C_33_addr" [src/k3mm.c:43]   --->   Operation 1678 'load' 'buff_C_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_133 : Operation 1679 [1/1] (0.00ns)   --->   "%buff_D_33_addr = getelementptr i32 %buff_D_33, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1679 'getelementptr' 'buff_D_33_addr' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1680 [1/4] (6.43ns)   --->   "%add101_30 = fadd i32 %add101_29, i32 %mul96_30" [src/k3mm.c:43]   --->   Operation 1680 'fadd' 'add101_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1681 [1/3] (7.01ns)   --->   "%mul96_31 = fmul i32 %buff_C_32_load, i32 %buff_D_32_load" [src/k3mm.c:43]   --->   Operation 1681 'fmul' 'mul96_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1682 [2/2] (1.23ns)   --->   "%buff_D_33_load = load i6 %buff_D_33_addr" [src/k3mm.c:43]   --->   Operation 1682 'load' 'buff_D_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 134 <SV = 133> <Delay = 6.43>
ST_134 : Operation 1683 [1/2] (1.23ns)   --->   "%buff_C_33_load = load i6 %buff_C_33_addr" [src/k3mm.c:43]   --->   Operation 1683 'load' 'buff_C_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_134 : Operation 1684 [4/4] (6.43ns)   --->   "%add101_31 = fadd i32 %add101_30, i32 %mul96_31" [src/k3mm.c:43]   --->   Operation 1684 'fadd' 'add101_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1685 [1/2] (1.23ns)   --->   "%buff_D_33_load = load i6 %buff_D_33_addr" [src/k3mm.c:43]   --->   Operation 1685 'load' 'buff_D_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 135 <SV = 134> <Delay = 7.01>
ST_135 : Operation 1686 [3/4] (6.43ns)   --->   "%add101_31 = fadd i32 %add101_30, i32 %mul96_31" [src/k3mm.c:43]   --->   Operation 1686 'fadd' 'add101_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1687 [3/3] (7.01ns)   --->   "%mul96_32 = fmul i32 %buff_C_33_load, i32 %buff_D_33_load" [src/k3mm.c:43]   --->   Operation 1687 'fmul' 'mul96_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.01>
ST_136 : Operation 1688 [2/4] (6.43ns)   --->   "%add101_31 = fadd i32 %add101_30, i32 %mul96_31" [src/k3mm.c:43]   --->   Operation 1688 'fadd' 'add101_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1689 [2/3] (7.01ns)   --->   "%mul96_32 = fmul i32 %buff_C_33_load, i32 %buff_D_33_load" [src/k3mm.c:43]   --->   Operation 1689 'fmul' 'mul96_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.01>
ST_137 : Operation 1690 [1/1] (0.00ns)   --->   "%buff_C_34_addr = getelementptr i32 %buff_C_34, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1690 'getelementptr' 'buff_C_34_addr' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1691 [2/2] (1.23ns)   --->   "%buff_C_34_load = load i6 %buff_C_34_addr" [src/k3mm.c:43]   --->   Operation 1691 'load' 'buff_C_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_137 : Operation 1692 [1/1] (0.00ns)   --->   "%buff_D_34_addr = getelementptr i32 %buff_D_34, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1692 'getelementptr' 'buff_D_34_addr' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1693 [1/4] (6.43ns)   --->   "%add101_31 = fadd i32 %add101_30, i32 %mul96_31" [src/k3mm.c:43]   --->   Operation 1693 'fadd' 'add101_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1694 [1/3] (7.01ns)   --->   "%mul96_32 = fmul i32 %buff_C_33_load, i32 %buff_D_33_load" [src/k3mm.c:43]   --->   Operation 1694 'fmul' 'mul96_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1695 [2/2] (1.23ns)   --->   "%buff_D_34_load = load i6 %buff_D_34_addr" [src/k3mm.c:43]   --->   Operation 1695 'load' 'buff_D_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 138 <SV = 137> <Delay = 6.43>
ST_138 : Operation 1696 [1/2] (1.23ns)   --->   "%buff_C_34_load = load i6 %buff_C_34_addr" [src/k3mm.c:43]   --->   Operation 1696 'load' 'buff_C_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_138 : Operation 1697 [4/4] (6.43ns)   --->   "%add101_32 = fadd i32 %add101_31, i32 %mul96_32" [src/k3mm.c:43]   --->   Operation 1697 'fadd' 'add101_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1698 [1/2] (1.23ns)   --->   "%buff_D_34_load = load i6 %buff_D_34_addr" [src/k3mm.c:43]   --->   Operation 1698 'load' 'buff_D_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 139 <SV = 138> <Delay = 7.01>
ST_139 : Operation 1699 [3/4] (6.43ns)   --->   "%add101_32 = fadd i32 %add101_31, i32 %mul96_32" [src/k3mm.c:43]   --->   Operation 1699 'fadd' 'add101_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1700 [3/3] (7.01ns)   --->   "%mul96_33 = fmul i32 %buff_C_34_load, i32 %buff_D_34_load" [src/k3mm.c:43]   --->   Operation 1700 'fmul' 'mul96_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.01>
ST_140 : Operation 1701 [2/4] (6.43ns)   --->   "%add101_32 = fadd i32 %add101_31, i32 %mul96_32" [src/k3mm.c:43]   --->   Operation 1701 'fadd' 'add101_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1702 [2/3] (7.01ns)   --->   "%mul96_33 = fmul i32 %buff_C_34_load, i32 %buff_D_34_load" [src/k3mm.c:43]   --->   Operation 1702 'fmul' 'mul96_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.01>
ST_141 : Operation 1703 [1/1] (0.00ns)   --->   "%buff_C_35_addr = getelementptr i32 %buff_C_35, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1703 'getelementptr' 'buff_C_35_addr' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1704 [2/2] (1.23ns)   --->   "%buff_C_35_load = load i6 %buff_C_35_addr" [src/k3mm.c:43]   --->   Operation 1704 'load' 'buff_C_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_141 : Operation 1705 [1/1] (0.00ns)   --->   "%buff_D_35_addr = getelementptr i32 %buff_D_35, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1705 'getelementptr' 'buff_D_35_addr' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1706 [1/4] (6.43ns)   --->   "%add101_32 = fadd i32 %add101_31, i32 %mul96_32" [src/k3mm.c:43]   --->   Operation 1706 'fadd' 'add101_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1707 [1/3] (7.01ns)   --->   "%mul96_33 = fmul i32 %buff_C_34_load, i32 %buff_D_34_load" [src/k3mm.c:43]   --->   Operation 1707 'fmul' 'mul96_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1708 [2/2] (1.23ns)   --->   "%buff_D_35_load = load i6 %buff_D_35_addr" [src/k3mm.c:43]   --->   Operation 1708 'load' 'buff_D_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 142 <SV = 141> <Delay = 6.43>
ST_142 : Operation 1709 [1/2] (1.23ns)   --->   "%buff_C_35_load = load i6 %buff_C_35_addr" [src/k3mm.c:43]   --->   Operation 1709 'load' 'buff_C_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_142 : Operation 1710 [4/4] (6.43ns)   --->   "%add101_33 = fadd i32 %add101_32, i32 %mul96_33" [src/k3mm.c:43]   --->   Operation 1710 'fadd' 'add101_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1711 [1/2] (1.23ns)   --->   "%buff_D_35_load = load i6 %buff_D_35_addr" [src/k3mm.c:43]   --->   Operation 1711 'load' 'buff_D_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 143 <SV = 142> <Delay = 7.01>
ST_143 : Operation 1712 [3/4] (6.43ns)   --->   "%add101_33 = fadd i32 %add101_32, i32 %mul96_33" [src/k3mm.c:43]   --->   Operation 1712 'fadd' 'add101_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1713 [3/3] (7.01ns)   --->   "%mul96_34 = fmul i32 %buff_C_35_load, i32 %buff_D_35_load" [src/k3mm.c:43]   --->   Operation 1713 'fmul' 'mul96_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.01>
ST_144 : Operation 1714 [2/4] (6.43ns)   --->   "%add101_33 = fadd i32 %add101_32, i32 %mul96_33" [src/k3mm.c:43]   --->   Operation 1714 'fadd' 'add101_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1715 [2/3] (7.01ns)   --->   "%mul96_34 = fmul i32 %buff_C_35_load, i32 %buff_D_35_load" [src/k3mm.c:43]   --->   Operation 1715 'fmul' 'mul96_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.01>
ST_145 : Operation 1716 [1/1] (0.00ns)   --->   "%buff_C_36_addr = getelementptr i32 %buff_C_36, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1716 'getelementptr' 'buff_C_36_addr' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1717 [2/2] (1.23ns)   --->   "%buff_C_36_load = load i6 %buff_C_36_addr" [src/k3mm.c:43]   --->   Operation 1717 'load' 'buff_C_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_145 : Operation 1718 [1/1] (0.00ns)   --->   "%buff_D_36_addr = getelementptr i32 %buff_D_36, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1718 'getelementptr' 'buff_D_36_addr' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1719 [1/4] (6.43ns)   --->   "%add101_33 = fadd i32 %add101_32, i32 %mul96_33" [src/k3mm.c:43]   --->   Operation 1719 'fadd' 'add101_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1720 [1/3] (7.01ns)   --->   "%mul96_34 = fmul i32 %buff_C_35_load, i32 %buff_D_35_load" [src/k3mm.c:43]   --->   Operation 1720 'fmul' 'mul96_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1721 [2/2] (1.23ns)   --->   "%buff_D_36_load = load i6 %buff_D_36_addr" [src/k3mm.c:43]   --->   Operation 1721 'load' 'buff_D_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 146 <SV = 145> <Delay = 6.43>
ST_146 : Operation 1722 [1/2] (1.23ns)   --->   "%buff_C_36_load = load i6 %buff_C_36_addr" [src/k3mm.c:43]   --->   Operation 1722 'load' 'buff_C_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_146 : Operation 1723 [4/4] (6.43ns)   --->   "%add101_34 = fadd i32 %add101_33, i32 %mul96_34" [src/k3mm.c:43]   --->   Operation 1723 'fadd' 'add101_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1724 [1/2] (1.23ns)   --->   "%buff_D_36_load = load i6 %buff_D_36_addr" [src/k3mm.c:43]   --->   Operation 1724 'load' 'buff_D_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 147 <SV = 146> <Delay = 7.01>
ST_147 : Operation 1725 [3/4] (6.43ns)   --->   "%add101_34 = fadd i32 %add101_33, i32 %mul96_34" [src/k3mm.c:43]   --->   Operation 1725 'fadd' 'add101_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1726 [3/3] (7.01ns)   --->   "%mul96_35 = fmul i32 %buff_C_36_load, i32 %buff_D_36_load" [src/k3mm.c:43]   --->   Operation 1726 'fmul' 'mul96_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.01>
ST_148 : Operation 1727 [2/4] (6.43ns)   --->   "%add101_34 = fadd i32 %add101_33, i32 %mul96_34" [src/k3mm.c:43]   --->   Operation 1727 'fadd' 'add101_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1728 [2/3] (7.01ns)   --->   "%mul96_35 = fmul i32 %buff_C_36_load, i32 %buff_D_36_load" [src/k3mm.c:43]   --->   Operation 1728 'fmul' 'mul96_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.01>
ST_149 : Operation 1729 [1/1] (0.00ns)   --->   "%buff_C_37_addr = getelementptr i32 %buff_C_37, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1729 'getelementptr' 'buff_C_37_addr' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1730 [2/2] (1.23ns)   --->   "%buff_C_37_load = load i6 %buff_C_37_addr" [src/k3mm.c:43]   --->   Operation 1730 'load' 'buff_C_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_149 : Operation 1731 [1/1] (0.00ns)   --->   "%buff_D_37_addr = getelementptr i32 %buff_D_37, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1731 'getelementptr' 'buff_D_37_addr' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1732 [1/4] (6.43ns)   --->   "%add101_34 = fadd i32 %add101_33, i32 %mul96_34" [src/k3mm.c:43]   --->   Operation 1732 'fadd' 'add101_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1733 [1/3] (7.01ns)   --->   "%mul96_35 = fmul i32 %buff_C_36_load, i32 %buff_D_36_load" [src/k3mm.c:43]   --->   Operation 1733 'fmul' 'mul96_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1734 [2/2] (1.23ns)   --->   "%buff_D_37_load = load i6 %buff_D_37_addr" [src/k3mm.c:43]   --->   Operation 1734 'load' 'buff_D_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 150 <SV = 149> <Delay = 6.43>
ST_150 : Operation 1735 [1/2] (1.23ns)   --->   "%buff_C_37_load = load i6 %buff_C_37_addr" [src/k3mm.c:43]   --->   Operation 1735 'load' 'buff_C_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_150 : Operation 1736 [4/4] (6.43ns)   --->   "%add101_35 = fadd i32 %add101_34, i32 %mul96_35" [src/k3mm.c:43]   --->   Operation 1736 'fadd' 'add101_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1737 [1/2] (1.23ns)   --->   "%buff_D_37_load = load i6 %buff_D_37_addr" [src/k3mm.c:43]   --->   Operation 1737 'load' 'buff_D_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 151 <SV = 150> <Delay = 7.01>
ST_151 : Operation 1738 [3/4] (6.43ns)   --->   "%add101_35 = fadd i32 %add101_34, i32 %mul96_35" [src/k3mm.c:43]   --->   Operation 1738 'fadd' 'add101_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1739 [3/3] (7.01ns)   --->   "%mul96_36 = fmul i32 %buff_C_37_load, i32 %buff_D_37_load" [src/k3mm.c:43]   --->   Operation 1739 'fmul' 'mul96_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.01>
ST_152 : Operation 1740 [2/4] (6.43ns)   --->   "%add101_35 = fadd i32 %add101_34, i32 %mul96_35" [src/k3mm.c:43]   --->   Operation 1740 'fadd' 'add101_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1741 [2/3] (7.01ns)   --->   "%mul96_36 = fmul i32 %buff_C_37_load, i32 %buff_D_37_load" [src/k3mm.c:43]   --->   Operation 1741 'fmul' 'mul96_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.01>
ST_153 : Operation 1742 [1/1] (0.00ns)   --->   "%buff_C_38_addr = getelementptr i32 %buff_C_38, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1742 'getelementptr' 'buff_C_38_addr' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1743 [2/2] (1.23ns)   --->   "%buff_C_38_load = load i6 %buff_C_38_addr" [src/k3mm.c:43]   --->   Operation 1743 'load' 'buff_C_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_153 : Operation 1744 [1/1] (0.00ns)   --->   "%buff_D_38_addr = getelementptr i32 %buff_D_38, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1744 'getelementptr' 'buff_D_38_addr' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1745 [1/4] (6.43ns)   --->   "%add101_35 = fadd i32 %add101_34, i32 %mul96_35" [src/k3mm.c:43]   --->   Operation 1745 'fadd' 'add101_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1746 [1/3] (7.01ns)   --->   "%mul96_36 = fmul i32 %buff_C_37_load, i32 %buff_D_37_load" [src/k3mm.c:43]   --->   Operation 1746 'fmul' 'mul96_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1747 [2/2] (1.23ns)   --->   "%buff_D_38_load = load i6 %buff_D_38_addr" [src/k3mm.c:43]   --->   Operation 1747 'load' 'buff_D_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 154 <SV = 153> <Delay = 6.43>
ST_154 : Operation 1748 [1/2] (1.23ns)   --->   "%buff_C_38_load = load i6 %buff_C_38_addr" [src/k3mm.c:43]   --->   Operation 1748 'load' 'buff_C_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_154 : Operation 1749 [4/4] (6.43ns)   --->   "%add101_36 = fadd i32 %add101_35, i32 %mul96_36" [src/k3mm.c:43]   --->   Operation 1749 'fadd' 'add101_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1750 [1/2] (1.23ns)   --->   "%buff_D_38_load = load i6 %buff_D_38_addr" [src/k3mm.c:43]   --->   Operation 1750 'load' 'buff_D_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 155 <SV = 154> <Delay = 7.01>
ST_155 : Operation 1751 [3/4] (6.43ns)   --->   "%add101_36 = fadd i32 %add101_35, i32 %mul96_36" [src/k3mm.c:43]   --->   Operation 1751 'fadd' 'add101_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1752 [3/3] (7.01ns)   --->   "%mul96_37 = fmul i32 %buff_C_38_load, i32 %buff_D_38_load" [src/k3mm.c:43]   --->   Operation 1752 'fmul' 'mul96_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.01>
ST_156 : Operation 1753 [2/4] (6.43ns)   --->   "%add101_36 = fadd i32 %add101_35, i32 %mul96_36" [src/k3mm.c:43]   --->   Operation 1753 'fadd' 'add101_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1754 [2/3] (7.01ns)   --->   "%mul96_37 = fmul i32 %buff_C_38_load, i32 %buff_D_38_load" [src/k3mm.c:43]   --->   Operation 1754 'fmul' 'mul96_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.01>
ST_157 : Operation 1755 [1/1] (0.00ns)   --->   "%buff_C_39_addr = getelementptr i32 %buff_C_39, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1755 'getelementptr' 'buff_C_39_addr' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1756 [2/2] (1.23ns)   --->   "%buff_C_39_load = load i6 %buff_C_39_addr" [src/k3mm.c:43]   --->   Operation 1756 'load' 'buff_C_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_157 : Operation 1757 [1/1] (0.00ns)   --->   "%buff_D_39_addr = getelementptr i32 %buff_D_39, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1757 'getelementptr' 'buff_D_39_addr' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1758 [1/4] (6.43ns)   --->   "%add101_36 = fadd i32 %add101_35, i32 %mul96_36" [src/k3mm.c:43]   --->   Operation 1758 'fadd' 'add101_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1759 [1/3] (7.01ns)   --->   "%mul96_37 = fmul i32 %buff_C_38_load, i32 %buff_D_38_load" [src/k3mm.c:43]   --->   Operation 1759 'fmul' 'mul96_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1760 [2/2] (1.23ns)   --->   "%buff_D_39_load = load i6 %buff_D_39_addr" [src/k3mm.c:43]   --->   Operation 1760 'load' 'buff_D_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 158 <SV = 157> <Delay = 6.43>
ST_158 : Operation 1761 [1/2] (1.23ns)   --->   "%buff_C_39_load = load i6 %buff_C_39_addr" [src/k3mm.c:43]   --->   Operation 1761 'load' 'buff_C_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_158 : Operation 1762 [4/4] (6.43ns)   --->   "%add101_37 = fadd i32 %add101_36, i32 %mul96_37" [src/k3mm.c:43]   --->   Operation 1762 'fadd' 'add101_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1763 [1/2] (1.23ns)   --->   "%buff_D_39_load = load i6 %buff_D_39_addr" [src/k3mm.c:43]   --->   Operation 1763 'load' 'buff_D_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 159 <SV = 158> <Delay = 7.01>
ST_159 : Operation 1764 [3/4] (6.43ns)   --->   "%add101_37 = fadd i32 %add101_36, i32 %mul96_37" [src/k3mm.c:43]   --->   Operation 1764 'fadd' 'add101_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1765 [3/3] (7.01ns)   --->   "%mul96_38 = fmul i32 %buff_C_39_load, i32 %buff_D_39_load" [src/k3mm.c:43]   --->   Operation 1765 'fmul' 'mul96_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.01>
ST_160 : Operation 1766 [2/4] (6.43ns)   --->   "%add101_37 = fadd i32 %add101_36, i32 %mul96_37" [src/k3mm.c:43]   --->   Operation 1766 'fadd' 'add101_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1767 [2/3] (7.01ns)   --->   "%mul96_38 = fmul i32 %buff_C_39_load, i32 %buff_D_39_load" [src/k3mm.c:43]   --->   Operation 1767 'fmul' 'mul96_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.01>
ST_161 : Operation 1768 [1/1] (0.00ns)   --->   "%buff_C_40_addr = getelementptr i32 %buff_C_40, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1768 'getelementptr' 'buff_C_40_addr' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1769 [2/2] (1.23ns)   --->   "%buff_C_40_load = load i6 %buff_C_40_addr" [src/k3mm.c:43]   --->   Operation 1769 'load' 'buff_C_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_161 : Operation 1770 [1/1] (0.00ns)   --->   "%buff_D_40_addr = getelementptr i32 %buff_D_40, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1770 'getelementptr' 'buff_D_40_addr' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1771 [1/4] (6.43ns)   --->   "%add101_37 = fadd i32 %add101_36, i32 %mul96_37" [src/k3mm.c:43]   --->   Operation 1771 'fadd' 'add101_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1772 [1/3] (7.01ns)   --->   "%mul96_38 = fmul i32 %buff_C_39_load, i32 %buff_D_39_load" [src/k3mm.c:43]   --->   Operation 1772 'fmul' 'mul96_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1773 [2/2] (1.23ns)   --->   "%buff_D_40_load = load i6 %buff_D_40_addr" [src/k3mm.c:43]   --->   Operation 1773 'load' 'buff_D_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 162 <SV = 161> <Delay = 6.43>
ST_162 : Operation 1774 [1/2] (1.23ns)   --->   "%buff_C_40_load = load i6 %buff_C_40_addr" [src/k3mm.c:43]   --->   Operation 1774 'load' 'buff_C_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_162 : Operation 1775 [4/4] (6.43ns)   --->   "%add101_38 = fadd i32 %add101_37, i32 %mul96_38" [src/k3mm.c:43]   --->   Operation 1775 'fadd' 'add101_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1776 [1/2] (1.23ns)   --->   "%buff_D_40_load = load i6 %buff_D_40_addr" [src/k3mm.c:43]   --->   Operation 1776 'load' 'buff_D_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 163 <SV = 162> <Delay = 7.01>
ST_163 : Operation 1777 [3/4] (6.43ns)   --->   "%add101_38 = fadd i32 %add101_37, i32 %mul96_38" [src/k3mm.c:43]   --->   Operation 1777 'fadd' 'add101_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1778 [3/3] (7.01ns)   --->   "%mul96_39 = fmul i32 %buff_C_40_load, i32 %buff_D_40_load" [src/k3mm.c:43]   --->   Operation 1778 'fmul' 'mul96_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.01>
ST_164 : Operation 1779 [2/4] (6.43ns)   --->   "%add101_38 = fadd i32 %add101_37, i32 %mul96_38" [src/k3mm.c:43]   --->   Operation 1779 'fadd' 'add101_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1780 [2/3] (7.01ns)   --->   "%mul96_39 = fmul i32 %buff_C_40_load, i32 %buff_D_40_load" [src/k3mm.c:43]   --->   Operation 1780 'fmul' 'mul96_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.01>
ST_165 : Operation 1781 [1/1] (0.00ns)   --->   "%buff_C_41_addr = getelementptr i32 %buff_C_41, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1781 'getelementptr' 'buff_C_41_addr' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1782 [2/2] (1.23ns)   --->   "%buff_C_41_load = load i6 %buff_C_41_addr" [src/k3mm.c:43]   --->   Operation 1782 'load' 'buff_C_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_165 : Operation 1783 [1/1] (0.00ns)   --->   "%buff_D_41_addr = getelementptr i32 %buff_D_41, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1783 'getelementptr' 'buff_D_41_addr' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1784 [1/4] (6.43ns)   --->   "%add101_38 = fadd i32 %add101_37, i32 %mul96_38" [src/k3mm.c:43]   --->   Operation 1784 'fadd' 'add101_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1785 [1/3] (7.01ns)   --->   "%mul96_39 = fmul i32 %buff_C_40_load, i32 %buff_D_40_load" [src/k3mm.c:43]   --->   Operation 1785 'fmul' 'mul96_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1786 [2/2] (1.23ns)   --->   "%buff_D_41_load = load i6 %buff_D_41_addr" [src/k3mm.c:43]   --->   Operation 1786 'load' 'buff_D_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 166 <SV = 165> <Delay = 6.43>
ST_166 : Operation 1787 [1/2] (1.23ns)   --->   "%buff_C_41_load = load i6 %buff_C_41_addr" [src/k3mm.c:43]   --->   Operation 1787 'load' 'buff_C_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_166 : Operation 1788 [4/4] (6.43ns)   --->   "%add101_39 = fadd i32 %add101_38, i32 %mul96_39" [src/k3mm.c:43]   --->   Operation 1788 'fadd' 'add101_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1789 [1/2] (1.23ns)   --->   "%buff_D_41_load = load i6 %buff_D_41_addr" [src/k3mm.c:43]   --->   Operation 1789 'load' 'buff_D_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 167 <SV = 166> <Delay = 7.01>
ST_167 : Operation 1790 [3/4] (6.43ns)   --->   "%add101_39 = fadd i32 %add101_38, i32 %mul96_39" [src/k3mm.c:43]   --->   Operation 1790 'fadd' 'add101_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1791 [3/3] (7.01ns)   --->   "%mul96_40 = fmul i32 %buff_C_41_load, i32 %buff_D_41_load" [src/k3mm.c:43]   --->   Operation 1791 'fmul' 'mul96_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.01>
ST_168 : Operation 1792 [2/4] (6.43ns)   --->   "%add101_39 = fadd i32 %add101_38, i32 %mul96_39" [src/k3mm.c:43]   --->   Operation 1792 'fadd' 'add101_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1793 [2/3] (7.01ns)   --->   "%mul96_40 = fmul i32 %buff_C_41_load, i32 %buff_D_41_load" [src/k3mm.c:43]   --->   Operation 1793 'fmul' 'mul96_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.01>
ST_169 : Operation 1794 [1/1] (0.00ns)   --->   "%buff_C_42_addr = getelementptr i32 %buff_C_42, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1794 'getelementptr' 'buff_C_42_addr' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1795 [2/2] (1.23ns)   --->   "%buff_C_42_load = load i6 %buff_C_42_addr" [src/k3mm.c:43]   --->   Operation 1795 'load' 'buff_C_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_169 : Operation 1796 [1/1] (0.00ns)   --->   "%buff_D_42_addr = getelementptr i32 %buff_D_42, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1796 'getelementptr' 'buff_D_42_addr' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1797 [1/4] (6.43ns)   --->   "%add101_39 = fadd i32 %add101_38, i32 %mul96_39" [src/k3mm.c:43]   --->   Operation 1797 'fadd' 'add101_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1798 [1/3] (7.01ns)   --->   "%mul96_40 = fmul i32 %buff_C_41_load, i32 %buff_D_41_load" [src/k3mm.c:43]   --->   Operation 1798 'fmul' 'mul96_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1799 [2/2] (1.23ns)   --->   "%buff_D_42_load = load i6 %buff_D_42_addr" [src/k3mm.c:43]   --->   Operation 1799 'load' 'buff_D_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 170 <SV = 169> <Delay = 6.43>
ST_170 : Operation 1800 [1/2] (1.23ns)   --->   "%buff_C_42_load = load i6 %buff_C_42_addr" [src/k3mm.c:43]   --->   Operation 1800 'load' 'buff_C_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_170 : Operation 1801 [4/4] (6.43ns)   --->   "%add101_40 = fadd i32 %add101_39, i32 %mul96_40" [src/k3mm.c:43]   --->   Operation 1801 'fadd' 'add101_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1802 [1/2] (1.23ns)   --->   "%buff_D_42_load = load i6 %buff_D_42_addr" [src/k3mm.c:43]   --->   Operation 1802 'load' 'buff_D_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 171 <SV = 170> <Delay = 7.01>
ST_171 : Operation 1803 [3/4] (6.43ns)   --->   "%add101_40 = fadd i32 %add101_39, i32 %mul96_40" [src/k3mm.c:43]   --->   Operation 1803 'fadd' 'add101_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1804 [3/3] (7.01ns)   --->   "%mul96_41 = fmul i32 %buff_C_42_load, i32 %buff_D_42_load" [src/k3mm.c:43]   --->   Operation 1804 'fmul' 'mul96_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.01>
ST_172 : Operation 1805 [2/4] (6.43ns)   --->   "%add101_40 = fadd i32 %add101_39, i32 %mul96_40" [src/k3mm.c:43]   --->   Operation 1805 'fadd' 'add101_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1806 [2/3] (7.01ns)   --->   "%mul96_41 = fmul i32 %buff_C_42_load, i32 %buff_D_42_load" [src/k3mm.c:43]   --->   Operation 1806 'fmul' 'mul96_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 7.01>
ST_173 : Operation 1807 [1/1] (0.00ns)   --->   "%buff_C_43_addr = getelementptr i32 %buff_C_43, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1807 'getelementptr' 'buff_C_43_addr' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1808 [2/2] (1.23ns)   --->   "%buff_C_43_load = load i6 %buff_C_43_addr" [src/k3mm.c:43]   --->   Operation 1808 'load' 'buff_C_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_173 : Operation 1809 [1/1] (0.00ns)   --->   "%buff_D_43_addr = getelementptr i32 %buff_D_43, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1809 'getelementptr' 'buff_D_43_addr' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1810 [1/4] (6.43ns)   --->   "%add101_40 = fadd i32 %add101_39, i32 %mul96_40" [src/k3mm.c:43]   --->   Operation 1810 'fadd' 'add101_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1811 [1/3] (7.01ns)   --->   "%mul96_41 = fmul i32 %buff_C_42_load, i32 %buff_D_42_load" [src/k3mm.c:43]   --->   Operation 1811 'fmul' 'mul96_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1812 [2/2] (1.23ns)   --->   "%buff_D_43_load = load i6 %buff_D_43_addr" [src/k3mm.c:43]   --->   Operation 1812 'load' 'buff_D_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 174 <SV = 173> <Delay = 6.43>
ST_174 : Operation 1813 [1/2] (1.23ns)   --->   "%buff_C_43_load = load i6 %buff_C_43_addr" [src/k3mm.c:43]   --->   Operation 1813 'load' 'buff_C_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_174 : Operation 1814 [4/4] (6.43ns)   --->   "%add101_41 = fadd i32 %add101_40, i32 %mul96_41" [src/k3mm.c:43]   --->   Operation 1814 'fadd' 'add101_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1815 [1/2] (1.23ns)   --->   "%buff_D_43_load = load i6 %buff_D_43_addr" [src/k3mm.c:43]   --->   Operation 1815 'load' 'buff_D_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 175 <SV = 174> <Delay = 7.01>
ST_175 : Operation 1816 [3/4] (6.43ns)   --->   "%add101_41 = fadd i32 %add101_40, i32 %mul96_41" [src/k3mm.c:43]   --->   Operation 1816 'fadd' 'add101_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1817 [3/3] (7.01ns)   --->   "%mul96_42 = fmul i32 %buff_C_43_load, i32 %buff_D_43_load" [src/k3mm.c:43]   --->   Operation 1817 'fmul' 'mul96_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.01>
ST_176 : Operation 1818 [2/4] (6.43ns)   --->   "%add101_41 = fadd i32 %add101_40, i32 %mul96_41" [src/k3mm.c:43]   --->   Operation 1818 'fadd' 'add101_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1819 [2/3] (7.01ns)   --->   "%mul96_42 = fmul i32 %buff_C_43_load, i32 %buff_D_43_load" [src/k3mm.c:43]   --->   Operation 1819 'fmul' 'mul96_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.01>
ST_177 : Operation 1820 [1/1] (0.00ns)   --->   "%buff_C_44_addr = getelementptr i32 %buff_C_44, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1820 'getelementptr' 'buff_C_44_addr' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1821 [2/2] (1.23ns)   --->   "%buff_C_44_load = load i6 %buff_C_44_addr" [src/k3mm.c:43]   --->   Operation 1821 'load' 'buff_C_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_177 : Operation 1822 [1/1] (0.00ns)   --->   "%buff_D_44_addr = getelementptr i32 %buff_D_44, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1822 'getelementptr' 'buff_D_44_addr' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1823 [1/4] (6.43ns)   --->   "%add101_41 = fadd i32 %add101_40, i32 %mul96_41" [src/k3mm.c:43]   --->   Operation 1823 'fadd' 'add101_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1824 [1/3] (7.01ns)   --->   "%mul96_42 = fmul i32 %buff_C_43_load, i32 %buff_D_43_load" [src/k3mm.c:43]   --->   Operation 1824 'fmul' 'mul96_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1825 [2/2] (1.23ns)   --->   "%buff_D_44_load = load i6 %buff_D_44_addr" [src/k3mm.c:43]   --->   Operation 1825 'load' 'buff_D_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 178 <SV = 177> <Delay = 6.43>
ST_178 : Operation 1826 [1/2] (1.23ns)   --->   "%buff_C_44_load = load i6 %buff_C_44_addr" [src/k3mm.c:43]   --->   Operation 1826 'load' 'buff_C_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_178 : Operation 1827 [4/4] (6.43ns)   --->   "%add101_42 = fadd i32 %add101_41, i32 %mul96_42" [src/k3mm.c:43]   --->   Operation 1827 'fadd' 'add101_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1828 [1/2] (1.23ns)   --->   "%buff_D_44_load = load i6 %buff_D_44_addr" [src/k3mm.c:43]   --->   Operation 1828 'load' 'buff_D_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 179 <SV = 178> <Delay = 7.01>
ST_179 : Operation 1829 [3/4] (6.43ns)   --->   "%add101_42 = fadd i32 %add101_41, i32 %mul96_42" [src/k3mm.c:43]   --->   Operation 1829 'fadd' 'add101_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1830 [3/3] (7.01ns)   --->   "%mul96_43 = fmul i32 %buff_C_44_load, i32 %buff_D_44_load" [src/k3mm.c:43]   --->   Operation 1830 'fmul' 'mul96_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.01>
ST_180 : Operation 1831 [2/4] (6.43ns)   --->   "%add101_42 = fadd i32 %add101_41, i32 %mul96_42" [src/k3mm.c:43]   --->   Operation 1831 'fadd' 'add101_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1832 [2/3] (7.01ns)   --->   "%mul96_43 = fmul i32 %buff_C_44_load, i32 %buff_D_44_load" [src/k3mm.c:43]   --->   Operation 1832 'fmul' 'mul96_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.01>
ST_181 : Operation 1833 [1/1] (0.00ns)   --->   "%buff_C_45_addr = getelementptr i32 %buff_C_45, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1833 'getelementptr' 'buff_C_45_addr' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1834 [2/2] (1.23ns)   --->   "%buff_C_45_load = load i6 %buff_C_45_addr" [src/k3mm.c:43]   --->   Operation 1834 'load' 'buff_C_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_181 : Operation 1835 [1/1] (0.00ns)   --->   "%buff_D_45_addr = getelementptr i32 %buff_D_45, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1835 'getelementptr' 'buff_D_45_addr' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1836 [1/4] (6.43ns)   --->   "%add101_42 = fadd i32 %add101_41, i32 %mul96_42" [src/k3mm.c:43]   --->   Operation 1836 'fadd' 'add101_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1837 [1/3] (7.01ns)   --->   "%mul96_43 = fmul i32 %buff_C_44_load, i32 %buff_D_44_load" [src/k3mm.c:43]   --->   Operation 1837 'fmul' 'mul96_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1838 [2/2] (1.23ns)   --->   "%buff_D_45_load = load i6 %buff_D_45_addr" [src/k3mm.c:43]   --->   Operation 1838 'load' 'buff_D_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 182 <SV = 181> <Delay = 6.43>
ST_182 : Operation 1839 [1/2] (1.23ns)   --->   "%buff_C_45_load = load i6 %buff_C_45_addr" [src/k3mm.c:43]   --->   Operation 1839 'load' 'buff_C_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_182 : Operation 1840 [4/4] (6.43ns)   --->   "%add101_43 = fadd i32 %add101_42, i32 %mul96_43" [src/k3mm.c:43]   --->   Operation 1840 'fadd' 'add101_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1841 [1/2] (1.23ns)   --->   "%buff_D_45_load = load i6 %buff_D_45_addr" [src/k3mm.c:43]   --->   Operation 1841 'load' 'buff_D_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 183 <SV = 182> <Delay = 7.01>
ST_183 : Operation 1842 [3/4] (6.43ns)   --->   "%add101_43 = fadd i32 %add101_42, i32 %mul96_43" [src/k3mm.c:43]   --->   Operation 1842 'fadd' 'add101_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1843 [3/3] (7.01ns)   --->   "%mul96_44 = fmul i32 %buff_C_45_load, i32 %buff_D_45_load" [src/k3mm.c:43]   --->   Operation 1843 'fmul' 'mul96_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.01>
ST_184 : Operation 1844 [2/4] (6.43ns)   --->   "%add101_43 = fadd i32 %add101_42, i32 %mul96_43" [src/k3mm.c:43]   --->   Operation 1844 'fadd' 'add101_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1845 [2/3] (7.01ns)   --->   "%mul96_44 = fmul i32 %buff_C_45_load, i32 %buff_D_45_load" [src/k3mm.c:43]   --->   Operation 1845 'fmul' 'mul96_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 7.01>
ST_185 : Operation 1846 [1/1] (0.00ns)   --->   "%buff_C_46_addr = getelementptr i32 %buff_C_46, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1846 'getelementptr' 'buff_C_46_addr' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1847 [2/2] (1.23ns)   --->   "%buff_C_46_load = load i6 %buff_C_46_addr" [src/k3mm.c:43]   --->   Operation 1847 'load' 'buff_C_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_185 : Operation 1848 [1/1] (0.00ns)   --->   "%buff_D_46_addr = getelementptr i32 %buff_D_46, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1848 'getelementptr' 'buff_D_46_addr' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1849 [1/4] (6.43ns)   --->   "%add101_43 = fadd i32 %add101_42, i32 %mul96_43" [src/k3mm.c:43]   --->   Operation 1849 'fadd' 'add101_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1850 [1/3] (7.01ns)   --->   "%mul96_44 = fmul i32 %buff_C_45_load, i32 %buff_D_45_load" [src/k3mm.c:43]   --->   Operation 1850 'fmul' 'mul96_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1851 [2/2] (1.23ns)   --->   "%buff_D_46_load = load i6 %buff_D_46_addr" [src/k3mm.c:43]   --->   Operation 1851 'load' 'buff_D_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 186 <SV = 185> <Delay = 6.43>
ST_186 : Operation 1852 [1/2] (1.23ns)   --->   "%buff_C_46_load = load i6 %buff_C_46_addr" [src/k3mm.c:43]   --->   Operation 1852 'load' 'buff_C_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_186 : Operation 1853 [4/4] (6.43ns)   --->   "%add101_44 = fadd i32 %add101_43, i32 %mul96_44" [src/k3mm.c:43]   --->   Operation 1853 'fadd' 'add101_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1854 [1/2] (1.23ns)   --->   "%buff_D_46_load = load i6 %buff_D_46_addr" [src/k3mm.c:43]   --->   Operation 1854 'load' 'buff_D_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 187 <SV = 186> <Delay = 7.01>
ST_187 : Operation 1855 [3/4] (6.43ns)   --->   "%add101_44 = fadd i32 %add101_43, i32 %mul96_44" [src/k3mm.c:43]   --->   Operation 1855 'fadd' 'add101_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1856 [3/3] (7.01ns)   --->   "%mul96_45 = fmul i32 %buff_C_46_load, i32 %buff_D_46_load" [src/k3mm.c:43]   --->   Operation 1856 'fmul' 'mul96_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.01>
ST_188 : Operation 1857 [2/4] (6.43ns)   --->   "%add101_44 = fadd i32 %add101_43, i32 %mul96_44" [src/k3mm.c:43]   --->   Operation 1857 'fadd' 'add101_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1858 [2/3] (7.01ns)   --->   "%mul96_45 = fmul i32 %buff_C_46_load, i32 %buff_D_46_load" [src/k3mm.c:43]   --->   Operation 1858 'fmul' 'mul96_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.01>
ST_189 : Operation 1859 [1/1] (0.00ns)   --->   "%buff_C_47_addr = getelementptr i32 %buff_C_47, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1859 'getelementptr' 'buff_C_47_addr' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1860 [2/2] (1.23ns)   --->   "%buff_C_47_load = load i6 %buff_C_47_addr" [src/k3mm.c:43]   --->   Operation 1860 'load' 'buff_C_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_189 : Operation 1861 [1/1] (0.00ns)   --->   "%buff_D_47_addr = getelementptr i32 %buff_D_47, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1861 'getelementptr' 'buff_D_47_addr' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1862 [1/4] (6.43ns)   --->   "%add101_44 = fadd i32 %add101_43, i32 %mul96_44" [src/k3mm.c:43]   --->   Operation 1862 'fadd' 'add101_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1863 [1/3] (7.01ns)   --->   "%mul96_45 = fmul i32 %buff_C_46_load, i32 %buff_D_46_load" [src/k3mm.c:43]   --->   Operation 1863 'fmul' 'mul96_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1864 [2/2] (1.23ns)   --->   "%buff_D_47_load = load i6 %buff_D_47_addr" [src/k3mm.c:43]   --->   Operation 1864 'load' 'buff_D_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 190 <SV = 189> <Delay = 6.43>
ST_190 : Operation 1865 [1/2] (1.23ns)   --->   "%buff_C_47_load = load i6 %buff_C_47_addr" [src/k3mm.c:43]   --->   Operation 1865 'load' 'buff_C_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_190 : Operation 1866 [4/4] (6.43ns)   --->   "%add101_45 = fadd i32 %add101_44, i32 %mul96_45" [src/k3mm.c:43]   --->   Operation 1866 'fadd' 'add101_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1867 [1/2] (1.23ns)   --->   "%buff_D_47_load = load i6 %buff_D_47_addr" [src/k3mm.c:43]   --->   Operation 1867 'load' 'buff_D_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 191 <SV = 190> <Delay = 7.01>
ST_191 : Operation 1868 [3/4] (6.43ns)   --->   "%add101_45 = fadd i32 %add101_44, i32 %mul96_45" [src/k3mm.c:43]   --->   Operation 1868 'fadd' 'add101_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1869 [3/3] (7.01ns)   --->   "%mul96_46 = fmul i32 %buff_C_47_load, i32 %buff_D_47_load" [src/k3mm.c:43]   --->   Operation 1869 'fmul' 'mul96_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.01>
ST_192 : Operation 1870 [2/4] (6.43ns)   --->   "%add101_45 = fadd i32 %add101_44, i32 %mul96_45" [src/k3mm.c:43]   --->   Operation 1870 'fadd' 'add101_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1871 [2/3] (7.01ns)   --->   "%mul96_46 = fmul i32 %buff_C_47_load, i32 %buff_D_47_load" [src/k3mm.c:43]   --->   Operation 1871 'fmul' 'mul96_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 7.01>
ST_193 : Operation 1872 [1/1] (0.00ns)   --->   "%buff_C_48_addr = getelementptr i32 %buff_C_48, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1872 'getelementptr' 'buff_C_48_addr' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1873 [2/2] (1.23ns)   --->   "%buff_C_48_load = load i6 %buff_C_48_addr" [src/k3mm.c:43]   --->   Operation 1873 'load' 'buff_C_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_193 : Operation 1874 [1/1] (0.00ns)   --->   "%buff_D_48_addr = getelementptr i32 %buff_D_48, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1874 'getelementptr' 'buff_D_48_addr' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1875 [1/4] (6.43ns)   --->   "%add101_45 = fadd i32 %add101_44, i32 %mul96_45" [src/k3mm.c:43]   --->   Operation 1875 'fadd' 'add101_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1876 [1/3] (7.01ns)   --->   "%mul96_46 = fmul i32 %buff_C_47_load, i32 %buff_D_47_load" [src/k3mm.c:43]   --->   Operation 1876 'fmul' 'mul96_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1877 [2/2] (1.23ns)   --->   "%buff_D_48_load = load i6 %buff_D_48_addr" [src/k3mm.c:43]   --->   Operation 1877 'load' 'buff_D_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 194 <SV = 193> <Delay = 6.43>
ST_194 : Operation 1878 [1/2] (1.23ns)   --->   "%buff_C_48_load = load i6 %buff_C_48_addr" [src/k3mm.c:43]   --->   Operation 1878 'load' 'buff_C_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_194 : Operation 1879 [4/4] (6.43ns)   --->   "%add101_46 = fadd i32 %add101_45, i32 %mul96_46" [src/k3mm.c:43]   --->   Operation 1879 'fadd' 'add101_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1880 [1/2] (1.23ns)   --->   "%buff_D_48_load = load i6 %buff_D_48_addr" [src/k3mm.c:43]   --->   Operation 1880 'load' 'buff_D_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 195 <SV = 194> <Delay = 7.01>
ST_195 : Operation 1881 [3/4] (6.43ns)   --->   "%add101_46 = fadd i32 %add101_45, i32 %mul96_46" [src/k3mm.c:43]   --->   Operation 1881 'fadd' 'add101_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1882 [3/3] (7.01ns)   --->   "%mul96_47 = fmul i32 %buff_C_48_load, i32 %buff_D_48_load" [src/k3mm.c:43]   --->   Operation 1882 'fmul' 'mul96_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 7.01>
ST_196 : Operation 1883 [2/4] (6.43ns)   --->   "%add101_46 = fadd i32 %add101_45, i32 %mul96_46" [src/k3mm.c:43]   --->   Operation 1883 'fadd' 'add101_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1884 [2/3] (7.01ns)   --->   "%mul96_47 = fmul i32 %buff_C_48_load, i32 %buff_D_48_load" [src/k3mm.c:43]   --->   Operation 1884 'fmul' 'mul96_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 7.01>
ST_197 : Operation 1885 [1/1] (0.00ns)   --->   "%buff_C_49_addr = getelementptr i32 %buff_C_49, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1885 'getelementptr' 'buff_C_49_addr' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1886 [2/2] (1.23ns)   --->   "%buff_C_49_load = load i6 %buff_C_49_addr" [src/k3mm.c:43]   --->   Operation 1886 'load' 'buff_C_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_197 : Operation 1887 [1/1] (0.00ns)   --->   "%buff_D_49_addr = getelementptr i32 %buff_D_49, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1887 'getelementptr' 'buff_D_49_addr' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1888 [1/4] (6.43ns)   --->   "%add101_46 = fadd i32 %add101_45, i32 %mul96_46" [src/k3mm.c:43]   --->   Operation 1888 'fadd' 'add101_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1889 [1/3] (7.01ns)   --->   "%mul96_47 = fmul i32 %buff_C_48_load, i32 %buff_D_48_load" [src/k3mm.c:43]   --->   Operation 1889 'fmul' 'mul96_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1890 [2/2] (1.23ns)   --->   "%buff_D_49_load = load i6 %buff_D_49_addr" [src/k3mm.c:43]   --->   Operation 1890 'load' 'buff_D_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 198 <SV = 197> <Delay = 6.43>
ST_198 : Operation 1891 [1/2] (1.23ns)   --->   "%buff_C_49_load = load i6 %buff_C_49_addr" [src/k3mm.c:43]   --->   Operation 1891 'load' 'buff_C_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_198 : Operation 1892 [4/4] (6.43ns)   --->   "%add101_47 = fadd i32 %add101_46, i32 %mul96_47" [src/k3mm.c:43]   --->   Operation 1892 'fadd' 'add101_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1893 [1/2] (1.23ns)   --->   "%buff_D_49_load = load i6 %buff_D_49_addr" [src/k3mm.c:43]   --->   Operation 1893 'load' 'buff_D_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 199 <SV = 198> <Delay = 7.01>
ST_199 : Operation 1894 [3/4] (6.43ns)   --->   "%add101_47 = fadd i32 %add101_46, i32 %mul96_47" [src/k3mm.c:43]   --->   Operation 1894 'fadd' 'add101_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1895 [3/3] (7.01ns)   --->   "%mul96_48 = fmul i32 %buff_C_49_load, i32 %buff_D_49_load" [src/k3mm.c:43]   --->   Operation 1895 'fmul' 'mul96_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.01>
ST_200 : Operation 1896 [2/4] (6.43ns)   --->   "%add101_47 = fadd i32 %add101_46, i32 %mul96_47" [src/k3mm.c:43]   --->   Operation 1896 'fadd' 'add101_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1897 [2/3] (7.01ns)   --->   "%mul96_48 = fmul i32 %buff_C_49_load, i32 %buff_D_49_load" [src/k3mm.c:43]   --->   Operation 1897 'fmul' 'mul96_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 7.01>
ST_201 : Operation 1898 [1/1] (0.00ns)   --->   "%buff_C_50_addr = getelementptr i32 %buff_C_50, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1898 'getelementptr' 'buff_C_50_addr' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1899 [2/2] (1.23ns)   --->   "%buff_C_50_load = load i6 %buff_C_50_addr" [src/k3mm.c:43]   --->   Operation 1899 'load' 'buff_C_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_201 : Operation 1900 [1/1] (0.00ns)   --->   "%buff_D_50_addr = getelementptr i32 %buff_D_50, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1900 'getelementptr' 'buff_D_50_addr' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1901 [1/4] (6.43ns)   --->   "%add101_47 = fadd i32 %add101_46, i32 %mul96_47" [src/k3mm.c:43]   --->   Operation 1901 'fadd' 'add101_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1902 [1/3] (7.01ns)   --->   "%mul96_48 = fmul i32 %buff_C_49_load, i32 %buff_D_49_load" [src/k3mm.c:43]   --->   Operation 1902 'fmul' 'mul96_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1903 [2/2] (1.23ns)   --->   "%buff_D_50_load = load i6 %buff_D_50_addr" [src/k3mm.c:43]   --->   Operation 1903 'load' 'buff_D_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 202 <SV = 201> <Delay = 6.43>
ST_202 : Operation 1904 [1/2] (1.23ns)   --->   "%buff_C_50_load = load i6 %buff_C_50_addr" [src/k3mm.c:43]   --->   Operation 1904 'load' 'buff_C_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_202 : Operation 1905 [4/4] (6.43ns)   --->   "%add101_48 = fadd i32 %add101_47, i32 %mul96_48" [src/k3mm.c:43]   --->   Operation 1905 'fadd' 'add101_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1906 [1/2] (1.23ns)   --->   "%buff_D_50_load = load i6 %buff_D_50_addr" [src/k3mm.c:43]   --->   Operation 1906 'load' 'buff_D_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 203 <SV = 202> <Delay = 7.01>
ST_203 : Operation 1907 [3/4] (6.43ns)   --->   "%add101_48 = fadd i32 %add101_47, i32 %mul96_48" [src/k3mm.c:43]   --->   Operation 1907 'fadd' 'add101_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1908 [3/3] (7.01ns)   --->   "%mul96_49 = fmul i32 %buff_C_50_load, i32 %buff_D_50_load" [src/k3mm.c:43]   --->   Operation 1908 'fmul' 'mul96_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 7.01>
ST_204 : Operation 1909 [2/4] (6.43ns)   --->   "%add101_48 = fadd i32 %add101_47, i32 %mul96_48" [src/k3mm.c:43]   --->   Operation 1909 'fadd' 'add101_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1910 [2/3] (7.01ns)   --->   "%mul96_49 = fmul i32 %buff_C_50_load, i32 %buff_D_50_load" [src/k3mm.c:43]   --->   Operation 1910 'fmul' 'mul96_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 7.01>
ST_205 : Operation 1911 [1/1] (0.00ns)   --->   "%buff_C_51_addr = getelementptr i32 %buff_C_51, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1911 'getelementptr' 'buff_C_51_addr' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 1912 [2/2] (1.23ns)   --->   "%buff_C_51_load = load i6 %buff_C_51_addr" [src/k3mm.c:43]   --->   Operation 1912 'load' 'buff_C_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_205 : Operation 1913 [1/1] (0.00ns)   --->   "%buff_D_51_addr = getelementptr i32 %buff_D_51, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1913 'getelementptr' 'buff_D_51_addr' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 1914 [1/4] (6.43ns)   --->   "%add101_48 = fadd i32 %add101_47, i32 %mul96_48" [src/k3mm.c:43]   --->   Operation 1914 'fadd' 'add101_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1915 [1/3] (7.01ns)   --->   "%mul96_49 = fmul i32 %buff_C_50_load, i32 %buff_D_50_load" [src/k3mm.c:43]   --->   Operation 1915 'fmul' 'mul96_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1916 [2/2] (1.23ns)   --->   "%buff_D_51_load = load i6 %buff_D_51_addr" [src/k3mm.c:43]   --->   Operation 1916 'load' 'buff_D_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 206 <SV = 205> <Delay = 6.43>
ST_206 : Operation 1917 [1/2] (1.23ns)   --->   "%buff_C_51_load = load i6 %buff_C_51_addr" [src/k3mm.c:43]   --->   Operation 1917 'load' 'buff_C_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_206 : Operation 1918 [4/4] (6.43ns)   --->   "%add101_49 = fadd i32 %add101_48, i32 %mul96_49" [src/k3mm.c:43]   --->   Operation 1918 'fadd' 'add101_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1919 [1/2] (1.23ns)   --->   "%buff_D_51_load = load i6 %buff_D_51_addr" [src/k3mm.c:43]   --->   Operation 1919 'load' 'buff_D_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 207 <SV = 206> <Delay = 7.01>
ST_207 : Operation 1920 [3/4] (6.43ns)   --->   "%add101_49 = fadd i32 %add101_48, i32 %mul96_49" [src/k3mm.c:43]   --->   Operation 1920 'fadd' 'add101_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1921 [3/3] (7.01ns)   --->   "%mul96_50 = fmul i32 %buff_C_51_load, i32 %buff_D_51_load" [src/k3mm.c:43]   --->   Operation 1921 'fmul' 'mul96_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 7.01>
ST_208 : Operation 1922 [2/4] (6.43ns)   --->   "%add101_49 = fadd i32 %add101_48, i32 %mul96_49" [src/k3mm.c:43]   --->   Operation 1922 'fadd' 'add101_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1923 [2/3] (7.01ns)   --->   "%mul96_50 = fmul i32 %buff_C_51_load, i32 %buff_D_51_load" [src/k3mm.c:43]   --->   Operation 1923 'fmul' 'mul96_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 7.01>
ST_209 : Operation 1924 [1/1] (0.00ns)   --->   "%buff_C_52_addr = getelementptr i32 %buff_C_52, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1924 'getelementptr' 'buff_C_52_addr' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1925 [2/2] (1.23ns)   --->   "%buff_C_52_load = load i6 %buff_C_52_addr" [src/k3mm.c:43]   --->   Operation 1925 'load' 'buff_C_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_209 : Operation 1926 [1/1] (0.00ns)   --->   "%buff_D_52_addr = getelementptr i32 %buff_D_52, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1926 'getelementptr' 'buff_D_52_addr' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1927 [1/4] (6.43ns)   --->   "%add101_49 = fadd i32 %add101_48, i32 %mul96_49" [src/k3mm.c:43]   --->   Operation 1927 'fadd' 'add101_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1928 [1/3] (7.01ns)   --->   "%mul96_50 = fmul i32 %buff_C_51_load, i32 %buff_D_51_load" [src/k3mm.c:43]   --->   Operation 1928 'fmul' 'mul96_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1929 [2/2] (1.23ns)   --->   "%buff_D_52_load = load i6 %buff_D_52_addr" [src/k3mm.c:43]   --->   Operation 1929 'load' 'buff_D_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 210 <SV = 209> <Delay = 6.43>
ST_210 : Operation 1930 [1/2] (1.23ns)   --->   "%buff_C_52_load = load i6 %buff_C_52_addr" [src/k3mm.c:43]   --->   Operation 1930 'load' 'buff_C_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_210 : Operation 1931 [4/4] (6.43ns)   --->   "%add101_50 = fadd i32 %add101_49, i32 %mul96_50" [src/k3mm.c:43]   --->   Operation 1931 'fadd' 'add101_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1932 [1/2] (1.23ns)   --->   "%buff_D_52_load = load i6 %buff_D_52_addr" [src/k3mm.c:43]   --->   Operation 1932 'load' 'buff_D_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 211 <SV = 210> <Delay = 7.01>
ST_211 : Operation 1933 [3/4] (6.43ns)   --->   "%add101_50 = fadd i32 %add101_49, i32 %mul96_50" [src/k3mm.c:43]   --->   Operation 1933 'fadd' 'add101_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1934 [3/3] (7.01ns)   --->   "%mul96_51 = fmul i32 %buff_C_52_load, i32 %buff_D_52_load" [src/k3mm.c:43]   --->   Operation 1934 'fmul' 'mul96_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 7.01>
ST_212 : Operation 1935 [2/4] (6.43ns)   --->   "%add101_50 = fadd i32 %add101_49, i32 %mul96_50" [src/k3mm.c:43]   --->   Operation 1935 'fadd' 'add101_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1936 [2/3] (7.01ns)   --->   "%mul96_51 = fmul i32 %buff_C_52_load, i32 %buff_D_52_load" [src/k3mm.c:43]   --->   Operation 1936 'fmul' 'mul96_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 7.01>
ST_213 : Operation 1937 [1/1] (0.00ns)   --->   "%buff_C_53_addr = getelementptr i32 %buff_C_53, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1937 'getelementptr' 'buff_C_53_addr' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1938 [2/2] (1.23ns)   --->   "%buff_C_53_load = load i6 %buff_C_53_addr" [src/k3mm.c:43]   --->   Operation 1938 'load' 'buff_C_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_213 : Operation 1939 [1/1] (0.00ns)   --->   "%buff_D_53_addr = getelementptr i32 %buff_D_53, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1939 'getelementptr' 'buff_D_53_addr' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1940 [1/4] (6.43ns)   --->   "%add101_50 = fadd i32 %add101_49, i32 %mul96_50" [src/k3mm.c:43]   --->   Operation 1940 'fadd' 'add101_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1941 [1/3] (7.01ns)   --->   "%mul96_51 = fmul i32 %buff_C_52_load, i32 %buff_D_52_load" [src/k3mm.c:43]   --->   Operation 1941 'fmul' 'mul96_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1942 [2/2] (1.23ns)   --->   "%buff_D_53_load = load i6 %buff_D_53_addr" [src/k3mm.c:43]   --->   Operation 1942 'load' 'buff_D_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 214 <SV = 213> <Delay = 6.43>
ST_214 : Operation 1943 [1/2] (1.23ns)   --->   "%buff_C_53_load = load i6 %buff_C_53_addr" [src/k3mm.c:43]   --->   Operation 1943 'load' 'buff_C_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_214 : Operation 1944 [4/4] (6.43ns)   --->   "%add101_51 = fadd i32 %add101_50, i32 %mul96_51" [src/k3mm.c:43]   --->   Operation 1944 'fadd' 'add101_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1945 [1/2] (1.23ns)   --->   "%buff_D_53_load = load i6 %buff_D_53_addr" [src/k3mm.c:43]   --->   Operation 1945 'load' 'buff_D_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 215 <SV = 214> <Delay = 7.01>
ST_215 : Operation 1946 [3/4] (6.43ns)   --->   "%add101_51 = fadd i32 %add101_50, i32 %mul96_51" [src/k3mm.c:43]   --->   Operation 1946 'fadd' 'add101_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1947 [3/3] (7.01ns)   --->   "%mul96_52 = fmul i32 %buff_C_53_load, i32 %buff_D_53_load" [src/k3mm.c:43]   --->   Operation 1947 'fmul' 'mul96_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 7.01>
ST_216 : Operation 1948 [2/4] (6.43ns)   --->   "%add101_51 = fadd i32 %add101_50, i32 %mul96_51" [src/k3mm.c:43]   --->   Operation 1948 'fadd' 'add101_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1949 [2/3] (7.01ns)   --->   "%mul96_52 = fmul i32 %buff_C_53_load, i32 %buff_D_53_load" [src/k3mm.c:43]   --->   Operation 1949 'fmul' 'mul96_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 7.01>
ST_217 : Operation 1950 [1/1] (0.00ns)   --->   "%buff_C_54_addr = getelementptr i32 %buff_C_54, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1950 'getelementptr' 'buff_C_54_addr' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1951 [2/2] (1.23ns)   --->   "%buff_C_54_load = load i6 %buff_C_54_addr" [src/k3mm.c:43]   --->   Operation 1951 'load' 'buff_C_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_217 : Operation 1952 [1/1] (0.00ns)   --->   "%buff_D_54_addr = getelementptr i32 %buff_D_54, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1952 'getelementptr' 'buff_D_54_addr' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1953 [1/4] (6.43ns)   --->   "%add101_51 = fadd i32 %add101_50, i32 %mul96_51" [src/k3mm.c:43]   --->   Operation 1953 'fadd' 'add101_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1954 [1/3] (7.01ns)   --->   "%mul96_52 = fmul i32 %buff_C_53_load, i32 %buff_D_53_load" [src/k3mm.c:43]   --->   Operation 1954 'fmul' 'mul96_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1955 [2/2] (1.23ns)   --->   "%buff_D_54_load = load i6 %buff_D_54_addr" [src/k3mm.c:43]   --->   Operation 1955 'load' 'buff_D_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 218 <SV = 217> <Delay = 6.43>
ST_218 : Operation 1956 [1/2] (1.23ns)   --->   "%buff_C_54_load = load i6 %buff_C_54_addr" [src/k3mm.c:43]   --->   Operation 1956 'load' 'buff_C_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_218 : Operation 1957 [4/4] (6.43ns)   --->   "%add101_52 = fadd i32 %add101_51, i32 %mul96_52" [src/k3mm.c:43]   --->   Operation 1957 'fadd' 'add101_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1958 [1/2] (1.23ns)   --->   "%buff_D_54_load = load i6 %buff_D_54_addr" [src/k3mm.c:43]   --->   Operation 1958 'load' 'buff_D_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 219 <SV = 218> <Delay = 7.01>
ST_219 : Operation 1959 [3/4] (6.43ns)   --->   "%add101_52 = fadd i32 %add101_51, i32 %mul96_52" [src/k3mm.c:43]   --->   Operation 1959 'fadd' 'add101_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1960 [3/3] (7.01ns)   --->   "%mul96_53 = fmul i32 %buff_C_54_load, i32 %buff_D_54_load" [src/k3mm.c:43]   --->   Operation 1960 'fmul' 'mul96_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 7.01>
ST_220 : Operation 1961 [2/4] (6.43ns)   --->   "%add101_52 = fadd i32 %add101_51, i32 %mul96_52" [src/k3mm.c:43]   --->   Operation 1961 'fadd' 'add101_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1962 [2/3] (7.01ns)   --->   "%mul96_53 = fmul i32 %buff_C_54_load, i32 %buff_D_54_load" [src/k3mm.c:43]   --->   Operation 1962 'fmul' 'mul96_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 7.01>
ST_221 : Operation 1963 [1/1] (0.00ns)   --->   "%buff_C_55_addr = getelementptr i32 %buff_C_55, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1963 'getelementptr' 'buff_C_55_addr' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1964 [2/2] (1.23ns)   --->   "%buff_C_55_load = load i6 %buff_C_55_addr" [src/k3mm.c:43]   --->   Operation 1964 'load' 'buff_C_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_221 : Operation 1965 [1/1] (0.00ns)   --->   "%buff_D_55_addr = getelementptr i32 %buff_D_55, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1965 'getelementptr' 'buff_D_55_addr' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1966 [1/4] (6.43ns)   --->   "%add101_52 = fadd i32 %add101_51, i32 %mul96_52" [src/k3mm.c:43]   --->   Operation 1966 'fadd' 'add101_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1967 [1/3] (7.01ns)   --->   "%mul96_53 = fmul i32 %buff_C_54_load, i32 %buff_D_54_load" [src/k3mm.c:43]   --->   Operation 1967 'fmul' 'mul96_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1968 [2/2] (1.23ns)   --->   "%buff_D_55_load = load i6 %buff_D_55_addr" [src/k3mm.c:43]   --->   Operation 1968 'load' 'buff_D_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 222 <SV = 221> <Delay = 6.43>
ST_222 : Operation 1969 [1/2] (1.23ns)   --->   "%buff_C_55_load = load i6 %buff_C_55_addr" [src/k3mm.c:43]   --->   Operation 1969 'load' 'buff_C_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_222 : Operation 1970 [4/4] (6.43ns)   --->   "%add101_53 = fadd i32 %add101_52, i32 %mul96_53" [src/k3mm.c:43]   --->   Operation 1970 'fadd' 'add101_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1971 [1/2] (1.23ns)   --->   "%buff_D_55_load = load i6 %buff_D_55_addr" [src/k3mm.c:43]   --->   Operation 1971 'load' 'buff_D_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 223 <SV = 222> <Delay = 7.01>
ST_223 : Operation 1972 [3/4] (6.43ns)   --->   "%add101_53 = fadd i32 %add101_52, i32 %mul96_53" [src/k3mm.c:43]   --->   Operation 1972 'fadd' 'add101_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1973 [3/3] (7.01ns)   --->   "%mul96_54 = fmul i32 %buff_C_55_load, i32 %buff_D_55_load" [src/k3mm.c:43]   --->   Operation 1973 'fmul' 'mul96_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 7.01>
ST_224 : Operation 1974 [2/4] (6.43ns)   --->   "%add101_53 = fadd i32 %add101_52, i32 %mul96_53" [src/k3mm.c:43]   --->   Operation 1974 'fadd' 'add101_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1975 [2/3] (7.01ns)   --->   "%mul96_54 = fmul i32 %buff_C_55_load, i32 %buff_D_55_load" [src/k3mm.c:43]   --->   Operation 1975 'fmul' 'mul96_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 7.01>
ST_225 : Operation 1976 [1/1] (0.00ns)   --->   "%buff_C_56_addr = getelementptr i32 %buff_C_56, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1976 'getelementptr' 'buff_C_56_addr' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1977 [2/2] (1.23ns)   --->   "%buff_C_56_load = load i6 %buff_C_56_addr" [src/k3mm.c:43]   --->   Operation 1977 'load' 'buff_C_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_225 : Operation 1978 [1/1] (0.00ns)   --->   "%buff_D_56_addr = getelementptr i32 %buff_D_56, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1978 'getelementptr' 'buff_D_56_addr' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1979 [1/4] (6.43ns)   --->   "%add101_53 = fadd i32 %add101_52, i32 %mul96_53" [src/k3mm.c:43]   --->   Operation 1979 'fadd' 'add101_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1980 [1/3] (7.01ns)   --->   "%mul96_54 = fmul i32 %buff_C_55_load, i32 %buff_D_55_load" [src/k3mm.c:43]   --->   Operation 1980 'fmul' 'mul96_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1981 [2/2] (1.23ns)   --->   "%buff_D_56_load = load i6 %buff_D_56_addr" [src/k3mm.c:43]   --->   Operation 1981 'load' 'buff_D_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 226 <SV = 225> <Delay = 6.43>
ST_226 : Operation 1982 [1/2] (1.23ns)   --->   "%buff_C_56_load = load i6 %buff_C_56_addr" [src/k3mm.c:43]   --->   Operation 1982 'load' 'buff_C_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_226 : Operation 1983 [4/4] (6.43ns)   --->   "%add101_54 = fadd i32 %add101_53, i32 %mul96_54" [src/k3mm.c:43]   --->   Operation 1983 'fadd' 'add101_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1984 [1/2] (1.23ns)   --->   "%buff_D_56_load = load i6 %buff_D_56_addr" [src/k3mm.c:43]   --->   Operation 1984 'load' 'buff_D_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 227 <SV = 226> <Delay = 7.01>
ST_227 : Operation 1985 [3/4] (6.43ns)   --->   "%add101_54 = fadd i32 %add101_53, i32 %mul96_54" [src/k3mm.c:43]   --->   Operation 1985 'fadd' 'add101_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1986 [3/3] (7.01ns)   --->   "%mul96_55 = fmul i32 %buff_C_56_load, i32 %buff_D_56_load" [src/k3mm.c:43]   --->   Operation 1986 'fmul' 'mul96_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 7.01>
ST_228 : Operation 1987 [2/4] (6.43ns)   --->   "%add101_54 = fadd i32 %add101_53, i32 %mul96_54" [src/k3mm.c:43]   --->   Operation 1987 'fadd' 'add101_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1988 [2/3] (7.01ns)   --->   "%mul96_55 = fmul i32 %buff_C_56_load, i32 %buff_D_56_load" [src/k3mm.c:43]   --->   Operation 1988 'fmul' 'mul96_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 7.01>
ST_229 : Operation 1989 [1/1] (0.00ns)   --->   "%buff_C_57_addr = getelementptr i32 %buff_C_57, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 1989 'getelementptr' 'buff_C_57_addr' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1990 [2/2] (1.23ns)   --->   "%buff_C_57_load = load i6 %buff_C_57_addr" [src/k3mm.c:43]   --->   Operation 1990 'load' 'buff_C_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_229 : Operation 1991 [1/1] (0.00ns)   --->   "%buff_D_57_addr = getelementptr i32 %buff_D_57, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 1991 'getelementptr' 'buff_D_57_addr' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1992 [1/4] (6.43ns)   --->   "%add101_54 = fadd i32 %add101_53, i32 %mul96_54" [src/k3mm.c:43]   --->   Operation 1992 'fadd' 'add101_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1993 [1/3] (7.01ns)   --->   "%mul96_55 = fmul i32 %buff_C_56_load, i32 %buff_D_56_load" [src/k3mm.c:43]   --->   Operation 1993 'fmul' 'mul96_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1994 [2/2] (1.23ns)   --->   "%buff_D_57_load = load i6 %buff_D_57_addr" [src/k3mm.c:43]   --->   Operation 1994 'load' 'buff_D_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 230 <SV = 229> <Delay = 6.43>
ST_230 : Operation 1995 [1/2] (1.23ns)   --->   "%buff_C_57_load = load i6 %buff_C_57_addr" [src/k3mm.c:43]   --->   Operation 1995 'load' 'buff_C_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_230 : Operation 1996 [4/4] (6.43ns)   --->   "%add101_55 = fadd i32 %add101_54, i32 %mul96_55" [src/k3mm.c:43]   --->   Operation 1996 'fadd' 'add101_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1997 [1/2] (1.23ns)   --->   "%buff_D_57_load = load i6 %buff_D_57_addr" [src/k3mm.c:43]   --->   Operation 1997 'load' 'buff_D_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 231 <SV = 230> <Delay = 7.01>
ST_231 : Operation 1998 [3/4] (6.43ns)   --->   "%add101_55 = fadd i32 %add101_54, i32 %mul96_55" [src/k3mm.c:43]   --->   Operation 1998 'fadd' 'add101_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1999 [3/3] (7.01ns)   --->   "%mul96_56 = fmul i32 %buff_C_57_load, i32 %buff_D_57_load" [src/k3mm.c:43]   --->   Operation 1999 'fmul' 'mul96_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 7.01>
ST_232 : Operation 2000 [2/4] (6.43ns)   --->   "%add101_55 = fadd i32 %add101_54, i32 %mul96_55" [src/k3mm.c:43]   --->   Operation 2000 'fadd' 'add101_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2001 [2/3] (7.01ns)   --->   "%mul96_56 = fmul i32 %buff_C_57_load, i32 %buff_D_57_load" [src/k3mm.c:43]   --->   Operation 2001 'fmul' 'mul96_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 7.01>
ST_233 : Operation 2002 [1/1] (0.00ns)   --->   "%buff_C_58_addr = getelementptr i32 %buff_C_58, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 2002 'getelementptr' 'buff_C_58_addr' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2003 [2/2] (1.23ns)   --->   "%buff_C_58_load = load i6 %buff_C_58_addr" [src/k3mm.c:43]   --->   Operation 2003 'load' 'buff_C_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_233 : Operation 2004 [1/1] (0.00ns)   --->   "%buff_D_58_addr = getelementptr i32 %buff_D_58, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 2004 'getelementptr' 'buff_D_58_addr' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2005 [1/4] (6.43ns)   --->   "%add101_55 = fadd i32 %add101_54, i32 %mul96_55" [src/k3mm.c:43]   --->   Operation 2005 'fadd' 'add101_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2006 [1/3] (7.01ns)   --->   "%mul96_56 = fmul i32 %buff_C_57_load, i32 %buff_D_57_load" [src/k3mm.c:43]   --->   Operation 2006 'fmul' 'mul96_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2007 [2/2] (1.23ns)   --->   "%buff_D_58_load = load i6 %buff_D_58_addr" [src/k3mm.c:43]   --->   Operation 2007 'load' 'buff_D_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 234 <SV = 233> <Delay = 6.43>
ST_234 : Operation 2008 [1/2] (1.23ns)   --->   "%buff_C_58_load = load i6 %buff_C_58_addr" [src/k3mm.c:43]   --->   Operation 2008 'load' 'buff_C_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_234 : Operation 2009 [4/4] (6.43ns)   --->   "%add101_56 = fadd i32 %add101_55, i32 %mul96_56" [src/k3mm.c:43]   --->   Operation 2009 'fadd' 'add101_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2010 [1/2] (1.23ns)   --->   "%buff_D_58_load = load i6 %buff_D_58_addr" [src/k3mm.c:43]   --->   Operation 2010 'load' 'buff_D_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 235 <SV = 234> <Delay = 7.01>
ST_235 : Operation 2011 [3/4] (6.43ns)   --->   "%add101_56 = fadd i32 %add101_55, i32 %mul96_56" [src/k3mm.c:43]   --->   Operation 2011 'fadd' 'add101_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2012 [3/3] (7.01ns)   --->   "%mul96_57 = fmul i32 %buff_C_58_load, i32 %buff_D_58_load" [src/k3mm.c:43]   --->   Operation 2012 'fmul' 'mul96_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 7.01>
ST_236 : Operation 2013 [2/4] (6.43ns)   --->   "%add101_56 = fadd i32 %add101_55, i32 %mul96_56" [src/k3mm.c:43]   --->   Operation 2013 'fadd' 'add101_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2014 [2/3] (7.01ns)   --->   "%mul96_57 = fmul i32 %buff_C_58_load, i32 %buff_D_58_load" [src/k3mm.c:43]   --->   Operation 2014 'fmul' 'mul96_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 7.01>
ST_237 : Operation 2015 [1/1] (0.00ns)   --->   "%buff_C_59_addr = getelementptr i32 %buff_C_59, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 2015 'getelementptr' 'buff_C_59_addr' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2016 [2/2] (1.23ns)   --->   "%buff_C_59_load = load i6 %buff_C_59_addr" [src/k3mm.c:43]   --->   Operation 2016 'load' 'buff_C_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_237 : Operation 2017 [1/1] (0.00ns)   --->   "%buff_D_59_addr = getelementptr i32 %buff_D_59, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 2017 'getelementptr' 'buff_D_59_addr' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2018 [1/4] (6.43ns)   --->   "%add101_56 = fadd i32 %add101_55, i32 %mul96_56" [src/k3mm.c:43]   --->   Operation 2018 'fadd' 'add101_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2019 [1/3] (7.01ns)   --->   "%mul96_57 = fmul i32 %buff_C_58_load, i32 %buff_D_58_load" [src/k3mm.c:43]   --->   Operation 2019 'fmul' 'mul96_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2020 [2/2] (1.23ns)   --->   "%buff_D_59_load = load i6 %buff_D_59_addr" [src/k3mm.c:43]   --->   Operation 2020 'load' 'buff_D_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 238 <SV = 237> <Delay = 6.43>
ST_238 : Operation 2021 [1/2] (1.23ns)   --->   "%buff_C_59_load = load i6 %buff_C_59_addr" [src/k3mm.c:43]   --->   Operation 2021 'load' 'buff_C_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_238 : Operation 2022 [4/4] (6.43ns)   --->   "%add101_57 = fadd i32 %add101_56, i32 %mul96_57" [src/k3mm.c:43]   --->   Operation 2022 'fadd' 'add101_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 2023 [1/2] (1.23ns)   --->   "%buff_D_59_load = load i6 %buff_D_59_addr" [src/k3mm.c:43]   --->   Operation 2023 'load' 'buff_D_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 239 <SV = 238> <Delay = 7.01>
ST_239 : Operation 2024 [3/4] (6.43ns)   --->   "%add101_57 = fadd i32 %add101_56, i32 %mul96_57" [src/k3mm.c:43]   --->   Operation 2024 'fadd' 'add101_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 2025 [3/3] (7.01ns)   --->   "%mul96_58 = fmul i32 %buff_C_59_load, i32 %buff_D_59_load" [src/k3mm.c:43]   --->   Operation 2025 'fmul' 'mul96_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 7.01>
ST_240 : Operation 2026 [2/4] (6.43ns)   --->   "%add101_57 = fadd i32 %add101_56, i32 %mul96_57" [src/k3mm.c:43]   --->   Operation 2026 'fadd' 'add101_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 2027 [2/3] (7.01ns)   --->   "%mul96_58 = fmul i32 %buff_C_59_load, i32 %buff_D_59_load" [src/k3mm.c:43]   --->   Operation 2027 'fmul' 'mul96_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 7.01>
ST_241 : Operation 2028 [1/1] (0.00ns)   --->   "%buff_C_60_addr = getelementptr i32 %buff_C_60, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 2028 'getelementptr' 'buff_C_60_addr' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2029 [2/2] (1.23ns)   --->   "%buff_C_60_load = load i6 %buff_C_60_addr" [src/k3mm.c:43]   --->   Operation 2029 'load' 'buff_C_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_241 : Operation 2030 [1/1] (0.00ns)   --->   "%buff_D_60_addr = getelementptr i32 %buff_D_60, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 2030 'getelementptr' 'buff_D_60_addr' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 2031 [1/4] (6.43ns)   --->   "%add101_57 = fadd i32 %add101_56, i32 %mul96_57" [src/k3mm.c:43]   --->   Operation 2031 'fadd' 'add101_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2032 [1/3] (7.01ns)   --->   "%mul96_58 = fmul i32 %buff_C_59_load, i32 %buff_D_59_load" [src/k3mm.c:43]   --->   Operation 2032 'fmul' 'mul96_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2033 [2/2] (1.23ns)   --->   "%buff_D_60_load = load i6 %buff_D_60_addr" [src/k3mm.c:43]   --->   Operation 2033 'load' 'buff_D_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 242 <SV = 241> <Delay = 6.43>
ST_242 : Operation 2034 [1/2] (1.23ns)   --->   "%buff_C_60_load = load i6 %buff_C_60_addr" [src/k3mm.c:43]   --->   Operation 2034 'load' 'buff_C_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_242 : Operation 2035 [4/4] (6.43ns)   --->   "%add101_58 = fadd i32 %add101_57, i32 %mul96_58" [src/k3mm.c:43]   --->   Operation 2035 'fadd' 'add101_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2036 [1/2] (1.23ns)   --->   "%buff_D_60_load = load i6 %buff_D_60_addr" [src/k3mm.c:43]   --->   Operation 2036 'load' 'buff_D_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 243 <SV = 242> <Delay = 7.01>
ST_243 : Operation 2037 [3/4] (6.43ns)   --->   "%add101_58 = fadd i32 %add101_57, i32 %mul96_58" [src/k3mm.c:43]   --->   Operation 2037 'fadd' 'add101_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2038 [3/3] (7.01ns)   --->   "%mul96_59 = fmul i32 %buff_C_60_load, i32 %buff_D_60_load" [src/k3mm.c:43]   --->   Operation 2038 'fmul' 'mul96_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 7.01>
ST_244 : Operation 2039 [2/4] (6.43ns)   --->   "%add101_58 = fadd i32 %add101_57, i32 %mul96_58" [src/k3mm.c:43]   --->   Operation 2039 'fadd' 'add101_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2040 [2/3] (7.01ns)   --->   "%mul96_59 = fmul i32 %buff_C_60_load, i32 %buff_D_60_load" [src/k3mm.c:43]   --->   Operation 2040 'fmul' 'mul96_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 7.01>
ST_245 : Operation 2041 [1/1] (0.00ns)   --->   "%buff_C_61_addr = getelementptr i32 %buff_C_61, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 2041 'getelementptr' 'buff_C_61_addr' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2042 [2/2] (1.23ns)   --->   "%buff_C_61_load = load i6 %buff_C_61_addr" [src/k3mm.c:43]   --->   Operation 2042 'load' 'buff_C_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_245 : Operation 2043 [1/1] (0.00ns)   --->   "%buff_D_61_addr = getelementptr i32 %buff_D_61, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 2043 'getelementptr' 'buff_D_61_addr' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 2044 [1/4] (6.43ns)   --->   "%add101_58 = fadd i32 %add101_57, i32 %mul96_58" [src/k3mm.c:43]   --->   Operation 2044 'fadd' 'add101_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2045 [1/3] (7.01ns)   --->   "%mul96_59 = fmul i32 %buff_C_60_load, i32 %buff_D_60_load" [src/k3mm.c:43]   --->   Operation 2045 'fmul' 'mul96_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2046 [2/2] (1.23ns)   --->   "%buff_D_61_load = load i6 %buff_D_61_addr" [src/k3mm.c:43]   --->   Operation 2046 'load' 'buff_D_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 246 <SV = 245> <Delay = 6.43>
ST_246 : Operation 2047 [1/2] (1.23ns)   --->   "%buff_C_61_load = load i6 %buff_C_61_addr" [src/k3mm.c:43]   --->   Operation 2047 'load' 'buff_C_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_246 : Operation 2048 [4/4] (6.43ns)   --->   "%add101_59 = fadd i32 %add101_58, i32 %mul96_59" [src/k3mm.c:43]   --->   Operation 2048 'fadd' 'add101_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2049 [1/2] (1.23ns)   --->   "%buff_D_61_load = load i6 %buff_D_61_addr" [src/k3mm.c:43]   --->   Operation 2049 'load' 'buff_D_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 247 <SV = 246> <Delay = 7.01>
ST_247 : Operation 2050 [3/4] (6.43ns)   --->   "%add101_59 = fadd i32 %add101_58, i32 %mul96_59" [src/k3mm.c:43]   --->   Operation 2050 'fadd' 'add101_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 2051 [3/3] (7.01ns)   --->   "%mul96_60 = fmul i32 %buff_C_61_load, i32 %buff_D_61_load" [src/k3mm.c:43]   --->   Operation 2051 'fmul' 'mul96_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 7.01>
ST_248 : Operation 2052 [2/4] (6.43ns)   --->   "%add101_59 = fadd i32 %add101_58, i32 %mul96_59" [src/k3mm.c:43]   --->   Operation 2052 'fadd' 'add101_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2053 [2/3] (7.01ns)   --->   "%mul96_60 = fmul i32 %buff_C_61_load, i32 %buff_D_61_load" [src/k3mm.c:43]   --->   Operation 2053 'fmul' 'mul96_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 7.01>
ST_249 : Operation 2054 [1/1] (0.00ns)   --->   "%buff_C_62_addr = getelementptr i32 %buff_C_62, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 2054 'getelementptr' 'buff_C_62_addr' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2055 [2/2] (1.23ns)   --->   "%buff_C_62_load = load i6 %buff_C_62_addr" [src/k3mm.c:43]   --->   Operation 2055 'load' 'buff_C_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_249 : Operation 2056 [1/1] (0.00ns)   --->   "%buff_D_62_addr = getelementptr i32 %buff_D_62, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 2056 'getelementptr' 'buff_D_62_addr' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 2057 [1/4] (6.43ns)   --->   "%add101_59 = fadd i32 %add101_58, i32 %mul96_59" [src/k3mm.c:43]   --->   Operation 2057 'fadd' 'add101_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2058 [1/3] (7.01ns)   --->   "%mul96_60 = fmul i32 %buff_C_61_load, i32 %buff_D_61_load" [src/k3mm.c:43]   --->   Operation 2058 'fmul' 'mul96_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2059 [2/2] (1.23ns)   --->   "%buff_D_62_load = load i6 %buff_D_62_addr" [src/k3mm.c:43]   --->   Operation 2059 'load' 'buff_D_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 250 <SV = 249> <Delay = 6.43>
ST_250 : Operation 2060 [1/2] (1.23ns)   --->   "%buff_C_62_load = load i6 %buff_C_62_addr" [src/k3mm.c:43]   --->   Operation 2060 'load' 'buff_C_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_250 : Operation 2061 [4/4] (6.43ns)   --->   "%add101_60 = fadd i32 %add101_59, i32 %mul96_60" [src/k3mm.c:43]   --->   Operation 2061 'fadd' 'add101_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2062 [1/2] (1.23ns)   --->   "%buff_D_62_load = load i6 %buff_D_62_addr" [src/k3mm.c:43]   --->   Operation 2062 'load' 'buff_D_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 251 <SV = 250> <Delay = 7.01>
ST_251 : Operation 2063 [3/4] (6.43ns)   --->   "%add101_60 = fadd i32 %add101_59, i32 %mul96_60" [src/k3mm.c:43]   --->   Operation 2063 'fadd' 'add101_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2064 [3/3] (7.01ns)   --->   "%mul96_61 = fmul i32 %buff_C_62_load, i32 %buff_D_62_load" [src/k3mm.c:43]   --->   Operation 2064 'fmul' 'mul96_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 7.01>
ST_252 : Operation 2065 [2/4] (6.43ns)   --->   "%add101_60 = fadd i32 %add101_59, i32 %mul96_60" [src/k3mm.c:43]   --->   Operation 2065 'fadd' 'add101_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2066 [2/3] (7.01ns)   --->   "%mul96_61 = fmul i32 %buff_C_62_load, i32 %buff_D_62_load" [src/k3mm.c:43]   --->   Operation 2066 'fmul' 'mul96_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 7.01>
ST_253 : Operation 2067 [1/1] (0.00ns)   --->   "%buff_C_63_addr = getelementptr i32 %buff_C_63, i64 0, i64 %zext_ln40" [src/k3mm.c:43]   --->   Operation 2067 'getelementptr' 'buff_C_63_addr' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2068 [2/2] (1.23ns)   --->   "%buff_C_63_load = load i6 %buff_C_63_addr" [src/k3mm.c:43]   --->   Operation 2068 'load' 'buff_C_63_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_253 : Operation 2069 [1/1] (0.00ns)   --->   "%buff_D_63_addr = getelementptr i32 %buff_D_63, i64 0, i64 %zext_ln41" [src/k3mm.c:43]   --->   Operation 2069 'getelementptr' 'buff_D_63_addr' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2070 [1/4] (6.43ns)   --->   "%add101_60 = fadd i32 %add101_59, i32 %mul96_60" [src/k3mm.c:43]   --->   Operation 2070 'fadd' 'add101_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2071 [1/3] (7.01ns)   --->   "%mul96_61 = fmul i32 %buff_C_62_load, i32 %buff_D_62_load" [src/k3mm.c:43]   --->   Operation 2071 'fmul' 'mul96_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2072 [2/2] (1.23ns)   --->   "%buff_D_63_load = load i6 %buff_D_63_addr" [src/k3mm.c:43]   --->   Operation 2072 'load' 'buff_D_63_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 254 <SV = 253> <Delay = 6.43>
ST_254 : Operation 2073 [1/2] (1.23ns)   --->   "%buff_C_63_load = load i6 %buff_C_63_addr" [src/k3mm.c:43]   --->   Operation 2073 'load' 'buff_C_63_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_254 : Operation 2074 [4/4] (6.43ns)   --->   "%add101_61 = fadd i32 %add101_60, i32 %mul96_61" [src/k3mm.c:43]   --->   Operation 2074 'fadd' 'add101_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2075 [1/2] (1.23ns)   --->   "%buff_D_63_load = load i6 %buff_D_63_addr" [src/k3mm.c:43]   --->   Operation 2075 'load' 'buff_D_63_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 255 <SV = 254> <Delay = 7.01>
ST_255 : Operation 2076 [3/4] (6.43ns)   --->   "%add101_61 = fadd i32 %add101_60, i32 %mul96_61" [src/k3mm.c:43]   --->   Operation 2076 'fadd' 'add101_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2077 [3/3] (7.01ns)   --->   "%mul96_62 = fmul i32 %buff_C_63_load, i32 %buff_D_63_load" [src/k3mm.c:43]   --->   Operation 2077 'fmul' 'mul96_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 7.01>
ST_256 : Operation 2078 [2/4] (6.43ns)   --->   "%add101_61 = fadd i32 %add101_60, i32 %mul96_61" [src/k3mm.c:43]   --->   Operation 2078 'fadd' 'add101_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2079 [2/3] (7.01ns)   --->   "%mul96_62 = fmul i32 %buff_C_63_load, i32 %buff_D_63_load" [src/k3mm.c:43]   --->   Operation 2079 'fmul' 'mul96_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 7.01>
ST_257 : Operation 2080 [1/4] (6.43ns)   --->   "%add101_61 = fadd i32 %add101_60, i32 %mul96_61" [src/k3mm.c:43]   --->   Operation 2080 'fadd' 'add101_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2081 [1/3] (7.01ns)   --->   "%mul96_62 = fmul i32 %buff_C_63_load, i32 %buff_D_63_load" [src/k3mm.c:43]   --->   Operation 2081 'fmul' 'mul96_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 6.43>
ST_258 : Operation 2082 [4/4] (6.43ns)   --->   "%add101_62 = fadd i32 %add101_61, i32 %mul96_62" [src/k3mm.c:43]   --->   Operation 2082 'fadd' 'add101_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 6.43>
ST_259 : Operation 2083 [3/4] (6.43ns)   --->   "%add101_62 = fadd i32 %add101_61, i32 %mul96_62" [src/k3mm.c:43]   --->   Operation 2083 'fadd' 'add101_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 6.43>
ST_260 : Operation 2084 [2/4] (6.43ns)   --->   "%add101_62 = fadd i32 %add101_61, i32 %mul96_62" [src/k3mm.c:43]   --->   Operation 2084 'fadd' 'add101_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2601 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 2601 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 261 <SV = 260> <Delay = 7.11>
ST_261 : Operation 2085 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp4_lp5_str"   --->   Operation 2085 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2086 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 2086 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2087 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/k3mm.c:10]   --->   Operation 2087 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2088 [1/4] (6.43ns)   --->   "%add101_62 = fadd i32 %add101_61, i32 %mul96_62" [src/k3mm.c:43]   --->   Operation 2088 'fadd' 'add101_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2089 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_250_addr" [src/k3mm.c:43]   --->   Operation 2089 'store' 'store_ln43' <Predicate = (trunc_ln10 == 62 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2090 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1033" [src/k3mm.c:43]   --->   Operation 2090 'br' 'br_ln43' <Predicate = (trunc_ln10 == 62 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2091 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_249_addr" [src/k3mm.c:43]   --->   Operation 2091 'store' 'store_ln43' <Predicate = (trunc_ln10 == 62 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2092 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1033" [src/k3mm.c:43]   --->   Operation 2092 'br' 'br_ln43' <Predicate = (trunc_ln10 == 62 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2093 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_248_addr" [src/k3mm.c:43]   --->   Operation 2093 'store' 'store_ln43' <Predicate = (trunc_ln10 == 62 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2094 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1033" [src/k3mm.c:43]   --->   Operation 2094 'br' 'br_ln43' <Predicate = (trunc_ln10 == 62 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2095 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_251_addr" [src/k3mm.c:43]   --->   Operation 2095 'store' 'store_ln43' <Predicate = (trunc_ln10 == 62 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2096 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1033" [src/k3mm.c:43]   --->   Operation 2096 'br' 'br_ln43' <Predicate = (trunc_ln10 == 62 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2097 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_246_addr" [src/k3mm.c:43]   --->   Operation 2097 'store' 'store_ln43' <Predicate = (trunc_ln10 == 61 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2098 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1027" [src/k3mm.c:43]   --->   Operation 2098 'br' 'br_ln43' <Predicate = (trunc_ln10 == 61 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2099 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_245_addr" [src/k3mm.c:43]   --->   Operation 2099 'store' 'store_ln43' <Predicate = (trunc_ln10 == 61 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2100 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1027" [src/k3mm.c:43]   --->   Operation 2100 'br' 'br_ln43' <Predicate = (trunc_ln10 == 61 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2101 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_244_addr" [src/k3mm.c:43]   --->   Operation 2101 'store' 'store_ln43' <Predicate = (trunc_ln10 == 61 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2102 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1027" [src/k3mm.c:43]   --->   Operation 2102 'br' 'br_ln43' <Predicate = (trunc_ln10 == 61 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2103 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_247_addr" [src/k3mm.c:43]   --->   Operation 2103 'store' 'store_ln43' <Predicate = (trunc_ln10 == 61 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2104 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1027" [src/k3mm.c:43]   --->   Operation 2104 'br' 'br_ln43' <Predicate = (trunc_ln10 == 61 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2105 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_242_addr" [src/k3mm.c:43]   --->   Operation 2105 'store' 'store_ln43' <Predicate = (trunc_ln10 == 60 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2106 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1021" [src/k3mm.c:43]   --->   Operation 2106 'br' 'br_ln43' <Predicate = (trunc_ln10 == 60 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2107 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_241_addr" [src/k3mm.c:43]   --->   Operation 2107 'store' 'store_ln43' <Predicate = (trunc_ln10 == 60 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2108 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1021" [src/k3mm.c:43]   --->   Operation 2108 'br' 'br_ln43' <Predicate = (trunc_ln10 == 60 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2109 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_240_addr" [src/k3mm.c:43]   --->   Operation 2109 'store' 'store_ln43' <Predicate = (trunc_ln10 == 60 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2110 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1021" [src/k3mm.c:43]   --->   Operation 2110 'br' 'br_ln43' <Predicate = (trunc_ln10 == 60 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2111 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_243_addr" [src/k3mm.c:43]   --->   Operation 2111 'store' 'store_ln43' <Predicate = (trunc_ln10 == 60 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2112 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1021" [src/k3mm.c:43]   --->   Operation 2112 'br' 'br_ln43' <Predicate = (trunc_ln10 == 60 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2113 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_238_addr" [src/k3mm.c:43]   --->   Operation 2113 'store' 'store_ln43' <Predicate = (trunc_ln10 == 59 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2114 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1015" [src/k3mm.c:43]   --->   Operation 2114 'br' 'br_ln43' <Predicate = (trunc_ln10 == 59 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2115 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_237_addr" [src/k3mm.c:43]   --->   Operation 2115 'store' 'store_ln43' <Predicate = (trunc_ln10 == 59 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2116 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1015" [src/k3mm.c:43]   --->   Operation 2116 'br' 'br_ln43' <Predicate = (trunc_ln10 == 59 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2117 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_236_addr" [src/k3mm.c:43]   --->   Operation 2117 'store' 'store_ln43' <Predicate = (trunc_ln10 == 59 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2118 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1015" [src/k3mm.c:43]   --->   Operation 2118 'br' 'br_ln43' <Predicate = (trunc_ln10 == 59 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2119 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_239_addr" [src/k3mm.c:43]   --->   Operation 2119 'store' 'store_ln43' <Predicate = (trunc_ln10 == 59 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2120 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1015" [src/k3mm.c:43]   --->   Operation 2120 'br' 'br_ln43' <Predicate = (trunc_ln10 == 59 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2121 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_234_addr" [src/k3mm.c:43]   --->   Operation 2121 'store' 'store_ln43' <Predicate = (trunc_ln10 == 58 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2122 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1009" [src/k3mm.c:43]   --->   Operation 2122 'br' 'br_ln43' <Predicate = (trunc_ln10 == 58 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2123 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_233_addr" [src/k3mm.c:43]   --->   Operation 2123 'store' 'store_ln43' <Predicate = (trunc_ln10 == 58 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2124 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1009" [src/k3mm.c:43]   --->   Operation 2124 'br' 'br_ln43' <Predicate = (trunc_ln10 == 58 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2125 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_232_addr" [src/k3mm.c:43]   --->   Operation 2125 'store' 'store_ln43' <Predicate = (trunc_ln10 == 58 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2126 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1009" [src/k3mm.c:43]   --->   Operation 2126 'br' 'br_ln43' <Predicate = (trunc_ln10 == 58 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2127 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_235_addr" [src/k3mm.c:43]   --->   Operation 2127 'store' 'store_ln43' <Predicate = (trunc_ln10 == 58 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2128 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1009" [src/k3mm.c:43]   --->   Operation 2128 'br' 'br_ln43' <Predicate = (trunc_ln10 == 58 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2129 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_230_addr" [src/k3mm.c:43]   --->   Operation 2129 'store' 'store_ln43' <Predicate = (trunc_ln10 == 57 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2130 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1003" [src/k3mm.c:43]   --->   Operation 2130 'br' 'br_ln43' <Predicate = (trunc_ln10 == 57 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2131 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_229_addr" [src/k3mm.c:43]   --->   Operation 2131 'store' 'store_ln43' <Predicate = (trunc_ln10 == 57 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2132 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1003" [src/k3mm.c:43]   --->   Operation 2132 'br' 'br_ln43' <Predicate = (trunc_ln10 == 57 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2133 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_228_addr" [src/k3mm.c:43]   --->   Operation 2133 'store' 'store_ln43' <Predicate = (trunc_ln10 == 57 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2134 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1003" [src/k3mm.c:43]   --->   Operation 2134 'br' 'br_ln43' <Predicate = (trunc_ln10 == 57 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2135 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_231_addr" [src/k3mm.c:43]   --->   Operation 2135 'store' 'store_ln43' <Predicate = (trunc_ln10 == 57 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2136 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1003" [src/k3mm.c:43]   --->   Operation 2136 'br' 'br_ln43' <Predicate = (trunc_ln10 == 57 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2137 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_226_addr" [src/k3mm.c:43]   --->   Operation 2137 'store' 'store_ln43' <Predicate = (trunc_ln10 == 56 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2138 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit997" [src/k3mm.c:43]   --->   Operation 2138 'br' 'br_ln43' <Predicate = (trunc_ln10 == 56 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2139 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_225_addr" [src/k3mm.c:43]   --->   Operation 2139 'store' 'store_ln43' <Predicate = (trunc_ln10 == 56 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2140 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit997" [src/k3mm.c:43]   --->   Operation 2140 'br' 'br_ln43' <Predicate = (trunc_ln10 == 56 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2141 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_224_addr" [src/k3mm.c:43]   --->   Operation 2141 'store' 'store_ln43' <Predicate = (trunc_ln10 == 56 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2142 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit997" [src/k3mm.c:43]   --->   Operation 2142 'br' 'br_ln43' <Predicate = (trunc_ln10 == 56 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2143 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_227_addr" [src/k3mm.c:43]   --->   Operation 2143 'store' 'store_ln43' <Predicate = (trunc_ln10 == 56 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2144 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit997" [src/k3mm.c:43]   --->   Operation 2144 'br' 'br_ln43' <Predicate = (trunc_ln10 == 56 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2145 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_222_addr" [src/k3mm.c:43]   --->   Operation 2145 'store' 'store_ln43' <Predicate = (trunc_ln10 == 55 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2146 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit991" [src/k3mm.c:43]   --->   Operation 2146 'br' 'br_ln43' <Predicate = (trunc_ln10 == 55 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2147 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_221_addr" [src/k3mm.c:43]   --->   Operation 2147 'store' 'store_ln43' <Predicate = (trunc_ln10 == 55 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2148 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit991" [src/k3mm.c:43]   --->   Operation 2148 'br' 'br_ln43' <Predicate = (trunc_ln10 == 55 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2149 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_220_addr" [src/k3mm.c:43]   --->   Operation 2149 'store' 'store_ln43' <Predicate = (trunc_ln10 == 55 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2150 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit991" [src/k3mm.c:43]   --->   Operation 2150 'br' 'br_ln43' <Predicate = (trunc_ln10 == 55 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2151 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_223_addr" [src/k3mm.c:43]   --->   Operation 2151 'store' 'store_ln43' <Predicate = (trunc_ln10 == 55 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2152 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit991" [src/k3mm.c:43]   --->   Operation 2152 'br' 'br_ln43' <Predicate = (trunc_ln10 == 55 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2153 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_218_addr" [src/k3mm.c:43]   --->   Operation 2153 'store' 'store_ln43' <Predicate = (trunc_ln10 == 54 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2154 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit985" [src/k3mm.c:43]   --->   Operation 2154 'br' 'br_ln43' <Predicate = (trunc_ln10 == 54 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2155 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_217_addr" [src/k3mm.c:43]   --->   Operation 2155 'store' 'store_ln43' <Predicate = (trunc_ln10 == 54 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2156 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit985" [src/k3mm.c:43]   --->   Operation 2156 'br' 'br_ln43' <Predicate = (trunc_ln10 == 54 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2157 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_216_addr" [src/k3mm.c:43]   --->   Operation 2157 'store' 'store_ln43' <Predicate = (trunc_ln10 == 54 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2158 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit985" [src/k3mm.c:43]   --->   Operation 2158 'br' 'br_ln43' <Predicate = (trunc_ln10 == 54 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2159 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_219_addr" [src/k3mm.c:43]   --->   Operation 2159 'store' 'store_ln43' <Predicate = (trunc_ln10 == 54 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2160 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit985" [src/k3mm.c:43]   --->   Operation 2160 'br' 'br_ln43' <Predicate = (trunc_ln10 == 54 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2161 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_214_addr" [src/k3mm.c:43]   --->   Operation 2161 'store' 'store_ln43' <Predicate = (trunc_ln10 == 53 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2162 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit979" [src/k3mm.c:43]   --->   Operation 2162 'br' 'br_ln43' <Predicate = (trunc_ln10 == 53 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2163 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_213_addr" [src/k3mm.c:43]   --->   Operation 2163 'store' 'store_ln43' <Predicate = (trunc_ln10 == 53 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2164 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit979" [src/k3mm.c:43]   --->   Operation 2164 'br' 'br_ln43' <Predicate = (trunc_ln10 == 53 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2165 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_212_addr" [src/k3mm.c:43]   --->   Operation 2165 'store' 'store_ln43' <Predicate = (trunc_ln10 == 53 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2166 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit979" [src/k3mm.c:43]   --->   Operation 2166 'br' 'br_ln43' <Predicate = (trunc_ln10 == 53 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2167 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_215_addr" [src/k3mm.c:43]   --->   Operation 2167 'store' 'store_ln43' <Predicate = (trunc_ln10 == 53 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2168 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit979" [src/k3mm.c:43]   --->   Operation 2168 'br' 'br_ln43' <Predicate = (trunc_ln10 == 53 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2169 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_210_addr" [src/k3mm.c:43]   --->   Operation 2169 'store' 'store_ln43' <Predicate = (trunc_ln10 == 52 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2170 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit973" [src/k3mm.c:43]   --->   Operation 2170 'br' 'br_ln43' <Predicate = (trunc_ln10 == 52 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2171 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_209_addr" [src/k3mm.c:43]   --->   Operation 2171 'store' 'store_ln43' <Predicate = (trunc_ln10 == 52 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2172 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit973" [src/k3mm.c:43]   --->   Operation 2172 'br' 'br_ln43' <Predicate = (trunc_ln10 == 52 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2173 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_208_addr" [src/k3mm.c:43]   --->   Operation 2173 'store' 'store_ln43' <Predicate = (trunc_ln10 == 52 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2174 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit973" [src/k3mm.c:43]   --->   Operation 2174 'br' 'br_ln43' <Predicate = (trunc_ln10 == 52 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2175 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_211_addr" [src/k3mm.c:43]   --->   Operation 2175 'store' 'store_ln43' <Predicate = (trunc_ln10 == 52 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2176 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit973" [src/k3mm.c:43]   --->   Operation 2176 'br' 'br_ln43' <Predicate = (trunc_ln10 == 52 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2177 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_206_addr" [src/k3mm.c:43]   --->   Operation 2177 'store' 'store_ln43' <Predicate = (trunc_ln10 == 51 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2178 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit967" [src/k3mm.c:43]   --->   Operation 2178 'br' 'br_ln43' <Predicate = (trunc_ln10 == 51 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2179 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_205_addr" [src/k3mm.c:43]   --->   Operation 2179 'store' 'store_ln43' <Predicate = (trunc_ln10 == 51 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2180 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit967" [src/k3mm.c:43]   --->   Operation 2180 'br' 'br_ln43' <Predicate = (trunc_ln10 == 51 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2181 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_204_addr" [src/k3mm.c:43]   --->   Operation 2181 'store' 'store_ln43' <Predicate = (trunc_ln10 == 51 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2182 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit967" [src/k3mm.c:43]   --->   Operation 2182 'br' 'br_ln43' <Predicate = (trunc_ln10 == 51 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2183 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_207_addr" [src/k3mm.c:43]   --->   Operation 2183 'store' 'store_ln43' <Predicate = (trunc_ln10 == 51 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2184 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit967" [src/k3mm.c:43]   --->   Operation 2184 'br' 'br_ln43' <Predicate = (trunc_ln10 == 51 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2185 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_202_addr" [src/k3mm.c:43]   --->   Operation 2185 'store' 'store_ln43' <Predicate = (trunc_ln10 == 50 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2186 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit961" [src/k3mm.c:43]   --->   Operation 2186 'br' 'br_ln43' <Predicate = (trunc_ln10 == 50 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2187 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_201_addr" [src/k3mm.c:43]   --->   Operation 2187 'store' 'store_ln43' <Predicate = (trunc_ln10 == 50 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2188 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit961" [src/k3mm.c:43]   --->   Operation 2188 'br' 'br_ln43' <Predicate = (trunc_ln10 == 50 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2189 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_200_addr" [src/k3mm.c:43]   --->   Operation 2189 'store' 'store_ln43' <Predicate = (trunc_ln10 == 50 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2190 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit961" [src/k3mm.c:43]   --->   Operation 2190 'br' 'br_ln43' <Predicate = (trunc_ln10 == 50 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2191 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_203_addr" [src/k3mm.c:43]   --->   Operation 2191 'store' 'store_ln43' <Predicate = (trunc_ln10 == 50 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2192 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit961" [src/k3mm.c:43]   --->   Operation 2192 'br' 'br_ln43' <Predicate = (trunc_ln10 == 50 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2193 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_198_addr" [src/k3mm.c:43]   --->   Operation 2193 'store' 'store_ln43' <Predicate = (trunc_ln10 == 49 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2194 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit955" [src/k3mm.c:43]   --->   Operation 2194 'br' 'br_ln43' <Predicate = (trunc_ln10 == 49 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2195 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_197_addr" [src/k3mm.c:43]   --->   Operation 2195 'store' 'store_ln43' <Predicate = (trunc_ln10 == 49 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2196 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit955" [src/k3mm.c:43]   --->   Operation 2196 'br' 'br_ln43' <Predicate = (trunc_ln10 == 49 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2197 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_196_addr" [src/k3mm.c:43]   --->   Operation 2197 'store' 'store_ln43' <Predicate = (trunc_ln10 == 49 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2198 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit955" [src/k3mm.c:43]   --->   Operation 2198 'br' 'br_ln43' <Predicate = (trunc_ln10 == 49 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2199 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_199_addr" [src/k3mm.c:43]   --->   Operation 2199 'store' 'store_ln43' <Predicate = (trunc_ln10 == 49 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2200 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit955" [src/k3mm.c:43]   --->   Operation 2200 'br' 'br_ln43' <Predicate = (trunc_ln10 == 49 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2201 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_194_addr" [src/k3mm.c:43]   --->   Operation 2201 'store' 'store_ln43' <Predicate = (trunc_ln10 == 48 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2202 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit949" [src/k3mm.c:43]   --->   Operation 2202 'br' 'br_ln43' <Predicate = (trunc_ln10 == 48 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2203 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_193_addr" [src/k3mm.c:43]   --->   Operation 2203 'store' 'store_ln43' <Predicate = (trunc_ln10 == 48 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2204 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit949" [src/k3mm.c:43]   --->   Operation 2204 'br' 'br_ln43' <Predicate = (trunc_ln10 == 48 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2205 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_192_addr" [src/k3mm.c:43]   --->   Operation 2205 'store' 'store_ln43' <Predicate = (trunc_ln10 == 48 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2206 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit949" [src/k3mm.c:43]   --->   Operation 2206 'br' 'br_ln43' <Predicate = (trunc_ln10 == 48 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2207 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_195_addr" [src/k3mm.c:43]   --->   Operation 2207 'store' 'store_ln43' <Predicate = (trunc_ln10 == 48 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2208 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit949" [src/k3mm.c:43]   --->   Operation 2208 'br' 'br_ln43' <Predicate = (trunc_ln10 == 48 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2209 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_190_addr" [src/k3mm.c:43]   --->   Operation 2209 'store' 'store_ln43' <Predicate = (trunc_ln10 == 47 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2210 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit943" [src/k3mm.c:43]   --->   Operation 2210 'br' 'br_ln43' <Predicate = (trunc_ln10 == 47 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2211 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_189_addr" [src/k3mm.c:43]   --->   Operation 2211 'store' 'store_ln43' <Predicate = (trunc_ln10 == 47 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2212 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit943" [src/k3mm.c:43]   --->   Operation 2212 'br' 'br_ln43' <Predicate = (trunc_ln10 == 47 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2213 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_188_addr" [src/k3mm.c:43]   --->   Operation 2213 'store' 'store_ln43' <Predicate = (trunc_ln10 == 47 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2214 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit943" [src/k3mm.c:43]   --->   Operation 2214 'br' 'br_ln43' <Predicate = (trunc_ln10 == 47 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2215 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_191_addr" [src/k3mm.c:43]   --->   Operation 2215 'store' 'store_ln43' <Predicate = (trunc_ln10 == 47 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2216 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit943" [src/k3mm.c:43]   --->   Operation 2216 'br' 'br_ln43' <Predicate = (trunc_ln10 == 47 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2217 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_186_addr" [src/k3mm.c:43]   --->   Operation 2217 'store' 'store_ln43' <Predicate = (trunc_ln10 == 46 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2218 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit937" [src/k3mm.c:43]   --->   Operation 2218 'br' 'br_ln43' <Predicate = (trunc_ln10 == 46 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2219 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_185_addr" [src/k3mm.c:43]   --->   Operation 2219 'store' 'store_ln43' <Predicate = (trunc_ln10 == 46 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2220 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit937" [src/k3mm.c:43]   --->   Operation 2220 'br' 'br_ln43' <Predicate = (trunc_ln10 == 46 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2221 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_184_addr" [src/k3mm.c:43]   --->   Operation 2221 'store' 'store_ln43' <Predicate = (trunc_ln10 == 46 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2222 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit937" [src/k3mm.c:43]   --->   Operation 2222 'br' 'br_ln43' <Predicate = (trunc_ln10 == 46 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2223 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_187_addr" [src/k3mm.c:43]   --->   Operation 2223 'store' 'store_ln43' <Predicate = (trunc_ln10 == 46 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2224 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit937" [src/k3mm.c:43]   --->   Operation 2224 'br' 'br_ln43' <Predicate = (trunc_ln10 == 46 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2225 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_182_addr" [src/k3mm.c:43]   --->   Operation 2225 'store' 'store_ln43' <Predicate = (trunc_ln10 == 45 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2226 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit931" [src/k3mm.c:43]   --->   Operation 2226 'br' 'br_ln43' <Predicate = (trunc_ln10 == 45 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2227 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_181_addr" [src/k3mm.c:43]   --->   Operation 2227 'store' 'store_ln43' <Predicate = (trunc_ln10 == 45 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2228 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit931" [src/k3mm.c:43]   --->   Operation 2228 'br' 'br_ln43' <Predicate = (trunc_ln10 == 45 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2229 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_180_addr" [src/k3mm.c:43]   --->   Operation 2229 'store' 'store_ln43' <Predicate = (trunc_ln10 == 45 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2230 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit931" [src/k3mm.c:43]   --->   Operation 2230 'br' 'br_ln43' <Predicate = (trunc_ln10 == 45 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2231 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_183_addr" [src/k3mm.c:43]   --->   Operation 2231 'store' 'store_ln43' <Predicate = (trunc_ln10 == 45 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2232 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit931" [src/k3mm.c:43]   --->   Operation 2232 'br' 'br_ln43' <Predicate = (trunc_ln10 == 45 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2233 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_178_addr" [src/k3mm.c:43]   --->   Operation 2233 'store' 'store_ln43' <Predicate = (trunc_ln10 == 44 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2234 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit925" [src/k3mm.c:43]   --->   Operation 2234 'br' 'br_ln43' <Predicate = (trunc_ln10 == 44 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2235 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_177_addr" [src/k3mm.c:43]   --->   Operation 2235 'store' 'store_ln43' <Predicate = (trunc_ln10 == 44 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2236 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit925" [src/k3mm.c:43]   --->   Operation 2236 'br' 'br_ln43' <Predicate = (trunc_ln10 == 44 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2237 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_176_addr" [src/k3mm.c:43]   --->   Operation 2237 'store' 'store_ln43' <Predicate = (trunc_ln10 == 44 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2238 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit925" [src/k3mm.c:43]   --->   Operation 2238 'br' 'br_ln43' <Predicate = (trunc_ln10 == 44 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2239 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_179_addr" [src/k3mm.c:43]   --->   Operation 2239 'store' 'store_ln43' <Predicate = (trunc_ln10 == 44 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2240 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit925" [src/k3mm.c:43]   --->   Operation 2240 'br' 'br_ln43' <Predicate = (trunc_ln10 == 44 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2241 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_174_addr" [src/k3mm.c:43]   --->   Operation 2241 'store' 'store_ln43' <Predicate = (trunc_ln10 == 43 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2242 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit919" [src/k3mm.c:43]   --->   Operation 2242 'br' 'br_ln43' <Predicate = (trunc_ln10 == 43 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2243 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_173_addr" [src/k3mm.c:43]   --->   Operation 2243 'store' 'store_ln43' <Predicate = (trunc_ln10 == 43 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2244 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit919" [src/k3mm.c:43]   --->   Operation 2244 'br' 'br_ln43' <Predicate = (trunc_ln10 == 43 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2245 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_172_addr" [src/k3mm.c:43]   --->   Operation 2245 'store' 'store_ln43' <Predicate = (trunc_ln10 == 43 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2246 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit919" [src/k3mm.c:43]   --->   Operation 2246 'br' 'br_ln43' <Predicate = (trunc_ln10 == 43 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2247 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_175_addr" [src/k3mm.c:43]   --->   Operation 2247 'store' 'store_ln43' <Predicate = (trunc_ln10 == 43 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2248 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit919" [src/k3mm.c:43]   --->   Operation 2248 'br' 'br_ln43' <Predicate = (trunc_ln10 == 43 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2249 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_170_addr" [src/k3mm.c:43]   --->   Operation 2249 'store' 'store_ln43' <Predicate = (trunc_ln10 == 42 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2250 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit913" [src/k3mm.c:43]   --->   Operation 2250 'br' 'br_ln43' <Predicate = (trunc_ln10 == 42 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2251 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_169_addr" [src/k3mm.c:43]   --->   Operation 2251 'store' 'store_ln43' <Predicate = (trunc_ln10 == 42 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2252 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit913" [src/k3mm.c:43]   --->   Operation 2252 'br' 'br_ln43' <Predicate = (trunc_ln10 == 42 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2253 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_168_addr" [src/k3mm.c:43]   --->   Operation 2253 'store' 'store_ln43' <Predicate = (trunc_ln10 == 42 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2254 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit913" [src/k3mm.c:43]   --->   Operation 2254 'br' 'br_ln43' <Predicate = (trunc_ln10 == 42 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2255 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_171_addr" [src/k3mm.c:43]   --->   Operation 2255 'store' 'store_ln43' <Predicate = (trunc_ln10 == 42 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2256 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit913" [src/k3mm.c:43]   --->   Operation 2256 'br' 'br_ln43' <Predicate = (trunc_ln10 == 42 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2257 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_166_addr" [src/k3mm.c:43]   --->   Operation 2257 'store' 'store_ln43' <Predicate = (trunc_ln10 == 41 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2258 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit907" [src/k3mm.c:43]   --->   Operation 2258 'br' 'br_ln43' <Predicate = (trunc_ln10 == 41 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2259 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_165_addr" [src/k3mm.c:43]   --->   Operation 2259 'store' 'store_ln43' <Predicate = (trunc_ln10 == 41 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2260 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit907" [src/k3mm.c:43]   --->   Operation 2260 'br' 'br_ln43' <Predicate = (trunc_ln10 == 41 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2261 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_164_addr" [src/k3mm.c:43]   --->   Operation 2261 'store' 'store_ln43' <Predicate = (trunc_ln10 == 41 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2262 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit907" [src/k3mm.c:43]   --->   Operation 2262 'br' 'br_ln43' <Predicate = (trunc_ln10 == 41 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2263 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_167_addr" [src/k3mm.c:43]   --->   Operation 2263 'store' 'store_ln43' <Predicate = (trunc_ln10 == 41 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2264 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit907" [src/k3mm.c:43]   --->   Operation 2264 'br' 'br_ln43' <Predicate = (trunc_ln10 == 41 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2265 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_162_addr" [src/k3mm.c:43]   --->   Operation 2265 'store' 'store_ln43' <Predicate = (trunc_ln10 == 40 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2266 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit901" [src/k3mm.c:43]   --->   Operation 2266 'br' 'br_ln43' <Predicate = (trunc_ln10 == 40 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2267 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_161_addr" [src/k3mm.c:43]   --->   Operation 2267 'store' 'store_ln43' <Predicate = (trunc_ln10 == 40 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2268 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit901" [src/k3mm.c:43]   --->   Operation 2268 'br' 'br_ln43' <Predicate = (trunc_ln10 == 40 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2269 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_160_addr" [src/k3mm.c:43]   --->   Operation 2269 'store' 'store_ln43' <Predicate = (trunc_ln10 == 40 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2270 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit901" [src/k3mm.c:43]   --->   Operation 2270 'br' 'br_ln43' <Predicate = (trunc_ln10 == 40 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2271 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_163_addr" [src/k3mm.c:43]   --->   Operation 2271 'store' 'store_ln43' <Predicate = (trunc_ln10 == 40 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2272 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit901" [src/k3mm.c:43]   --->   Operation 2272 'br' 'br_ln43' <Predicate = (trunc_ln10 == 40 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2273 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_158_addr" [src/k3mm.c:43]   --->   Operation 2273 'store' 'store_ln43' <Predicate = (trunc_ln10 == 39 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2274 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit895" [src/k3mm.c:43]   --->   Operation 2274 'br' 'br_ln43' <Predicate = (trunc_ln10 == 39 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2275 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_157_addr" [src/k3mm.c:43]   --->   Operation 2275 'store' 'store_ln43' <Predicate = (trunc_ln10 == 39 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2276 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit895" [src/k3mm.c:43]   --->   Operation 2276 'br' 'br_ln43' <Predicate = (trunc_ln10 == 39 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2277 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_156_addr" [src/k3mm.c:43]   --->   Operation 2277 'store' 'store_ln43' <Predicate = (trunc_ln10 == 39 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2278 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit895" [src/k3mm.c:43]   --->   Operation 2278 'br' 'br_ln43' <Predicate = (trunc_ln10 == 39 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2279 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_159_addr" [src/k3mm.c:43]   --->   Operation 2279 'store' 'store_ln43' <Predicate = (trunc_ln10 == 39 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2280 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit895" [src/k3mm.c:43]   --->   Operation 2280 'br' 'br_ln43' <Predicate = (trunc_ln10 == 39 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2281 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_154_addr" [src/k3mm.c:43]   --->   Operation 2281 'store' 'store_ln43' <Predicate = (trunc_ln10 == 38 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2282 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit889" [src/k3mm.c:43]   --->   Operation 2282 'br' 'br_ln43' <Predicate = (trunc_ln10 == 38 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2283 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_153_addr" [src/k3mm.c:43]   --->   Operation 2283 'store' 'store_ln43' <Predicate = (trunc_ln10 == 38 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2284 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit889" [src/k3mm.c:43]   --->   Operation 2284 'br' 'br_ln43' <Predicate = (trunc_ln10 == 38 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2285 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_152_addr" [src/k3mm.c:43]   --->   Operation 2285 'store' 'store_ln43' <Predicate = (trunc_ln10 == 38 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2286 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit889" [src/k3mm.c:43]   --->   Operation 2286 'br' 'br_ln43' <Predicate = (trunc_ln10 == 38 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2287 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_155_addr" [src/k3mm.c:43]   --->   Operation 2287 'store' 'store_ln43' <Predicate = (trunc_ln10 == 38 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2288 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit889" [src/k3mm.c:43]   --->   Operation 2288 'br' 'br_ln43' <Predicate = (trunc_ln10 == 38 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2289 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_150_addr" [src/k3mm.c:43]   --->   Operation 2289 'store' 'store_ln43' <Predicate = (trunc_ln10 == 37 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2290 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit883" [src/k3mm.c:43]   --->   Operation 2290 'br' 'br_ln43' <Predicate = (trunc_ln10 == 37 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2291 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_149_addr" [src/k3mm.c:43]   --->   Operation 2291 'store' 'store_ln43' <Predicate = (trunc_ln10 == 37 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2292 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit883" [src/k3mm.c:43]   --->   Operation 2292 'br' 'br_ln43' <Predicate = (trunc_ln10 == 37 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2293 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_148_addr" [src/k3mm.c:43]   --->   Operation 2293 'store' 'store_ln43' <Predicate = (trunc_ln10 == 37 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2294 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit883" [src/k3mm.c:43]   --->   Operation 2294 'br' 'br_ln43' <Predicate = (trunc_ln10 == 37 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2295 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_151_addr" [src/k3mm.c:43]   --->   Operation 2295 'store' 'store_ln43' <Predicate = (trunc_ln10 == 37 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2296 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit883" [src/k3mm.c:43]   --->   Operation 2296 'br' 'br_ln43' <Predicate = (trunc_ln10 == 37 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2297 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_146_addr" [src/k3mm.c:43]   --->   Operation 2297 'store' 'store_ln43' <Predicate = (trunc_ln10 == 36 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2298 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit877" [src/k3mm.c:43]   --->   Operation 2298 'br' 'br_ln43' <Predicate = (trunc_ln10 == 36 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2299 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_145_addr" [src/k3mm.c:43]   --->   Operation 2299 'store' 'store_ln43' <Predicate = (trunc_ln10 == 36 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2300 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit877" [src/k3mm.c:43]   --->   Operation 2300 'br' 'br_ln43' <Predicate = (trunc_ln10 == 36 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2301 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_144_addr" [src/k3mm.c:43]   --->   Operation 2301 'store' 'store_ln43' <Predicate = (trunc_ln10 == 36 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2302 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit877" [src/k3mm.c:43]   --->   Operation 2302 'br' 'br_ln43' <Predicate = (trunc_ln10 == 36 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2303 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_147_addr" [src/k3mm.c:43]   --->   Operation 2303 'store' 'store_ln43' <Predicate = (trunc_ln10 == 36 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2304 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit877" [src/k3mm.c:43]   --->   Operation 2304 'br' 'br_ln43' <Predicate = (trunc_ln10 == 36 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2305 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_142_addr" [src/k3mm.c:43]   --->   Operation 2305 'store' 'store_ln43' <Predicate = (trunc_ln10 == 35 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2306 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit871" [src/k3mm.c:43]   --->   Operation 2306 'br' 'br_ln43' <Predicate = (trunc_ln10 == 35 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2307 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_141_addr" [src/k3mm.c:43]   --->   Operation 2307 'store' 'store_ln43' <Predicate = (trunc_ln10 == 35 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2308 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit871" [src/k3mm.c:43]   --->   Operation 2308 'br' 'br_ln43' <Predicate = (trunc_ln10 == 35 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2309 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_140_addr" [src/k3mm.c:43]   --->   Operation 2309 'store' 'store_ln43' <Predicate = (trunc_ln10 == 35 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2310 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit871" [src/k3mm.c:43]   --->   Operation 2310 'br' 'br_ln43' <Predicate = (trunc_ln10 == 35 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2311 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_143_addr" [src/k3mm.c:43]   --->   Operation 2311 'store' 'store_ln43' <Predicate = (trunc_ln10 == 35 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2312 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit871" [src/k3mm.c:43]   --->   Operation 2312 'br' 'br_ln43' <Predicate = (trunc_ln10 == 35 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2313 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_138_addr" [src/k3mm.c:43]   --->   Operation 2313 'store' 'store_ln43' <Predicate = (trunc_ln10 == 34 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2314 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit865" [src/k3mm.c:43]   --->   Operation 2314 'br' 'br_ln43' <Predicate = (trunc_ln10 == 34 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2315 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_137_addr" [src/k3mm.c:43]   --->   Operation 2315 'store' 'store_ln43' <Predicate = (trunc_ln10 == 34 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2316 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit865" [src/k3mm.c:43]   --->   Operation 2316 'br' 'br_ln43' <Predicate = (trunc_ln10 == 34 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2317 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_136_addr" [src/k3mm.c:43]   --->   Operation 2317 'store' 'store_ln43' <Predicate = (trunc_ln10 == 34 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2318 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit865" [src/k3mm.c:43]   --->   Operation 2318 'br' 'br_ln43' <Predicate = (trunc_ln10 == 34 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2319 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_139_addr" [src/k3mm.c:43]   --->   Operation 2319 'store' 'store_ln43' <Predicate = (trunc_ln10 == 34 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2320 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit865" [src/k3mm.c:43]   --->   Operation 2320 'br' 'br_ln43' <Predicate = (trunc_ln10 == 34 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2321 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_134_addr" [src/k3mm.c:43]   --->   Operation 2321 'store' 'store_ln43' <Predicate = (trunc_ln10 == 33 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2322 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit859" [src/k3mm.c:43]   --->   Operation 2322 'br' 'br_ln43' <Predicate = (trunc_ln10 == 33 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2323 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_133_addr" [src/k3mm.c:43]   --->   Operation 2323 'store' 'store_ln43' <Predicate = (trunc_ln10 == 33 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2324 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit859" [src/k3mm.c:43]   --->   Operation 2324 'br' 'br_ln43' <Predicate = (trunc_ln10 == 33 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2325 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_132_addr" [src/k3mm.c:43]   --->   Operation 2325 'store' 'store_ln43' <Predicate = (trunc_ln10 == 33 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2326 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit859" [src/k3mm.c:43]   --->   Operation 2326 'br' 'br_ln43' <Predicate = (trunc_ln10 == 33 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2327 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_135_addr" [src/k3mm.c:43]   --->   Operation 2327 'store' 'store_ln43' <Predicate = (trunc_ln10 == 33 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2328 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit859" [src/k3mm.c:43]   --->   Operation 2328 'br' 'br_ln43' <Predicate = (trunc_ln10 == 33 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2329 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_130_addr" [src/k3mm.c:43]   --->   Operation 2329 'store' 'store_ln43' <Predicate = (trunc_ln10 == 32 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2330 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit853" [src/k3mm.c:43]   --->   Operation 2330 'br' 'br_ln43' <Predicate = (trunc_ln10 == 32 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2331 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_129_addr" [src/k3mm.c:43]   --->   Operation 2331 'store' 'store_ln43' <Predicate = (trunc_ln10 == 32 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2332 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit853" [src/k3mm.c:43]   --->   Operation 2332 'br' 'br_ln43' <Predicate = (trunc_ln10 == 32 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2333 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_128_addr" [src/k3mm.c:43]   --->   Operation 2333 'store' 'store_ln43' <Predicate = (trunc_ln10 == 32 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2334 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit853" [src/k3mm.c:43]   --->   Operation 2334 'br' 'br_ln43' <Predicate = (trunc_ln10 == 32 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2335 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_131_addr" [src/k3mm.c:43]   --->   Operation 2335 'store' 'store_ln43' <Predicate = (trunc_ln10 == 32 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2336 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit853" [src/k3mm.c:43]   --->   Operation 2336 'br' 'br_ln43' <Predicate = (trunc_ln10 == 32 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2337 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_126_addr" [src/k3mm.c:43]   --->   Operation 2337 'store' 'store_ln43' <Predicate = (trunc_ln10 == 31 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2338 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit847" [src/k3mm.c:43]   --->   Operation 2338 'br' 'br_ln43' <Predicate = (trunc_ln10 == 31 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2339 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_125_addr" [src/k3mm.c:43]   --->   Operation 2339 'store' 'store_ln43' <Predicate = (trunc_ln10 == 31 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2340 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit847" [src/k3mm.c:43]   --->   Operation 2340 'br' 'br_ln43' <Predicate = (trunc_ln10 == 31 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2341 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_124_addr" [src/k3mm.c:43]   --->   Operation 2341 'store' 'store_ln43' <Predicate = (trunc_ln10 == 31 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2342 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit847" [src/k3mm.c:43]   --->   Operation 2342 'br' 'br_ln43' <Predicate = (trunc_ln10 == 31 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2343 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_127_addr" [src/k3mm.c:43]   --->   Operation 2343 'store' 'store_ln43' <Predicate = (trunc_ln10 == 31 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2344 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit847" [src/k3mm.c:43]   --->   Operation 2344 'br' 'br_ln43' <Predicate = (trunc_ln10 == 31 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2345 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_122_addr" [src/k3mm.c:43]   --->   Operation 2345 'store' 'store_ln43' <Predicate = (trunc_ln10 == 30 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2346 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit841" [src/k3mm.c:43]   --->   Operation 2346 'br' 'br_ln43' <Predicate = (trunc_ln10 == 30 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2347 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_121_addr" [src/k3mm.c:43]   --->   Operation 2347 'store' 'store_ln43' <Predicate = (trunc_ln10 == 30 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2348 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit841" [src/k3mm.c:43]   --->   Operation 2348 'br' 'br_ln43' <Predicate = (trunc_ln10 == 30 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2349 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_120_addr" [src/k3mm.c:43]   --->   Operation 2349 'store' 'store_ln43' <Predicate = (trunc_ln10 == 30 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2350 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit841" [src/k3mm.c:43]   --->   Operation 2350 'br' 'br_ln43' <Predicate = (trunc_ln10 == 30 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2351 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_123_addr" [src/k3mm.c:43]   --->   Operation 2351 'store' 'store_ln43' <Predicate = (trunc_ln10 == 30 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2352 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit841" [src/k3mm.c:43]   --->   Operation 2352 'br' 'br_ln43' <Predicate = (trunc_ln10 == 30 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2353 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_118_addr" [src/k3mm.c:43]   --->   Operation 2353 'store' 'store_ln43' <Predicate = (trunc_ln10 == 29 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2354 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit835" [src/k3mm.c:43]   --->   Operation 2354 'br' 'br_ln43' <Predicate = (trunc_ln10 == 29 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2355 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_117_addr" [src/k3mm.c:43]   --->   Operation 2355 'store' 'store_ln43' <Predicate = (trunc_ln10 == 29 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2356 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit835" [src/k3mm.c:43]   --->   Operation 2356 'br' 'br_ln43' <Predicate = (trunc_ln10 == 29 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2357 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_116_addr" [src/k3mm.c:43]   --->   Operation 2357 'store' 'store_ln43' <Predicate = (trunc_ln10 == 29 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2358 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit835" [src/k3mm.c:43]   --->   Operation 2358 'br' 'br_ln43' <Predicate = (trunc_ln10 == 29 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2359 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_119_addr" [src/k3mm.c:43]   --->   Operation 2359 'store' 'store_ln43' <Predicate = (trunc_ln10 == 29 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2360 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit835" [src/k3mm.c:43]   --->   Operation 2360 'br' 'br_ln43' <Predicate = (trunc_ln10 == 29 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2361 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_114_addr" [src/k3mm.c:43]   --->   Operation 2361 'store' 'store_ln43' <Predicate = (trunc_ln10 == 28 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2362 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit829" [src/k3mm.c:43]   --->   Operation 2362 'br' 'br_ln43' <Predicate = (trunc_ln10 == 28 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2363 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_113_addr" [src/k3mm.c:43]   --->   Operation 2363 'store' 'store_ln43' <Predicate = (trunc_ln10 == 28 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2364 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit829" [src/k3mm.c:43]   --->   Operation 2364 'br' 'br_ln43' <Predicate = (trunc_ln10 == 28 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2365 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_112_addr" [src/k3mm.c:43]   --->   Operation 2365 'store' 'store_ln43' <Predicate = (trunc_ln10 == 28 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2366 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit829" [src/k3mm.c:43]   --->   Operation 2366 'br' 'br_ln43' <Predicate = (trunc_ln10 == 28 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2367 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_115_addr" [src/k3mm.c:43]   --->   Operation 2367 'store' 'store_ln43' <Predicate = (trunc_ln10 == 28 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2368 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit829" [src/k3mm.c:43]   --->   Operation 2368 'br' 'br_ln43' <Predicate = (trunc_ln10 == 28 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2369 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_110_addr" [src/k3mm.c:43]   --->   Operation 2369 'store' 'store_ln43' <Predicate = (trunc_ln10 == 27 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2370 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit823" [src/k3mm.c:43]   --->   Operation 2370 'br' 'br_ln43' <Predicate = (trunc_ln10 == 27 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2371 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_109_addr" [src/k3mm.c:43]   --->   Operation 2371 'store' 'store_ln43' <Predicate = (trunc_ln10 == 27 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2372 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit823" [src/k3mm.c:43]   --->   Operation 2372 'br' 'br_ln43' <Predicate = (trunc_ln10 == 27 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2373 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_108_addr" [src/k3mm.c:43]   --->   Operation 2373 'store' 'store_ln43' <Predicate = (trunc_ln10 == 27 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2374 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit823" [src/k3mm.c:43]   --->   Operation 2374 'br' 'br_ln43' <Predicate = (trunc_ln10 == 27 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2375 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_111_addr" [src/k3mm.c:43]   --->   Operation 2375 'store' 'store_ln43' <Predicate = (trunc_ln10 == 27 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2376 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit823" [src/k3mm.c:43]   --->   Operation 2376 'br' 'br_ln43' <Predicate = (trunc_ln10 == 27 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2377 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_106_addr" [src/k3mm.c:43]   --->   Operation 2377 'store' 'store_ln43' <Predicate = (trunc_ln10 == 26 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2378 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit817" [src/k3mm.c:43]   --->   Operation 2378 'br' 'br_ln43' <Predicate = (trunc_ln10 == 26 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2379 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_105_addr" [src/k3mm.c:43]   --->   Operation 2379 'store' 'store_ln43' <Predicate = (trunc_ln10 == 26 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2380 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit817" [src/k3mm.c:43]   --->   Operation 2380 'br' 'br_ln43' <Predicate = (trunc_ln10 == 26 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2381 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_104_addr" [src/k3mm.c:43]   --->   Operation 2381 'store' 'store_ln43' <Predicate = (trunc_ln10 == 26 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2382 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit817" [src/k3mm.c:43]   --->   Operation 2382 'br' 'br_ln43' <Predicate = (trunc_ln10 == 26 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2383 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_107_addr" [src/k3mm.c:43]   --->   Operation 2383 'store' 'store_ln43' <Predicate = (trunc_ln10 == 26 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2384 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit817" [src/k3mm.c:43]   --->   Operation 2384 'br' 'br_ln43' <Predicate = (trunc_ln10 == 26 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2385 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_102_addr" [src/k3mm.c:43]   --->   Operation 2385 'store' 'store_ln43' <Predicate = (trunc_ln10 == 25 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2386 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit811" [src/k3mm.c:43]   --->   Operation 2386 'br' 'br_ln43' <Predicate = (trunc_ln10 == 25 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2387 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_101_addr" [src/k3mm.c:43]   --->   Operation 2387 'store' 'store_ln43' <Predicate = (trunc_ln10 == 25 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2388 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit811" [src/k3mm.c:43]   --->   Operation 2388 'br' 'br_ln43' <Predicate = (trunc_ln10 == 25 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2389 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_100_addr" [src/k3mm.c:43]   --->   Operation 2389 'store' 'store_ln43' <Predicate = (trunc_ln10 == 25 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2390 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit811" [src/k3mm.c:43]   --->   Operation 2390 'br' 'br_ln43' <Predicate = (trunc_ln10 == 25 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2391 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_103_addr" [src/k3mm.c:43]   --->   Operation 2391 'store' 'store_ln43' <Predicate = (trunc_ln10 == 25 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2392 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit811" [src/k3mm.c:43]   --->   Operation 2392 'br' 'br_ln43' <Predicate = (trunc_ln10 == 25 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2393 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_98_addr" [src/k3mm.c:43]   --->   Operation 2393 'store' 'store_ln43' <Predicate = (trunc_ln10 == 24 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2394 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit805" [src/k3mm.c:43]   --->   Operation 2394 'br' 'br_ln43' <Predicate = (trunc_ln10 == 24 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2395 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_97_addr" [src/k3mm.c:43]   --->   Operation 2395 'store' 'store_ln43' <Predicate = (trunc_ln10 == 24 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2396 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit805" [src/k3mm.c:43]   --->   Operation 2396 'br' 'br_ln43' <Predicate = (trunc_ln10 == 24 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2397 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_96_addr" [src/k3mm.c:43]   --->   Operation 2397 'store' 'store_ln43' <Predicate = (trunc_ln10 == 24 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2398 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit805" [src/k3mm.c:43]   --->   Operation 2398 'br' 'br_ln43' <Predicate = (trunc_ln10 == 24 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2399 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_99_addr" [src/k3mm.c:43]   --->   Operation 2399 'store' 'store_ln43' <Predicate = (trunc_ln10 == 24 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2400 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit805" [src/k3mm.c:43]   --->   Operation 2400 'br' 'br_ln43' <Predicate = (trunc_ln10 == 24 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2401 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_94_addr" [src/k3mm.c:43]   --->   Operation 2401 'store' 'store_ln43' <Predicate = (trunc_ln10 == 23 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2402 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit799" [src/k3mm.c:43]   --->   Operation 2402 'br' 'br_ln43' <Predicate = (trunc_ln10 == 23 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2403 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_93_addr" [src/k3mm.c:43]   --->   Operation 2403 'store' 'store_ln43' <Predicate = (trunc_ln10 == 23 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2404 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit799" [src/k3mm.c:43]   --->   Operation 2404 'br' 'br_ln43' <Predicate = (trunc_ln10 == 23 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2405 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_92_addr" [src/k3mm.c:43]   --->   Operation 2405 'store' 'store_ln43' <Predicate = (trunc_ln10 == 23 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2406 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit799" [src/k3mm.c:43]   --->   Operation 2406 'br' 'br_ln43' <Predicate = (trunc_ln10 == 23 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2407 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_95_addr" [src/k3mm.c:43]   --->   Operation 2407 'store' 'store_ln43' <Predicate = (trunc_ln10 == 23 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2408 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit799" [src/k3mm.c:43]   --->   Operation 2408 'br' 'br_ln43' <Predicate = (trunc_ln10 == 23 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2409 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_90_addr" [src/k3mm.c:43]   --->   Operation 2409 'store' 'store_ln43' <Predicate = (trunc_ln10 == 22 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2410 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit793" [src/k3mm.c:43]   --->   Operation 2410 'br' 'br_ln43' <Predicate = (trunc_ln10 == 22 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2411 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_89_addr" [src/k3mm.c:43]   --->   Operation 2411 'store' 'store_ln43' <Predicate = (trunc_ln10 == 22 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2412 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit793" [src/k3mm.c:43]   --->   Operation 2412 'br' 'br_ln43' <Predicate = (trunc_ln10 == 22 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2413 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_88_addr" [src/k3mm.c:43]   --->   Operation 2413 'store' 'store_ln43' <Predicate = (trunc_ln10 == 22 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2414 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit793" [src/k3mm.c:43]   --->   Operation 2414 'br' 'br_ln43' <Predicate = (trunc_ln10 == 22 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2415 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_91_addr" [src/k3mm.c:43]   --->   Operation 2415 'store' 'store_ln43' <Predicate = (trunc_ln10 == 22 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2416 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit793" [src/k3mm.c:43]   --->   Operation 2416 'br' 'br_ln43' <Predicate = (trunc_ln10 == 22 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2417 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_86_addr" [src/k3mm.c:43]   --->   Operation 2417 'store' 'store_ln43' <Predicate = (trunc_ln10 == 21 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2418 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit787" [src/k3mm.c:43]   --->   Operation 2418 'br' 'br_ln43' <Predicate = (trunc_ln10 == 21 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2419 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_85_addr" [src/k3mm.c:43]   --->   Operation 2419 'store' 'store_ln43' <Predicate = (trunc_ln10 == 21 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2420 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit787" [src/k3mm.c:43]   --->   Operation 2420 'br' 'br_ln43' <Predicate = (trunc_ln10 == 21 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2421 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_84_addr" [src/k3mm.c:43]   --->   Operation 2421 'store' 'store_ln43' <Predicate = (trunc_ln10 == 21 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2422 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit787" [src/k3mm.c:43]   --->   Operation 2422 'br' 'br_ln43' <Predicate = (trunc_ln10 == 21 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2423 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_87_addr" [src/k3mm.c:43]   --->   Operation 2423 'store' 'store_ln43' <Predicate = (trunc_ln10 == 21 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2424 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit787" [src/k3mm.c:43]   --->   Operation 2424 'br' 'br_ln43' <Predicate = (trunc_ln10 == 21 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2425 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_82_addr" [src/k3mm.c:43]   --->   Operation 2425 'store' 'store_ln43' <Predicate = (trunc_ln10 == 20 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2426 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit781" [src/k3mm.c:43]   --->   Operation 2426 'br' 'br_ln43' <Predicate = (trunc_ln10 == 20 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2427 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_81_addr" [src/k3mm.c:43]   --->   Operation 2427 'store' 'store_ln43' <Predicate = (trunc_ln10 == 20 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2428 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit781" [src/k3mm.c:43]   --->   Operation 2428 'br' 'br_ln43' <Predicate = (trunc_ln10 == 20 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2429 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_80_addr" [src/k3mm.c:43]   --->   Operation 2429 'store' 'store_ln43' <Predicate = (trunc_ln10 == 20 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2430 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit781" [src/k3mm.c:43]   --->   Operation 2430 'br' 'br_ln43' <Predicate = (trunc_ln10 == 20 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2431 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_83_addr" [src/k3mm.c:43]   --->   Operation 2431 'store' 'store_ln43' <Predicate = (trunc_ln10 == 20 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2432 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit781" [src/k3mm.c:43]   --->   Operation 2432 'br' 'br_ln43' <Predicate = (trunc_ln10 == 20 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2433 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_78_addr" [src/k3mm.c:43]   --->   Operation 2433 'store' 'store_ln43' <Predicate = (trunc_ln10 == 19 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2434 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit775" [src/k3mm.c:43]   --->   Operation 2434 'br' 'br_ln43' <Predicate = (trunc_ln10 == 19 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2435 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_77_addr" [src/k3mm.c:43]   --->   Operation 2435 'store' 'store_ln43' <Predicate = (trunc_ln10 == 19 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2436 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit775" [src/k3mm.c:43]   --->   Operation 2436 'br' 'br_ln43' <Predicate = (trunc_ln10 == 19 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2437 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_76_addr" [src/k3mm.c:43]   --->   Operation 2437 'store' 'store_ln43' <Predicate = (trunc_ln10 == 19 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2438 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit775" [src/k3mm.c:43]   --->   Operation 2438 'br' 'br_ln43' <Predicate = (trunc_ln10 == 19 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2439 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_79_addr" [src/k3mm.c:43]   --->   Operation 2439 'store' 'store_ln43' <Predicate = (trunc_ln10 == 19 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2440 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit775" [src/k3mm.c:43]   --->   Operation 2440 'br' 'br_ln43' <Predicate = (trunc_ln10 == 19 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2441 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_74_addr" [src/k3mm.c:43]   --->   Operation 2441 'store' 'store_ln43' <Predicate = (trunc_ln10 == 18 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2442 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit769" [src/k3mm.c:43]   --->   Operation 2442 'br' 'br_ln43' <Predicate = (trunc_ln10 == 18 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2443 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_73_addr" [src/k3mm.c:43]   --->   Operation 2443 'store' 'store_ln43' <Predicate = (trunc_ln10 == 18 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2444 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit769" [src/k3mm.c:43]   --->   Operation 2444 'br' 'br_ln43' <Predicate = (trunc_ln10 == 18 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2445 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_72_addr" [src/k3mm.c:43]   --->   Operation 2445 'store' 'store_ln43' <Predicate = (trunc_ln10 == 18 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2446 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit769" [src/k3mm.c:43]   --->   Operation 2446 'br' 'br_ln43' <Predicate = (trunc_ln10 == 18 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2447 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_75_addr" [src/k3mm.c:43]   --->   Operation 2447 'store' 'store_ln43' <Predicate = (trunc_ln10 == 18 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2448 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit769" [src/k3mm.c:43]   --->   Operation 2448 'br' 'br_ln43' <Predicate = (trunc_ln10 == 18 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2449 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_70_addr" [src/k3mm.c:43]   --->   Operation 2449 'store' 'store_ln43' <Predicate = (trunc_ln10 == 17 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2450 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit763" [src/k3mm.c:43]   --->   Operation 2450 'br' 'br_ln43' <Predicate = (trunc_ln10 == 17 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2451 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_69_addr" [src/k3mm.c:43]   --->   Operation 2451 'store' 'store_ln43' <Predicate = (trunc_ln10 == 17 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2452 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit763" [src/k3mm.c:43]   --->   Operation 2452 'br' 'br_ln43' <Predicate = (trunc_ln10 == 17 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2453 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_68_addr" [src/k3mm.c:43]   --->   Operation 2453 'store' 'store_ln43' <Predicate = (trunc_ln10 == 17 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2454 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit763" [src/k3mm.c:43]   --->   Operation 2454 'br' 'br_ln43' <Predicate = (trunc_ln10 == 17 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2455 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_71_addr" [src/k3mm.c:43]   --->   Operation 2455 'store' 'store_ln43' <Predicate = (trunc_ln10 == 17 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2456 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit763" [src/k3mm.c:43]   --->   Operation 2456 'br' 'br_ln43' <Predicate = (trunc_ln10 == 17 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2457 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_66_addr" [src/k3mm.c:43]   --->   Operation 2457 'store' 'store_ln43' <Predicate = (trunc_ln10 == 16 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2458 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit757" [src/k3mm.c:43]   --->   Operation 2458 'br' 'br_ln43' <Predicate = (trunc_ln10 == 16 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2459 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_65_addr" [src/k3mm.c:43]   --->   Operation 2459 'store' 'store_ln43' <Predicate = (trunc_ln10 == 16 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2460 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit757" [src/k3mm.c:43]   --->   Operation 2460 'br' 'br_ln43' <Predicate = (trunc_ln10 == 16 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2461 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_64_addr" [src/k3mm.c:43]   --->   Operation 2461 'store' 'store_ln43' <Predicate = (trunc_ln10 == 16 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2462 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit757" [src/k3mm.c:43]   --->   Operation 2462 'br' 'br_ln43' <Predicate = (trunc_ln10 == 16 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2463 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_67_addr" [src/k3mm.c:43]   --->   Operation 2463 'store' 'store_ln43' <Predicate = (trunc_ln10 == 16 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2464 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit757" [src/k3mm.c:43]   --->   Operation 2464 'br' 'br_ln43' <Predicate = (trunc_ln10 == 16 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2465 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_62_addr" [src/k3mm.c:43]   --->   Operation 2465 'store' 'store_ln43' <Predicate = (trunc_ln10 == 15 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2466 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit751" [src/k3mm.c:43]   --->   Operation 2466 'br' 'br_ln43' <Predicate = (trunc_ln10 == 15 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2467 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_61_addr" [src/k3mm.c:43]   --->   Operation 2467 'store' 'store_ln43' <Predicate = (trunc_ln10 == 15 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2468 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit751" [src/k3mm.c:43]   --->   Operation 2468 'br' 'br_ln43' <Predicate = (trunc_ln10 == 15 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2469 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_60_addr" [src/k3mm.c:43]   --->   Operation 2469 'store' 'store_ln43' <Predicate = (trunc_ln10 == 15 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2470 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit751" [src/k3mm.c:43]   --->   Operation 2470 'br' 'br_ln43' <Predicate = (trunc_ln10 == 15 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2471 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_63_addr" [src/k3mm.c:43]   --->   Operation 2471 'store' 'store_ln43' <Predicate = (trunc_ln10 == 15 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2472 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit751" [src/k3mm.c:43]   --->   Operation 2472 'br' 'br_ln43' <Predicate = (trunc_ln10 == 15 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2473 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_58_addr" [src/k3mm.c:43]   --->   Operation 2473 'store' 'store_ln43' <Predicate = (trunc_ln10 == 14 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2474 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit745" [src/k3mm.c:43]   --->   Operation 2474 'br' 'br_ln43' <Predicate = (trunc_ln10 == 14 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2475 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_57_addr" [src/k3mm.c:43]   --->   Operation 2475 'store' 'store_ln43' <Predicate = (trunc_ln10 == 14 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2476 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit745" [src/k3mm.c:43]   --->   Operation 2476 'br' 'br_ln43' <Predicate = (trunc_ln10 == 14 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2477 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_56_addr" [src/k3mm.c:43]   --->   Operation 2477 'store' 'store_ln43' <Predicate = (trunc_ln10 == 14 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2478 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit745" [src/k3mm.c:43]   --->   Operation 2478 'br' 'br_ln43' <Predicate = (trunc_ln10 == 14 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2479 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_59_addr" [src/k3mm.c:43]   --->   Operation 2479 'store' 'store_ln43' <Predicate = (trunc_ln10 == 14 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2480 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit745" [src/k3mm.c:43]   --->   Operation 2480 'br' 'br_ln43' <Predicate = (trunc_ln10 == 14 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2481 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_54_addr" [src/k3mm.c:43]   --->   Operation 2481 'store' 'store_ln43' <Predicate = (trunc_ln10 == 13 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2482 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit739" [src/k3mm.c:43]   --->   Operation 2482 'br' 'br_ln43' <Predicate = (trunc_ln10 == 13 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2483 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_53_addr" [src/k3mm.c:43]   --->   Operation 2483 'store' 'store_ln43' <Predicate = (trunc_ln10 == 13 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2484 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit739" [src/k3mm.c:43]   --->   Operation 2484 'br' 'br_ln43' <Predicate = (trunc_ln10 == 13 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2485 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_52_addr" [src/k3mm.c:43]   --->   Operation 2485 'store' 'store_ln43' <Predicate = (trunc_ln10 == 13 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2486 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit739" [src/k3mm.c:43]   --->   Operation 2486 'br' 'br_ln43' <Predicate = (trunc_ln10 == 13 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2487 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_55_addr" [src/k3mm.c:43]   --->   Operation 2487 'store' 'store_ln43' <Predicate = (trunc_ln10 == 13 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2488 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit739" [src/k3mm.c:43]   --->   Operation 2488 'br' 'br_ln43' <Predicate = (trunc_ln10 == 13 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2489 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_50_addr" [src/k3mm.c:43]   --->   Operation 2489 'store' 'store_ln43' <Predicate = (trunc_ln10 == 12 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2490 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit733" [src/k3mm.c:43]   --->   Operation 2490 'br' 'br_ln43' <Predicate = (trunc_ln10 == 12 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2491 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_49_addr" [src/k3mm.c:43]   --->   Operation 2491 'store' 'store_ln43' <Predicate = (trunc_ln10 == 12 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2492 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit733" [src/k3mm.c:43]   --->   Operation 2492 'br' 'br_ln43' <Predicate = (trunc_ln10 == 12 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2493 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_48_addr" [src/k3mm.c:43]   --->   Operation 2493 'store' 'store_ln43' <Predicate = (trunc_ln10 == 12 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2494 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit733" [src/k3mm.c:43]   --->   Operation 2494 'br' 'br_ln43' <Predicate = (trunc_ln10 == 12 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2495 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_51_addr" [src/k3mm.c:43]   --->   Operation 2495 'store' 'store_ln43' <Predicate = (trunc_ln10 == 12 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2496 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit733" [src/k3mm.c:43]   --->   Operation 2496 'br' 'br_ln43' <Predicate = (trunc_ln10 == 12 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2497 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_46_addr" [src/k3mm.c:43]   --->   Operation 2497 'store' 'store_ln43' <Predicate = (trunc_ln10 == 11 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2498 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit727" [src/k3mm.c:43]   --->   Operation 2498 'br' 'br_ln43' <Predicate = (trunc_ln10 == 11 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2499 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_45_addr" [src/k3mm.c:43]   --->   Operation 2499 'store' 'store_ln43' <Predicate = (trunc_ln10 == 11 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2500 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit727" [src/k3mm.c:43]   --->   Operation 2500 'br' 'br_ln43' <Predicate = (trunc_ln10 == 11 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2501 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_44_addr" [src/k3mm.c:43]   --->   Operation 2501 'store' 'store_ln43' <Predicate = (trunc_ln10 == 11 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2502 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit727" [src/k3mm.c:43]   --->   Operation 2502 'br' 'br_ln43' <Predicate = (trunc_ln10 == 11 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2503 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_47_addr" [src/k3mm.c:43]   --->   Operation 2503 'store' 'store_ln43' <Predicate = (trunc_ln10 == 11 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2504 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit727" [src/k3mm.c:43]   --->   Operation 2504 'br' 'br_ln43' <Predicate = (trunc_ln10 == 11 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2505 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_42_addr" [src/k3mm.c:43]   --->   Operation 2505 'store' 'store_ln43' <Predicate = (trunc_ln10 == 10 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2506 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit721" [src/k3mm.c:43]   --->   Operation 2506 'br' 'br_ln43' <Predicate = (trunc_ln10 == 10 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2507 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_41_addr" [src/k3mm.c:43]   --->   Operation 2507 'store' 'store_ln43' <Predicate = (trunc_ln10 == 10 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2508 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit721" [src/k3mm.c:43]   --->   Operation 2508 'br' 'br_ln43' <Predicate = (trunc_ln10 == 10 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2509 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_40_addr" [src/k3mm.c:43]   --->   Operation 2509 'store' 'store_ln43' <Predicate = (trunc_ln10 == 10 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2510 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit721" [src/k3mm.c:43]   --->   Operation 2510 'br' 'br_ln43' <Predicate = (trunc_ln10 == 10 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2511 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_43_addr" [src/k3mm.c:43]   --->   Operation 2511 'store' 'store_ln43' <Predicate = (trunc_ln10 == 10 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2512 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit721" [src/k3mm.c:43]   --->   Operation 2512 'br' 'br_ln43' <Predicate = (trunc_ln10 == 10 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2513 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_38_addr" [src/k3mm.c:43]   --->   Operation 2513 'store' 'store_ln43' <Predicate = (trunc_ln10 == 9 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2514 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit715" [src/k3mm.c:43]   --->   Operation 2514 'br' 'br_ln43' <Predicate = (trunc_ln10 == 9 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2515 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_37_addr" [src/k3mm.c:43]   --->   Operation 2515 'store' 'store_ln43' <Predicate = (trunc_ln10 == 9 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2516 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit715" [src/k3mm.c:43]   --->   Operation 2516 'br' 'br_ln43' <Predicate = (trunc_ln10 == 9 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2517 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_36_addr" [src/k3mm.c:43]   --->   Operation 2517 'store' 'store_ln43' <Predicate = (trunc_ln10 == 9 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2518 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit715" [src/k3mm.c:43]   --->   Operation 2518 'br' 'br_ln43' <Predicate = (trunc_ln10 == 9 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2519 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_39_addr" [src/k3mm.c:43]   --->   Operation 2519 'store' 'store_ln43' <Predicate = (trunc_ln10 == 9 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2520 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit715" [src/k3mm.c:43]   --->   Operation 2520 'br' 'br_ln43' <Predicate = (trunc_ln10 == 9 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2521 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_34_addr" [src/k3mm.c:43]   --->   Operation 2521 'store' 'store_ln43' <Predicate = (trunc_ln10 == 8 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2522 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit709" [src/k3mm.c:43]   --->   Operation 2522 'br' 'br_ln43' <Predicate = (trunc_ln10 == 8 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2523 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_33_addr" [src/k3mm.c:43]   --->   Operation 2523 'store' 'store_ln43' <Predicate = (trunc_ln10 == 8 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2524 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit709" [src/k3mm.c:43]   --->   Operation 2524 'br' 'br_ln43' <Predicate = (trunc_ln10 == 8 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2525 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_32_addr" [src/k3mm.c:43]   --->   Operation 2525 'store' 'store_ln43' <Predicate = (trunc_ln10 == 8 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2526 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit709" [src/k3mm.c:43]   --->   Operation 2526 'br' 'br_ln43' <Predicate = (trunc_ln10 == 8 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2527 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_35_addr" [src/k3mm.c:43]   --->   Operation 2527 'store' 'store_ln43' <Predicate = (trunc_ln10 == 8 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2528 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit709" [src/k3mm.c:43]   --->   Operation 2528 'br' 'br_ln43' <Predicate = (trunc_ln10 == 8 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2529 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_30_addr" [src/k3mm.c:43]   --->   Operation 2529 'store' 'store_ln43' <Predicate = (trunc_ln10 == 7 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2530 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit703" [src/k3mm.c:43]   --->   Operation 2530 'br' 'br_ln43' <Predicate = (trunc_ln10 == 7 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2531 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_29_addr" [src/k3mm.c:43]   --->   Operation 2531 'store' 'store_ln43' <Predicate = (trunc_ln10 == 7 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2532 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit703" [src/k3mm.c:43]   --->   Operation 2532 'br' 'br_ln43' <Predicate = (trunc_ln10 == 7 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2533 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_28_addr" [src/k3mm.c:43]   --->   Operation 2533 'store' 'store_ln43' <Predicate = (trunc_ln10 == 7 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2534 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit703" [src/k3mm.c:43]   --->   Operation 2534 'br' 'br_ln43' <Predicate = (trunc_ln10 == 7 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2535 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_31_addr" [src/k3mm.c:43]   --->   Operation 2535 'store' 'store_ln43' <Predicate = (trunc_ln10 == 7 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2536 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit703" [src/k3mm.c:43]   --->   Operation 2536 'br' 'br_ln43' <Predicate = (trunc_ln10 == 7 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2537 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_26_addr" [src/k3mm.c:43]   --->   Operation 2537 'store' 'store_ln43' <Predicate = (trunc_ln10 == 6 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2538 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit697" [src/k3mm.c:43]   --->   Operation 2538 'br' 'br_ln43' <Predicate = (trunc_ln10 == 6 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2539 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_25_addr" [src/k3mm.c:43]   --->   Operation 2539 'store' 'store_ln43' <Predicate = (trunc_ln10 == 6 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2540 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit697" [src/k3mm.c:43]   --->   Operation 2540 'br' 'br_ln43' <Predicate = (trunc_ln10 == 6 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2541 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_24_addr" [src/k3mm.c:43]   --->   Operation 2541 'store' 'store_ln43' <Predicate = (trunc_ln10 == 6 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2542 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit697" [src/k3mm.c:43]   --->   Operation 2542 'br' 'br_ln43' <Predicate = (trunc_ln10 == 6 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2543 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_27_addr" [src/k3mm.c:43]   --->   Operation 2543 'store' 'store_ln43' <Predicate = (trunc_ln10 == 6 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2544 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit697" [src/k3mm.c:43]   --->   Operation 2544 'br' 'br_ln43' <Predicate = (trunc_ln10 == 6 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2545 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_22_addr" [src/k3mm.c:43]   --->   Operation 2545 'store' 'store_ln43' <Predicate = (trunc_ln10 == 5 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2546 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit691" [src/k3mm.c:43]   --->   Operation 2546 'br' 'br_ln43' <Predicate = (trunc_ln10 == 5 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2547 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_21_addr" [src/k3mm.c:43]   --->   Operation 2547 'store' 'store_ln43' <Predicate = (trunc_ln10 == 5 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2548 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit691" [src/k3mm.c:43]   --->   Operation 2548 'br' 'br_ln43' <Predicate = (trunc_ln10 == 5 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2549 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_20_addr" [src/k3mm.c:43]   --->   Operation 2549 'store' 'store_ln43' <Predicate = (trunc_ln10 == 5 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2550 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit691" [src/k3mm.c:43]   --->   Operation 2550 'br' 'br_ln43' <Predicate = (trunc_ln10 == 5 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2551 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_23_addr" [src/k3mm.c:43]   --->   Operation 2551 'store' 'store_ln43' <Predicate = (trunc_ln10 == 5 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2552 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit691" [src/k3mm.c:43]   --->   Operation 2552 'br' 'br_ln43' <Predicate = (trunc_ln10 == 5 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2553 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_18_addr" [src/k3mm.c:43]   --->   Operation 2553 'store' 'store_ln43' <Predicate = (trunc_ln10 == 4 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2554 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit685" [src/k3mm.c:43]   --->   Operation 2554 'br' 'br_ln43' <Predicate = (trunc_ln10 == 4 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2555 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_17_addr" [src/k3mm.c:43]   --->   Operation 2555 'store' 'store_ln43' <Predicate = (trunc_ln10 == 4 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2556 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit685" [src/k3mm.c:43]   --->   Operation 2556 'br' 'br_ln43' <Predicate = (trunc_ln10 == 4 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2557 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_16_addr" [src/k3mm.c:43]   --->   Operation 2557 'store' 'store_ln43' <Predicate = (trunc_ln10 == 4 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2558 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit685" [src/k3mm.c:43]   --->   Operation 2558 'br' 'br_ln43' <Predicate = (trunc_ln10 == 4 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2559 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_19_addr" [src/k3mm.c:43]   --->   Operation 2559 'store' 'store_ln43' <Predicate = (trunc_ln10 == 4 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2560 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit685" [src/k3mm.c:43]   --->   Operation 2560 'br' 'br_ln43' <Predicate = (trunc_ln10 == 4 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2561 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_14_addr" [src/k3mm.c:43]   --->   Operation 2561 'store' 'store_ln43' <Predicate = (trunc_ln10 == 3 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2562 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit679" [src/k3mm.c:43]   --->   Operation 2562 'br' 'br_ln43' <Predicate = (trunc_ln10 == 3 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2563 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_13_addr" [src/k3mm.c:43]   --->   Operation 2563 'store' 'store_ln43' <Predicate = (trunc_ln10 == 3 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2564 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit679" [src/k3mm.c:43]   --->   Operation 2564 'br' 'br_ln43' <Predicate = (trunc_ln10 == 3 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2565 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_12_addr" [src/k3mm.c:43]   --->   Operation 2565 'store' 'store_ln43' <Predicate = (trunc_ln10 == 3 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2566 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit679" [src/k3mm.c:43]   --->   Operation 2566 'br' 'br_ln43' <Predicate = (trunc_ln10 == 3 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2567 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_15_addr" [src/k3mm.c:43]   --->   Operation 2567 'store' 'store_ln43' <Predicate = (trunc_ln10 == 3 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2568 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit679" [src/k3mm.c:43]   --->   Operation 2568 'br' 'br_ln43' <Predicate = (trunc_ln10 == 3 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2569 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_10_addr" [src/k3mm.c:43]   --->   Operation 2569 'store' 'store_ln43' <Predicate = (trunc_ln10 == 2 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2570 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit673" [src/k3mm.c:43]   --->   Operation 2570 'br' 'br_ln43' <Predicate = (trunc_ln10 == 2 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2571 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_9_addr" [src/k3mm.c:43]   --->   Operation 2571 'store' 'store_ln43' <Predicate = (trunc_ln10 == 2 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2572 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit673" [src/k3mm.c:43]   --->   Operation 2572 'br' 'br_ln43' <Predicate = (trunc_ln10 == 2 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2573 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_8_addr" [src/k3mm.c:43]   --->   Operation 2573 'store' 'store_ln43' <Predicate = (trunc_ln10 == 2 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2574 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit673" [src/k3mm.c:43]   --->   Operation 2574 'br' 'br_ln43' <Predicate = (trunc_ln10 == 2 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2575 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_11_addr" [src/k3mm.c:43]   --->   Operation 2575 'store' 'store_ln43' <Predicate = (trunc_ln10 == 2 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2576 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit673" [src/k3mm.c:43]   --->   Operation 2576 'br' 'br_ln43' <Predicate = (trunc_ln10 == 2 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2577 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_6_addr" [src/k3mm.c:43]   --->   Operation 2577 'store' 'store_ln43' <Predicate = (trunc_ln10 == 1 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2578 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit667" [src/k3mm.c:43]   --->   Operation 2578 'br' 'br_ln43' <Predicate = (trunc_ln10 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2579 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_5_addr" [src/k3mm.c:43]   --->   Operation 2579 'store' 'store_ln43' <Predicate = (trunc_ln10 == 1 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2580 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit667" [src/k3mm.c:43]   --->   Operation 2580 'br' 'br_ln43' <Predicate = (trunc_ln10 == 1 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2581 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_4_addr" [src/k3mm.c:43]   --->   Operation 2581 'store' 'store_ln43' <Predicate = (trunc_ln10 == 1 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2582 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit667" [src/k3mm.c:43]   --->   Operation 2582 'br' 'br_ln43' <Predicate = (trunc_ln10 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2583 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_7_addr" [src/k3mm.c:43]   --->   Operation 2583 'store' 'store_ln43' <Predicate = (trunc_ln10 == 1 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2584 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit667" [src/k3mm.c:43]   --->   Operation 2584 'br' 'br_ln43' <Predicate = (trunc_ln10 == 1 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2585 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_2_addr" [src/k3mm.c:43]   --->   Operation 2585 'store' 'store_ln43' <Predicate = (trunc_ln10 == 0 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2586 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit661" [src/k3mm.c:43]   --->   Operation 2586 'br' 'br_ln43' <Predicate = (trunc_ln10 == 0 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2587 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_1_addr" [src/k3mm.c:43]   --->   Operation 2587 'store' 'store_ln43' <Predicate = (trunc_ln10 == 0 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2588 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit661" [src/k3mm.c:43]   --->   Operation 2588 'br' 'br_ln43' <Predicate = (trunc_ln10 == 0 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2589 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_addr" [src/k3mm.c:43]   --->   Operation 2589 'store' 'store_ln43' <Predicate = (trunc_ln10 == 0 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2590 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit661" [src/k3mm.c:43]   --->   Operation 2590 'br' 'br_ln43' <Predicate = (trunc_ln10 == 0 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2591 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_3_addr" [src/k3mm.c:43]   --->   Operation 2591 'store' 'store_ln43' <Predicate = (trunc_ln10 == 0 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2592 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit661" [src/k3mm.c:43]   --->   Operation 2592 'br' 'br_ln43' <Predicate = (trunc_ln10 == 0 & trunc_ln41 == 3)> <Delay = 0.00>
ST_261 : Operation 2593 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_254_addr" [src/k3mm.c:43]   --->   Operation 2593 'store' 'store_ln43' <Predicate = (trunc_ln10 == 63 & trunc_ln41 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2594 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1039" [src/k3mm.c:43]   --->   Operation 2594 'br' 'br_ln43' <Predicate = (trunc_ln10 == 63 & trunc_ln41 == 2)> <Delay = 0.00>
ST_261 : Operation 2595 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_253_addr" [src/k3mm.c:43]   --->   Operation 2595 'store' 'store_ln43' <Predicate = (trunc_ln10 == 63 & trunc_ln41 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2596 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1039" [src/k3mm.c:43]   --->   Operation 2596 'br' 'br_ln43' <Predicate = (trunc_ln10 == 63 & trunc_ln41 == 1)> <Delay = 0.00>
ST_261 : Operation 2597 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_252_addr" [src/k3mm.c:43]   --->   Operation 2597 'store' 'store_ln43' <Predicate = (trunc_ln10 == 63 & trunc_ln41 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2598 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1039" [src/k3mm.c:43]   --->   Operation 2598 'br' 'br_ln43' <Predicate = (trunc_ln10 == 63 & trunc_ln41 == 0)> <Delay = 0.00>
ST_261 : Operation 2599 [1/1] (0.67ns)   --->   "%store_ln43 = store i32 %add101_62, i4 %tmp2_255_addr" [src/k3mm.c:43]   --->   Operation 2599 'store' 'store_ln43' <Predicate = (trunc_ln10 == 63 & trunc_ln41 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_261 : Operation 2600 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx1008.exit1039" [src/k3mm.c:43]   --->   Operation 2600 'br' 'br_ln43' <Predicate = (trunc_ln10 == 63 & trunc_ln41 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.797ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln10', src/k3mm.c:10) of constant 0 on local variable 'i', src/k3mm.c:10 [389]  (0.427 ns)
	'load' operation 7 bit ('i_load', src/k3mm.c:40) on local variable 'i', src/k3mm.c:10 [399]  (0.000 ns)
	'add' operation 7 bit ('add_ln40', src/k3mm.c:40) [400]  (0.773 ns)
	'select' operation 7 bit ('select_ln40', src/k3mm.c:40) [405]  (0.360 ns)
	'getelementptr' operation 6 bit ('buff_C_addr', src/k3mm.c:43) [408]  (0.000 ns)
	'load' operation 32 bit ('buff_C_load', src/k3mm.c:43) on array 'buff_C' [472]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_C_load', src/k3mm.c:43) on array 'buff_C' [472]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/k3mm.c:43) [1183]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/k3mm.c:43) [1183]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/k3mm.c:43) [1183]  (7.016 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', src/k3mm.c:43) [1184]  (6.437 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_1', src/k3mm.c:43) [1186]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_1', src/k3mm.c:43) [1186]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_1', src/k3mm.c:43) [1186]  (7.016 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_1', src/k3mm.c:43) [1187]  (6.437 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_2', src/k3mm.c:43) [1189]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_2', src/k3mm.c:43) [1189]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_2', src/k3mm.c:43) [1189]  (7.016 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_2', src/k3mm.c:43) [1190]  (6.437 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_3', src/k3mm.c:43) [1192]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_3', src/k3mm.c:43) [1192]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_3', src/k3mm.c:43) [1192]  (7.016 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_3', src/k3mm.c:43) [1193]  (6.437 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_4', src/k3mm.c:43) [1195]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_4', src/k3mm.c:43) [1195]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_4', src/k3mm.c:43) [1195]  (7.016 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_4', src/k3mm.c:43) [1196]  (6.437 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_5', src/k3mm.c:43) [1198]  (7.016 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_5', src/k3mm.c:43) [1198]  (7.016 ns)

 <State 25>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_5', src/k3mm.c:43) [1198]  (7.016 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_5', src/k3mm.c:43) [1199]  (6.437 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_6', src/k3mm.c:43) [1201]  (7.016 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_6', src/k3mm.c:43) [1201]  (7.016 ns)

 <State 29>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_6', src/k3mm.c:43) [1201]  (7.016 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_6', src/k3mm.c:43) [1202]  (6.437 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_7', src/k3mm.c:43) [1204]  (7.016 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_7', src/k3mm.c:43) [1204]  (7.016 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_7', src/k3mm.c:43) [1204]  (7.016 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_7', src/k3mm.c:43) [1205]  (6.437 ns)

 <State 35>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_8', src/k3mm.c:43) [1207]  (7.016 ns)

 <State 36>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_8', src/k3mm.c:43) [1207]  (7.016 ns)

 <State 37>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_8', src/k3mm.c:43) [1207]  (7.016 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_8', src/k3mm.c:43) [1208]  (6.437 ns)

 <State 39>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_9', src/k3mm.c:43) [1210]  (7.016 ns)

 <State 40>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_9', src/k3mm.c:43) [1210]  (7.016 ns)

 <State 41>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_9', src/k3mm.c:43) [1210]  (7.016 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_9', src/k3mm.c:43) [1211]  (6.437 ns)

 <State 43>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_s', src/k3mm.c:43) [1213]  (7.016 ns)

 <State 44>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_s', src/k3mm.c:43) [1213]  (7.016 ns)

 <State 45>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_s', src/k3mm.c:43) [1213]  (7.016 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_s', src/k3mm.c:43) [1214]  (6.437 ns)

 <State 47>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_10', src/k3mm.c:43) [1216]  (7.016 ns)

 <State 48>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_10', src/k3mm.c:43) [1216]  (7.016 ns)

 <State 49>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_10', src/k3mm.c:43) [1216]  (7.016 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_10', src/k3mm.c:43) [1217]  (6.437 ns)

 <State 51>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_11', src/k3mm.c:43) [1219]  (7.016 ns)

 <State 52>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_11', src/k3mm.c:43) [1219]  (7.016 ns)

 <State 53>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_11', src/k3mm.c:43) [1219]  (7.016 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_11', src/k3mm.c:43) [1220]  (6.437 ns)

 <State 55>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_12', src/k3mm.c:43) [1222]  (7.016 ns)

 <State 56>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_12', src/k3mm.c:43) [1222]  (7.016 ns)

 <State 57>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_12', src/k3mm.c:43) [1222]  (7.016 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_12', src/k3mm.c:43) [1223]  (6.437 ns)

 <State 59>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_13', src/k3mm.c:43) [1225]  (7.016 ns)

 <State 60>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_13', src/k3mm.c:43) [1225]  (7.016 ns)

 <State 61>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_13', src/k3mm.c:43) [1225]  (7.016 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_13', src/k3mm.c:43) [1226]  (6.437 ns)

 <State 63>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_14', src/k3mm.c:43) [1228]  (7.016 ns)

 <State 64>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_14', src/k3mm.c:43) [1228]  (7.016 ns)

 <State 65>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_14', src/k3mm.c:43) [1228]  (7.016 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_14', src/k3mm.c:43) [1229]  (6.437 ns)

 <State 67>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_15', src/k3mm.c:43) [1231]  (7.016 ns)

 <State 68>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_15', src/k3mm.c:43) [1231]  (7.016 ns)

 <State 69>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_15', src/k3mm.c:43) [1231]  (7.016 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_15', src/k3mm.c:43) [1232]  (6.437 ns)

 <State 71>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_16', src/k3mm.c:43) [1234]  (7.016 ns)

 <State 72>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_16', src/k3mm.c:43) [1234]  (7.016 ns)

 <State 73>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_16', src/k3mm.c:43) [1234]  (7.016 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_16', src/k3mm.c:43) [1235]  (6.437 ns)

 <State 75>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_17', src/k3mm.c:43) [1237]  (7.016 ns)

 <State 76>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_17', src/k3mm.c:43) [1237]  (7.016 ns)

 <State 77>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_17', src/k3mm.c:43) [1237]  (7.016 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_17', src/k3mm.c:43) [1238]  (6.437 ns)

 <State 79>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_18', src/k3mm.c:43) [1240]  (7.016 ns)

 <State 80>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_18', src/k3mm.c:43) [1240]  (7.016 ns)

 <State 81>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_18', src/k3mm.c:43) [1240]  (7.016 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_18', src/k3mm.c:43) [1241]  (6.437 ns)

 <State 83>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_19', src/k3mm.c:43) [1243]  (7.016 ns)

 <State 84>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_19', src/k3mm.c:43) [1243]  (7.016 ns)

 <State 85>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_19', src/k3mm.c:43) [1243]  (7.016 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_19', src/k3mm.c:43) [1244]  (6.437 ns)

 <State 87>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_20', src/k3mm.c:43) [1246]  (7.016 ns)

 <State 88>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_20', src/k3mm.c:43) [1246]  (7.016 ns)

 <State 89>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_20', src/k3mm.c:43) [1246]  (7.016 ns)

 <State 90>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_20', src/k3mm.c:43) [1247]  (6.437 ns)

 <State 91>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_21', src/k3mm.c:43) [1249]  (7.016 ns)

 <State 92>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_21', src/k3mm.c:43) [1249]  (7.016 ns)

 <State 93>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_21', src/k3mm.c:43) [1249]  (7.016 ns)

 <State 94>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_21', src/k3mm.c:43) [1250]  (6.437 ns)

 <State 95>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_22', src/k3mm.c:43) [1252]  (7.016 ns)

 <State 96>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_22', src/k3mm.c:43) [1252]  (7.016 ns)

 <State 97>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_22', src/k3mm.c:43) [1252]  (7.016 ns)

 <State 98>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_22', src/k3mm.c:43) [1253]  (6.437 ns)

 <State 99>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_23', src/k3mm.c:43) [1255]  (7.016 ns)

 <State 100>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_23', src/k3mm.c:43) [1255]  (7.016 ns)

 <State 101>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_23', src/k3mm.c:43) [1255]  (7.016 ns)

 <State 102>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_23', src/k3mm.c:43) [1256]  (6.437 ns)

 <State 103>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_24', src/k3mm.c:43) [1258]  (7.016 ns)

 <State 104>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_24', src/k3mm.c:43) [1258]  (7.016 ns)

 <State 105>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_24', src/k3mm.c:43) [1258]  (7.016 ns)

 <State 106>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_24', src/k3mm.c:43) [1259]  (6.437 ns)

 <State 107>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_25', src/k3mm.c:43) [1261]  (7.016 ns)

 <State 108>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_25', src/k3mm.c:43) [1261]  (7.016 ns)

 <State 109>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_25', src/k3mm.c:43) [1261]  (7.016 ns)

 <State 110>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_25', src/k3mm.c:43) [1262]  (6.437 ns)

 <State 111>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_26', src/k3mm.c:43) [1264]  (7.016 ns)

 <State 112>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_26', src/k3mm.c:43) [1264]  (7.016 ns)

 <State 113>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_26', src/k3mm.c:43) [1264]  (7.016 ns)

 <State 114>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_26', src/k3mm.c:43) [1265]  (6.437 ns)

 <State 115>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_27', src/k3mm.c:43) [1267]  (7.016 ns)

 <State 116>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_27', src/k3mm.c:43) [1267]  (7.016 ns)

 <State 117>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_27', src/k3mm.c:43) [1267]  (7.016 ns)

 <State 118>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_27', src/k3mm.c:43) [1268]  (6.437 ns)

 <State 119>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_28', src/k3mm.c:43) [1270]  (7.016 ns)

 <State 120>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_28', src/k3mm.c:43) [1270]  (7.016 ns)

 <State 121>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_28', src/k3mm.c:43) [1270]  (7.016 ns)

 <State 122>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_28', src/k3mm.c:43) [1271]  (6.437 ns)

 <State 123>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_29', src/k3mm.c:43) [1273]  (7.016 ns)

 <State 124>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_29', src/k3mm.c:43) [1273]  (7.016 ns)

 <State 125>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_29', src/k3mm.c:43) [1273]  (7.016 ns)

 <State 126>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_29', src/k3mm.c:43) [1274]  (6.437 ns)

 <State 127>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_30', src/k3mm.c:43) [1276]  (7.016 ns)

 <State 128>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_30', src/k3mm.c:43) [1276]  (7.016 ns)

 <State 129>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_30', src/k3mm.c:43) [1276]  (7.016 ns)

 <State 130>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_30', src/k3mm.c:43) [1277]  (6.437 ns)

 <State 131>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_31', src/k3mm.c:43) [1279]  (7.016 ns)

 <State 132>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_31', src/k3mm.c:43) [1279]  (7.016 ns)

 <State 133>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_31', src/k3mm.c:43) [1279]  (7.016 ns)

 <State 134>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_31', src/k3mm.c:43) [1280]  (6.437 ns)

 <State 135>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_32', src/k3mm.c:43) [1282]  (7.016 ns)

 <State 136>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_32', src/k3mm.c:43) [1282]  (7.016 ns)

 <State 137>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_32', src/k3mm.c:43) [1282]  (7.016 ns)

 <State 138>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_32', src/k3mm.c:43) [1283]  (6.437 ns)

 <State 139>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_33', src/k3mm.c:43) [1285]  (7.016 ns)

 <State 140>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_33', src/k3mm.c:43) [1285]  (7.016 ns)

 <State 141>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_33', src/k3mm.c:43) [1285]  (7.016 ns)

 <State 142>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_33', src/k3mm.c:43) [1286]  (6.437 ns)

 <State 143>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_34', src/k3mm.c:43) [1288]  (7.016 ns)

 <State 144>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_34', src/k3mm.c:43) [1288]  (7.016 ns)

 <State 145>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_34', src/k3mm.c:43) [1288]  (7.016 ns)

 <State 146>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_34', src/k3mm.c:43) [1289]  (6.437 ns)

 <State 147>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_35', src/k3mm.c:43) [1291]  (7.016 ns)

 <State 148>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_35', src/k3mm.c:43) [1291]  (7.016 ns)

 <State 149>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_35', src/k3mm.c:43) [1291]  (7.016 ns)

 <State 150>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_35', src/k3mm.c:43) [1292]  (6.437 ns)

 <State 151>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_36', src/k3mm.c:43) [1294]  (7.016 ns)

 <State 152>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_36', src/k3mm.c:43) [1294]  (7.016 ns)

 <State 153>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_36', src/k3mm.c:43) [1294]  (7.016 ns)

 <State 154>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_36', src/k3mm.c:43) [1295]  (6.437 ns)

 <State 155>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_37', src/k3mm.c:43) [1297]  (7.016 ns)

 <State 156>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_37', src/k3mm.c:43) [1297]  (7.016 ns)

 <State 157>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_37', src/k3mm.c:43) [1297]  (7.016 ns)

 <State 158>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_37', src/k3mm.c:43) [1298]  (6.437 ns)

 <State 159>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_38', src/k3mm.c:43) [1300]  (7.016 ns)

 <State 160>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_38', src/k3mm.c:43) [1300]  (7.016 ns)

 <State 161>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_38', src/k3mm.c:43) [1300]  (7.016 ns)

 <State 162>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_38', src/k3mm.c:43) [1301]  (6.437 ns)

 <State 163>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_39', src/k3mm.c:43) [1303]  (7.016 ns)

 <State 164>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_39', src/k3mm.c:43) [1303]  (7.016 ns)

 <State 165>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_39', src/k3mm.c:43) [1303]  (7.016 ns)

 <State 166>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_39', src/k3mm.c:43) [1304]  (6.437 ns)

 <State 167>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_40', src/k3mm.c:43) [1306]  (7.016 ns)

 <State 168>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_40', src/k3mm.c:43) [1306]  (7.016 ns)

 <State 169>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_40', src/k3mm.c:43) [1306]  (7.016 ns)

 <State 170>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_40', src/k3mm.c:43) [1307]  (6.437 ns)

 <State 171>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_41', src/k3mm.c:43) [1309]  (7.016 ns)

 <State 172>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_41', src/k3mm.c:43) [1309]  (7.016 ns)

 <State 173>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_41', src/k3mm.c:43) [1309]  (7.016 ns)

 <State 174>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_41', src/k3mm.c:43) [1310]  (6.437 ns)

 <State 175>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_42', src/k3mm.c:43) [1312]  (7.016 ns)

 <State 176>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_42', src/k3mm.c:43) [1312]  (7.016 ns)

 <State 177>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_42', src/k3mm.c:43) [1312]  (7.016 ns)

 <State 178>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_42', src/k3mm.c:43) [1313]  (6.437 ns)

 <State 179>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_43', src/k3mm.c:43) [1315]  (7.016 ns)

 <State 180>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_43', src/k3mm.c:43) [1315]  (7.016 ns)

 <State 181>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_43', src/k3mm.c:43) [1315]  (7.016 ns)

 <State 182>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_43', src/k3mm.c:43) [1316]  (6.437 ns)

 <State 183>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_44', src/k3mm.c:43) [1318]  (7.016 ns)

 <State 184>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_44', src/k3mm.c:43) [1318]  (7.016 ns)

 <State 185>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_44', src/k3mm.c:43) [1318]  (7.016 ns)

 <State 186>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_44', src/k3mm.c:43) [1319]  (6.437 ns)

 <State 187>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_45', src/k3mm.c:43) [1321]  (7.016 ns)

 <State 188>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_45', src/k3mm.c:43) [1321]  (7.016 ns)

 <State 189>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_45', src/k3mm.c:43) [1321]  (7.016 ns)

 <State 190>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_45', src/k3mm.c:43) [1322]  (6.437 ns)

 <State 191>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_46', src/k3mm.c:43) [1324]  (7.016 ns)

 <State 192>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_46', src/k3mm.c:43) [1324]  (7.016 ns)

 <State 193>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_46', src/k3mm.c:43) [1324]  (7.016 ns)

 <State 194>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_46', src/k3mm.c:43) [1325]  (6.437 ns)

 <State 195>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_47', src/k3mm.c:43) [1327]  (7.016 ns)

 <State 196>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_47', src/k3mm.c:43) [1327]  (7.016 ns)

 <State 197>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_47', src/k3mm.c:43) [1327]  (7.016 ns)

 <State 198>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_47', src/k3mm.c:43) [1328]  (6.437 ns)

 <State 199>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_48', src/k3mm.c:43) [1330]  (7.016 ns)

 <State 200>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_48', src/k3mm.c:43) [1330]  (7.016 ns)

 <State 201>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_48', src/k3mm.c:43) [1330]  (7.016 ns)

 <State 202>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_48', src/k3mm.c:43) [1331]  (6.437 ns)

 <State 203>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_49', src/k3mm.c:43) [1333]  (7.016 ns)

 <State 204>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_49', src/k3mm.c:43) [1333]  (7.016 ns)

 <State 205>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_49', src/k3mm.c:43) [1333]  (7.016 ns)

 <State 206>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_49', src/k3mm.c:43) [1334]  (6.437 ns)

 <State 207>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_50', src/k3mm.c:43) [1336]  (7.016 ns)

 <State 208>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_50', src/k3mm.c:43) [1336]  (7.016 ns)

 <State 209>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_50', src/k3mm.c:43) [1336]  (7.016 ns)

 <State 210>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_50', src/k3mm.c:43) [1337]  (6.437 ns)

 <State 211>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_51', src/k3mm.c:43) [1339]  (7.016 ns)

 <State 212>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_51', src/k3mm.c:43) [1339]  (7.016 ns)

 <State 213>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_51', src/k3mm.c:43) [1339]  (7.016 ns)

 <State 214>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_51', src/k3mm.c:43) [1340]  (6.437 ns)

 <State 215>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_52', src/k3mm.c:43) [1342]  (7.016 ns)

 <State 216>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_52', src/k3mm.c:43) [1342]  (7.016 ns)

 <State 217>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_52', src/k3mm.c:43) [1342]  (7.016 ns)

 <State 218>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_52', src/k3mm.c:43) [1343]  (6.437 ns)

 <State 219>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_53', src/k3mm.c:43) [1345]  (7.016 ns)

 <State 220>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_53', src/k3mm.c:43) [1345]  (7.016 ns)

 <State 221>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_53', src/k3mm.c:43) [1345]  (7.016 ns)

 <State 222>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_53', src/k3mm.c:43) [1346]  (6.437 ns)

 <State 223>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_54', src/k3mm.c:43) [1348]  (7.016 ns)

 <State 224>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_54', src/k3mm.c:43) [1348]  (7.016 ns)

 <State 225>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_54', src/k3mm.c:43) [1348]  (7.016 ns)

 <State 226>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_54', src/k3mm.c:43) [1349]  (6.437 ns)

 <State 227>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_55', src/k3mm.c:43) [1351]  (7.016 ns)

 <State 228>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_55', src/k3mm.c:43) [1351]  (7.016 ns)

 <State 229>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_55', src/k3mm.c:43) [1351]  (7.016 ns)

 <State 230>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_55', src/k3mm.c:43) [1352]  (6.437 ns)

 <State 231>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_56', src/k3mm.c:43) [1354]  (7.016 ns)

 <State 232>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_56', src/k3mm.c:43) [1354]  (7.016 ns)

 <State 233>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_56', src/k3mm.c:43) [1354]  (7.016 ns)

 <State 234>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_56', src/k3mm.c:43) [1355]  (6.437 ns)

 <State 235>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_57', src/k3mm.c:43) [1357]  (7.016 ns)

 <State 236>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_57', src/k3mm.c:43) [1357]  (7.016 ns)

 <State 237>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_57', src/k3mm.c:43) [1357]  (7.016 ns)

 <State 238>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_57', src/k3mm.c:43) [1358]  (6.437 ns)

 <State 239>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_58', src/k3mm.c:43) [1360]  (7.016 ns)

 <State 240>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_58', src/k3mm.c:43) [1360]  (7.016 ns)

 <State 241>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_58', src/k3mm.c:43) [1360]  (7.016 ns)

 <State 242>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_58', src/k3mm.c:43) [1361]  (6.437 ns)

 <State 243>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_59', src/k3mm.c:43) [1363]  (7.016 ns)

 <State 244>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_59', src/k3mm.c:43) [1363]  (7.016 ns)

 <State 245>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_59', src/k3mm.c:43) [1363]  (7.016 ns)

 <State 246>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_59', src/k3mm.c:43) [1364]  (6.437 ns)

 <State 247>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_60', src/k3mm.c:43) [1366]  (7.016 ns)

 <State 248>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_60', src/k3mm.c:43) [1366]  (7.016 ns)

 <State 249>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_60', src/k3mm.c:43) [1366]  (7.016 ns)

 <State 250>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_60', src/k3mm.c:43) [1367]  (6.437 ns)

 <State 251>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_61', src/k3mm.c:43) [1369]  (7.016 ns)

 <State 252>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_61', src/k3mm.c:43) [1369]  (7.016 ns)

 <State 253>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_61', src/k3mm.c:43) [1369]  (7.016 ns)

 <State 254>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_61', src/k3mm.c:43) [1370]  (6.437 ns)

 <State 255>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_62', src/k3mm.c:43) [1372]  (7.016 ns)

 <State 256>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_62', src/k3mm.c:43) [1372]  (7.016 ns)

 <State 257>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul96_62', src/k3mm.c:43) [1372]  (7.016 ns)

 <State 258>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_62', src/k3mm.c:43) [1373]  (6.437 ns)

 <State 259>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_62', src/k3mm.c:43) [1373]  (6.437 ns)

 <State 260>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_62', src/k3mm.c:43) [1373]  (6.437 ns)

 <State 261>: 7.114ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add101_62', src/k3mm.c:43) [1373]  (6.437 ns)
	'store' operation 0 bit ('store_ln43', src/k3mm.c:43) of variable 'add101_62', src/k3mm.c:43 on array 'tmp2_250' [1378]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
