vendor_name = ModelSim
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/clock_divider.v
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/clock_gen.v
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/ramWithClock_tb.v
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/kit_v.v
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/lpm_rom0.qip
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/lpm_rom0.vhd
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/TEXT_DRAWER.vhd
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/VGA_MOD.bdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/video_mem2.mif
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/vga_sync.vhd
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/KB_ASCII.vhd
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/ASCII_CONV.vhd
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/RAM.qip
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/RAM.vhd
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/cpuram.mif
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/POS_CONV.vhd
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/kit.vhd
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/ps2_keyboard.vhd
source_file = 1, video.vhd
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/vga.vhd
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/clock_manager.vhd
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/muxForM3AndM4Output.sv
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/muxForM3AndM4Input.sv
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/muxRn.sv
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/cpu_v.v
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/AP9.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/altsyncram_rgr3.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/decode_rsa.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/decode_k8a.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/mux_qob.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/keyboard.vhd
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/dec_keyboard.vhd
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/video_filter.bdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/lpm_dff0.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_ff.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/lpm_dff2.vhd
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/color_bridge.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/mux_arc.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/lpm_ram_dq0.vhd
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/altsyncram_8rc1.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/video_mem1.mif
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/mux_7nb.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/demux.bdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/fifo0.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/scfifo_it21.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/a_dpfifo_p331.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/altsyncram_58e1.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/cmpr_0u8.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/cntr_dpb.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/cntr_qp7.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/cntr_epb.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/mux_tsc.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/lpm_ram_dq1.vhd
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/altsyncram_4rc1.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/decode_jsa.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/decode_c8a.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/mux_vmb.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/mux_rsc.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/altsyncram_nd71.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/charmap.mif
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/lpm_dff1.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/lpm_divide_ecm.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/sign_div_unsign_3nh.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/alt_u_div_q9f.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/add_sub_7pc.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/add_sub_8pc.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/lpm_divide_vim.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/sign_div_unsign_nlh.tdf
source_file = 1, C:/Users/Mario/Documents/AP9/ambientTest/db/alt_u_div_27f.tdf
design_name = kit
instance = comp, \VGA_VS~output\, VGA_VS~output, kit, 1
instance = comp, \VGA_HS~output\, VGA_HS~output, kit, 1
instance = comp, \VGA_BLANK_N~output\, VGA_BLANK_N~output, kit, 1
instance = comp, \VGA_CLK~output\, VGA_CLK~output, kit, 1
instance = comp, \VGA_R[0]~output\, VGA_R[0]~output, kit, 1
instance = comp, \VGA_R[1]~output\, VGA_R[1]~output, kit, 1
instance = comp, \VGA_R[2]~output\, VGA_R[2]~output, kit, 1
instance = comp, \VGA_R[3]~output\, VGA_R[3]~output, kit, 1
instance = comp, \VGA_R[4]~output\, VGA_R[4]~output, kit, 1
instance = comp, \VGA_R[5]~output\, VGA_R[5]~output, kit, 1
instance = comp, \VGA_R[6]~output\, VGA_R[6]~output, kit, 1
instance = comp, \VGA_R[7]~output\, VGA_R[7]~output, kit, 1
instance = comp, \VGA_R[8]~output\, VGA_R[8]~output, kit, 1
instance = comp, \VGA_R[9]~output\, VGA_R[9]~output, kit, 1
instance = comp, \VGA_G[0]~output\, VGA_G[0]~output, kit, 1
instance = comp, \VGA_G[1]~output\, VGA_G[1]~output, kit, 1
instance = comp, \VGA_G[2]~output\, VGA_G[2]~output, kit, 1
instance = comp, \VGA_G[3]~output\, VGA_G[3]~output, kit, 1
instance = comp, \VGA_G[4]~output\, VGA_G[4]~output, kit, 1
instance = comp, \VGA_G[5]~output\, VGA_G[5]~output, kit, 1
instance = comp, \VGA_G[6]~output\, VGA_G[6]~output, kit, 1
instance = comp, \VGA_G[7]~output\, VGA_G[7]~output, kit, 1
instance = comp, \VGA_G[8]~output\, VGA_G[8]~output, kit, 1
instance = comp, \VGA_G[9]~output\, VGA_G[9]~output, kit, 1
instance = comp, \VGA_B[0]~output\, VGA_B[0]~output, kit, 1
instance = comp, \VGA_B[1]~output\, VGA_B[1]~output, kit, 1
instance = comp, \VGA_B[2]~output\, VGA_B[2]~output, kit, 1
instance = comp, \VGA_B[3]~output\, VGA_B[3]~output, kit, 1
instance = comp, \VGA_B[4]~output\, VGA_B[4]~output, kit, 1
instance = comp, \VGA_B[5]~output\, VGA_B[5]~output, kit, 1
instance = comp, \VGA_B[6]~output\, VGA_B[6]~output, kit, 1
instance = comp, \VGA_B[7]~output\, VGA_B[7]~output, kit, 1
instance = comp, \VGA_B[8]~output\, VGA_B[8]~output, kit, 1
instance = comp, \VGA_B[9]~output\, VGA_B[9]~output, kit, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, kit, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, kit, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, kit, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, kit, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, kit, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, kit, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, kit, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, kit, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, kit, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, kit, 1
instance = comp, \LEDR[10]~output\, LEDR[10]~output, kit, 1
instance = comp, \LEDR[11]~output\, LEDR[11]~output, kit, 1
instance = comp, \LEDR[12]~output\, LEDR[12]~output, kit, 1
instance = comp, \LEDR[13]~output\, LEDR[13]~output, kit, 1
instance = comp, \LEDR[14]~output\, LEDR[14]~output, kit, 1
instance = comp, \LEDR[15]~output\, LEDR[15]~output, kit, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, kit, 1
instance = comp, \CLOCK_50~inputclkctrl\, CLOCK_50~inputclkctrl, kit, 1
instance = comp, \U5|U1|lpm_ff_component|dffs[0]~0\, U5|U1|lpm_ff_component|dffs[0]~0, kit, 1
instance = comp, \U5|U1|lpm_ff_component|dffs[0]~feeder\, U5|U1|lpm_ff_component|dffs[0]~feeder, kit, 1
instance = comp, \U5|U1|lpm_ff_component|dffs[0]\, U5|U1|lpm_ff_component|dffs[0], kit, 1
instance = comp, \U5|U1|lpm_ff_component|dffs[0]~clkctrl\, U5|U1|lpm_ff_component|dffs[0]~clkctrl, kit, 1
instance = comp, \U4|U4|inst|Add0~12\, U4|U4|inst|Add0~12, kit, 1
instance = comp, \U4|U4|inst|Add0~14\, U4|U4|inst|Add0~14, kit, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, kit, 1
instance = comp, \U4|U4|inst|Hcnt[7]\, U4|U4|inst|Hcnt[7], kit, 1
instance = comp, \U4|U4|inst|Add0~16\, U4|U4|inst|Add0~16, kit, 1
instance = comp, \U4|U4|inst|Hcnt~0\, U4|U4|inst|Hcnt~0, kit, 1
instance = comp, \U4|U4|inst|Hcnt[8]\, U4|U4|inst|Hcnt[8], kit, 1
instance = comp, \U4|U4|inst|Add0~18\, U4|U4|inst|Add0~18, kit, 1
instance = comp, \U4|U4|inst|Hcnt~1\, U4|U4|inst|Hcnt~1, kit, 1
instance = comp, \U4|U4|inst|Hcnt[9]\, U4|U4|inst|Hcnt[9], kit, 1
instance = comp, \U4|U4|inst|Add0~0\, U4|U4|inst|Add0~0, kit, 1
instance = comp, \U4|U4|inst|Hcnt[0]\, U4|U4|inst|Hcnt[0], kit, 1
instance = comp, \U4|U4|inst|Add0~2\, U4|U4|inst|Add0~2, kit, 1
instance = comp, \U4|U4|inst|Hcnt[1]\, U4|U4|inst|Hcnt[1], kit, 1
instance = comp, \U4|U4|inst|Add0~4\, U4|U4|inst|Add0~4, kit, 1
instance = comp, \U4|U4|inst|Hcnt[2]\, U4|U4|inst|Hcnt[2], kit, 1
instance = comp, \U4|U4|inst|Add0~6\, U4|U4|inst|Add0~6, kit, 1
instance = comp, \U4|U4|inst|Hcnt[3]\, U4|U4|inst|Hcnt[3], kit, 1
instance = comp, \U4|U4|inst|Add0~8\, U4|U4|inst|Add0~8, kit, 1
instance = comp, \U4|U4|inst|Hcnt[4]\, U4|U4|inst|Hcnt[4], kit, 1
instance = comp, \U4|U4|inst|Equal0~0\, U4|U4|inst|Equal0~0, kit, 1
instance = comp, \U4|U4|inst|Equal0~1\, U4|U4|inst|Equal0~1, kit, 1
instance = comp, \U4|U4|inst|Equal0~2\, U4|U4|inst|Equal0~2, kit, 1
instance = comp, \U4|U4|inst|Add0~10\, U4|U4|inst|Add0~10, kit, 1
instance = comp, \U4|U4|inst|Hcnt~2\, U4|U4|inst|Hcnt~2, kit, 1
instance = comp, \U4|U4|inst|Hcnt[5]\, U4|U4|inst|Hcnt[5], kit, 1
instance = comp, \U4|U4|inst|Hcnt[6]~feeder\, U4|U4|inst|Hcnt[6]~feeder, kit, 1
instance = comp, \U4|U4|inst|Hcnt[6]\, U4|U4|inst|Hcnt[6], kit, 1
instance = comp, \U4|U4|inst|Equal1~0\, U4|U4|inst|Equal1~0, kit, 1
instance = comp, \U4|U4|inst|Equal1~1\, U4|U4|inst|Equal1~1, kit, 1
instance = comp, \U4|U4|inst|Add1~0\, U4|U4|inst|Add1~0, kit, 1
instance = comp, \U4|U4|inst|Vcnt~2\, U4|U4|inst|Vcnt~2, kit, 1
instance = comp, \U4|U4|inst|Vcnt[2]~1\, U4|U4|inst|Vcnt[2]~1, kit, 1
instance = comp, \U4|U4|inst|Vcnt[0]\, U4|U4|inst|Vcnt[0], kit, 1
instance = comp, \U4|U4|inst|Add1~2\, U4|U4|inst|Add1~2, kit, 1
instance = comp, \U4|U4|inst|Add1~4\, U4|U4|inst|Add1~4, kit, 1
instance = comp, \U4|U4|inst|Vcnt[2]~4\, U4|U4|inst|Vcnt[2]~4, kit, 1
instance = comp, \U4|U4|inst|Vcnt[2]\, U4|U4|inst|Vcnt[2], kit, 1
instance = comp, \U4|U4|inst|Add1~6\, U4|U4|inst|Add1~6, kit, 1
instance = comp, \U4|U4|inst|Vcnt[3]~3\, U4|U4|inst|Vcnt[3]~3, kit, 1
instance = comp, \U4|U4|inst|Vcnt[3]\, U4|U4|inst|Vcnt[3], kit, 1
instance = comp, \U4|U4|inst|Add1~8\, U4|U4|inst|Add1~8, kit, 1
instance = comp, \U4|U4|inst|Vcnt[4]~6\, U4|U4|inst|Vcnt[4]~6, kit, 1
instance = comp, \U4|U4|inst|Vcnt[4]\, U4|U4|inst|Vcnt[4], kit, 1
instance = comp, \U4|U4|inst|Add1~10\, U4|U4|inst|Add1~10, kit, 1
instance = comp, \U4|U4|inst|Vcnt[5]~10\, U4|U4|inst|Vcnt[5]~10, kit, 1
instance = comp, \U4|U4|inst|Vcnt[5]\, U4|U4|inst|Vcnt[5], kit, 1
instance = comp, \U4|U4|inst|Add1~12\, U4|U4|inst|Add1~12, kit, 1
instance = comp, \U4|U4|inst|Vcnt[6]~9\, U4|U4|inst|Vcnt[6]~9, kit, 1
instance = comp, \U4|U4|inst|Vcnt[6]\, U4|U4|inst|Vcnt[6], kit, 1
instance = comp, \U4|U4|inst|Add1~14\, U4|U4|inst|Add1~14, kit, 1
instance = comp, \U4|U4|inst|Vcnt[7]~8\, U4|U4|inst|Vcnt[7]~8, kit, 1
instance = comp, \U4|U4|inst|Vcnt[7]\, U4|U4|inst|Vcnt[7], kit, 1
instance = comp, \U4|U4|inst|Add1~16\, U4|U4|inst|Add1~16, kit, 1
instance = comp, \U4|U4|inst|Vcnt[8]~7\, U4|U4|inst|Vcnt[8]~7, kit, 1
instance = comp, \U4|U4|inst|Vcnt[8]\, U4|U4|inst|Vcnt[8], kit, 1
instance = comp, \U4|U4|inst|Add1~18\, U4|U4|inst|Add1~18, kit, 1
instance = comp, \U4|U4|inst|Vcnt[9]~5\, U4|U4|inst|Vcnt[9]~5, kit, 1
instance = comp, \U4|U4|inst|Vcnt[9]\, U4|U4|inst|Vcnt[9], kit, 1
instance = comp, \U4|U4|inst|LessThan11~0\, U4|U4|inst|LessThan11~0, kit, 1
instance = comp, \U4|U4|inst|process_1~2\, U4|U4|inst|process_1~2, kit, 1
instance = comp, \U4|U4|inst|process_1~3\, U4|U4|inst|process_1~3, kit, 1
instance = comp, \U4|U4|inst|process_1~4\, U4|U4|inst|process_1~4, kit, 1
instance = comp, \U4|U4|inst|process_1~5\, U4|U4|inst|process_1~5, kit, 1
instance = comp, \U4|U4|inst|process_1~6\, U4|U4|inst|process_1~6, kit, 1
instance = comp, \U4|U4|inst|Vcnt~0\, U4|U4|inst|Vcnt~0, kit, 1
instance = comp, \U4|U4|inst|Vcnt[1]\, U4|U4|inst|Vcnt[1], kit, 1
instance = comp, \U4|U4|inst|process_1~0\, U4|U4|inst|process_1~0, kit, 1
instance = comp, \U4|U4|inst|LessThan7~0\, U4|U4|inst|LessThan7~0, kit, 1
instance = comp, \U4|U4|inst|process_1~1\, U4|U4|inst|process_1~1, kit, 1
instance = comp, \U4|U4|inst|VSYNC\, U4|U4|inst|VSYNC, kit, 1
instance = comp, \U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder\, U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst1|lpm_ff_component|dffs[0]\, U4|U4|inst8|inst1|lpm_ff_component|dffs[0], kit, 1
instance = comp, \U4|U4|inst|process_0~0\, U4|U4|inst|process_0~0, kit, 1
instance = comp, \U4|U4|inst|process_0~1\, U4|U4|inst|process_0~1, kit, 1
instance = comp, \U4|U4|inst|process_0~2\, U4|U4|inst|process_0~2, kit, 1
instance = comp, \U4|U4|inst|process_0~3\, U4|U4|inst|process_0~3, kit, 1
instance = comp, \U4|U4|inst|HSYNC\, U4|U4|inst|HSYNC, kit, 1
instance = comp, \U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder\, U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst|lpm_ff_component|dffs[0]\, U4|U4|inst8|inst|lpm_ff_component|dffs[0], kit, 1
instance = comp, \U4|U4|inst|VIDEO_EN~0\, U4|U4|inst|VIDEO_EN~0, kit, 1
instance = comp, \U4|U4|inst|LessThan8~0\, U4|U4|inst|LessThan8~0, kit, 1
instance = comp, \U4|U4|inst|LessThan8~1\, U4|U4|inst|LessThan8~1, kit, 1
instance = comp, \U4|U4|inst|LessThan11~1\, U4|U4|inst|LessThan11~1, kit, 1
instance = comp, \U4|U4|inst|LessThan11~2\, U4|U4|inst|LessThan11~2, kit, 1
instance = comp, \U4|U4|inst6~1\, U4|U4|inst6~1, kit, 1
instance = comp, \U5|clock_25Mhz_int~0\, U5|clock_25Mhz_int~0, kit, 1
instance = comp, \U5|clock_25Mhz_int~feeder\, U5|clock_25Mhz_int~feeder, kit, 1
instance = comp, \U5|clock_25Mhz_int\, U5|clock_25Mhz_int, kit, 1
instance = comp, \U5|clock_25Mhz_int~clkctrl\, U5|clock_25Mhz_int~clkctrl, kit, 1
instance = comp, \U5|count_1Mhz[0]~5\, U5|count_1Mhz[0]~5, kit, 1
instance = comp, \U5|count_1Mhz[3]~11\, U5|count_1Mhz[3]~11, kit, 1
instance = comp, \U5|count_1Mhz[4]~13\, U5|count_1Mhz[4]~13, kit, 1
instance = comp, \U5|count_1Mhz[4]\, U5|count_1Mhz[4], kit, 1
instance = comp, \U5|LessThan0~0\, U5|LessThan0~0, kit, 1
instance = comp, \U5|count_1Mhz[0]\, U5|count_1Mhz[0], kit, 1
instance = comp, \U5|count_1Mhz[1]~7\, U5|count_1Mhz[1]~7, kit, 1
instance = comp, \U5|count_1Mhz[1]\, U5|count_1Mhz[1], kit, 1
instance = comp, \U5|count_1Mhz[2]~9\, U5|count_1Mhz[2]~9, kit, 1
instance = comp, \U5|count_1Mhz[2]\, U5|count_1Mhz[2], kit, 1
instance = comp, \U5|count_1Mhz[3]\, U5|count_1Mhz[3], kit, 1
instance = comp, \U5|LessThan1~0\, U5|LessThan1~0, kit, 1
instance = comp, \U5|clock_1Mhz_int\, U5|clock_1Mhz_int, kit, 1
instance = comp, \U5|clock_1MHz~feeder\, U5|clock_1MHz~feeder, kit, 1
instance = comp, \U5|clock_1MHz\, U5|clock_1MHz, kit, 1
instance = comp, \U5|clock_1MHz~clkctrl\, U5|clock_1MHz~clkctrl, kit, 1
instance = comp, \U1|definingVariables~feeder\, U1|definingVariables~feeder, kit, 1
instance = comp, \U1|definingVariables\, U1|definingVariables, kit, 1
instance = comp, \U1|stage[0]~8\, U1|stage[0]~8, kit, 1
instance = comp, \U1|stage[1]~10\, U1|stage[1]~10, kit, 1
instance = comp, \~GND\, ~GND, kit, 1
instance = comp, \U1|stage[1]\, U1|stage[1], kit, 1
instance = comp, \U1|stage[2]~12\, U1|stage[2]~12, kit, 1
instance = comp, \U1|stage[2]\, U1|stage[2], kit, 1
instance = comp, \U1|stage[3]~14\, U1|stage[3]~14, kit, 1
instance = comp, \U1|stage[3]\, U1|stage[3], kit, 1
instance = comp, \U1|stage[4]~16\, U1|stage[4]~16, kit, 1
instance = comp, \U1|stage[4]\, U1|stage[4], kit, 1
instance = comp, \U1|Decoder1~3\, U1|Decoder1~3, kit, 1
instance = comp, \U1|stage[5]~18\, U1|stage[5]~18, kit, 1
instance = comp, \U1|stage[5]\, U1|stage[5], kit, 1
instance = comp, \U1|stage[6]~20\, U1|stage[6]~20, kit, 1
instance = comp, \U1|stage[6]\, U1|stage[6], kit, 1
instance = comp, \U1|stage[7]~22\, U1|stage[7]~22, kit, 1
instance = comp, \U1|stage[7]\, U1|stage[7], kit, 1
instance = comp, \U1|Decoder1~2\, U1|Decoder1~2, kit, 1
instance = comp, \U1|Decoder1~4\, U1|Decoder1~4, kit, 1
instance = comp, \U1|resetStage~3\, U1|resetStage~3, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0\, U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0, kit, 1
instance = comp, \U1|SP[15]~feeder\, U1|SP[15]~feeder, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder\, U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|address_reg_a[0]\, U2|altsyncram_component|auto_generated|address_reg_a[0], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|out_address_reg_a[0]\, U2|altsyncram_component|auto_generated|out_address_reg_a[0], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|decode3|w_anode890w[3]\, U2|altsyncram_component|auto_generated|decode3|w_anode890w[3], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0\, U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0, kit, 1
instance = comp, \U1|SP[11]~feeder\, U1|SP[11]~feeder, kit, 1
instance = comp, \U1|SP[11]\, U1|SP[11], kit, 1
instance = comp, \U1|Selector39~0\, U1|Selector39~0, kit, 1
instance = comp, \U1|Rn[0][11]~feeder\, U1|Rn[0][11]~feeder, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder\, U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|address_reg_a[1]\, U2|altsyncram_component|auto_generated|address_reg_a[1], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|out_address_reg_a[1]\, U2|altsyncram_component|auto_generated|out_address_reg_a[1], kit, 1
instance = comp, \U1|SP[7]~feeder\, U1|SP[7]~feeder, kit, 1
instance = comp, \U1|SP[7]\, U1|SP[7], kit, 1
instance = comp, \U1|Selector43~0\, U1|Selector43~0, kit, 1
instance = comp, \U1|Rn[6][7]~feeder\, U1|Rn[6][7]~feeder, kit, 1
instance = comp, \U1|Rn[4][5]~0\, U1|Rn[4][5]~0, kit, 1
instance = comp, \U1|SP[13]~feeder\, U1|SP[13]~feeder, kit, 1
instance = comp, \U1|SP[13]\, U1|SP[13], kit, 1
instance = comp, \U1|Selector37~0\, U1|Selector37~0, kit, 1
instance = comp, \U1|Rn[6][13]\, U1|Rn[6][13], kit, 1
instance = comp, \U1|Rn[4][0]~11\, U1|Rn[4][0]~11, kit, 1
instance = comp, \U1|Rn[4][13]\, U1|Rn[4][13], kit, 1
instance = comp, \U1|Rn[5][0]~10\, U1|Rn[5][0]~10, kit, 1
instance = comp, \U1|Rn[5][13]\, U1|Rn[5][13], kit, 1
instance = comp, \U1|Mux2~2\, U1|Mux2~2, kit, 1
instance = comp, \U1|Rn[7][0]~12\, U1|Rn[7][0]~12, kit, 1
instance = comp, \U1|Rn[7][13]\, U1|Rn[7][13], kit, 1
instance = comp, \U1|Mux2~3\, U1|Mux2~3, kit, 1
instance = comp, \U1|Rn[0][13]~feeder\, U1|Rn[0][13]~feeder, kit, 1
instance = comp, \U1|Rn[0][13]\, U1|Rn[0][13], kit, 1
instance = comp, \U1|Rn[2][13]~feeder\, U1|Rn[2][13]~feeder, kit, 1
instance = comp, \U1|Rn[2][0]~6\, U1|Rn[2][0]~6, kit, 1
instance = comp, \U1|Rn[2][13]\, U1|Rn[2][13], kit, 1
instance = comp, \U1|Mux2~0\, U1|Mux2~0, kit, 1
instance = comp, \U1|Rn[1][4]~1\, U1|Rn[1][4]~1, kit, 1
instance = comp, \U1|SP[0]~feeder\, U1|SP[0]~feeder, kit, 1
instance = comp, \U1|SP[0]\, U1|SP[0], kit, 1
instance = comp, \U1|Selector50~0\, U1|Selector50~0, kit, 1
instance = comp, \U1|Rn[6][0]~feeder\, U1|Rn[6][0]~feeder, kit, 1
instance = comp, \U1|Rn[6][0]\, U1|Rn[6][0], kit, 1
instance = comp, \U1|Rn[4][0]~feeder\, U1|Rn[4][0]~feeder, kit, 1
instance = comp, \U1|Rn[4][0]\, U1|Rn[4][0], kit, 1
instance = comp, \U1|Rn[5][0]\, U1|Rn[5][0], kit, 1
instance = comp, \U1|Mux15~2\, U1|Mux15~2, kit, 1
instance = comp, \U1|Rn[7][0]\, U1|Rn[7][0], kit, 1
instance = comp, \U1|Mux15~3\, U1|Mux15~3, kit, 1
instance = comp, \U1|Rn[3][0]~feeder\, U1|Rn[3][0]~feeder, kit, 1
instance = comp, \U1|Rn[3][0]\, U1|Rn[3][0], kit, 1
instance = comp, \U1|Rn[1][0]~feeder\, U1|Rn[1][0]~feeder, kit, 1
instance = comp, \U1|Rn[1][4]~4\, U1|Rn[1][4]~4, kit, 1
instance = comp, \U1|Rn[1][0]\, U1|Rn[1][0], kit, 1
instance = comp, \U1|Rn[0][0]~feeder\, U1|Rn[0][0]~feeder, kit, 1
instance = comp, \U1|Rn[0][0]\, U1|Rn[0][0], kit, 1
instance = comp, \U1|Rn[2][0]~feeder\, U1|Rn[2][0]~feeder, kit, 1
instance = comp, \U1|Rn[2][0]\, U1|Rn[2][0], kit, 1
instance = comp, \U1|Mux15~0\, U1|Mux15~0, kit, 1
instance = comp, \U1|Mux15~1\, U1|Mux15~1, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[0]~0\, U1|bus_RAM_DATA_OUT[0]~0, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[0]~feeder\, U1|bus_RAM_DATA_OUT[0]~feeder, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0\, U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0, kit, 1
instance = comp, \U1|SP[5]\, U1|SP[5], kit, 1
instance = comp, \U1|Selector45~0\, U1|Selector45~0, kit, 1
instance = comp, \U1|Rn[7][5]\, U1|Rn[7][5], kit, 1
instance = comp, \U1|Rn[6][5]\, U1|Rn[6][5], kit, 1
instance = comp, \U1|Rn[5][5]\, U1|Rn[5][5], kit, 1
instance = comp, \U1|Rn[4][5]~feeder\, U1|Rn[4][5]~feeder, kit, 1
instance = comp, \U1|Rn[4][5]\, U1|Rn[4][5], kit, 1
instance = comp, \U1|Mux10~2\, U1|Mux10~2, kit, 1
instance = comp, \U1|Mux10~3\, U1|Mux10~3, kit, 1
instance = comp, \U1|Rn[3][5]\, U1|Rn[3][5], kit, 1
instance = comp, \U1|Rn[1][5]~feeder\, U1|Rn[1][5]~feeder, kit, 1
instance = comp, \U1|Rn[1][5]\, U1|Rn[1][5], kit, 1
instance = comp, \U1|Rn[0][5]\, U1|Rn[0][5], kit, 1
instance = comp, \U1|Rn[2][5]\, U1|Rn[2][5], kit, 1
instance = comp, \U1|Mux10~0\, U1|Mux10~0, kit, 1
instance = comp, \U1|Mux10~1\, U1|Mux10~1, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[5]~14\, U1|bus_RAM_DATA_OUT[5]~14, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[5]~feeder\, U1|bus_RAM_DATA_OUT[5]~feeder, kit, 1
instance = comp, \U1|SP[6]\, U1|SP[6], kit, 1
instance = comp, \U1|Selector44~0\, U1|Selector44~0, kit, 1
instance = comp, \U1|Rn[4][6]\, U1|Rn[4][6], kit, 1
instance = comp, \U1|Rn[5][6]\, U1|Rn[5][6], kit, 1
instance = comp, \U1|Mux9~2\, U1|Mux9~2, kit, 1
instance = comp, \U1|Rn[6][6]\, U1|Rn[6][6], kit, 1
instance = comp, \U1|Rn[7][6]\, U1|Rn[7][6], kit, 1
instance = comp, \U1|Mux9~3\, U1|Mux9~3, kit, 1
instance = comp, \U1|Rn[1][6]\, U1|Rn[1][6], kit, 1
instance = comp, \U1|Rn[3][6]~feeder\, U1|Rn[3][6]~feeder, kit, 1
instance = comp, \U1|Rn[3][6]\, U1|Rn[3][6], kit, 1
instance = comp, \U1|Rn[2][6]\, U1|Rn[2][6], kit, 1
instance = comp, \U1|Rn[0][6]\, U1|Rn[0][6], kit, 1
instance = comp, \U1|Mux9~0\, U1|Mux9~0, kit, 1
instance = comp, \U1|Mux9~1\, U1|Mux9~1, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[6]~15\, U1|bus_RAM_DATA_OUT[6]~15, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[6]~feeder\, U1|bus_RAM_DATA_OUT[6]~feeder, kit, 1
instance = comp, \U1|SP[4]~feeder\, U1|SP[4]~feeder, kit, 1
instance = comp, \U1|SP[4]\, U1|SP[4], kit, 1
instance = comp, \U1|Selector46~0\, U1|Selector46~0, kit, 1
instance = comp, \U1|Rn[4][4]~feeder\, U1|Rn[4][4]~feeder, kit, 1
instance = comp, \U1|Rn[4][4]\, U1|Rn[4][4], kit, 1
instance = comp, \U1|Rn[5][4]\, U1|Rn[5][4], kit, 1
instance = comp, \U1|Mux11~2\, U1|Mux11~2, kit, 1
instance = comp, \U1|Rn[6][4]~feeder\, U1|Rn[6][4]~feeder, kit, 1
instance = comp, \U1|Rn[6][4]\, U1|Rn[6][4], kit, 1
instance = comp, \U1|Rn[7][4]\, U1|Rn[7][4], kit, 1
instance = comp, \U1|Mux11~3\, U1|Mux11~3, kit, 1
instance = comp, \U1|Rn[3][4]\, U1|Rn[3][4], kit, 1
instance = comp, \U1|Rn[1][4]\, U1|Rn[1][4], kit, 1
instance = comp, \U1|Rn[0][4]\, U1|Rn[0][4], kit, 1
instance = comp, \U1|Rn[2][4]\, U1|Rn[2][4], kit, 1
instance = comp, \U1|Mux11~0\, U1|Mux11~0, kit, 1
instance = comp, \U1|Mux11~1\, U1|Mux11~1, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[4]~13\, U1|bus_RAM_DATA_OUT[4]~13, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[4]~feeder\, U1|bus_RAM_DATA_OUT[4]~feeder, kit, 1
instance = comp, \U1|Mux27~2\, U1|Mux27~2, kit, 1
instance = comp, \U1|Mux27~3\, U1|Mux27~3, kit, 1
instance = comp, \U1|Mux27~0\, U1|Mux27~0, kit, 1
instance = comp, \U1|Mux27~1\, U1|Mux27~1, kit, 1
instance = comp, \U1|Mux27~4\, U1|Mux27~4, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0\, U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[12]~feeder\, U1|bus_RAM_DATA_OUT[12]~feeder, kit, 1
instance = comp, \U1|SP[12]~feeder\, U1|SP[12]~feeder, kit, 1
instance = comp, \U1|SP[12]\, U1|SP[12], kit, 1
instance = comp, \U1|Selector38~0\, U1|Selector38~0, kit, 1
instance = comp, \U1|Rn[4][12]~feeder\, U1|Rn[4][12]~feeder, kit, 1
instance = comp, \U1|Rn[4][12]\, U1|Rn[4][12], kit, 1
instance = comp, \U1|Rn[6][12]~feeder\, U1|Rn[6][12]~feeder, kit, 1
instance = comp, \U1|Rn[6][12]\, U1|Rn[6][12], kit, 1
instance = comp, \U1|Mux19~0\, U1|Mux19~0, kit, 1
instance = comp, \U1|Rn[7][12]\, U1|Rn[7][12], kit, 1
instance = comp, \U1|Rn[5][12]~feeder\, U1|Rn[5][12]~feeder, kit, 1
instance = comp, \U1|Rn[5][12]\, U1|Rn[5][12], kit, 1
instance = comp, \U1|Mux19~1\, U1|Mux19~1, kit, 1
instance = comp, \U1|Rn[3][12]\, U1|Rn[3][12], kit, 1
instance = comp, \U1|Rn[0][12]\, U1|Rn[0][12], kit, 1
instance = comp, \U1|Rn[1][12]\, U1|Rn[1][12], kit, 1
instance = comp, \U1|Mux19~2\, U1|Mux19~2, kit, 1
instance = comp, \U1|Rn[2][12]~feeder\, U1|Rn[2][12]~feeder, kit, 1
instance = comp, \U1|Rn[2][12]\, U1|Rn[2][12], kit, 1
instance = comp, \U1|Mux19~3\, U1|Mux19~3, kit, 1
instance = comp, \U1|Mux19~4\, U1|Mux19~4, kit, 1
instance = comp, \U1|Decoder1~5\, U1|Decoder1~5, kit, 1
instance = comp, \U1|Decoder1~6\, U1|Decoder1~6, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[7]~18\, U1|bus_RAM_DATA_OUT[7]~18, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[7]~19\, U1|bus_RAM_DATA_OUT[7]~19, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[12]\, U1|bus_RAM_DATA_OUT[12], kit, 1
instance = comp, \U1|PC[11]~0\, U1|PC[11]~0, kit, 1
instance = comp, \U1|WideNor3\, U1|WideNor3, kit, 1
instance = comp, \U1|WideNor0~0\, U1|WideNor0~0, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[8]~0\, U1|bus_RAM_ADDRESS[8]~0, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[8]~3\, U1|bus_RAM_ADDRESS[8]~3, kit, 1
instance = comp, \U1|END[15]~3\, U1|END[15]~3, kit, 1
instance = comp, \U1|END[15]~5\, U1|END[15]~5, kit, 1
instance = comp, \U1|END[15]~4\, U1|END[15]~4, kit, 1
instance = comp, \U1|END[0]\, U1|END[0], kit, 1
instance = comp, \U1|Add1~0\, U1|Add1~0, kit, 1
instance = comp, \U1|Add0~0\, U1|Add0~0, kit, 1
instance = comp, \U1|Add1~35\, U1|Add1~35, kit, 1
instance = comp, \U1|PC[11]~2\, U1|PC[11]~2, kit, 1
instance = comp, \U1|PC[11]~3\, U1|PC[11]~3, kit, 1
instance = comp, \U1|Decoder1~10\, U1|Decoder1~10, kit, 1
instance = comp, \U1|PC[11]~4\, U1|PC[11]~4, kit, 1
instance = comp, \U1|WideNor0\, U1|WideNor0, kit, 1
instance = comp, \U1|PC[11]~5\, U1|PC[11]~5, kit, 1
instance = comp, \U1|PC[11]~6\, U1|PC[11]~6, kit, 1
instance = comp, \U1|PC[0]\, U1|PC[0], kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~24\, U1|bus_RAM_ADDRESS~24, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~25\, U1|bus_RAM_ADDRESS~25, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[15]~18\, U1|bus_RAM_ADDRESS[15]~18, kit, 1
instance = comp, \U1|WideNor4\, U1|WideNor4, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~6\, U1|bus_RAM_ADDRESS~6, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[8]~7\, U1|bus_RAM_ADDRESS[8]~7, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[8]~8\, U1|bus_RAM_ADDRESS[8]~8, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[15]~9\, U1|bus_RAM_ADDRESS[15]~9, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[15]~10\, U1|bus_RAM_ADDRESS[15]~10, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[15]~11\, U1|bus_RAM_ADDRESS[15]~11, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[8]~12\, U1|bus_RAM_ADDRESS[8]~12, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[8]~14\, U1|bus_RAM_ADDRESS[8]~14, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[8]~13\, U1|bus_RAM_ADDRESS[8]~13, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[8]~15\, U1|bus_RAM_ADDRESS[8]~15, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[8]~16\, U1|bus_RAM_ADDRESS[8]~16, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[15]~17\, U1|bus_RAM_ADDRESS[15]~17, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[15]~19\, U1|bus_RAM_ADDRESS[15]~19, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[0]\, U1|bus_RAM_ADDRESS[0], kit, 1
instance = comp, \U1|SP[1]~feeder\, U1|SP[1]~feeder, kit, 1
instance = comp, \U1|SP[1]\, U1|SP[1], kit, 1
instance = comp, \U1|Selector49~0\, U1|Selector49~0, kit, 1
instance = comp, \U1|Rn[3][1]\, U1|Rn[3][1], kit, 1
instance = comp, \U1|Rn[1][1]\, U1|Rn[1][1], kit, 1
instance = comp, \U1|Rn[2][1]~feeder\, U1|Rn[2][1]~feeder, kit, 1
instance = comp, \U1|Rn[2][1]\, U1|Rn[2][1], kit, 1
instance = comp, \U1|Rn[0][1]~feeder\, U1|Rn[0][1]~feeder, kit, 1
instance = comp, \U1|Rn[0][1]\, U1|Rn[0][1], kit, 1
instance = comp, \U1|Mux14~0\, U1|Mux14~0, kit, 1
instance = comp, \U1|Mux14~1\, U1|Mux14~1, kit, 1
instance = comp, \U1|Rn[5][1]~feeder\, U1|Rn[5][1]~feeder, kit, 1
instance = comp, \U1|Rn[5][1]\, U1|Rn[5][1], kit, 1
instance = comp, \U1|Rn[4][1]\, U1|Rn[4][1], kit, 1
instance = comp, \U1|Mux14~2\, U1|Mux14~2, kit, 1
instance = comp, \U1|Rn[6][1]\, U1|Rn[6][1], kit, 1
instance = comp, \U1|Rn[7][1]\, U1|Rn[7][1], kit, 1
instance = comp, \U1|Mux14~3\, U1|Mux14~3, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[1]~10\, U1|bus_RAM_DATA_OUT[1]~10, kit, 1
instance = comp, \U1|Add0~2\, U1|Add0~2, kit, 1
instance = comp, \U1|Add1~2\, U1|Add1~2, kit, 1
instance = comp, \U1|Add1~36\, U1|Add1~36, kit, 1
instance = comp, \U1|PC[1]\, U1|PC[1], kit, 1
instance = comp, \U1|Mux30~2\, U1|Mux30~2, kit, 1
instance = comp, \U1|Mux30~3\, U1|Mux30~3, kit, 1
instance = comp, \U1|Mux30~0\, U1|Mux30~0, kit, 1
instance = comp, \U1|Mux30~1\, U1|Mux30~1, kit, 1
instance = comp, \U1|Mux30~4\, U1|Mux30~4, kit, 1
instance = comp, \U1|END[1]\, U1|END[1], kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~26\, U1|bus_RAM_ADDRESS~26, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~27\, U1|bus_RAM_ADDRESS~27, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[1]\, U1|bus_RAM_ADDRESS[1], kit, 1
instance = comp, \U1|Add0~4\, U1|Add0~4, kit, 1
instance = comp, \U1|SP[2]~feeder\, U1|SP[2]~feeder, kit, 1
instance = comp, \U1|SP[2]\, U1|SP[2], kit, 1
instance = comp, \U1|Selector48~0\, U1|Selector48~0, kit, 1
instance = comp, \U1|Rn[3][2]\, U1|Rn[3][2], kit, 1
instance = comp, \U1|Rn[1][2]\, U1|Rn[1][2], kit, 1
instance = comp, \U1|Rn[2][2]~feeder\, U1|Rn[2][2]~feeder, kit, 1
instance = comp, \U1|Rn[2][2]\, U1|Rn[2][2], kit, 1
instance = comp, \U1|Rn[0][2]~feeder\, U1|Rn[0][2]~feeder, kit, 1
instance = comp, \U1|Rn[0][2]\, U1|Rn[0][2], kit, 1
instance = comp, \U1|Mux13~0\, U1|Mux13~0, kit, 1
instance = comp, \U1|Mux13~1\, U1|Mux13~1, kit, 1
instance = comp, \U1|Rn[7][2]\, U1|Rn[7][2], kit, 1
instance = comp, \U1|Rn[6][2]\, U1|Rn[6][2], kit, 1
instance = comp, \U1|Rn[4][2]\, U1|Rn[4][2], kit, 1
instance = comp, \U1|Rn[5][2]\, U1|Rn[5][2], kit, 1
instance = comp, \U1|Mux13~2\, U1|Mux13~2, kit, 1
instance = comp, \U1|Mux13~3\, U1|Mux13~3, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[2]~11\, U1|bus_RAM_DATA_OUT[2]~11, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[2]~feeder\, U1|bus_RAM_DATA_OUT[2]~feeder, kit, 1
instance = comp, \U1|Mux29~2\, U1|Mux29~2, kit, 1
instance = comp, \U1|Mux29~3\, U1|Mux29~3, kit, 1
instance = comp, \U1|Mux29~0\, U1|Mux29~0, kit, 1
instance = comp, \U1|Mux29~1\, U1|Mux29~1, kit, 1
instance = comp, \U1|Mux29~4\, U1|Mux29~4, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[2]\, U1|bus_RAM_DATA_OUT[2], kit, 1
instance = comp, \U1|SP[3]\, U1|SP[3], kit, 1
instance = comp, \U1|Selector47~0\, U1|Selector47~0, kit, 1
instance = comp, \U1|Rn[7][3]\, U1|Rn[7][3], kit, 1
instance = comp, \U1|Rn[6][3]\, U1|Rn[6][3], kit, 1
instance = comp, \U1|Rn[4][3]~feeder\, U1|Rn[4][3]~feeder, kit, 1
instance = comp, \U1|Rn[4][3]\, U1|Rn[4][3], kit, 1
instance = comp, \U1|Rn[5][3]\, U1|Rn[5][3], kit, 1
instance = comp, \U1|Mux12~2\, U1|Mux12~2, kit, 1
instance = comp, \U1|Mux12~3\, U1|Mux12~3, kit, 1
instance = comp, \U1|Rn[1][3]\, U1|Rn[1][3], kit, 1
instance = comp, \U1|Rn[0][3]\, U1|Rn[0][3], kit, 1
instance = comp, \U1|Rn[2][3]\, U1|Rn[2][3], kit, 1
instance = comp, \U1|Mux12~0\, U1|Mux12~0, kit, 1
instance = comp, \U1|Rn[3][3]\, U1|Rn[3][3], kit, 1
instance = comp, \U1|Mux12~1\, U1|Mux12~1, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[3]~12\, U1|bus_RAM_DATA_OUT[3]~12, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[3]~feeder\, U1|bus_RAM_DATA_OUT[3]~feeder, kit, 1
instance = comp, \U1|Mux28~0\, U1|Mux28~0, kit, 1
instance = comp, \U1|Mux28~1\, U1|Mux28~1, kit, 1
instance = comp, \U1|Mux28~2\, U1|Mux28~2, kit, 1
instance = comp, \U1|Mux28~3\, U1|Mux28~3, kit, 1
instance = comp, \U1|Mux28~4\, U1|Mux28~4, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[3]\, U1|bus_RAM_DATA_OUT[3], kit, 1
instance = comp, \U1|END[4]\, U1|END[4], kit, 1
instance = comp, \U1|Add1~4\, U1|Add1~4, kit, 1
instance = comp, \U1|Add1~6\, U1|Add1~6, kit, 1
instance = comp, \U1|Add1~8\, U1|Add1~8, kit, 1
instance = comp, \U1|Add0~6\, U1|Add0~6, kit, 1
instance = comp, \U1|Add1~38\, U1|Add1~38, kit, 1
instance = comp, \U1|PC[3]\, U1|PC[3], kit, 1
instance = comp, \U1|Add0~8\, U1|Add0~8, kit, 1
instance = comp, \U1|Add1~39\, U1|Add1~39, kit, 1
instance = comp, \U1|PC[4]\, U1|PC[4], kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~32\, U1|bus_RAM_ADDRESS~32, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~33\, U1|bus_RAM_ADDRESS~33, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[4]\, U1|bus_RAM_ADDRESS[4], kit, 1
instance = comp, \U1|Add1~10\, U1|Add1~10, kit, 1
instance = comp, \U1|Add0~10\, U1|Add0~10, kit, 1
instance = comp, \U1|Add1~40\, U1|Add1~40, kit, 1
instance = comp, \U1|PC[5]\, U1|PC[5], kit, 1
instance = comp, \U1|END[5]~feeder\, U1|END[5]~feeder, kit, 1
instance = comp, \U1|END[5]\, U1|END[5], kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~34\, U1|bus_RAM_ADDRESS~34, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~35\, U1|bus_RAM_ADDRESS~35, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[5]\, U1|bus_RAM_ADDRESS[5], kit, 1
instance = comp, \U1|END[6]~feeder\, U1|END[6]~feeder, kit, 1
instance = comp, \U1|END[6]\, U1|END[6], kit, 1
instance = comp, \U1|Add1~12\, U1|Add1~12, kit, 1
instance = comp, \U1|Add0~12\, U1|Add0~12, kit, 1
instance = comp, \U1|Add1~41\, U1|Add1~41, kit, 1
instance = comp, \U1|PC[6]\, U1|PC[6], kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~36\, U1|bus_RAM_ADDRESS~36, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~37\, U1|bus_RAM_ADDRESS~37, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[6]\, U1|bus_RAM_ADDRESS[6], kit, 1
instance = comp, \U1|Add1~14\, U1|Add1~14, kit, 1
instance = comp, \U1|Add0~14\, U1|Add0~14, kit, 1
instance = comp, \U1|Add1~42\, U1|Add1~42, kit, 1
instance = comp, \U1|PC[7]\, U1|PC[7], kit, 1
instance = comp, \U1|END[7]\, U1|END[7], kit, 1
instance = comp, \U1|Rn[5][7]~feeder\, U1|Rn[5][7]~feeder, kit, 1
instance = comp, \U1|Rn[5][7]\, U1|Rn[5][7], kit, 1
instance = comp, \U1|Rn[7][7]\, U1|Rn[7][7], kit, 1
instance = comp, \U1|Rn[4][7]\, U1|Rn[4][7], kit, 1
instance = comp, \U1|Mux24~0\, U1|Mux24~0, kit, 1
instance = comp, \U1|Mux24~1\, U1|Mux24~1, kit, 1
instance = comp, \U1|Rn[2][7]\, U1|Rn[2][7], kit, 1
instance = comp, \U1|Rn[3][7]\, U1|Rn[3][7], kit, 1
instance = comp, \U1|Rn[1][7]\, U1|Rn[1][7], kit, 1
instance = comp, \U1|Rn[0][7]\, U1|Rn[0][7], kit, 1
instance = comp, \U1|Mux24~2\, U1|Mux24~2, kit, 1
instance = comp, \U1|Mux24~3\, U1|Mux24~3, kit, 1
instance = comp, \U1|Mux24~4\, U1|Mux24~4, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~38\, U1|bus_RAM_ADDRESS~38, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~39\, U1|bus_RAM_ADDRESS~39, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[7]\, U1|bus_RAM_ADDRESS[7], kit, 1
instance = comp, \U1|SP[8]~feeder\, U1|SP[8]~feeder, kit, 1
instance = comp, \U1|SP[8]\, U1|SP[8], kit, 1
instance = comp, \U1|Selector42~0\, U1|Selector42~0, kit, 1
instance = comp, \U1|Rn[1][8]~feeder\, U1|Rn[1][8]~feeder, kit, 1
instance = comp, \U1|Rn[1][8]\, U1|Rn[1][8], kit, 1
instance = comp, \U1|Rn[3][8]\, U1|Rn[3][8], kit, 1
instance = comp, \U1|Rn[0][8]~feeder\, U1|Rn[0][8]~feeder, kit, 1
instance = comp, \U1|Rn[0][8]\, U1|Rn[0][8], kit, 1
instance = comp, \U1|Rn[2][8]\, U1|Rn[2][8], kit, 1
instance = comp, \U1|Mux7~0\, U1|Mux7~0, kit, 1
instance = comp, \U1|Mux7~1\, U1|Mux7~1, kit, 1
instance = comp, \U1|Rn[6][8]\, U1|Rn[6][8], kit, 1
instance = comp, \U1|Rn[5][8]\, U1|Rn[5][8], kit, 1
instance = comp, \U1|Rn[4][8]\, U1|Rn[4][8], kit, 1
instance = comp, \U1|Mux7~2\, U1|Mux7~2, kit, 1
instance = comp, \U1|Rn[7][8]\, U1|Rn[7][8], kit, 1
instance = comp, \U1|Mux7~3\, U1|Mux7~3, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[8]~2\, U1|bus_RAM_DATA_OUT[8]~2, kit, 1
instance = comp, \U1|END[8]\, U1|END[8], kit, 1
instance = comp, \U1|Add0~16\, U1|Add0~16, kit, 1
instance = comp, \U1|Add1~16\, U1|Add1~16, kit, 1
instance = comp, \U1|Add1~43\, U1|Add1~43, kit, 1
instance = comp, \U1|PC[8]\, U1|PC[8], kit, 1
instance = comp, \U1|Mux23~0\, U1|Mux23~0, kit, 1
instance = comp, \U1|Mux23~1\, U1|Mux23~1, kit, 1
instance = comp, \U1|Mux23~2\, U1|Mux23~2, kit, 1
instance = comp, \U1|Mux23~3\, U1|Mux23~3, kit, 1
instance = comp, \U1|Mux23~4\, U1|Mux23~4, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~40\, U1|bus_RAM_ADDRESS~40, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~41\, U1|bus_RAM_ADDRESS~41, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[8]\, U1|bus_RAM_ADDRESS[8], kit, 1
instance = comp, \U1|Add0~18\, U1|Add0~18, kit, 1
instance = comp, \U1|Add1~18\, U1|Add1~18, kit, 1
instance = comp, \U1|Add1~44\, U1|Add1~44, kit, 1
instance = comp, \U1|PC[9]\, U1|PC[9], kit, 1
instance = comp, \U1|Rn[6][9]~feeder\, U1|Rn[6][9]~feeder, kit, 1
instance = comp, \U1|Rn[6][9]\, U1|Rn[6][9], kit, 1
instance = comp, \U1|Rn[7][9]\, U1|Rn[7][9], kit, 1
instance = comp, \U1|Rn[4][9]\, U1|Rn[4][9], kit, 1
instance = comp, \U1|Mux6~2\, U1|Mux6~2, kit, 1
instance = comp, \U1|Mux6~3\, U1|Mux6~3, kit, 1
instance = comp, \U1|Rn[0][9]~feeder\, U1|Rn[0][9]~feeder, kit, 1
instance = comp, \U1|Rn[0][9]\, U1|Rn[0][9], kit, 1
instance = comp, \U1|Rn[2][9]~feeder\, U1|Rn[2][9]~feeder, kit, 1
instance = comp, \U1|Rn[2][9]\, U1|Rn[2][9], kit, 1
instance = comp, \U1|Mux6~0\, U1|Mux6~0, kit, 1
instance = comp, \U1|Rn[1][9]\, U1|Rn[1][9], kit, 1
instance = comp, \U1|Rn[3][9]~feeder\, U1|Rn[3][9]~feeder, kit, 1
instance = comp, \U1|Rn[3][9]\, U1|Rn[3][9], kit, 1
instance = comp, \U1|Mux6~1\, U1|Mux6~1, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[9]~3\, U1|bus_RAM_DATA_OUT[9]~3, kit, 1
instance = comp, \U1|SP[9]~feeder\, U1|SP[9]~feeder, kit, 1
instance = comp, \U1|SP[9]\, U1|SP[9], kit, 1
instance = comp, \U1|Selector41~0\, U1|Selector41~0, kit, 1
instance = comp, \U1|Rn[5][9]~feeder\, U1|Rn[5][9]~feeder, kit, 1
instance = comp, \U1|Rn[5][9]\, U1|Rn[5][9], kit, 1
instance = comp, \U1|Mux22~0\, U1|Mux22~0, kit, 1
instance = comp, \U1|Mux22~1\, U1|Mux22~1, kit, 1
instance = comp, \U1|Mux22~2\, U1|Mux22~2, kit, 1
instance = comp, \U1|Mux22~3\, U1|Mux22~3, kit, 1
instance = comp, \U1|Mux22~4\, U1|Mux22~4, kit, 1
instance = comp, \U1|END[9]\, U1|END[9], kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~42\, U1|bus_RAM_ADDRESS~42, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~43\, U1|bus_RAM_ADDRESS~43, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[9]\, U1|bus_RAM_ADDRESS[9], kit, 1
instance = comp, \U1|END[10]\, U1|END[10], kit, 1
instance = comp, \U1|Rn[3][10]\, U1|Rn[3][10], kit, 1
instance = comp, \U1|Rn[2][10]\, U1|Rn[2][10], kit, 1
instance = comp, \U1|Rn[1][10]\, U1|Rn[1][10], kit, 1
instance = comp, \U1|Mux21~2\, U1|Mux21~2, kit, 1
instance = comp, \U1|Mux21~3\, U1|Mux21~3, kit, 1
instance = comp, \U1|Rn[7][10]\, U1|Rn[7][10], kit, 1
instance = comp, \U1|Rn[5][10]~feeder\, U1|Rn[5][10]~feeder, kit, 1
instance = comp, \U1|Rn[5][10]\, U1|Rn[5][10], kit, 1
instance = comp, \U1|Rn[4][10]~feeder\, U1|Rn[4][10]~feeder, kit, 1
instance = comp, \U1|Rn[4][10]\, U1|Rn[4][10], kit, 1
instance = comp, \U1|Rn[6][10]\, U1|Rn[6][10], kit, 1
instance = comp, \U1|Mux21~0\, U1|Mux21~0, kit, 1
instance = comp, \U1|Mux21~1\, U1|Mux21~1, kit, 1
instance = comp, \U1|Mux21~4\, U1|Mux21~4, kit, 1
instance = comp, \U1|Add0~20\, U1|Add0~20, kit, 1
instance = comp, \U1|Add1~20\, U1|Add1~20, kit, 1
instance = comp, \U1|Add1~45\, U1|Add1~45, kit, 1
instance = comp, \U1|PC[10]\, U1|PC[10], kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~44\, U1|bus_RAM_ADDRESS~44, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~45\, U1|bus_RAM_ADDRESS~45, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[10]\, U1|bus_RAM_ADDRESS[10], kit, 1
instance = comp, \U1|Add0~22\, U1|Add0~22, kit, 1
instance = comp, \U1|Add1~22\, U1|Add1~22, kit, 1
instance = comp, \U1|Add1~46\, U1|Add1~46, kit, 1
instance = comp, \U1|PC[11]\, U1|PC[11], kit, 1
instance = comp, \U1|END[11]\, U1|END[11], kit, 1
instance = comp, \U1|Rn[7][11]\, U1|Rn[7][11], kit, 1
instance = comp, \U1|Rn[4][11]~feeder\, U1|Rn[4][11]~feeder, kit, 1
instance = comp, \U1|Rn[4][11]\, U1|Rn[4][11], kit, 1
instance = comp, \U1|Rn[6][11]~feeder\, U1|Rn[6][11]~feeder, kit, 1
instance = comp, \U1|Rn[6][11]\, U1|Rn[6][11], kit, 1
instance = comp, \U1|Mux20~0\, U1|Mux20~0, kit, 1
instance = comp, \U1|Rn[5][11]\, U1|Rn[5][11], kit, 1
instance = comp, \U1|Mux20~1\, U1|Mux20~1, kit, 1
instance = comp, \U1|Rn[3][11]\, U1|Rn[3][11], kit, 1
instance = comp, \U1|Rn[2][11]\, U1|Rn[2][11], kit, 1
instance = comp, \U1|Rn[1][11]\, U1|Rn[1][11], kit, 1
instance = comp, \U1|Mux20~2\, U1|Mux20~2, kit, 1
instance = comp, \U1|Mux20~3\, U1|Mux20~3, kit, 1
instance = comp, \U1|Mux20~4\, U1|Mux20~4, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~46\, U1|bus_RAM_ADDRESS~46, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~47\, U1|bus_RAM_ADDRESS~47, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[11]\, U1|bus_RAM_ADDRESS[11], kit, 1
instance = comp, \U1|END[12]\, U1|END[12], kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~48\, U1|bus_RAM_ADDRESS~48, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~49\, U1|bus_RAM_ADDRESS~49, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[12]\, U1|bus_RAM_ADDRESS[12], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a51\, U2|altsyncram_component|auto_generated|ram_block1a51, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a19\, U2|altsyncram_component|auto_generated|ram_block1a19, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|decode3|w_anode823w[3]\, U2|altsyncram_component|auto_generated|decode3|w_anode823w[3], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]\, U2|altsyncram_component|auto_generated|rden_decode|w_anode911w[3], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a3\, U2|altsyncram_component|auto_generated|ram_block1a3, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|decode3|w_anode850w[3]\, U2|altsyncram_component|auto_generated|decode3|w_anode850w[3], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0\, U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a35\, U2|altsyncram_component|auto_generated|ram_block1a35, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~62\, U2|altsyncram_component|auto_generated|mux2|_~62, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~63\, U2|altsyncram_component|auto_generated|mux2|_~63, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a115\, U2|altsyncram_component|auto_generated|ram_block1a115, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a99\, U2|altsyncram_component|auto_generated|ram_block1a99, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|decode3|w_anode870w[3]\, U2|altsyncram_component|auto_generated|decode3|w_anode870w[3], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0\, U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a67\, U2|altsyncram_component|auto_generated|ram_block1a67, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|decode3|w_anode880w[3]\, U2|altsyncram_component|auto_generated|decode3|w_anode880w[3], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0\, U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a83\, U2|altsyncram_component|auto_generated|ram_block1a83, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~60\, U2|altsyncram_component|auto_generated|mux2|_~60, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~61\, U2|altsyncram_component|auto_generated|mux2|_~61, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~64\, U2|altsyncram_component|auto_generated|mux2|_~64, kit, 1
instance = comp, \U1|END[3]\, U1|END[3], kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~30\, U1|bus_RAM_ADDRESS~30, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~31\, U1|bus_RAM_ADDRESS~31, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[3]\, U1|bus_RAM_ADDRESS[3], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a18\, U2|altsyncram_component|auto_generated|ram_block1a18, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a50\, U2|altsyncram_component|auto_generated|ram_block1a50, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a34\, U2|altsyncram_component|auto_generated|ram_block1a34, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a2\, U2|altsyncram_component|auto_generated|ram_block1a2, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~57\, U2|altsyncram_component|auto_generated|mux2|_~57, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~58\, U2|altsyncram_component|auto_generated|mux2|_~58, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a82\, U2|altsyncram_component|auto_generated|ram_block1a82, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a66\, U2|altsyncram_component|auto_generated|ram_block1a66, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~55\, U2|altsyncram_component|auto_generated|mux2|_~55, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a98\, U2|altsyncram_component|auto_generated|ram_block1a98, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a114\, U2|altsyncram_component|auto_generated|ram_block1a114, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~56\, U2|altsyncram_component|auto_generated|mux2|_~56, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~59\, U2|altsyncram_component|auto_generated|mux2|_~59, kit, 1
instance = comp, \U1|Add1~37\, U1|Add1~37, kit, 1
instance = comp, \U1|PC[2]\, U1|PC[2], kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~28\, U1|bus_RAM_ADDRESS~28, kit, 1
instance = comp, \U1|END[2]\, U1|END[2], kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~29\, U1|bus_RAM_ADDRESS~29, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[2]\, U1|bus_RAM_ADDRESS[2], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a60\, U2|altsyncram_component|auto_generated|ram_block1a60, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a44\, U2|altsyncram_component|auto_generated|ram_block1a44, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a12\, U2|altsyncram_component|auto_generated|ram_block1a12, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~42\, U2|altsyncram_component|auto_generated|mux2|_~42, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a28\, U2|altsyncram_component|auto_generated|ram_block1a28, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~43\, U2|altsyncram_component|auto_generated|mux2|_~43, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a76\, U2|altsyncram_component|auto_generated|ram_block1a76, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a92\, U2|altsyncram_component|auto_generated|ram_block1a92, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~40\, U2|altsyncram_component|auto_generated|mux2|_~40, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a108\, U2|altsyncram_component|auto_generated|ram_block1a108, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a124\, U2|altsyncram_component|auto_generated|ram_block1a124, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~41\, U2|altsyncram_component|auto_generated|mux2|_~41, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~44\, U2|altsyncram_component|auto_generated|mux2|_~44, kit, 1
instance = comp, \U1|IR[9]~0\, U1|IR[9]~0, kit, 1
instance = comp, \U1|IR[12]\, U1|IR[12], kit, 1
instance = comp, \U1|WideNor2\, U1|WideNor2, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[4]\, U1|bus_RAM_DATA_OUT[4], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a100\, U2|altsyncram_component|auto_generated|ram_block1a100, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a84\, U2|altsyncram_component|auto_generated|ram_block1a84, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a68\, U2|altsyncram_component|auto_generated|ram_block1a68, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~65\, U2|altsyncram_component|auto_generated|mux2|_~65, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a116\, U2|altsyncram_component|auto_generated|ram_block1a116, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~66\, U2|altsyncram_component|auto_generated|mux2|_~66, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a52\, U2|altsyncram_component|auto_generated|ram_block1a52, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a20\, U2|altsyncram_component|auto_generated|ram_block1a20, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a4\, U2|altsyncram_component|auto_generated|ram_block1a4, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a36\, U2|altsyncram_component|auto_generated|ram_block1a36, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~67\, U2|altsyncram_component|auto_generated|mux2|_~67, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~68\, U2|altsyncram_component|auto_generated|mux2|_~68, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~69\, U2|altsyncram_component|auto_generated|mux2|_~69, kit, 1
instance = comp, \U1|IR[4]\, U1|IR[4], kit, 1
instance = comp, \U1|Mux25~2\, U1|Mux25~2, kit, 1
instance = comp, \U1|Mux25~3\, U1|Mux25~3, kit, 1
instance = comp, \U1|Mux25~0\, U1|Mux25~0, kit, 1
instance = comp, \U1|Mux25~1\, U1|Mux25~1, kit, 1
instance = comp, \U1|Mux25~4\, U1|Mux25~4, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[6]\, U1|bus_RAM_DATA_OUT[6], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a102\, U2|altsyncram_component|auto_generated|ram_block1a102, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a86\, U2|altsyncram_component|auto_generated|ram_block1a86, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a70\, U2|altsyncram_component|auto_generated|ram_block1a70, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~75\, U2|altsyncram_component|auto_generated|mux2|_~75, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a118\, U2|altsyncram_component|auto_generated|ram_block1a118, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~76\, U2|altsyncram_component|auto_generated|mux2|_~76, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a22\, U2|altsyncram_component|auto_generated|ram_block1a22, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a54\, U2|altsyncram_component|auto_generated|ram_block1a54, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a6\, U2|altsyncram_component|auto_generated|ram_block1a6, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a38\, U2|altsyncram_component|auto_generated|ram_block1a38, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~77\, U2|altsyncram_component|auto_generated|mux2|_~77, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~78\, U2|altsyncram_component|auto_generated|mux2|_~78, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~79\, U2|altsyncram_component|auto_generated|mux2|_~79, kit, 1
instance = comp, \U1|IR[6]\, U1|IR[6], kit, 1
instance = comp, \U1|Mux26~0\, U1|Mux26~0, kit, 1
instance = comp, \U1|Mux26~1\, U1|Mux26~1, kit, 1
instance = comp, \U1|Mux26~2\, U1|Mux26~2, kit, 1
instance = comp, \U1|Mux26~3\, U1|Mux26~3, kit, 1
instance = comp, \U1|Mux26~4\, U1|Mux26~4, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[5]\, U1|bus_RAM_DATA_OUT[5], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a21\, U2|altsyncram_component|auto_generated|ram_block1a21, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a53\, U2|altsyncram_component|auto_generated|ram_block1a53, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a5\, U2|altsyncram_component|auto_generated|ram_block1a5, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a37\, U2|altsyncram_component|auto_generated|ram_block1a37, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~72\, U2|altsyncram_component|auto_generated|mux2|_~72, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~73\, U2|altsyncram_component|auto_generated|mux2|_~73, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a117\, U2|altsyncram_component|auto_generated|ram_block1a117, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a101\, U2|altsyncram_component|auto_generated|ram_block1a101, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a85\, U2|altsyncram_component|auto_generated|ram_block1a85, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a69\, U2|altsyncram_component|auto_generated|ram_block1a69, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~70\, U2|altsyncram_component|auto_generated|mux2|_~70, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~71\, U2|altsyncram_component|auto_generated|mux2|_~71, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~74\, U2|altsyncram_component|auto_generated|mux2|_~74, kit, 1
instance = comp, \U1|IR[5]\, U1|IR[5], kit, 1
instance = comp, \U1|Mux31~0\, U1|Mux31~0, kit, 1
instance = comp, \U1|Mux31~1\, U1|Mux31~1, kit, 1
instance = comp, \U1|Mux31~2\, U1|Mux31~2, kit, 1
instance = comp, \U1|Mux31~3\, U1|Mux31~3, kit, 1
instance = comp, \U1|Mux31~4\, U1|Mux31~4, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[0]\, U1|bus_RAM_DATA_OUT[0], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a96\, U2|altsyncram_component|auto_generated|ram_block1a96, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a112\, U2|altsyncram_component|auto_generated|ram_block1a112, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a80\, U2|altsyncram_component|auto_generated|ram_block1a80, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a64\, U2|altsyncram_component|auto_generated|ram_block1a64, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~0\, U2|altsyncram_component|auto_generated|mux2|_~0, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~1\, U2|altsyncram_component|auto_generated|mux2|_~1, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a16\, U2|altsyncram_component|auto_generated|ram_block1a16, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a48\, U2|altsyncram_component|auto_generated|ram_block1a48, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a32\, U2|altsyncram_component|auto_generated|ram_block1a32, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a0\, U2|altsyncram_component|auto_generated|ram_block1a0, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~2\, U2|altsyncram_component|auto_generated|mux2|_~2, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~3\, U2|altsyncram_component|auto_generated|mux2|_~3, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~4\, U2|altsyncram_component|auto_generated|mux2|_~4, kit, 1
instance = comp, \U1|IR[0]\, U1|IR[0], kit, 1
instance = comp, \U1|SP[0]~2\, U1|SP[0]~2, kit, 1
instance = comp, \U1|Rn[1][4]~3\, U1|Rn[1][4]~3, kit, 1
instance = comp, \U1|Rn[3][8]~8\, U1|Rn[3][8]~8, kit, 1
instance = comp, \U1|Rn[3][13]\, U1|Rn[3][13], kit, 1
instance = comp, \U1|Rn[1][13]\, U1|Rn[1][13], kit, 1
instance = comp, \U1|Mux2~1\, U1|Mux2~1, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[13]~6\, U1|bus_RAM_DATA_OUT[13]~6, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[13]~feeder\, U1|bus_RAM_DATA_OUT[13]~feeder, kit, 1
instance = comp, \U1|Mux18~2\, U1|Mux18~2, kit, 1
instance = comp, \U1|Mux18~3\, U1|Mux18~3, kit, 1
instance = comp, \U1|Mux18~0\, U1|Mux18~0, kit, 1
instance = comp, \U1|Mux18~1\, U1|Mux18~1, kit, 1
instance = comp, \U1|Mux18~4\, U1|Mux18~4, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[13]\, U1|bus_RAM_DATA_OUT[13], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a125\, U2|altsyncram_component|auto_generated|ram_block1a125, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a109\, U2|altsyncram_component|auto_generated|ram_block1a109, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a93\, U2|altsyncram_component|auto_generated|ram_block1a93, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a77\, U2|altsyncram_component|auto_generated|ram_block1a77, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~35\, U2|altsyncram_component|auto_generated|mux2|_~35, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~36\, U2|altsyncram_component|auto_generated|mux2|_~36, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a61\, U2|altsyncram_component|auto_generated|ram_block1a61, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a29\, U2|altsyncram_component|auto_generated|ram_block1a29, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a13\, U2|altsyncram_component|auto_generated|ram_block1a13, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a45\, U2|altsyncram_component|auto_generated|ram_block1a45, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~37\, U2|altsyncram_component|auto_generated|mux2|_~37, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~38\, U2|altsyncram_component|auto_generated|mux2|_~38, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~39\, U2|altsyncram_component|auto_generated|mux2|_~39, kit, 1
instance = comp, \U1|IR[13]\, U1|IR[13], kit, 1
instance = comp, \U1|WideNor4~0\, U1|WideNor4~0, kit, 1
instance = comp, \U1|END[15]~2\, U1|END[15]~2, kit, 1
instance = comp, \U1|Rn[2][0]~2\, U1|Rn[2][0]~2, kit, 1
instance = comp, \U1|Rn[0][0]~5\, U1|Rn[0][0]~5, kit, 1
instance = comp, \U1|Rn[6][0]~9\, U1|Rn[6][0]~9, kit, 1
instance = comp, \U1|Rn[6][7]\, U1|Rn[6][7], kit, 1
instance = comp, \U1|Mux8~2\, U1|Mux8~2, kit, 1
instance = comp, \U1|Mux8~3\, U1|Mux8~3, kit, 1
instance = comp, \U1|Mux8~0\, U1|Mux8~0, kit, 1
instance = comp, \U1|Mux8~1\, U1|Mux8~1, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[7]~1\, U1|bus_RAM_DATA_OUT[7]~1, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[7]~feeder\, U1|bus_RAM_DATA_OUT[7]~feeder, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[7]\, U1|bus_RAM_DATA_OUT[7], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a103\, U2|altsyncram_component|auto_generated|ram_block1a103, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a87\, U2|altsyncram_component|auto_generated|ram_block1a87, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a71\, U2|altsyncram_component|auto_generated|ram_block1a71, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~5\, U2|altsyncram_component|auto_generated|mux2|_~5, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a119\, U2|altsyncram_component|auto_generated|ram_block1a119, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~6\, U2|altsyncram_component|auto_generated|mux2|_~6, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a55\, U2|altsyncram_component|auto_generated|ram_block1a55, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a23\, U2|altsyncram_component|auto_generated|ram_block1a23, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a7\, U2|altsyncram_component|auto_generated|ram_block1a7, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a39\, U2|altsyncram_component|auto_generated|ram_block1a39, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~7\, U2|altsyncram_component|auto_generated|mux2|_~7, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~8\, U2|altsyncram_component|auto_generated|mux2|_~8, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~9\, U2|altsyncram_component|auto_generated|mux2|_~9, kit, 1
instance = comp, \U1|IR[7]\, U1|IR[7], kit, 1
instance = comp, \U1|Rn[0][0]~7\, U1|Rn[0][0]~7, kit, 1
instance = comp, \U1|Rn[0][11]\, U1|Rn[0][11], kit, 1
instance = comp, \U1|Mux4~0\, U1|Mux4~0, kit, 1
instance = comp, \U1|Mux4~1\, U1|Mux4~1, kit, 1
instance = comp, \U1|Mux4~2\, U1|Mux4~2, kit, 1
instance = comp, \U1|Mux4~3\, U1|Mux4~3, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[11]~8\, U1|bus_RAM_DATA_OUT[11]~8, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[11]~feeder\, U1|bus_RAM_DATA_OUT[11]~feeder, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[11]\, U1|bus_RAM_DATA_OUT[11], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a123\, U2|altsyncram_component|auto_generated|ram_block1a123, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a91\, U2|altsyncram_component|auto_generated|ram_block1a91, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a75\, U2|altsyncram_component|auto_generated|ram_block1a75, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~20\, U2|altsyncram_component|auto_generated|mux2|_~20, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a107\, U2|altsyncram_component|auto_generated|ram_block1a107, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~21\, U2|altsyncram_component|auto_generated|mux2|_~21, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a59\, U2|altsyncram_component|auto_generated|ram_block1a59, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a27\, U2|altsyncram_component|auto_generated|ram_block1a27, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a43\, U2|altsyncram_component|auto_generated|ram_block1a43, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a11\, U2|altsyncram_component|auto_generated|ram_block1a11, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~22\, U2|altsyncram_component|auto_generated|mux2|_~22, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~23\, U2|altsyncram_component|auto_generated|mux2|_~23, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~24\, U2|altsyncram_component|auto_generated|mux2|_~24, kit, 1
instance = comp, \U1|IR[11]\, U1|IR[11], kit, 1
instance = comp, \U1|WideNor5\, U1|WideNor5, kit, 1
instance = comp, \U1|SP[10]~feeder\, U1|SP[10]~feeder, kit, 1
instance = comp, \U1|SP[10]\, U1|SP[10], kit, 1
instance = comp, \U1|Selector40~0\, U1|Selector40~0, kit, 1
instance = comp, \U1|Rn[0][10]~feeder\, U1|Rn[0][10]~feeder, kit, 1
instance = comp, \U1|Rn[0][10]\, U1|Rn[0][10], kit, 1
instance = comp, \U1|Mux5~0\, U1|Mux5~0, kit, 1
instance = comp, \U1|Mux5~1\, U1|Mux5~1, kit, 1
instance = comp, \U1|Mux5~2\, U1|Mux5~2, kit, 1
instance = comp, \U1|Mux5~3\, U1|Mux5~3, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[10]~9\, U1|bus_RAM_DATA_OUT[10]~9, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[10]~feeder\, U1|bus_RAM_DATA_OUT[10]~feeder, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[10]\, U1|bus_RAM_DATA_OUT[10], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a106\, U2|altsyncram_component|auto_generated|ram_block1a106, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a122\, U2|altsyncram_component|auto_generated|ram_block1a122, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a90\, U2|altsyncram_component|auto_generated|ram_block1a90, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a74\, U2|altsyncram_component|auto_generated|ram_block1a74, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~45\, U2|altsyncram_component|auto_generated|mux2|_~45, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~46\, U2|altsyncram_component|auto_generated|mux2|_~46, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a58\, U2|altsyncram_component|auto_generated|ram_block1a58, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a26\, U2|altsyncram_component|auto_generated|ram_block1a26, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a10\, U2|altsyncram_component|auto_generated|ram_block1a10, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a42\, U2|altsyncram_component|auto_generated|ram_block1a42, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~47\, U2|altsyncram_component|auto_generated|mux2|_~47, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~48\, U2|altsyncram_component|auto_generated|mux2|_~48, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~49\, U2|altsyncram_component|auto_generated|mux2|_~49, kit, 1
instance = comp, \U1|IR[10]\, U1|IR[10], kit, 1
instance = comp, \U1|WideNor1\, U1|WideNor1, kit, 1
instance = comp, \U1|wire_RW~0\, U1|wire_RW~0, kit, 1
instance = comp, \U1|wire_RW~1\, U1|wire_RW~1, kit, 1
instance = comp, \U1|wire_RW~2\, U1|wire_RW~2, kit, 1
instance = comp, \U1|wire_RW~3\, U1|wire_RW~3, kit, 1
instance = comp, \U1|wire_RW\, U1|wire_RW, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|decode3|w_anode860w[3]\, U2|altsyncram_component|auto_generated|decode3|w_anode860w[3], kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[1]~feeder\, U1|bus_RAM_DATA_OUT[1]~feeder, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[1]\, U1|bus_RAM_DATA_OUT[1], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a49\, U2|altsyncram_component|auto_generated|ram_block1a49, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a17\, U2|altsyncram_component|auto_generated|ram_block1a17, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a1\, U2|altsyncram_component|auto_generated|ram_block1a1, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a33\, U2|altsyncram_component|auto_generated|ram_block1a33, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~52\, U2|altsyncram_component|auto_generated|mux2|_~52, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~53\, U2|altsyncram_component|auto_generated|mux2|_~53, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a113\, U2|altsyncram_component|auto_generated|ram_block1a113, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a97\, U2|altsyncram_component|auto_generated|ram_block1a97, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a81\, U2|altsyncram_component|auto_generated|ram_block1a81, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a65\, U2|altsyncram_component|auto_generated|ram_block1a65, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~50\, U2|altsyncram_component|auto_generated|mux2|_~50, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~51\, U2|altsyncram_component|auto_generated|mux2|_~51, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~54\, U2|altsyncram_component|auto_generated|mux2|_~54, kit, 1
instance = comp, \U1|IR[1]\, U1|IR[1], kit, 1
instance = comp, \U1|SP[0]~3\, U1|SP[0]~3, kit, 1
instance = comp, \U1|SP[15]\, U1|SP[15], kit, 1
instance = comp, \U1|Selector35~0\, U1|Selector35~0, kit, 1
instance = comp, \U1|Rn[4][15]\, U1|Rn[4][15], kit, 1
instance = comp, \U1|Rn[5][15]\, U1|Rn[5][15], kit, 1
instance = comp, \U1|Mux0~2\, U1|Mux0~2, kit, 1
instance = comp, \U1|Rn[6][15]\, U1|Rn[6][15], kit, 1
instance = comp, \U1|Rn[7][15]\, U1|Rn[7][15], kit, 1
instance = comp, \U1|Mux0~3\, U1|Mux0~3, kit, 1
instance = comp, \U1|Rn[3][15]\, U1|Rn[3][15], kit, 1
instance = comp, \U1|Rn[1][15]\, U1|Rn[1][15], kit, 1
instance = comp, \U1|Rn[2][15]\, U1|Rn[2][15], kit, 1
instance = comp, \U1|Rn[0][15]~feeder\, U1|Rn[0][15]~feeder, kit, 1
instance = comp, \U1|Rn[0][15]\, U1|Rn[0][15], kit, 1
instance = comp, \U1|Mux0~0\, U1|Mux0~0, kit, 1
instance = comp, \U1|Mux0~1\, U1|Mux0~1, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[15]~4\, U1|bus_RAM_DATA_OUT[15]~4, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[15]~feeder\, U1|bus_RAM_DATA_OUT[15]~feeder, kit, 1
instance = comp, \U1|Mux16~0\, U1|Mux16~0, kit, 1
instance = comp, \U1|Mux16~1\, U1|Mux16~1, kit, 1
instance = comp, \U1|Mux16~2\, U1|Mux16~2, kit, 1
instance = comp, \U1|Mux16~3\, U1|Mux16~3, kit, 1
instance = comp, \U1|Mux16~4\, U1|Mux16~4, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[15]\, U1|bus_RAM_DATA_OUT[15], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a127\, U2|altsyncram_component|auto_generated|ram_block1a127, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a111\, U2|altsyncram_component|auto_generated|ram_block1a111, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a95\, U2|altsyncram_component|auto_generated|ram_block1a95, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a79\, U2|altsyncram_component|auto_generated|ram_block1a79, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~25\, U2|altsyncram_component|auto_generated|mux2|_~25, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~26\, U2|altsyncram_component|auto_generated|mux2|_~26, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a31\, U2|altsyncram_component|auto_generated|ram_block1a31, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a63\, U2|altsyncram_component|auto_generated|ram_block1a63, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a15\, U2|altsyncram_component|auto_generated|ram_block1a15, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a47\, U2|altsyncram_component|auto_generated|ram_block1a47, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~27\, U2|altsyncram_component|auto_generated|mux2|_~27, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~28\, U2|altsyncram_component|auto_generated|mux2|_~28, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~29\, U2|altsyncram_component|auto_generated|mux2|_~29, kit, 1
instance = comp, \U1|IR[15]~feeder\, U1|IR[15]~feeder, kit, 1
instance = comp, \U1|IR[15]\, U1|IR[15], kit, 1
instance = comp, \U1|WideNor7~0\, U1|WideNor7~0, kit, 1
instance = comp, \U1|WideNor7\, U1|WideNor7, kit, 1
instance = comp, \U1|PC[11]~1\, U1|PC[11]~1, kit, 1
instance = comp, \U1|Add0~24\, U1|Add0~24, kit, 1
instance = comp, \U1|Add1~24\, U1|Add1~24, kit, 1
instance = comp, \U1|Add1~47\, U1|Add1~47, kit, 1
instance = comp, \U1|PC[12]\, U1|PC[12], kit, 1
instance = comp, \U1|Add0~26\, U1|Add0~26, kit, 1
instance = comp, \U1|Add1~26\, U1|Add1~26, kit, 1
instance = comp, \U1|Add1~34\, U1|Add1~34, kit, 1
instance = comp, \U1|PC[13]\, U1|PC[13], kit, 1
instance = comp, \U1|END[13]\, U1|END[13], kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~22\, U1|bus_RAM_ADDRESS~22, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~23\, U1|bus_RAM_ADDRESS~23, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[13]\, U1|bus_RAM_ADDRESS[13], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|decode3|w_anode900w[3]\, U2|altsyncram_component|auto_generated|decode3|w_anode900w[3], kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[9]~feeder\, U1|bus_RAM_DATA_OUT[9]~feeder, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[9]\, U1|bus_RAM_DATA_OUT[9], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a121\, U2|altsyncram_component|auto_generated|ram_block1a121, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a89\, U2|altsyncram_component|auto_generated|ram_block1a89, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a73\, U2|altsyncram_component|auto_generated|ram_block1a73, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~15\, U2|altsyncram_component|auto_generated|mux2|_~15, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a105\, U2|altsyncram_component|auto_generated|ram_block1a105, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~16\, U2|altsyncram_component|auto_generated|mux2|_~16, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a25\, U2|altsyncram_component|auto_generated|ram_block1a25, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a41\, U2|altsyncram_component|auto_generated|ram_block1a41, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a9\, U2|altsyncram_component|auto_generated|ram_block1a9, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~17\, U2|altsyncram_component|auto_generated|mux2|_~17, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a57\, U2|altsyncram_component|auto_generated|ram_block1a57, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~18\, U2|altsyncram_component|auto_generated|mux2|_~18, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~19\, U2|altsyncram_component|auto_generated|mux2|_~19, kit, 1
instance = comp, \U1|IR[9]\, U1|IR[9], kit, 1
instance = comp, \U1|SP[14]~feeder\, U1|SP[14]~feeder, kit, 1
instance = comp, \U1|SP[14]\, U1|SP[14], kit, 1
instance = comp, \U1|Selector36~0\, U1|Selector36~0, kit, 1
instance = comp, \U1|Rn[0][14]~feeder\, U1|Rn[0][14]~feeder, kit, 1
instance = comp, \U1|Rn[0][14]\, U1|Rn[0][14], kit, 1
instance = comp, \U1|Rn[2][14]~feeder\, U1|Rn[2][14]~feeder, kit, 1
instance = comp, \U1|Rn[2][14]\, U1|Rn[2][14], kit, 1
instance = comp, \U1|Mux1~0\, U1|Mux1~0, kit, 1
instance = comp, \U1|Rn[3][14]\, U1|Rn[3][14], kit, 1
instance = comp, \U1|Rn[1][14]\, U1|Rn[1][14], kit, 1
instance = comp, \U1|Mux1~1\, U1|Mux1~1, kit, 1
instance = comp, \U1|Rn[7][14]\, U1|Rn[7][14], kit, 1
instance = comp, \U1|Rn[6][14]\, U1|Rn[6][14], kit, 1
instance = comp, \U1|Rn[4][14]\, U1|Rn[4][14], kit, 1
instance = comp, \U1|Rn[5][14]\, U1|Rn[5][14], kit, 1
instance = comp, \U1|Mux1~2\, U1|Mux1~2, kit, 1
instance = comp, \U1|Mux1~3\, U1|Mux1~3, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[14]~5\, U1|bus_RAM_DATA_OUT[14]~5, kit, 1
instance = comp, \U1|END[14]\, U1|END[14], kit, 1
instance = comp, \U1|Add0~28\, U1|Add0~28, kit, 1
instance = comp, \U1|Add1~28\, U1|Add1~28, kit, 1
instance = comp, \U1|Add1~33\, U1|Add1~33, kit, 1
instance = comp, \U1|PC[14]\, U1|PC[14], kit, 1
instance = comp, \U1|Mux17~0\, U1|Mux17~0, kit, 1
instance = comp, \U1|Mux17~1\, U1|Mux17~1, kit, 1
instance = comp, \U1|Mux17~2\, U1|Mux17~2, kit, 1
instance = comp, \U1|Mux17~3\, U1|Mux17~3, kit, 1
instance = comp, \U1|Mux17~4\, U1|Mux17~4, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~20\, U1|bus_RAM_ADDRESS~20, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~21\, U1|bus_RAM_ADDRESS~21, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[14]\, U1|bus_RAM_ADDRESS[14], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|decode3|w_anode840w[3]\, U2|altsyncram_component|auto_generated|decode3|w_anode840w[3], kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[14]~feeder\, U1|bus_RAM_DATA_OUT[14]~feeder, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[14]\, U1|bus_RAM_DATA_OUT[14], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a30\, U2|altsyncram_component|auto_generated|ram_block1a30, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a62\, U2|altsyncram_component|auto_generated|ram_block1a62, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a14\, U2|altsyncram_component|auto_generated|ram_block1a14, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a46\, U2|altsyncram_component|auto_generated|ram_block1a46, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~32\, U2|altsyncram_component|auto_generated|mux2|_~32, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~33\, U2|altsyncram_component|auto_generated|mux2|_~33, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a126\, U2|altsyncram_component|auto_generated|ram_block1a126, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a78\, U2|altsyncram_component|auto_generated|ram_block1a78, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a94\, U2|altsyncram_component|auto_generated|ram_block1a94, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~30\, U2|altsyncram_component|auto_generated|mux2|_~30, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a110\, U2|altsyncram_component|auto_generated|ram_block1a110, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~31\, U2|altsyncram_component|auto_generated|mux2|_~31, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~34\, U2|altsyncram_component|auto_generated|mux2|_~34, kit, 1
instance = comp, \U1|IR[14]\, U1|IR[14], kit, 1
instance = comp, \U1|resetStage~0\, U1|resetStage~0, kit, 1
instance = comp, \U1|Selector164~0\, U1|Selector164~0, kit, 1
instance = comp, \U1|Decoder1~9\, U1|Decoder1~9, kit, 1
instance = comp, \U1|Selector164~3\, U1|Selector164~3, kit, 1
instance = comp, \U1|Selector164~4\, U1|Selector164~4, kit, 1
instance = comp, \U1|Selector164~5\, U1|Selector164~5, kit, 1
instance = comp, \U1|Decoder1~7\, U1|Decoder1~7, kit, 1
instance = comp, \U1|Decoder1~8\, U1|Decoder1~8, kit, 1
instance = comp, \U1|Selector164~1\, U1|Selector164~1, kit, 1
instance = comp, \U1|Selector164~2\, U1|Selector164~2, kit, 1
instance = comp, \U1|Selector164~6\, U1|Selector164~6, kit, 1
instance = comp, \U1|Selector164~7\, U1|Selector164~7, kit, 1
instance = comp, \U1|resetStage~1\, U1|resetStage~1, kit, 1
instance = comp, \U1|resetStage~2\, U1|resetStage~2, kit, 1
instance = comp, \U1|resetStage~4\, U1|resetStage~4, kit, 1
instance = comp, \U1|resetStage\, U1|resetStage, kit, 1
instance = comp, \U1|stage[0]\, U1|stage[0], kit, 1
instance = comp, \U1|Equal2~0\, U1|Equal2~0, kit, 1
instance = comp, \U1|processing_instruction~1\, U1|processing_instruction~1, kit, 1
instance = comp, \U1|Selector163~3\, U1|Selector163~3, kit, 1
instance = comp, \U1|Selector163~4\, U1|Selector163~4, kit, 1
instance = comp, \U1|Selector163~0\, U1|Selector163~0, kit, 1
instance = comp, \U1|Selector163~1\, U1|Selector163~1, kit, 1
instance = comp, \U1|Selector163~2\, U1|Selector163~2, kit, 1
instance = comp, \U1|processing_instruction~0\, U1|processing_instruction~0, kit, 1
instance = comp, \U1|processing_instruction~2\, U1|processing_instruction~2, kit, 1
instance = comp, \U1|processing_instruction\, U1|processing_instruction, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[8]~1\, U1|bus_RAM_ADDRESS[8]~1, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[8]~2\, U1|bus_RAM_ADDRESS[8]~2, kit, 1
instance = comp, \U1|Add1~30\, U1|Add1~30, kit, 1
instance = comp, \U1|Add0~30\, U1|Add0~30, kit, 1
instance = comp, \U1|Add1~32\, U1|Add1~32, kit, 1
instance = comp, \U1|PC[15]\, U1|PC[15], kit, 1
instance = comp, \U1|END[15]\, U1|END[15], kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~4\, U1|bus_RAM_ADDRESS~4, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS~5\, U1|bus_RAM_ADDRESS~5, kit, 1
instance = comp, \U1|bus_RAM_ADDRESS[15]\, U1|bus_RAM_ADDRESS[15], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder\, U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|address_reg_a[2]\, U2|altsyncram_component|auto_generated|address_reg_a[2], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder\, U2|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|out_address_reg_a[2]\, U2|altsyncram_component|auto_generated|out_address_reg_a[2], kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[8]~feeder\, U1|bus_RAM_DATA_OUT[8]~feeder, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[8]\, U1|bus_RAM_DATA_OUT[8], kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a104\, U2|altsyncram_component|auto_generated|ram_block1a104, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a72\, U2|altsyncram_component|auto_generated|ram_block1a72, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a88\, U2|altsyncram_component|auto_generated|ram_block1a88, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~10\, U2|altsyncram_component|auto_generated|mux2|_~10, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a120\, U2|altsyncram_component|auto_generated|ram_block1a120, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~11\, U2|altsyncram_component|auto_generated|mux2|_~11, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a56\, U2|altsyncram_component|auto_generated|ram_block1a56, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a8\, U2|altsyncram_component|auto_generated|ram_block1a8, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a40\, U2|altsyncram_component|auto_generated|ram_block1a40, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~12\, U2|altsyncram_component|auto_generated|mux2|_~12, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|ram_block1a24\, U2|altsyncram_component|auto_generated|ram_block1a24, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~13\, U2|altsyncram_component|auto_generated|mux2|_~13, kit, 1
instance = comp, \U2|altsyncram_component|auto_generated|mux2|_~14\, U2|altsyncram_component|auto_generated|mux2|_~14, kit, 1
instance = comp, \U1|IR[8]\, U1|IR[8], kit, 1
instance = comp, \U1|Mux3~2\, U1|Mux3~2, kit, 1
instance = comp, \U1|Mux3~3\, U1|Mux3~3, kit, 1
instance = comp, \U1|Mux3~0\, U1|Mux3~0, kit, 1
instance = comp, \U1|Mux3~1\, U1|Mux3~1, kit, 1
instance = comp, \U1|bus_RAM_DATA_OUT[12]~7\, U1|bus_RAM_DATA_OUT[12]~7, kit, 1
instance = comp, \U1|bus_vga_char[0]~0\, U1|bus_vga_char[0]~0, kit, 1
instance = comp, \U1|bus_vga_char[0]~1\, U1|bus_vga_char[0]~1, kit, 1
instance = comp, \U1|bus_vga_char[12]\, U1|bus_vga_char[12], kit, 1
instance = comp, \U4|U3|PIXCNT[0]~0\, U4|U3|PIXCNT[0]~0, kit, 1
instance = comp, \U1|bus_vga_char[11]~feeder\, U1|bus_vga_char[11]~feeder, kit, 1
instance = comp, \U1|bus_vga_char[11]\, U1|bus_vga_char[11], kit, 1
instance = comp, \U1|bus_vga_char[10]~feeder\, U1|bus_vga_char[10]~feeder, kit, 1
instance = comp, \U1|bus_vga_char[10]\, U1|bus_vga_char[10], kit, 1
instance = comp, \U1|bus_vga_pos~2\, U1|bus_vga_pos~2, kit, 1
instance = comp, \U1|videoflag~0\, U1|videoflag~0, kit, 1
instance = comp, \U1|bus_vga_pos[10]~1\, U1|bus_vga_pos[10]~1, kit, 1
instance = comp, \U1|bus_vga_pos[10]\, U1|bus_vga_pos[10], kit, 1
instance = comp, \U1|bus_vga_pos~3\, U1|bus_vga_pos~3, kit, 1
instance = comp, \U1|bus_vga_pos[9]\, U1|bus_vga_pos[9], kit, 1
instance = comp, \U1|bus_vga_pos~4\, U1|bus_vga_pos~4, kit, 1
instance = comp, \U1|bus_vga_pos[8]\, U1|bus_vga_pos[8], kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36, kit, 1
instance = comp, \U1|bus_vga_pos~5\, U1|bus_vga_pos~5, kit, 1
instance = comp, \U1|bus_vga_pos[7]\, U1|bus_vga_pos[7], kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41, kit, 1
instance = comp, \U1|bus_vga_pos~6\, U1|bus_vga_pos~6, kit, 1
instance = comp, \U1|bus_vga_pos[6]~feeder\, U1|bus_vga_pos[6]~feeder, kit, 1
instance = comp, \U1|bus_vga_pos[6]\, U1|bus_vga_pos[6], kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~86\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~86, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~42\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~42, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~43\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~43, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~73\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~73, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~44\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~44, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~45\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~45, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~46\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~46, kit, 1
instance = comp, \U1|bus_vga_pos~0\, U1|bus_vga_pos~0, kit, 1
instance = comp, \U1|bus_vga_pos[5]\, U1|bus_vga_pos[5], kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~48\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~48, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~74\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~74, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~49\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~49, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~75\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~75, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~50\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~50, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~76\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~76, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~51\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~51, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~52\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~52, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~47\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~47, kit, 1
instance = comp, \U1|bus_vga_pos~7\, U1|bus_vga_pos~7, kit, 1
instance = comp, \U1|bus_vga_pos[4]\, U1|bus_vga_pos[4], kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~55\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~55, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~77\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~77, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~78\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~78, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~56\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~56, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~57\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~57, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~79\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~79, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~80\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~80, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~58\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~58, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~59\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~59, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~53\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~53, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~54\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~54, kit, 1
instance = comp, \U1|bus_vga_pos~8\, U1|bus_vga_pos~8, kit, 1
instance = comp, \U1|bus_vga_pos[3]\, U1|bus_vga_pos[3], kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~63\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~63, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~81\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~81, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~64\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~64, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~82\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~82, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~65\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~65, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~83\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~83, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~66\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~66, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~84\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~84, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~85\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~85, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~67\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~67, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~60, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~61\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~61, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~62, kit, 1
instance = comp, \U1|bus_vga_pos~9\, U1|bus_vga_pos~9, kit, 1
instance = comp, \U1|bus_vga_pos[2]\, U1|bus_vga_pos[2], kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~68\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~68, kit, 1
instance = comp, \U1|videoflag~1\, U1|videoflag~1, kit, 1
instance = comp, \U1|videoflag\, U1|videoflag, kit, 1
instance = comp, \U4|U3|XP[7]~3\, U4|U3|XP[7]~3, kit, 1
instance = comp, \U1|bus_vga_char[0]~feeder\, U1|bus_vga_char[0]~feeder, kit, 1
instance = comp, \U1|bus_vga_char[0]\, U1|bus_vga_char[0], kit, 1
instance = comp, \U4|U3|PREVCHAR[0]\, U4|U3|PREVCHAR[0], kit, 1
instance = comp, \U4|U3|PREVSIZE\, U4|U3|PREVSIZE, kit, 1
instance = comp, \U4|U3|process_0~9\, U4|U3|process_0~9, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~71\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~71, kit, 1
instance = comp, \U4|U3|PREVXPOS[2]\, U4|U3|PREVXPOS[2], kit, 1
instance = comp, \U4|U3|process_0~12\, U4|U3|process_0~12, kit, 1
instance = comp, \U1|bus_vga_char[2]\, U1|bus_vga_char[2], kit, 1
instance = comp, \U1|bus_vga_char[1]~feeder\, U1|bus_vga_char[1]~feeder, kit, 1
instance = comp, \U1|bus_vga_char[1]\, U1|bus_vga_char[1], kit, 1
instance = comp, \U4|U3|PREVCHAR[1]\, U4|U3|PREVCHAR[1], kit, 1
instance = comp, \U4|U3|PREVCHAR[2]~feeder\, U4|U3|PREVCHAR[2]~feeder, kit, 1
instance = comp, \U4|U3|PREVCHAR[2]\, U4|U3|PREVCHAR[2], kit, 1
instance = comp, \U4|U3|process_0~5\, U4|U3|process_0~5, kit, 1
instance = comp, \U1|bus_vga_char[3]\, U1|bus_vga_char[3], kit, 1
instance = comp, \U1|bus_vga_char[4]\, U1|bus_vga_char[4], kit, 1
instance = comp, \U4|U3|PREVCHAR[3]\, U4|U3|PREVCHAR[3], kit, 1
instance = comp, \U4|U3|PREVCHAR[4]\, U4|U3|PREVCHAR[4], kit, 1
instance = comp, \U4|U3|process_0~6\, U4|U3|process_0~6, kit, 1
instance = comp, \U1|bus_vga_char[5]\, U1|bus_vga_char[5], kit, 1
instance = comp, \U1|bus_vga_char[6]~feeder\, U1|bus_vga_char[6]~feeder, kit, 1
instance = comp, \U1|bus_vga_char[6]\, U1|bus_vga_char[6], kit, 1
instance = comp, \U4|U3|PREVCHAR[5]\, U4|U3|PREVCHAR[5], kit, 1
instance = comp, \U4|U3|PREVCHAR[6]\, U4|U3|PREVCHAR[6], kit, 1
instance = comp, \U4|U3|process_0~7\, U4|U3|process_0~7, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~70\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~70, kit, 1
instance = comp, \U4|U3|PREVXPOS[3]\, U4|U3|PREVXPOS[3], kit, 1
instance = comp, \U1|bus_vga_pos~10\, U1|bus_vga_pos~10, kit, 1
instance = comp, \U1|bus_vga_pos[1]\, U1|bus_vga_pos[1], kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20\, U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20, kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~72\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~72, kit, 1
instance = comp, \U4|U3|PREVXPOS[1]\, U4|U3|PREVXPOS[1], kit, 1
instance = comp, \U4|U3|process_0~13\, U4|U3|process_0~13, kit, 1
instance = comp, \U4|U3|process_0~14\, U4|U3|process_0~14, kit, 1
instance = comp, \U4|U3|process_0~15\, U4|U3|process_0~15, kit, 1
instance = comp, \U4|U3|process_0~8\, U4|U3|process_0~8, kit, 1
instance = comp, \U4|U3|process_0~10\, U4|U3|process_0~10, kit, 1
instance = comp, \U4|U3|process_0~11\, U4|U3|process_0~11, kit, 1
instance = comp, \U4|U3|process_0~16\, U4|U3|process_0~16, kit, 1
instance = comp, \U4|U3|XP[7]~2\, U4|U3|XP[7]~2, kit, 1
instance = comp, \U4|U3|PREVXPOS[5]\, U4|U3|PREVXPOS[5], kit, 1
instance = comp, \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~69\, U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~69, kit, 1
instance = comp, \U4|U3|PREVXPOS[4]\, U4|U3|PREVXPOS[4], kit, 1
instance = comp, \U4|U3|process_0~2\, U4|U3|process_0~2, kit, 1
instance = comp, \U4|U3|process_0~3\, U4|U3|process_0~3, kit, 1
instance = comp, \U4|U3|process_0~4\, U4|U3|process_0~4, kit, 1
instance = comp, \U4|U3|PREVCHAR[6]~0\, U4|U3|PREVCHAR[6]~0, kit, 1
instance = comp, \U4|U3|PREVCHAR[6]~1\, U4|U3|PREVCHAR[6]~1, kit, 1
instance = comp, \U4|U3|PREVCOLOR[3]\, U4|U3|PREVCOLOR[3], kit, 1
instance = comp, \U4|U3|PREVCOLOR[2]\, U4|U3|PREVCOLOR[2], kit, 1
instance = comp, \U4|U3|process_0~17\, U4|U3|process_0~17, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0\, U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2\, U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4\, U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6\, U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8\, U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9\, U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10\, U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0\, U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2\, U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4\, U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6\, U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8\, U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15\, U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\, U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\, U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11\, U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12\, U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13\, U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14\, U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\, U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\, U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\, U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\, U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~19\, U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~19, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~16\, U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~16, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\, U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\, U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\, U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~32\, U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~32, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~17\, U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~17, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~18\, U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~18, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\, U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\, U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\, U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~23\, U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~23, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~20\, U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~20, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~21\, U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~21, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\, U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\, U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\, U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\, U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~33\, U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~33, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~22\, U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~22, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\, U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\, U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~25\, U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~25, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34\, U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~24\, U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~24, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~26\, U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~26, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~27\, U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~27, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\, U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\, U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\, U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\, U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\, U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10\, U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10, kit, 1
instance = comp, \U4|U3|PREVYPOS[1]~1\, U4|U3|PREVYPOS[1]~1, kit, 1
instance = comp, \U4|U3|PREVYPOS[1]\, U4|U3|PREVYPOS[1], kit, 1
instance = comp, \U1|bus_vga_char[9]\, U1|bus_vga_char[9], kit, 1
instance = comp, \U1|bus_vga_char[8]\, U1|bus_vga_char[8], kit, 1
instance = comp, \U4|U3|PREVCOLOR[1]\, U4|U3|PREVCOLOR[1], kit, 1
instance = comp, \U4|U3|PREVCOLOR[0]\, U4|U3|PREVCOLOR[0], kit, 1
instance = comp, \U4|U3|process_0~18\, U4|U3|process_0~18, kit, 1
instance = comp, \U4|U3|PREVYPOS[3]~4\, U4|U3|PREVYPOS[3]~4, kit, 1
instance = comp, \U4|U3|PREVYPOS[3]\, U4|U3|PREVYPOS[3], kit, 1
instance = comp, \U4|U3|PREVYPOS[4]~3\, U4|U3|PREVYPOS[4]~3, kit, 1
instance = comp, \U4|U3|PREVYPOS[4]\, U4|U3|PREVYPOS[4], kit, 1
instance = comp, \U4|U3|process_0~19\, U4|U3|process_0~19, kit, 1
instance = comp, \U4|U3|PREVYPOS[2]~2\, U4|U3|PREVYPOS[2]~2, kit, 1
instance = comp, \U4|U3|PREVYPOS[2]\, U4|U3|PREVYPOS[2], kit, 1
instance = comp, \U1|bus_vga_pos~11\, U1|bus_vga_pos~11, kit, 1
instance = comp, \U1|bus_vga_pos[0]\, U1|bus_vga_pos[0], kit, 1
instance = comp, \U4|U3|PREVXPOS[0]~5\, U4|U3|PREVXPOS[0]~5, kit, 1
instance = comp, \U4|U3|PREVXPOS[0]\, U4|U3|PREVXPOS[0], kit, 1
instance = comp, \U4|U3|Equal1~0\, U4|U3|Equal1~0, kit, 1
instance = comp, \U4|U3|process_0~20\, U4|U3|process_0~20, kit, 1
instance = comp, \U4|U3|process_0~21\, U4|U3|process_0~21, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~35\, U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~35, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~28\, U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~28, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~29\, U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~29, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~30\, U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~30, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~31\, U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~31, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\, U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\, U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\, U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\, U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\, U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9, kit, 1
instance = comp, \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10\, U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10, kit, 1
instance = comp, \U4|U3|PREVYPOS[0]~0\, U4|U3|PREVYPOS[0]~0, kit, 1
instance = comp, \U4|U3|PREVYPOS[0]\, U4|U3|PREVYPOS[0], kit, 1
instance = comp, \U4|U3|process_0~22\, U4|U3|process_0~22, kit, 1
instance = comp, \U4|U3|process_0~23\, U4|U3|process_0~23, kit, 1
instance = comp, \U4|U3|Mux27~0\, U4|U3|Mux27~0, kit, 1
instance = comp, \U4|U3|LNCNT[2]~0\, U4|U3|LNCNT[2]~0, kit, 1
instance = comp, \U4|U3|LNCNT[2]~1\, U4|U3|LNCNT[2]~1, kit, 1
instance = comp, \U4|U3|LNCNT[2]~2\, U4|U3|LNCNT[2]~2, kit, 1
instance = comp, \U4|U3|LNCNT[0]\, U4|U3|LNCNT[0], kit, 1
instance = comp, \U4|U3|Add4~2\, U4|U3|Add4~2, kit, 1
instance = comp, \U4|U3|LNCNT[1]\, U4|U3|LNCNT[1], kit, 1
instance = comp, \U4|U3|Add4~1\, U4|U3|Add4~1, kit, 1
instance = comp, \U4|U3|LNCNT[2]\, U4|U3|LNCNT[2], kit, 1
instance = comp, \U4|U3|Add4~0\, U4|U3|Add4~0, kit, 1
instance = comp, \U4|U3|LNCNT[3]\, U4|U3|LNCNT[3], kit, 1
instance = comp, \U4|U3|LNAUX~0\, U4|U3|LNAUX~0, kit, 1
instance = comp, \U4|U3|LNAUX[3]~1\, U4|U3|LNAUX[3]~1, kit, 1
instance = comp, \U4|U3|CHARADDR[2]\, U4|U3|CHARADDR[2], kit, 1
instance = comp, \U4|U3|LNAUX~3\, U4|U3|LNAUX~3, kit, 1
instance = comp, \U4|U3|LNAUX[3]\, U4|U3|LNAUX[3], kit, 1
instance = comp, \U4|U3|LNAUX~4\, U4|U3|LNAUX~4, kit, 1
instance = comp, \U4|U3|CHARADDR[0]\, U4|U3|CHARADDR[0], kit, 1
instance = comp, \U4|U3|LNAUX~2\, U4|U3|LNAUX~2, kit, 1
instance = comp, \U4|U3|CHARADDR[1]\, U4|U3|CHARADDR[1], kit, 1
instance = comp, \U4|U3|STATE~4\, U4|U3|STATE~4, kit, 1
instance = comp, \U4|U3|STATE~3\, U4|U3|STATE~3, kit, 1
instance = comp, \U4|U3|STATE~5\, U4|U3|STATE~5, kit, 1
instance = comp, \U4|U3|Mux48~0\, U4|U3|Mux48~0, kit, 1
instance = comp, \U4|U3|Mux48~1\, U4|U3|Mux48~1, kit, 1
instance = comp, \U4|U3|Mux48~2\, U4|U3|Mux48~2, kit, 1
instance = comp, \U4|U3|Mux48~3\, U4|U3|Mux48~3, kit, 1
instance = comp, \U4|U3|Mux48~4\, U4|U3|Mux48~4, kit, 1
instance = comp, \U4|U3|Mux48~5\, U4|U3|Mux48~5, kit, 1
instance = comp, \U4|U3|STATE[0]\, U4|U3|STATE[0], kit, 1
instance = comp, \U4|U3|PIXCNT[0]~1\, U4|U3|PIXCNT[0]~1, kit, 1
instance = comp, \U4|U3|PIXCNT[0]~4\, U4|U3|PIXCNT[0]~4, kit, 1
instance = comp, \U4|U3|PIXCNT[0]\, U4|U3|PIXCNT[0], kit, 1
instance = comp, \U4|U3|PIXCNT[1]~3\, U4|U3|PIXCNT[1]~3, kit, 1
instance = comp, \U4|U3|PIXCNT[1]\, U4|U3|PIXCNT[1], kit, 1
instance = comp, \U4|U3|Add5~0\, U4|U3|Add5~0, kit, 1
instance = comp, \U4|U3|PIXCNT[2]~5\, U4|U3|PIXCNT[2]~5, kit, 1
instance = comp, \U4|U3|PIXCNT[2]\, U4|U3|PIXCNT[2], kit, 1
instance = comp, \U4|U3|process_0~0\, U4|U3|process_0~0, kit, 1
instance = comp, \U4|U3|PIXCNT[3]~2\, U4|U3|PIXCNT[3]~2, kit, 1
instance = comp, \U4|U3|PIXCNT[3]\, U4|U3|PIXCNT[3], kit, 1
instance = comp, \U4|U3|process_0~1\, U4|U3|process_0~1, kit, 1
instance = comp, \U4|U3|STATE[1]~1\, U4|U3|STATE[1]~1, kit, 1
instance = comp, \U4|U3|STATE[1]\, U4|U3|STATE[1], kit, 1
instance = comp, \U4|U3|STATE[2]~0\, U4|U3|STATE[2]~0, kit, 1
instance = comp, \U4|U3|STATE[2]~2\, U4|U3|STATE[2]~2, kit, 1
instance = comp, \U4|U3|STATE[2]\, U4|U3|STATE[2], kit, 1
instance = comp, \U4|U3|DATA_QUEUE~0\, U4|U3|DATA_QUEUE~0, kit, 1
instance = comp, \U4|U3|DATA_QUEUE\, U4|U3|DATA_QUEUE, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff, kit, 1
instance = comp, \U4|U4|inst|LessThan9~0\, U4|U4|inst|LessThan9~0, kit, 1
instance = comp, \U4|U4|inst|LessThan9~1\, U4|U4|inst|LessThan9~1, kit, 1
instance = comp, \U4|U4|inst|LessThan10~0\, U4|U4|inst|LessThan10~0, kit, 1
instance = comp, \U4|U4|inst6~2\, U4|U4|inst6~2, kit, 1
instance = comp, \U4|U4|inst6~3\, U4|U4|inst6~3, kit, 1
instance = comp, \U4|U4|inst6~0\, U4|U4|inst6~0, kit, 1
instance = comp, \U4|U4|inst6~4\, U4|U4|inst6~4, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2, kit, 1
instance = comp, \U4|U3|OUTDATA[13]\, U4|U3|OUTDATA[13], kit, 1
instance = comp, \U4|U3|Mux37~0\, U4|U3|Mux37~0, kit, 1
instance = comp, \U4|U3|YP[7]\, U4|U3|YP[7], kit, 1
instance = comp, \U4|U3|Mux38~0\, U4|U3|Mux38~0, kit, 1
instance = comp, \U4|U3|YP[6]\, U4|U3|YP[6], kit, 1
instance = comp, \U4|U3|Mux39~0\, U4|U3|Mux39~0, kit, 1
instance = comp, \U4|U3|YP[5]\, U4|U3|YP[5], kit, 1
instance = comp, \U4|U3|Mux40~0\, U4|U3|Mux40~0, kit, 1
instance = comp, \U4|U3|YP[4]\, U4|U3|YP[4], kit, 1
instance = comp, \U4|U3|Mux41~0\, U4|U3|Mux41~0, kit, 1
instance = comp, \U4|U3|YP[3]\, U4|U3|YP[3], kit, 1
instance = comp, \U4|U3|Add1~0\, U4|U3|Add1~0, kit, 1
instance = comp, \U4|U3|Add1~2\, U4|U3|Add1~2, kit, 1
instance = comp, \U4|U3|Add1~4\, U4|U3|Add1~4, kit, 1
instance = comp, \U4|U3|Add1~6\, U4|U3|Add1~6, kit, 1
instance = comp, \U4|U3|Add1~8\, U4|U3|Add1~8, kit, 1
instance = comp, \U4|U3|Add2~0\, U4|U3|Add2~0, kit, 1
instance = comp, \U4|U3|Add2~2\, U4|U3|Add2~2, kit, 1
instance = comp, \U4|U3|Add2~4\, U4|U3|Add2~4, kit, 1
instance = comp, \U4|U3|Add2~6\, U4|U3|Add2~6, kit, 1
instance = comp, \U4|U3|Add2~8\, U4|U3|Add2~8, kit, 1
instance = comp, \U4|U3|Add2~10\, U4|U3|Add2~10, kit, 1
instance = comp, \U4|U3|Mux28~0\, U4|U3|Mux28~0, kit, 1
instance = comp, \U4|U3|XP[8]\, U4|U3|XP[8], kit, 1
instance = comp, \U4|U3|Mux29~0\, U4|U3|Mux29~0, kit, 1
instance = comp, \U4|U3|XP[7]\, U4|U3|XP[7], kit, 1
instance = comp, \U4|U3|Mux30~0\, U4|U3|Mux30~0, kit, 1
instance = comp, \U4|U3|XP[6]\, U4|U3|XP[6], kit, 1
instance = comp, \U4|U3|Mux31~0\, U4|U3|Mux31~0, kit, 1
instance = comp, \U4|U3|XP[5]\, U4|U3|XP[5], kit, 1
instance = comp, \U4|U3|Mux32~0\, U4|U3|Mux32~0, kit, 1
instance = comp, \U4|U3|XP[4]\, U4|U3|XP[4], kit, 1
instance = comp, \U4|U3|Mux33~0\, U4|U3|Mux33~0, kit, 1
instance = comp, \U4|U3|XP[3]\, U4|U3|XP[3], kit, 1
instance = comp, \U4|U3|Add0~0\, U4|U3|Add0~0, kit, 1
instance = comp, \U4|U3|Add0~2\, U4|U3|Add0~2, kit, 1
instance = comp, \U4|U3|Add0~4\, U4|U3|Add0~4, kit, 1
instance = comp, \U4|U3|Add0~6\, U4|U3|Add0~6, kit, 1
instance = comp, \U4|U3|Add0~8\, U4|U3|Add0~8, kit, 1
instance = comp, \U4|U3|Add0~10\, U4|U3|Add0~10, kit, 1
instance = comp, \U4|U3|Add3~0\, U4|U3|Add3~0, kit, 1
instance = comp, \U4|U3|Add3~2\, U4|U3|Add3~2, kit, 1
instance = comp, \U4|U3|Add3~4\, U4|U3|Add3~4, kit, 1
instance = comp, \U4|U3|Add3~6\, U4|U3|Add3~6, kit, 1
instance = comp, \U4|U3|Add3~8\, U4|U3|Add3~8, kit, 1
instance = comp, \U4|U3|Add3~10\, U4|U3|Add3~10, kit, 1
instance = comp, \U4|U3|Add3~12\, U4|U3|Add3~12, kit, 1
instance = comp, \U4|U3|Add3~14\, U4|U3|Add3~14, kit, 1
instance = comp, \U4|U3|Add3~23\, U4|U3|Add3~23, kit, 1
instance = comp, \U4|U3|DATA[13]\, U4|U3|DATA[13], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[0]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[0], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[1]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[1], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[2]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[2], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[3]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[3], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[4]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[4], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[5]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[5], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[6]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[6], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[7]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[7], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[8]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[8], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[9]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[9], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[10]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[10], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[11]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[11], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10, kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11, kit, 1
instance = comp, \U4|U3|OUTDATA[16]\, U4|U3|OUTDATA[16], kit, 1
instance = comp, \U4|U3|Add2~12\, U4|U3|Add2~12, kit, 1
instance = comp, \U4|U3|Add2~14\, U4|U3|Add2~14, kit, 1
instance = comp, \U4|U3|Add2~16\, U4|U3|Add2~16, kit, 1
instance = comp, \U4|U3|Add3~16\, U4|U3|Add3~16, kit, 1
instance = comp, \U4|U3|Add3~18\, U4|U3|Add3~18, kit, 1
instance = comp, \U4|U3|Add3~20\, U4|U3|Add3~20, kit, 1
instance = comp, \U4|U3|Add3~22\, U4|U3|Add3~22, kit, 1
instance = comp, \U4|U3|DATA[16]~feeder\, U4|U3|DATA[16]~feeder, kit, 1
instance = comp, \U4|U3|DATA[16]\, U4|U3|DATA[16], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13, kit, 1
instance = comp, \U4|U4|inst|VIDEO_EN~1\, U4|U4|inst|VIDEO_EN~1, kit, 1
instance = comp, \U4|U4|inst|Add2~0\, U4|U4|inst|Add2~0, kit, 1
instance = comp, \U4|U4|inst|Add2~2\, U4|U4|inst|Add2~2, kit, 1
instance = comp, \U4|U4|inst|Add2~4\, U4|U4|inst|Add2~4, kit, 1
instance = comp, \U4|U4|inst|Add2~6\, U4|U4|inst|Add2~6, kit, 1
instance = comp, \U4|U4|inst|Add2~8\, U4|U4|inst|Add2~8, kit, 1
instance = comp, \U4|U4|inst|Add2~10\, U4|U4|inst|Add2~10, kit, 1
instance = comp, \U4|U4|inst|Add3~2\, U4|U4|inst|Add3~2, kit, 1
instance = comp, \U4|U4|inst|Add3~4\, U4|U4|inst|Add3~4, kit, 1
instance = comp, \U4|U4|inst|Add3~6\, U4|U4|inst|Add3~6, kit, 1
instance = comp, \U4|U4|inst|Add3~8\, U4|U4|inst|Add3~8, kit, 1
instance = comp, \U4|U4|inst|Add3~10\, U4|U4|inst|Add3~10, kit, 1
instance = comp, \U4|U4|inst|Add3~12\, U4|U4|inst|Add3~12, kit, 1
instance = comp, \U4|U4|inst|Add3~14\, U4|U4|inst|Add3~14, kit, 1
instance = comp, \U4|U4|inst|Add3~16\, U4|U4|inst|Add3~16, kit, 1
instance = comp, \U4|U4|inst15|$00000|auto_generated|result_node[13]~0\, U4|U4|inst15|$00000|auto_generated|result_node[13]~0, kit, 1
instance = comp, \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1\, U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1, kit, 1
instance = comp, \U4|U3|OUTDATA[18]\, U4|U3|OUTDATA[18], kit, 1
instance = comp, \U4|U3|PIXAUX~2\, U4|U3|PIXAUX~2, kit, 1
instance = comp, \U4|U3|CHARADDR[3]~feeder\, U4|U3|CHARADDR[3]~feeder, kit, 1
instance = comp, \U4|U3|CHARADDR[3]\, U4|U3|CHARADDR[3], kit, 1
instance = comp, \U4|U3|CHARADDR[4]~feeder\, U4|U3|CHARADDR[4]~feeder, kit, 1
instance = comp, \U4|U3|CHARADDR[4]\, U4|U3|CHARADDR[4], kit, 1
instance = comp, \U4|U3|CHARADDR[5]~feeder\, U4|U3|CHARADDR[5]~feeder, kit, 1
instance = comp, \U4|U3|CHARADDR[5]\, U4|U3|CHARADDR[5], kit, 1
instance = comp, \U4|U3|CHARADDR[6]~feeder\, U4|U3|CHARADDR[6]~feeder, kit, 1
instance = comp, \U4|U3|CHARADDR[6]\, U4|U3|CHARADDR[6], kit, 1
instance = comp, \U4|U3|CHARADDR[7]~feeder\, U4|U3|CHARADDR[7]~feeder, kit, 1
instance = comp, \U4|U3|CHARADDR[7]\, U4|U3|CHARADDR[7], kit, 1
instance = comp, \U4|U3|CHARADDR[8]~feeder\, U4|U3|CHARADDR[8]~feeder, kit, 1
instance = comp, \U4|U3|CHARADDR[8]\, U4|U3|CHARADDR[8], kit, 1
instance = comp, \U4|U3|CHARADDR[9]~feeder\, U4|U3|CHARADDR[9]~feeder, kit, 1
instance = comp, \U4|U3|CHARADDR[9]\, U4|U3|CHARADDR[9], kit, 1
instance = comp, \U4|U5|altsyncram_component|auto_generated|ram_block1a0\, U4|U5|altsyncram_component|auto_generated|ram_block1a0, kit, 1
instance = comp, \U4|U3|PIXAUX~0\, U4|U3|PIXAUX~0, kit, 1
instance = comp, \U4|U3|PIXAUX~1\, U4|U3|PIXAUX~1, kit, 1
instance = comp, \U4|U3|Mux0~0\, U4|U3|Mux0~0, kit, 1
instance = comp, \U4|U3|Mux0~1\, U4|U3|Mux0~1, kit, 1
instance = comp, \U4|U3|Mux0~2\, U4|U3|Mux0~2, kit, 1
instance = comp, \U4|U3|Mux0~3\, U4|U3|Mux0~3, kit, 1
instance = comp, \U4|U3|Mux67~0\, U4|U3|Mux67~0, kit, 1
instance = comp, \U4|U3|Mux69~0\, U4|U3|Mux69~0, kit, 1
instance = comp, \U4|U3|DATA[18]~feeder\, U4|U3|DATA[18]~feeder, kit, 1
instance = comp, \U4|U3|DATA[18]\, U4|U3|DATA[18], kit, 1
instance = comp, \U4|U3|OUTDATA[19]\, U4|U3|OUTDATA[19], kit, 1
instance = comp, \U4|U3|Mux68~0\, U4|U3|Mux68~0, kit, 1
instance = comp, \U4|U3|DATA[19]~feeder\, U4|U3|DATA[19]~feeder, kit, 1
instance = comp, \U4|U3|DATA[19]\, U4|U3|DATA[19], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18, kit, 1
instance = comp, \U4|U3|OUTDATA[0]\, U4|U3|OUTDATA[0], kit, 1
instance = comp, \U4|U3|Mux87~0\, U4|U3|Mux87~0, kit, 1
instance = comp, \U4|U3|DATA[0]~feeder\, U4|U3|DATA[0]~feeder, kit, 1
instance = comp, \U4|U3|DATA[0]\, U4|U3|DATA[0], kit, 1
instance = comp, \U4|U3|OUTDATA[17]\, U4|U3|OUTDATA[17], kit, 1
instance = comp, \U4|U3|Mux70~0\, U4|U3|Mux70~0, kit, 1
instance = comp, \U4|U3|DATA[17]~feeder\, U4|U3|DATA[17]~feeder, kit, 1
instance = comp, \U4|U3|DATA[17]\, U4|U3|DATA[17], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, kit, 1
instance = comp, \U4|U4|inst15|$00000|auto_generated|result_node[0]~1\, U4|U4|inst15|$00000|auto_generated|result_node[0]~1, kit, 1
instance = comp, \U4|U3|OUTDATA[1]\, U4|U3|OUTDATA[1], kit, 1
instance = comp, \U4|U3|Mux86~0\, U4|U3|Mux86~0, kit, 1
instance = comp, \U4|U3|DATA[1]~feeder\, U4|U3|DATA[1]~feeder, kit, 1
instance = comp, \U4|U3|DATA[1]\, U4|U3|DATA[1], kit, 1
instance = comp, \U4|U3|OUTDATA[2]\, U4|U3|OUTDATA[2], kit, 1
instance = comp, \U4|U3|Mux85~0\, U4|U3|Mux85~0, kit, 1
instance = comp, \U4|U3|DATA[2]~feeder\, U4|U3|DATA[2]~feeder, kit, 1
instance = comp, \U4|U3|DATA[2]\, U4|U3|DATA[2], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1, kit, 1
instance = comp, \U4|U4|inst15|$00000|auto_generated|result_node[1]~2\, U4|U4|inst15|$00000|auto_generated|result_node[1]~2, kit, 1
instance = comp, \U4|U4|inst15|$00000|auto_generated|result_node[2]~3\, U4|U4|inst15|$00000|auto_generated|result_node[2]~3, kit, 1
instance = comp, \U4|U3|OUTDATA[3]\, U4|U3|OUTDATA[3], kit, 1
instance = comp, \U4|U3|Mux84~0\, U4|U3|Mux84~0, kit, 1
instance = comp, \U4|U3|DATA[3]~feeder\, U4|U3|DATA[3]~feeder, kit, 1
instance = comp, \U4|U3|DATA[3]\, U4|U3|DATA[3], kit, 1
instance = comp, \U4|U3|OUTDATA[4]\, U4|U3|OUTDATA[4], kit, 1
instance = comp, \U4|U3|Mux83~0\, U4|U3|Mux83~0, kit, 1
instance = comp, \U4|U3|DATA[4]~feeder\, U4|U3|DATA[4]~feeder, kit, 1
instance = comp, \U4|U3|DATA[4]\, U4|U3|DATA[4], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3, kit, 1
instance = comp, \U4|U4|inst15|$00000|auto_generated|result_node[3]~4\, U4|U4|inst15|$00000|auto_generated|result_node[3]~4, kit, 1
instance = comp, \U4|U4|inst15|$00000|auto_generated|result_node[4]~5\, U4|U4|inst15|$00000|auto_generated|result_node[4]~5, kit, 1
instance = comp, \U4|U3|OUTDATA[5]\, U4|U3|OUTDATA[5], kit, 1
instance = comp, \U4|U3|Mux82~0\, U4|U3|Mux82~0, kit, 1
instance = comp, \U4|U3|DATA[5]~feeder\, U4|U3|DATA[5]~feeder, kit, 1
instance = comp, \U4|U3|DATA[5]\, U4|U3|DATA[5], kit, 1
instance = comp, \U4|U3|OUTDATA[6]\, U4|U3|OUTDATA[6], kit, 1
instance = comp, \U4|U3|Add3~24\, U4|U3|Add3~24, kit, 1
instance = comp, \U4|U3|DATA[6]~feeder\, U4|U3|DATA[6]~feeder, kit, 1
instance = comp, \U4|U3|DATA[6]\, U4|U3|DATA[6], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5, kit, 1
instance = comp, \U4|U4|inst15|$00000|auto_generated|result_node[5]~6\, U4|U4|inst15|$00000|auto_generated|result_node[5]~6, kit, 1
instance = comp, \U4|U4|inst15|$00000|auto_generated|result_node[6]~7\, U4|U4|inst15|$00000|auto_generated|result_node[6]~7, kit, 1
instance = comp, \U4|U3|OUTDATA[7]\, U4|U3|OUTDATA[7], kit, 1
instance = comp, \U4|U3|Add3~25\, U4|U3|Add3~25, kit, 1
instance = comp, \U4|U3|DATA[7]\, U4|U3|DATA[7], kit, 1
instance = comp, \U4|U3|OUTDATA[8]\, U4|U3|OUTDATA[8], kit, 1
instance = comp, \U4|U3|Add3~26\, U4|U3|Add3~26, kit, 1
instance = comp, \U4|U3|DATA[8]\, U4|U3|DATA[8], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7, kit, 1
instance = comp, \U4|U4|inst15|$00000|auto_generated|result_node[7]~8\, U4|U4|inst15|$00000|auto_generated|result_node[7]~8, kit, 1
instance = comp, \U4|U4|inst15|$00000|auto_generated|result_node[8]~9\, U4|U4|inst15|$00000|auto_generated|result_node[8]~9, kit, 1
instance = comp, \U4|U3|OUTDATA[9]\, U4|U3|OUTDATA[9], kit, 1
instance = comp, \U4|U3|Add3~27\, U4|U3|Add3~27, kit, 1
instance = comp, \U4|U3|DATA[9]~feeder\, U4|U3|DATA[9]~feeder, kit, 1
instance = comp, \U4|U3|DATA[9]\, U4|U3|DATA[9], kit, 1
instance = comp, \U4|U3|OUTDATA[10]\, U4|U3|OUTDATA[10], kit, 1
instance = comp, \U4|U3|Add3~28\, U4|U3|Add3~28, kit, 1
instance = comp, \U4|U3|DATA[10]\, U4|U3|DATA[10], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9, kit, 1
instance = comp, \U4|U4|inst15|$00000|auto_generated|result_node[9]~10\, U4|U4|inst15|$00000|auto_generated|result_node[9]~10, kit, 1
instance = comp, \U4|U4|inst15|$00000|auto_generated|result_node[10]~11\, U4|U4|inst15|$00000|auto_generated|result_node[10]~11, kit, 1
instance = comp, \U4|U3|OUTDATA[11]\, U4|U3|OUTDATA[11], kit, 1
instance = comp, \U4|U3|Add3~29\, U4|U3|Add3~29, kit, 1
instance = comp, \U4|U3|DATA[11]\, U4|U3|DATA[11], kit, 1
instance = comp, \U4|U3|OUTDATA[12]\, U4|U3|OUTDATA[12], kit, 1
instance = comp, \U4|U3|Add3~30\, U4|U3|Add3~30, kit, 1
instance = comp, \U4|U3|DATA[12]~feeder\, U4|U3|DATA[12]~feeder, kit, 1
instance = comp, \U4|U3|DATA[12]\, U4|U3|DATA[12], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11, kit, 1
instance = comp, \U4|U4|inst15|$00000|auto_generated|result_node[11]~12\, U4|U4|inst15|$00000|auto_generated|result_node[11]~12, kit, 1
instance = comp, \U4|U4|inst15|$00000|auto_generated|result_node[12]~13\, U4|U4|inst15|$00000|auto_generated|result_node[12]~13, kit, 1
instance = comp, \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6\, U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6, kit, 1
instance = comp, \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0\, U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0, kit, 1
instance = comp, \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2\, U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2, kit, 1
instance = comp, \U4|U4|inst|Add2~12\, U4|U4|inst|Add2~12, kit, 1
instance = comp, \U4|U4|inst|Add2~14\, U4|U4|inst|Add2~14, kit, 1
instance = comp, \U4|U4|inst|Add2~16\, U4|U4|inst|Add2~16, kit, 1
instance = comp, \U4|U4|inst|Add3~18\, U4|U4|inst|Add3~18, kit, 1
instance = comp, \U4|U4|inst|Add3~20\, U4|U4|inst|Add3~20, kit, 1
instance = comp, \U4|U4|inst|Add3~22\, U4|U4|inst|Add3~22, kit, 1
instance = comp, \U4|U4|inst|Add3~24\, U4|U4|inst|Add3~24, kit, 1
instance = comp, \U4|U4|inst18|inst\, U4|U4|inst18|inst, kit, 1
instance = comp, \U4|U3|OUTDATA[14]\, U4|U3|OUTDATA[14], kit, 1
instance = comp, \U4|U3|Add3~32\, U4|U3|Add3~32, kit, 1
instance = comp, \U4|U3|DATA[14]\, U4|U3|DATA[14], kit, 1
instance = comp, \U4|U3|OUTDATA[15]\, U4|U3|OUTDATA[15], kit, 1
instance = comp, \U4|U3|Add3~31\, U4|U3|Add3~31, kit, 1
instance = comp, \U4|U3|DATA[15]\, U4|U3|DATA[15], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14, kit, 1
instance = comp, \U4|U4|inst15|$00000|auto_generated|result_node[15]~14\, U4|U4|inst15|$00000|auto_generated|result_node[15]~14, kit, 1
instance = comp, \U4|U4|inst15|$00000|auto_generated|result_node[14]~15\, U4|U4|inst15|$00000|auto_generated|result_node[14]~15, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w[3]\, U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w[3], kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0\, U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a[0]\, U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a[0], kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder\, U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]\, U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0], kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w[3]\, U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w[3], kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0\, U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a[1]\, U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a[1], kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[1]\, U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[1], kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w[3]\, U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w[3], kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0\, U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w[3]\, U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w[3], kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0\, U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8\, U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9\, U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w[3]\, U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w[3], kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0\, U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w[3]\, U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w[3], kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0\, U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w[3]\, U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w[3], kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]\, U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w[3], kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w[3]\, U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w[3], kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0\, U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10\, U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11\, U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a[2]\, U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a[2], kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[2]\, U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[2], kit, 1
instance = comp, \U4|U4|inst13|$00000|auto_generated|result_node[2]~0\, U4|U4|inst13|$00000|auto_generated|result_node[2]~0, kit, 1
instance = comp, \U4|U4|inst13|$00000|auto_generated|result_node[2]~5\, U4|U4|inst13|$00000|auto_generated|result_node[2]~5, kit, 1
instance = comp, \U4|U4|inst13|$00000|auto_generated|result_node[2]~6\, U4|U4|inst13|$00000|auto_generated|result_node[2]~6, kit, 1
instance = comp, \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0\, U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0, kit, 1
instance = comp, \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4\, U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0\, U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1\, U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2\, U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3\, U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3, kit, 1
instance = comp, \U4|U4|inst13|$00000|auto_generated|result_node[0]~1\, U4|U4|inst13|$00000|auto_generated|result_node[0]~1, kit, 1
instance = comp, \U4|U4|inst13|$00000|auto_generated|result_node[0]~2\, U4|U4|inst13|$00000|auto_generated|result_node[0]~2, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4\, U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5\, U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5, kit, 1
instance = comp, \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5\, U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5, kit, 1
instance = comp, \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1\, U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6\, U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7\, U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7, kit, 1
instance = comp, \U4|U4|inst13|$00000|auto_generated|result_node[1]~3\, U4|U4|inst13|$00000|auto_generated|result_node[1]~3, kit, 1
instance = comp, \U4|U4|inst13|$00000|auto_generated|result_node[1]~4\, U4|U4|inst13|$00000|auto_generated|result_node[1]~4, kit, 1
instance = comp, \U4|U3|OUTDATA[20]\, U4|U3|OUTDATA[20], kit, 1
instance = comp, \U4|U3|Mux67~1\, U4|U3|Mux67~1, kit, 1
instance = comp, \U4|U3|DATA[20]~feeder\, U4|U3|DATA[20]~feeder, kit, 1
instance = comp, \U4|U3|DATA[20]\, U4|U3|DATA[20], kit, 1
instance = comp, \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\, U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20, kit, 1
instance = comp, \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7\, U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7, kit, 1
instance = comp, \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3\, U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14\, U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15\, U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15, kit, 1
instance = comp, \U4|U4|inst13|$00000|auto_generated|result_node[3]~7\, U4|U4|inst13|$00000|auto_generated|result_node[3]~7, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12\, U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23\, U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23, kit, 1
instance = comp, \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13\, U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13, kit, 1
instance = comp, \U4|U4|inst13|$00000|auto_generated|result_node[3]~8\, U4|U4|inst13|$00000|auto_generated|result_node[3]~8, kit, 1
instance = comp, \U4|U4|inst1|Mux2~0\, U4|U4|inst1|Mux2~0, kit, 1
instance = comp, \U4|U4|inst1|R~6\, U4|U4|inst1|R~6, kit, 1
instance = comp, \U4|U4|inst1|R[0]\, U4|U4|inst1|R[0], kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder\, U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[0]\, U4|U4|inst8|inst2|lpm_ff_component|dffs[0], kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder\, U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[1]\, U4|U4|inst8|inst2|lpm_ff_component|dffs[1], kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder\, U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[2]\, U4|U4|inst8|inst2|lpm_ff_component|dffs[2], kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder\, U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[3]\, U4|U4|inst8|inst2|lpm_ff_component|dffs[3], kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder\, U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[4]\, U4|U4|inst8|inst2|lpm_ff_component|dffs[4], kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder\, U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[5]\, U4|U4|inst8|inst2|lpm_ff_component|dffs[5], kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder\, U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[6]\, U4|U4|inst8|inst2|lpm_ff_component|dffs[6], kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder\, U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[7]\, U4|U4|inst8|inst2|lpm_ff_component|dffs[7], kit, 1
instance = comp, \U4|U4|inst1|Mux1~0\, U4|U4|inst1|Mux1~0, kit, 1
instance = comp, \U4|U4|inst1|R~7\, U4|U4|inst1|R~7, kit, 1
instance = comp, \U4|U4|inst1|R[8]\, U4|U4|inst1|R[8], kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder\, U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[8]\, U4|U4|inst8|inst2|lpm_ff_component|dffs[8], kit, 1
instance = comp, \U4|U4|inst1|Mux0~0\, U4|U4|inst1|Mux0~0, kit, 1
instance = comp, \U4|U4|inst1|R~8\, U4|U4|inst1|R~8, kit, 1
instance = comp, \U4|U4|inst1|R[9]\, U4|U4|inst1|R[9], kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder\, U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst2|lpm_ff_component|dffs[9]\, U4|U4|inst8|inst2|lpm_ff_component|dffs[9], kit, 1
instance = comp, \U4|U4|inst1|Mux5~0\, U4|U4|inst1|Mux5~0, kit, 1
instance = comp, \U4|U4|inst1|G~6\, U4|U4|inst1|G~6, kit, 1
instance = comp, \U4|U4|inst1|G[0]\, U4|U4|inst1|G[0], kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[0]~feeder\, U4|U4|inst8|inst3|lpm_ff_component|dffs[0]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[0]\, U4|U4|inst8|inst3|lpm_ff_component|dffs[0], kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[1]~feeder\, U4|U4|inst8|inst3|lpm_ff_component|dffs[1]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[1]\, U4|U4|inst8|inst3|lpm_ff_component|dffs[1], kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[2]~feeder\, U4|U4|inst8|inst3|lpm_ff_component|dffs[2]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[2]\, U4|U4|inst8|inst3|lpm_ff_component|dffs[2], kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[3]~feeder\, U4|U4|inst8|inst3|lpm_ff_component|dffs[3]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[3]\, U4|U4|inst8|inst3|lpm_ff_component|dffs[3], kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[4]~feeder\, U4|U4|inst8|inst3|lpm_ff_component|dffs[4]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[4]\, U4|U4|inst8|inst3|lpm_ff_component|dffs[4], kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[5]~feeder\, U4|U4|inst8|inst3|lpm_ff_component|dffs[5]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[5]\, U4|U4|inst8|inst3|lpm_ff_component|dffs[5], kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[6]~feeder\, U4|U4|inst8|inst3|lpm_ff_component|dffs[6]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[6]\, U4|U4|inst8|inst3|lpm_ff_component|dffs[6], kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[7]~feeder\, U4|U4|inst8|inst3|lpm_ff_component|dffs[7]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[7]\, U4|U4|inst8|inst3|lpm_ff_component|dffs[7], kit, 1
instance = comp, \U4|U4|inst1|Mux4~0\, U4|U4|inst1|Mux4~0, kit, 1
instance = comp, \U4|U4|inst1|G~7\, U4|U4|inst1|G~7, kit, 1
instance = comp, \U4|U4|inst1|G[8]\, U4|U4|inst1|G[8], kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder\, U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[8]\, U4|U4|inst8|inst3|lpm_ff_component|dffs[8], kit, 1
instance = comp, \U4|U4|inst1|Mux3~0\, U4|U4|inst1|Mux3~0, kit, 1
instance = comp, \U4|U4|inst1|G~8\, U4|U4|inst1|G~8, kit, 1
instance = comp, \U4|U4|inst1|G[9]\, U4|U4|inst1|G[9], kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder\, U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst3|lpm_ff_component|dffs[9]\, U4|U4|inst8|inst3|lpm_ff_component|dffs[9], kit, 1
instance = comp, \U4|U4|inst1|Mux8~0\, U4|U4|inst1|Mux8~0, kit, 1
instance = comp, \U4|U4|inst1|B~6\, U4|U4|inst1|B~6, kit, 1
instance = comp, \U4|U4|inst1|B[0]\, U4|U4|inst1|B[0], kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder\, U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[0]\, U4|U4|inst8|inst4|lpm_ff_component|dffs[0], kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder\, U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[1]\, U4|U4|inst8|inst4|lpm_ff_component|dffs[1], kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder\, U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[2]\, U4|U4|inst8|inst4|lpm_ff_component|dffs[2], kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder\, U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[3]\, U4|U4|inst8|inst4|lpm_ff_component|dffs[3], kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder\, U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[4]\, U4|U4|inst8|inst4|lpm_ff_component|dffs[4], kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder\, U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[5]\, U4|U4|inst8|inst4|lpm_ff_component|dffs[5], kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder\, U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[6]\, U4|U4|inst8|inst4|lpm_ff_component|dffs[6], kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder\, U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[7]\, U4|U4|inst8|inst4|lpm_ff_component|dffs[7], kit, 1
instance = comp, \U4|U4|inst1|Mux7~0\, U4|U4|inst1|Mux7~0, kit, 1
instance = comp, \U4|U4|inst1|B~7\, U4|U4|inst1|B~7, kit, 1
instance = comp, \U4|U4|inst1|B[8]\, U4|U4|inst1|B[8], kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder\, U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[8]\, U4|U4|inst8|inst4|lpm_ff_component|dffs[8], kit, 1
instance = comp, \U4|U4|inst1|Mux6~0\, U4|U4|inst1|Mux6~0, kit, 1
instance = comp, \U4|U4|inst1|B~8\, U4|U4|inst1|B~8, kit, 1
instance = comp, \U4|U4|inst1|B[9]\, U4|U4|inst1|B[9], kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[9]~feeder\, U4|U4|inst8|inst4|lpm_ff_component|dffs[9]~feeder, kit, 1
instance = comp, \U4|U4|inst8|inst4|lpm_ff_component|dffs[9]\, U4|U4|inst8|inst4|lpm_ff_component|dffs[9], kit, 1
instance = comp, \U1|bus_vga_char[7]~feeder\, U1|bus_vga_char[7]~feeder, kit, 1
instance = comp, \U1|bus_vga_char[7]\, U1|bus_vga_char[7], kit, 1
instance = comp, \U1|bus_vga_char[13]~feeder\, U1|bus_vga_char[13]~feeder, kit, 1
instance = comp, \U1|bus_vga_char[13]\, U1|bus_vga_char[13], kit, 1
instance = comp, \U1|bus_vga_char[14]~feeder\, U1|bus_vga_char[14]~feeder, kit, 1
instance = comp, \U1|bus_vga_char[14]\, U1|bus_vga_char[14], kit, 1
instance = comp, \U1|bus_vga_char[15]~feeder\, U1|bus_vga_char[15]~feeder, kit, 1
instance = comp, \U1|bus_vga_char[15]\, U1|bus_vga_char[15], kit, 1
instance = comp, \PS2_DAT~input\, PS2_DAT~input, kit, 1
instance = comp, \PS2_CLK~input\, PS2_CLK~input, kit, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, kit, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, kit, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, kit, 1
