{C:/Users/Manolo/Desktop/p0 - copia/ps2_keyboard.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/ps2_keyboard.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity ps2_keyboard_interface
-- Compiling architecture trans of ps2_keyboard_interface

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/MemoryController.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/MemoryController.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity memorycontroller
-- Compiling architecture comportament of memorycontroller

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/regfile.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/regfile.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package numeric_std
-- Compiling entity regfile
-- Compiling architecture structure of regfile

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/controlador_IO.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/controlador_IO.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package numeric_std
-- Compiling entity controlador_io
-- Compiling architecture structure of controlador_io

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/test_sisa.vhd} {2 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/test_sisa.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity test_sisa
-- Compiling architecture comportament of test_sisa
** Warning: [4] C:/Users/Manolo/Desktop/p0 - copia/test_sisa.vhd(81): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/sisa.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/sisa.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity sisa
-- Compiling architecture structure of sisa

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/interrupt_controller.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/interrupt_controller.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity interrupt_controller
-- Compiling architecture structure of interrupt_controller

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/regfile_system.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/regfile_system.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package numeric_std
-- Loading package const_control
-- Compiling entity regfile_system
-- Compiling architecture structure of regfile_system

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/memory_alu.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/memory_alu.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package const_logic
-- Compiling entity memory_alu
-- Compiling architecture structure of memory_alu

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/package_timing.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/package_timing.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package textio
-- Loading package std_logic_textio
-- Compiling package package_timing
-- Compiling package body package_timing
-- Loading package package_timing

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/const_logic.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/const_logic.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling package const_logic

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/unidad_control.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/unidad_control.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package const_control
-- Compiling entity unidad_control
-- Compiling architecture structure of unidad_control

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/device_controllers.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/device_controllers.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package numeric_std
-- Compiling entity pulsadores
-- Compiling architecture structure_p of pulsadores
-- Compiling entity interruptores
-- Compiling architecture structure_i of interruptores
-- Compiling entity timer
-- Compiling architecture structure_t of timer

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/SRAMController.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/SRAMController.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity sramcontroller
-- Compiling architecture comportament of sramcontroller

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/package_utility.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/package_utility.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package textio
-- Loading package std_logic_textio
-- Compiling package package_utility
-- Compiling package body package_utility
-- Loading package package_utility

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/mul_alu.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/mul_alu.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package numeric_std
-- Loading package const_logic
-- Compiling entity mul_alu
-- Compiling architecture structure of mul_alu

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/const_control.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/const_control.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling package const_control

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/datapath.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/datapath.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package const_control
-- Loading package const_logic
-- Compiling entity datapath
-- Compiling architecture structure of datapath

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/driver7segmentos.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/driver7segmentos.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity driver7segmentos
-- Compiling architecture structure of driver7segmentos

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/vga_font_rom.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/vga_font_rom.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity vga_font_rom
-- Compiling architecture vga_font_rom_arch of vga_font_rom

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/vga_controller.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/vga_controller.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package numeric_std
-- Compiling entity vga_controller
-- Compiling architecture vga_controller_rtl of vga_controller

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/arith_alu.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/arith_alu.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package numeric_std
-- Loading package const_logic
-- Compiling entity arith_alu
-- Compiling architecture structure of arith_alu

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/async_64Kx16.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/async_64Kx16.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package textio
-- Loading package std_logic_textio
-- Loading package package_timing
-- Loading package package_utility
-- Compiling entity async_64kx16
-- Compiling architecture behave_arch of async_64kx16

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/cmp_alu.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/cmp_alu.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package numeric_std
-- Loading package const_logic
-- Compiling entity cmp_alu
-- Compiling architecture structure of cmp_alu

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/vga_sync.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/vga_sync.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity vga_sync
-- Compiling architecture vga_sync_arch of vga_sync

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/vga_ram_dual.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/vga_ram_dual.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity vga_ram_dual
-- Compiling architecture vga_ram_dual_arch of vga_ram_dual

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/tlb.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/tlb.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package const_control
-- Loading package const_logic
-- Compiling entity tlb
-- Compiling architecture structure of tlb

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/alu.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/alu.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package const_logic
-- Compiling entity alu
-- Compiling architecture structure of alu

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/multi.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/multi.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package const_control
-- Compiling entity multi
-- Compiling architecture structure of multi

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/proc.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/proc.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity proc
-- Compiling architecture structure of proc

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/keyboard_controller.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/keyboard_controller.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity keyboard_controller
-- Compiling architecture behavioral of keyboard_controller

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/control_l.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Manolo/Desktop/p0 - copia/control_l.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package const_control
-- Loading package const_logic
-- Compiling entity control_l
-- Compiling architecture structure of control_l

} {} {}} {C:/Users/Manolo/Desktop/p0 - copia/excepcions_controller.vhd} {1 {vcom -work work -2002 -explicit {C:\Users\Manolo\Desktop\p0 - copia\excepcions_controller.vhd}
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package const_control
-- Compiling entity excepcions_controller
-- Compiling architecture structure of excepcions_controller

} {} {}}
