# Clock DFS register configuration
#
# Auto-generated from the following IPCat controller releases:
#   Palawanv0 (palawan_1.0):
#     GCC       : palawan_gcc_z_palawan_clk_ctl_1.0_p3q2r16_fp19 [palawan_gcc.r18]
#     LPICC     : palawan_lpicc_z_lpicc_palawan_1.0_p3q2r1.5_fp2 [palawan_lpicc.r]
#
module : { name = RPMH_BCM_BCM_CD_CFG, group = BCM, import = arc_export }
regs:
  RPMH_BCM_CD_TH_CD10_CPn[0] = 0x0
  RPMH_BCM_CD_TH_CD10_CPn[1] = 0x200
  RPMH_BCM_CD_TH_CD10_CPn[2] = 0x1555
  RPMH_BCM_CD_TH_CD10_CPn[3] = 0x1999
  RPMH_BCM_CD_TH_CD10_CPn[4] = 0x2000
  RPMH_BCM_CD_TH_CD10_CPn[5] = 0x2AAA
  RPMH_BCM_CD_TH_CD10_CPn[6] = 0x3FFF
  RPMH_BCM_CD_TH_CD10_CPn[7] = 0x3FFF
  RPMH_BCM_CD_TH_CD1_CPn[0] = 0x0
  RPMH_BCM_CD_TH_CD1_CPn[1] = 0x8ED
  RPMH_BCM_CD_TH_CD1_CPn[2] = 0x11DB
  RPMH_BCM_CD_TH_CD1_CPn[3] = 0x1BC4
  RPMH_BCM_CD_TH_CD1_CPn[4] = 0x23B6
  RPMH_BCM_CD_TH_CD1_CPn[5] = 0x2FF9
  RPMH_BCM_CD_TH_CD1_CPn[6] = 0x3789
  RPMH_BCM_CD_TH_CD1_CPn[7] = 0x3FFF
  RPMH_BCM_CD_TH_CD3_CPn[0] = 0x0
  RPMH_BCM_CD_TH_CD3_CPn[1] = 0x243
  RPMH_BCM_CD_TH_CD3_CPn[2] = 0x11B0
  RPMH_BCM_CD_TH_CD3_CPn[3] = 0x1795
  RPMH_BCM_CD_TH_CD3_CPn[4] = 0x2F86
  RPMH_BCM_CD_TH_CD3_CPn[5] = 0x3FFF
  RPMH_BCM_CD_TH_CD3_CPn[6] = 0x3FFF
  RPMH_BCM_CD_TH_CD3_CPn[7] = 0x3FFF
  RPMH_BCM_CD_TH_CD4_CPn[0] = 0x0
  RPMH_BCM_CD_TH_CD4_CPn[1] = 0x20A
  RPMH_BCM_CD_TH_CD4_CPn[2] = 0x1546
  RPMH_BCM_CD_TH_CD4_CPn[3] = 0x25CD
  RPMH_BCM_CD_TH_CD4_CPn[4] = 0x2ADF
  RPMH_BCM_CD_TH_CD4_CPn[5] = 0x38B3
  RPMH_BCM_CD_TH_CD4_CPn[6] = 0x3FFF
  RPMH_BCM_CD_TH_CD4_CPn[7] = 0x3FFF
  RPMH_BCM_CD_TH_CD5_CPn[0] = 0x0
  RPMH_BCM_CD_TH_CD5_CPn[1] = 0x224
  RPMH_BCM_CD_TH_CD5_CPn[2] = 0xB29
  RPMH_BCM_CD_TH_CD5_CPn[3] = 0x1652
  RPMH_BCM_CD_TH_CD5_CPn[4] = 0x2CFA
  RPMH_BCM_CD_TH_CD5_CPn[5] = 0x3FFF
  RPMH_BCM_CD_TH_CD5_CPn[6] = 0x3FFF
  RPMH_BCM_CD_TH_CD5_CPn[7] = 0x3FFF
  RPMH_BCM_CD_TH_CD6_CPn[0] = 0x0
  RPMH_BCM_CD_TH_CD6_CPn[1] = 0x624
  RPMH_BCM_CD_TH_CD6_CPn[2] = 0x1B6D
  RPMH_BCM_CD_TH_CD6_CPn[3] = 0x36DA
  RPMH_BCM_CD_TH_CD6_CPn[4] = 0x3FFF
  RPMH_BCM_CD_TH_CD6_CPn[5] = 0x3FFF
  RPMH_BCM_CD_TH_CD6_CPn[6] = 0x3FFF
  RPMH_BCM_CD_TH_CD6_CPn[7] = 0x3FFF
  RPMH_BCM_CD_TH_CD7_CPn[0] = 0x0
  RPMH_BCM_CD_TH_CD7_CPn[1] = 0xBB8
  RPMH_BCM_CD_TH_CD7_CPn[2] = 0x1770
  RPMH_BCM_CD_TH_CD7_CPn[3] = 0x22B3
  RPMH_BCM_CD_TH_CD7_CPn[4] = 0x30D4
  RPMH_BCM_CD_TH_CD7_CPn[5] = 0x3FFF
  RPMH_BCM_CD_TH_CD7_CPn[6] = 0x3FFF
  RPMH_BCM_CD_TH_CD7_CPn[7] = 0x3FFF
  RPMH_BCM_CD_TH_CD8_CPn[0] = 0x0
  RPMH_BCM_CD_TH_CD8_CPn[1] = 0x3C0
  RPMH_BCM_CD_TH_CD8_CPn[2] = 0x9C4
  RPMH_BCM_CD_TH_CD8_CPn[3] = 0x1388
  RPMH_BCM_CD_TH_CD8_CPn[4] = 0x1D4C
  RPMH_BCM_CD_TH_CD8_CPn[5] = 0x3FFF
  RPMH_BCM_CD_TH_CD8_CPn[6] = 0x3FFF
  RPMH_BCM_CD_TH_CD8_CPn[7] = 0x3FFF
  RPMH_BCM_CD_TH_CD9_CPn[0] = 0x0
  RPMH_BCM_CD_TH_CD9_CPn[1] = 0x126
  RPMH_BCM_CD_TH_CD9_CPn[2] = 0x11FC
  RPMH_BCM_CD_TH_CD9_CPn[3] = 0x1BF7
  RPMH_BCM_CD_TH_CD9_CPn[4] = 0x23F8
  RPMH_BCM_CD_TH_CD9_CPn[5] = 0x3052
  RPMH_BCM_CD_TH_CD9_CPn[6] = 0x37EF
  RPMH_BCM_CD_TH_CD9_CPn[7] = 0x3FFF

module : { name = RPMH_BCM_BCM_TCS_CFG, group = BCM, import = arc_export }
regs:
  RPMH_BCM_TCS_CFG_CDm[1] = 0x70007
  RPMH_BCM_TCS_CFG_CDm[3] = 0x70007
  RPMH_BCM_TCS_CFG_CDm[4] = 0x70007
  RPMH_BCM_TCS_CFG_CDm[5] = 0x70007
  RPMH_BCM_TCS_CFG_CDm[6] = 0x70007
  RPMH_BCM_TCS_CFG_CDm[7] = 0x70007
  RPMH_BCM_TCS_CFG_CDm[8] = 0x70007
  RPMH_BCM_TCS_CFG_CDm[9] = 0x70007
  RPMH_BCM_TCS_CFG_CDm[10] = 0x70007
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[1,0] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x1,
    .OFFSET                 = CX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[1,1] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x1,
    .OFFSET                 = MX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[1,2] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x1,
    .OFFSET                 = XO_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[3,0] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x3,
    .OFFSET                 = CX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[3,1] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x3,
    .OFFSET                 = MX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[3,2] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x3,
    .OFFSET                 = DDR_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[4,0] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x4,
    .OFFSET                 = CX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[4,1] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x4,
    .OFFSET                 = MX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[4,2] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x4,
    .OFFSET                 = DDR_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[5,0] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x5,
    .OFFSET                 = CX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[5,1] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x5,
    .OFFSET                 = MX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[5,2] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x5,
    .OFFSET                 = XO_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[6,0] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x6,
    .OFFSET                 = CX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[6,1] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x6,
    .OFFSET                 = MX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[6,2] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x6,
    .OFFSET                 = XO_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[7,0] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x7,
    .OFFSET                 = CX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[7,1] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x7,
    .OFFSET                 = MX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[7,2] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x7,
    .OFFSET                 = XO_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[8,0] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x8,
    .OFFSET                 = CX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[8,1] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x8,
    .OFFSET                 = MX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[8,2] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x8,
    .OFFSET                 = XO_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[9,0] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x9,
    .OFFSET                 = CX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[9,1] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x9,
    .OFFSET                 = MX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[9,2] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x9,
    .OFFSET                 = DDR_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[9,3] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0x9,
    .OFFSET                 = MXC_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[10,0] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0xA,
    .OFFSET                 = LCX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[10,1] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0xA,
    .OFFSET                 = LMX_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_ADDR_CDm_CMDt[10,2] = {
    .BCM_CD_ID_FOR_ARC_VOTE = 0xA,
    .OFFSET                 = XO_LVL_OFFSET,
    .SLV_ID                 = ARC_SLAVE_ID,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD10_CPn[0] = {
    .CMD0_DATA = LCX_HLVL_OFF,
    .CMD1_DATA = LMX_HLVL_OFF,
    .CMD2_DATA = XO_HLVL_CRYSTAL_OFF,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD10_CPn[1] = {
    .CMD0_DATA = LCX_HLVL_LOW_SVS_D1,
    .CMD1_DATA = LMX_HLVL_LOW_SVS_D1,
    .CMD2_DATA = XO_HLVL_CRYSTAL_OFF,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD10_CPn[2] = {
    .CMD0_DATA = LCX_HLVL_LOW_SVS,
    .CMD1_DATA = LMX_HLVL_LOW_SVS,
    .CMD2_DATA = XO_HLVL_CRYSTAL_OFF,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD10_CPn[3] = {
    .CMD0_DATA = LCX_HLVL_SVS,
    .CMD1_DATA = LMX_HLVL_SVS,
    .CMD2_DATA = XO_HLVL_CRYSTAL_OFF,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD10_CPn[4] = {
    .CMD0_DATA = LCX_HLVL_SVS_L1,
    .CMD1_DATA = LMX_HLVL_SVS_L1,
    .CMD2_DATA = XO_HLVL_CRYSTAL_OFF,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD10_CPn[5] = {
    .CMD0_DATA = LCX_HLVL_NOM,
    .CMD1_DATA = LMX_HLVL_NOM,
    .CMD2_DATA = XO_HLVL_CRYSTAL_OFF,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD10_CPn[6] = {
    .CMD0_DATA = LCX_HLVL_TUR,
    .CMD1_DATA = LMX_HLVL_TUR,
    .CMD2_DATA = XO_HLVL_CRYSTAL_OFF,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD1_CPn[0] = {
    .CMD0_DATA = CX_HLVL_OFF,
    .CMD1_DATA = MX_HLVL_OFF,
    .CMD2_DATA = XO_HLVL_CRYSTAL_OFF,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD1_CPn[1] = {
    .CMD0_DATA = CX_HLVL_LOW_SVS,
    .CMD1_DATA = MX_HLVL_LOW_SVS,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD1_CPn[2] = {
    .CMD0_DATA = CX_HLVL_LOW_SVS,
    .CMD1_DATA = MX_HLVL_LOW_SVS,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD1_CPn[3] = {
    .CMD0_DATA = CX_HLVL_SVS,
    .CMD1_DATA = MX_HLVL_SVS,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD1_CPn[4] = {
    .CMD0_DATA = CX_HLVL_SVS_L1,
    .CMD1_DATA = MX_HLVL_SVS_L1,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD1_CPn[5] = {
    .CMD0_DATA = CX_HLVL_NOM,
    .CMD1_DATA = MX_HLVL_NOM,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD1_CPn[6] = {
    .CMD0_DATA = CX_HLVL_TUR,
    .CMD1_DATA = MX_HLVL_TUR,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD1_CPn[7] = {
    .CMD0_DATA = CX_HLVL_TUR_L1,
    .CMD1_DATA = MX_HLVL_TUR_L1,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD3_CPn[0] = {
    .CMD0_DATA = CX_HLVL_OFF,
    .CMD1_DATA = MX_HLVL_OFF,
    .CMD2_DATA = 0x0,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD3_CPn[1] = {
    .CMD0_DATA = CX_HLVL_LOW_SVS,
    .CMD1_DATA = MX_HLVL_LOW_SVS,
    .CMD2_DATA = 0x3,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD3_CPn[2] = {
    .CMD0_DATA = CX_HLVL_LOW_SVS,
    .CMD1_DATA = MX_HLVL_LOW_SVS,
    .CMD2_DATA = 0x3,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD3_CPn[3] = {
    .CMD0_DATA = CX_HLVL_SVS,
    .CMD1_DATA = MX_HLVL_SVS,
    .CMD2_DATA = 0x3,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD3_CPn[4] = {
    .CMD0_DATA = CX_HLVL_NOM,
    .CMD1_DATA = MX_HLVL_NOM,
    .CMD2_DATA = 0x3,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD3_CPn[5] = {
    .CMD0_DATA = CX_HLVL_TUR,
    .CMD1_DATA = MX_HLVL_TUR,
    .CMD2_DATA = 0x3,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD4_CPn[0] = {
    .CMD0_DATA = CX_HLVL_OFF,
    .CMD1_DATA = MX_HLVL_OFF,
    .CMD2_DATA = 0x0,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD4_CPn[1] = {
    .CMD0_DATA = CX_HLVL_LOW_SVS,
    .CMD1_DATA = MX_HLVL_LOW_SVS,
    .CMD2_DATA = 0x3,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD4_CPn[2] = {
    .CMD0_DATA = CX_HLVL_LOW_SVS,
    .CMD1_DATA = MX_HLVL_LOW_SVS,
    .CMD2_DATA = 0x3,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD4_CPn[3] = {
    .CMD0_DATA = CX_HLVL_SVS,
    .CMD1_DATA = MX_HLVL_SVS,
    .CMD2_DATA = 0x3,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD4_CPn[4] = {
    .CMD0_DATA = CX_HLVL_SVS_L1,
    .CMD1_DATA = MX_HLVL_SVS_L1,
    .CMD2_DATA = 0x3,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD4_CPn[5] = {
    .CMD0_DATA = CX_HLVL_NOM,
    .CMD1_DATA = MX_HLVL_NOM,
    .CMD2_DATA = 0x3,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD4_CPn[6] = {
    .CMD0_DATA = CX_HLVL_TUR,
    .CMD1_DATA = MX_HLVL_TUR,
    .CMD2_DATA = 0x3,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD5_CPn[0] = {
    .CMD0_DATA = CX_HLVL_OFF,
    .CMD1_DATA = MX_HLVL_OFF,
    .CMD2_DATA = XO_HLVL_CRYSTAL_OFF,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD5_CPn[1] = {
    .CMD0_DATA = CX_HLVL_LOW_SVS,
    .CMD1_DATA = MX_HLVL_LOW_SVS,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD5_CPn[2] = {
    .CMD0_DATA = CX_HLVL_LOW_SVS,
    .CMD1_DATA = MX_HLVL_LOW_SVS,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD5_CPn[3] = {
    .CMD0_DATA = CX_HLVL_SVS,
    .CMD1_DATA = MX_HLVL_SVS,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD5_CPn[4] = {
    .CMD0_DATA = CX_HLVL_NOM,
    .CMD1_DATA = MX_HLVL_NOM,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD5_CPn[5] = {
    .CMD0_DATA = CX_HLVL_TUR,
    .CMD1_DATA = MX_HLVL_TUR,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD6_CPn[0] = {
    .CMD0_DATA = CX_HLVL_OFF,
    .CMD1_DATA = MX_HLVL_OFF,
    .CMD2_DATA = XO_HLVL_CRYSTAL_OFF,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD6_CPn[1] = {
    .CMD0_DATA = CX_HLVL_LOW_SVS,
    .CMD1_DATA = MX_HLVL_LOW_SVS,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD6_CPn[2] = {
    .CMD0_DATA = CX_HLVL_SVS,
    .CMD1_DATA = MX_HLVL_SVS,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD6_CPn[3] = {
    .CMD0_DATA = CX_HLVL_NOM,
    .CMD1_DATA = MX_HLVL_NOM,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD6_CPn[4] = {
    .CMD0_DATA = CX_HLVL_TUR,
    .CMD1_DATA = MX_HLVL_TUR,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD7_CPn[0] = {
    .CMD0_DATA = CX_HLVL_OFF,
    .CMD1_DATA = MX_HLVL_OFF,
    .CMD2_DATA = XO_HLVL_CRYSTAL_OFF,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD7_CPn[1] = {
    .CMD0_DATA = CX_HLVL_LOW_SVS,
    .CMD1_DATA = MX_HLVL_LOW_SVS,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD7_CPn[2] = {
    .CMD0_DATA = CX_HLVL_SVS,
    .CMD1_DATA = MX_HLVL_SVS,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD7_CPn[3] = {
    .CMD0_DATA = CX_HLVL_SVS_L1,
    .CMD1_DATA = MX_HLVL_SVS_L1,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD7_CPn[4] = {
    .CMD0_DATA = CX_HLVL_NOM,
    .CMD1_DATA = MX_HLVL_NOM,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD7_CPn[5] = {
    .CMD0_DATA = CX_HLVL_TUR,
    .CMD1_DATA = MX_HLVL_TUR,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD8_CPn[0] = {
    .CMD0_DATA = CX_HLVL_OFF,
    .CMD1_DATA = MX_HLVL_OFF,
    .CMD2_DATA = XO_HLVL_CRYSTAL_OFF,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD8_CPn[1] = {
    .CMD0_DATA = CX_HLVL_LOW_SVS,
    .CMD1_DATA = MX_HLVL_LOW_SVS,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD8_CPn[2] = {
    .CMD0_DATA = CX_HLVL_LOW_SVS,
    .CMD1_DATA = MX_HLVL_LOW_SVS,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD8_CPn[3] = {
    .CMD0_DATA = CX_HLVL_SVS,
    .CMD1_DATA = MX_HLVL_SVS,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD8_CPn[4] = {
    .CMD0_DATA = CX_HLVL_SVS_L1,
    .CMD1_DATA = MX_HLVL_SVS_L1,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD8_CPn[5] = {
    .CMD0_DATA = CX_HLVL_NOM,
    .CMD1_DATA = MX_HLVL_NOM,
    .CMD2_DATA = XO_HLVL_ON,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD9_CPn[0] = {
    .CMD0_DATA = CX_HLVL_OFF,
    .CMD1_DATA = MX_HLVL_OFF,
    .CMD2_DATA = 0x0,
    .CMD3_DATA = MXC_HLVL_OFF,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD9_CPn[1] = {
    .CMD0_DATA = CX_HLVL_LOW_SVS,
    .CMD1_DATA = MX_HLVL_LOW_SVS,
    .CMD2_DATA = 0x3,
    .CMD3_DATA = MXC_HLVL_LOW_SVS,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD9_CPn[2] = {
    .CMD0_DATA = CX_HLVL_LOW_SVS,
    .CMD1_DATA = MX_HLVL_LOW_SVS,
    .CMD2_DATA = 0x3,
    .CMD3_DATA = MXC_HLVL_LOW_SVS,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD9_CPn[3] = {
    .CMD0_DATA = CX_HLVL_SVS,
    .CMD1_DATA = MX_HLVL_SVS,
    .CMD2_DATA = 0x3,
    .CMD3_DATA = MXC_HLVL_SVS,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD9_CPn[4] = {
    .CMD0_DATA = CX_HLVL_SVS_L1,
    .CMD1_DATA = MX_HLVL_SVS_L1,
    .CMD2_DATA = 0x3,
    .CMD3_DATA = MXC_HLVL_SVS_L1,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD9_CPn[5] = {
    .CMD0_DATA = CX_HLVL_NOM,
    .CMD1_DATA = MX_HLVL_NOM,
    .CMD2_DATA = 0x3,
    .CMD3_DATA = MXC_HLVL_NOM,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD9_CPn[6] = {
    .CMD0_DATA = CX_HLVL_TUR,
    .CMD1_DATA = MX_HLVL_TUR,
    .CMD2_DATA = 0x3,
    .CMD3_DATA = MXC_HLVL_TUR,
  }
  RPMH_BCM_TCS_CFG_VOTE_DATA_CD9_CPn[7] = {
    .CMD0_DATA = CX_HLVL_TUR_L1,
    .CMD1_DATA = MX_HLVL_TUR_L1,
    .CMD2_DATA = 0x3,
    .CMD3_DATA = MXC_HLVL_TUR_L1,
  }

module : { name = GCC_CLK_CTL_REG, group = CLOCK, import = arc_export }
regs:
  GCC_RPMH_CDSP_NOC_CMD_DFSR = 0x21
  GCC_RPMH_CDSP_NOC_PERF0_ENA_VOTE = 0x0
  GCC_RPMH_CDSP_NOC_PERF1_ENA_VOTE = 0x0
  GCC_RPMH_CDSP_NOC_PERF2_ENA_VOTE = 0x1
  GCC_RPMH_CDSP_NOC_PERF3_ENA_VOTE = 0x20
  GCC_RPMH_CDSP_NOC_PERF4_ENA_VOTE = 0x1
  GCC_RPMH_CDSP_NOC_PERF5_ENA_VOTE = 0x10
  GCC_RPMH_CDSP_NOC_PERF6_ENA_VOTE = 0x20
  GCC_RPMH_CDSP_NOC_PERF7_ENA_VOTE = 0x2
  GCC_RPMH_CDSP_NOC_TURING_Q6_AXI_PERF0_DFSR = 0x0
  GCC_RPMH_CDSP_NOC_TURING_Q6_AXI_PERF1_DFSR = 0x0
  GCC_RPMH_CDSP_NOC_TURING_Q6_AXI_PERF2_DFSR = 0x600
  GCC_RPMH_CDSP_NOC_TURING_Q6_AXI_PERF3_DFSR = 0x303
  GCC_RPMH_CDSP_NOC_TURING_Q6_AXI_PERF4_DFSR = 0x100
  GCC_RPMH_CDSP_NOC_TURING_Q6_AXI_PERF5_DFSR = 0x500
  GCC_RPMH_CDSP_NOC_TURING_Q6_AXI_PERF6_DFSR = 0x300
  GCC_RPMH_CDSP_NOC_TURING_Q6_AXI_PERF7_DFSR = 0x400
  GCC_RPMH_CE_CE1_PERF0_DFSR = 0x0
  GCC_RPMH_CE_CE1_PERF1_DFSR = 0x0
  GCC_RPMH_CE_CE1_PERF2_DFSR = 0x10D
  GCC_RPMH_CE_CE1_PERF3_DFSR = 0x106
  GCC_RPMH_CE_CE1_PERF4_DFSR = 0x105
  GCC_RPMH_CE_CMD_DFSR = 0x21
  GCC_RPMH_CE_PERF0_ENA_VOTE = 0x0
  GCC_RPMH_CE_PERF1_ENA_VOTE = 0x0
  GCC_RPMH_CE_PERF2_ENA_VOTE = 0x1
  GCC_RPMH_CE_PERF3_ENA_VOTE = 0x1
  GCC_RPMH_CE_PERF4_ENA_VOTE = 0x1
  GCC_RPMH_CNOC_CFG_NOC_LPASS_PERF0_DFSR = 0x0
  GCC_RPMH_CNOC_CFG_NOC_LPASS_PERF1_DFSR = 0x0
  GCC_RPMH_CNOC_CFG_NOC_LPASS_PERF2_DFSR = 0x0
  GCC_RPMH_CNOC_CFG_NOC_LPASS_PERF3_DFSR = 0x117
  GCC_RPMH_CNOC_CFG_NOC_LPASS_PERF4_DFSR = 0x10B
  GCC_RPMH_CNOC_CFG_NOC_LPASS_PERF5_DFSR = 0x10B
  GCC_RPMH_CNOC_CMD_DFSR = 0x21
  GCC_RPMH_CNOC_CNOC_CENTER_QX_PERF0_DFSR = 0x0
  GCC_RPMH_CNOC_CNOC_CENTER_QX_PERF1_DFSR = 0x0
  GCC_RPMH_CNOC_CNOC_CENTER_QX_PERF2_DFSR = 0x60B
  GCC_RPMH_CNOC_CNOC_CENTER_QX_PERF3_DFSR = 0x10B
  GCC_RPMH_CNOC_CNOC_CENTER_QX_PERF4_DFSR = 0x105
  GCC_RPMH_CNOC_CNOC_CENTER_QX_PERF5_DFSR = 0x104
  GCC_RPMH_CNOC_CNOC_NORTH_QX_PERF0_DFSR = 0x0
  GCC_RPMH_CNOC_CNOC_NORTH_QX_PERF1_DFSR = 0x0
  GCC_RPMH_CNOC_CNOC_NORTH_QX_PERF2_DFSR = 0x60B
  GCC_RPMH_CNOC_CNOC_NORTH_QX_PERF3_DFSR = 0x10B
  GCC_RPMH_CNOC_CNOC_NORTH_QX_PERF4_DFSR = 0x105
  GCC_RPMH_CNOC_CNOC_NORTH_QX_PERF5_DFSR = 0x104
  GCC_RPMH_CNOC_CNOC_PERIPH_PERF0_DFSR = 0x0
  GCC_RPMH_CNOC_CNOC_PERIPH_PERF1_DFSR = 0x0
  GCC_RPMH_CNOC_CNOC_PERIPH_PERF2_DFSR = 0x0
  GCC_RPMH_CNOC_CNOC_PERIPH_PERF3_DFSR = 0x117
  GCC_RPMH_CNOC_CNOC_PERIPH_PERF4_DFSR = 0x10B
  GCC_RPMH_CNOC_CNOC_PERIPH_PERF5_DFSR = 0x10B
  GCC_RPMH_CNOC_CNOC_SOUTH_QX_PERF0_DFSR = 0x0
  GCC_RPMH_CNOC_CNOC_SOUTH_QX_PERF1_DFSR = 0x0
  GCC_RPMH_CNOC_CNOC_SOUTH_QX_PERF2_DFSR = 0x603
  GCC_RPMH_CNOC_CNOC_SOUTH_QX_PERF3_DFSR = 0x105
  GCC_RPMH_CNOC_CNOC_SOUTH_QX_PERF4_DFSR = 0x105
  GCC_RPMH_CNOC_CNOC_SOUTH_QX_PERF5_DFSR = 0x104
  GCC_RPMH_CNOC_CONFIG_NOC_DDRSS_SF_PERF0_DFSR = 0x0
  GCC_RPMH_CNOC_CONFIG_NOC_DDRSS_SF_PERF1_DFSR = 0x0
  GCC_RPMH_CNOC_CONFIG_NOC_DDRSS_SF_PERF2_DFSR = 0x10B
  GCC_RPMH_CNOC_CONFIG_NOC_DDRSS_SF_PERF3_DFSR = 0x105
  GCC_RPMH_CNOC_CONFIG_NOC_DDRSS_SF_PERF4_DFSR = 0x503
  GCC_RPMH_CNOC_CONFIG_NOC_DDRSS_SF_PERF5_DFSR = 0x403
  GCC_RPMH_CNOC_CONFIG_NOC_PERF0_DFSR = 0x0
  GCC_RPMH_CNOC_CONFIG_NOC_PERF1_DFSR = 0x0
  GCC_RPMH_CNOC_CONFIG_NOC_PERF2_DFSR = 0x60F
  GCC_RPMH_CNOC_CONFIG_NOC_PERF3_DFSR = 0x60F
  GCC_RPMH_CNOC_CONFIG_NOC_PERF4_DFSR = 0x10F
  GCC_RPMH_CNOC_CONFIG_NOC_PERF5_DFSR = 0x10F
  GCC_RPMH_CNOC_PERF0_ENA_VOTE = 0x0
  GCC_RPMH_CNOC_PERF1_ENA_VOTE = 0x0
  GCC_RPMH_CNOC_PERF2_ENA_VOTE = 0x1
  GCC_RPMH_CNOC_PERF3_ENA_VOTE = 0x1
  GCC_RPMH_CNOC_PERF4_ENA_VOTE = 0x11
  GCC_RPMH_CNOC_PERF5_ENA_VOTE = 0x3
  GCC_RPMH_IPA_CMD_DFSR = 0x21
  GCC_RPMH_IPA_IPA_2X_PERF0_DFSR = 0x0
  GCC_RPMH_IPA_IPA_2X_PERF1_DFSR = 0x604
  GCC_RPMH_IPA_IPA_2X_PERF2_DFSR = 0x104
  GCC_RPMH_IPA_IPA_2X_PERF3_DFSR = 0x405
  GCC_RPMH_IPA_IPA_2X_PERF4_DFSR = 0x200
  GCC_RPMH_IPA_IPA_2X_PERF5_DFSR = 0x100
  GCC_RPMH_IPA_PERF0_ENA_VOTE = 0x0
  GCC_RPMH_IPA_PERF1_ENA_VOTE = 0x1
  GCC_RPMH_IPA_PERF2_ENA_VOTE = 0x1
  GCC_RPMH_IPA_PERF3_ENA_VOTE = 0x2
  GCC_RPMH_IPA_PERF4_ENA_VOTE = 0x80
  GCC_RPMH_IPA_PERF5_ENA_VOTE = 0x1
  GCC_RPMH_MMNOC_CMD_DFSR = 0x21
  GCC_RPMH_MMNOC_MMNOC_HF_QX_PERF0_DFSR = 0x0
  GCC_RPMH_MMNOC_MMNOC_HF_QX_PERF1_DFSR = 0x0
  GCC_RPMH_MMNOC_MMNOC_HF_QX_PERF2_DFSR = 0x602
  GCC_RPMH_MMNOC_MMNOC_HF_QX_PERF3_DFSR = 0x405
  GCC_RPMH_MMNOC_MMNOC_HF_QX_PERF4_DFSR = 0x503
  GCC_RPMH_MMNOC_MMNOC_HF_QX_PERF5_DFSR = 0x403
  GCC_RPMH_MMNOC_MMNOC_HF_QX_PERF6_DFSR = 0x100
  GCC_RPMH_MMNOC_MMNOC_SF_QX_PERF0_DFSR = 0x0
  GCC_RPMH_MMNOC_MMNOC_SF_QX_PERF1_DFSR = 0x0
  GCC_RPMH_MMNOC_MMNOC_SF_QX_PERF2_DFSR = 0x602
  GCC_RPMH_MMNOC_MMNOC_SF_QX_PERF3_DFSR = 0x405
  GCC_RPMH_MMNOC_MMNOC_SF_QX_PERF4_DFSR = 0x503
  GCC_RPMH_MMNOC_MMNOC_SF_QX_PERF5_DFSR = 0x403
  GCC_RPMH_MMNOC_MMNOC_SF_QX_PERF6_DFSR = 0x100
  GCC_RPMH_MMNOC_PERF0_ENA_VOTE = 0x0
  GCC_RPMH_MMNOC_PERF1_ENA_VOTE = 0x0
  GCC_RPMH_MMNOC_PERF2_ENA_VOTE = 0x1
  GCC_RPMH_MMNOC_PERF3_ENA_VOTE = 0x2
  GCC_RPMH_MMNOC_PERF4_ENA_VOTE = 0x10
  GCC_RPMH_MMNOC_PERF5_ENA_VOTE = 0x2
  GCC_RPMH_MMNOC_PERF6_ENA_VOTE = 0x1
  GCC_RPMH_PMU_CMD_DFSR = 0x21
  GCC_RPMH_PMU_PERF0_ENA_VOTE = 0x0
  GCC_RPMH_PMU_PERF10_ENA_VOTE = 0x1
  GCC_RPMH_PMU_PERF11_ENA_VOTE = 0x1
  GCC_RPMH_PMU_PERF12_ENA_VOTE = 0x1
  GCC_RPMH_PMU_PERF13_ENA_VOTE = 0x1
  GCC_RPMH_PMU_PERF14_ENA_VOTE = 0x1
  GCC_RPMH_PMU_PERF15_ENA_VOTE = 0x1
  GCC_RPMH_PMU_PERF1_ENA_VOTE = 0x1
  GCC_RPMH_PMU_PERF2_ENA_VOTE = 0x1
  GCC_RPMH_PMU_PERF3_ENA_VOTE = 0x1
  GCC_RPMH_PMU_PERF4_ENA_VOTE = 0x1
  GCC_RPMH_PMU_PERF5_ENA_VOTE = 0x1
  GCC_RPMH_PMU_PERF6_ENA_VOTE = 0x1
  GCC_RPMH_PMU_PERF7_ENA_VOTE = 0x1
  GCC_RPMH_PMU_PERF8_ENA_VOTE = 0x1
  GCC_RPMH_PMU_PERF9_ENA_VOTE = 0x1
  GCC_RPMH_PMU_PMU_CORE_PERF0_DFSR = 0x0
  GCC_RPMH_PMU_PMU_CORE_PERF10_DFSR = 0x107
  GCC_RPMH_PMU_PMU_CORE_PERF11_DFSR = 0x107
  GCC_RPMH_PMU_PMU_CORE_PERF12_DFSR = 0x107
  GCC_RPMH_PMU_PMU_CORE_PERF13_DFSR = 0x107
  GCC_RPMH_PMU_PMU_CORE_PERF14_DFSR = 0x107
  GCC_RPMH_PMU_PMU_CORE_PERF15_DFSR = 0x107
  GCC_RPMH_PMU_PMU_CORE_PERF1_DFSR = 0x107
  GCC_RPMH_PMU_PMU_CORE_PERF2_DFSR = 0x107
  GCC_RPMH_PMU_PMU_CORE_PERF3_DFSR = 0x107
  GCC_RPMH_PMU_PMU_CORE_PERF4_DFSR = 0x107
  GCC_RPMH_PMU_PMU_CORE_PERF5_DFSR = 0x107
  GCC_RPMH_PMU_PMU_CORE_PERF6_DFSR = 0x107
  GCC_RPMH_PMU_PMU_CORE_PERF7_DFSR = 0x107
  GCC_RPMH_PMU_PMU_CORE_PERF8_DFSR = 0x107
  GCC_RPMH_PMU_PMU_CORE_PERF9_DFSR = 0x107
  GCC_RPMH_QUPV3_CORE_2X_CMD_DFSR = 0x21
  GCC_RPMH_QUPV3_CORE_2X_PERF0_ENA_VOTE = 0x0
  GCC_RPMH_QUPV3_CORE_2X_PERF1_ENA_VOTE = 0x0
  GCC_RPMH_QUPV3_CORE_2X_PERF2_ENA_VOTE = 0x1
  GCC_RPMH_QUPV3_CORE_2X_PERF3_ENA_VOTE = 0x1
  GCC_RPMH_QUPV3_CORE_2X_PERF4_ENA_VOTE = 0x1
  GCC_RPMH_QUPV3_CORE_2X_PERF5_ENA_VOTE = 0x1
  GCC_RPMH_QUPV3_CORE_2X_QUPV3_WRAP0_CORE_2X_PERF0_DFSR = 0x0
  GCC_RPMH_QUPV3_CORE_2X_QUPV3_WRAP0_CORE_2X_PERF1_DFSR = 0x0
  GCC_RPMH_QUPV3_CORE_2X_QUPV3_WRAP0_CORE_2X_PERF2_DFSR = 0x60B
  GCC_RPMH_QUPV3_CORE_2X_QUPV3_WRAP0_CORE_2X_PERF3_DFSR = 0x10B
  GCC_RPMH_QUPV3_CORE_2X_QUPV3_WRAP0_CORE_2X_PERF4_DFSR = 0x107
  GCC_RPMH_QUPV3_CORE_2X_QUPV3_WRAP0_CORE_2X_PERF5_DFSR = 0x105
  GCC_RPMH_QUPV3_CORE_2X_QUPV3_WRAP1_CORE_2X_PERF0_DFSR = 0x0
  GCC_RPMH_QUPV3_CORE_2X_QUPV3_WRAP1_CORE_2X_PERF1_DFSR = 0x0
  GCC_RPMH_QUPV3_CORE_2X_QUPV3_WRAP1_CORE_2X_PERF2_DFSR = 0x60B
  GCC_RPMH_QUPV3_CORE_2X_QUPV3_WRAP1_CORE_2X_PERF3_DFSR = 0x10B
  GCC_RPMH_QUPV3_CORE_2X_QUPV3_WRAP1_CORE_2X_PERF4_DFSR = 0x107
  GCC_RPMH_QUPV3_CORE_2X_QUPV3_WRAP1_CORE_2X_PERF5_DFSR = 0x105
  GCC_RPMH_SHRM_CMD_DFSR = 0x21
  GCC_RPMH_SHRM_PERF0_ENA_VOTE = 0x0
  GCC_RPMH_SHRM_PERF1_ENA_VOTE = 0x1
  GCC_RPMH_SHRM_PERF2_ENA_VOTE = 0x1
  GCC_RPMH_SHRM_PERF3_ENA_VOTE = 0x10
  GCC_RPMH_SHRM_SHRM_PERF0_DFSR = 0x0
  GCC_RPMH_SHRM_SHRM_PERF1_DFSR = 0x603
  GCC_RPMH_SHRM_SHRM_PERF2_DFSR = 0x103
  GCC_RPMH_SHRM_SHRM_PERF3_DFSR = 0x503
  GCC_RPMH_SHUB_CMD_DFSR = 0x21
  GCC_RPMH_SHUB_CONFIG_NOC_LPASS_BOOT_PERF0_DFSR = 0x0
  GCC_RPMH_SHUB_CONFIG_NOC_LPASS_BOOT_PERF1_DFSR = 0x603
  GCC_RPMH_SHUB_CONFIG_NOC_LPASS_BOOT_PERF2_DFSR = 0x603
  GCC_RPMH_SHUB_CONFIG_NOC_LPASS_BOOT_PERF3_DFSR = 0x105
  GCC_RPMH_SHUB_CONFIG_NOC_LPASS_BOOT_PERF4_DFSR = 0x103
  GCC_RPMH_SHUB_CONFIG_NOC_LPASS_BOOT_PERF5_DFSR = 0x503
  GCC_RPMH_SHUB_CONFIG_NOC_LPASS_BOOT_PERF6_DFSR = 0x403
  GCC_RPMH_SHUB_CONFIG_NOC_LPASS_BOOT_PERF7_DFSR = 0x403
  GCC_RPMH_SHUB_CPUSS_AHB_PERF0_DFSR = 0x0
  GCC_RPMH_SHUB_CPUSS_AHB_PERF1_DFSR = 0x0
  GCC_RPMH_SHUB_CPUSS_AHB_PERF2_DFSR = 0x0
  GCC_RPMH_SHUB_CPUSS_AHB_PERF3_DFSR = 0x117
  GCC_RPMH_SHUB_CPUSS_AHB_PERF4_DFSR = 0x117
  GCC_RPMH_SHUB_CPUSS_AHB_PERF5_DFSR = 0x10B
  GCC_RPMH_SHUB_CPUSS_AHB_PERF6_DFSR = 0x10B
  GCC_RPMH_SHUB_CPUSS_AHB_PERF7_DFSR = 0x10B
  GCC_RPMH_SHUB_CPUSS_AXI_PERF0_DFSR = 0x0
  GCC_RPMH_SHUB_CPUSS_AXI_PERF1_DFSR = 0x600
  GCC_RPMH_SHUB_CPUSS_AXI_PERF2_DFSR = 0x600
  GCC_RPMH_SHUB_CPUSS_AXI_PERF3_DFSR = 0x303
  GCC_RPMH_SHUB_CPUSS_AXI_PERF4_DFSR = 0x100
  GCC_RPMH_SHUB_CPUSS_AXI_PERF5_DFSR = 0x500
  GCC_RPMH_SHUB_CPUSS_AXI_PERF6_DFSR = 0x300
  GCC_RPMH_SHUB_CPUSS_AXI_PERF7_DFSR = 0x300
  GCC_RPMH_SHUB_GPU_MEMNOC_GFX_PERF0_DFSR = 0x0
  GCC_RPMH_SHUB_GPU_MEMNOC_GFX_PERF1_DFSR = 0x103
  GCC_RPMH_SHUB_GPU_MEMNOC_GFX_PERF2_DFSR = 0x103
  GCC_RPMH_SHUB_GPU_MEMNOC_GFX_PERF3_DFSR = 0x303
  GCC_RPMH_SHUB_GPU_MEMNOC_GFX_PERF4_DFSR = 0x100
  GCC_RPMH_SHUB_GPU_MEMNOC_GFX_PERF5_DFSR = 0x500
  GCC_RPMH_SHUB_GPU_MEMNOC_GFX_PERF6_DFSR = 0x300
  GCC_RPMH_SHUB_GPU_MEMNOC_GFX_PERF7_DFSR = 0x400
  GCC_RPMH_SHUB_LPASS_DDRSS_SHUB_PERF0_DFSR = 0x0
  GCC_RPMH_SHUB_LPASS_DDRSS_SHUB_PERF1_DFSR = 0x603
  GCC_RPMH_SHUB_LPASS_DDRSS_SHUB_PERF2_DFSR = 0x603
  GCC_RPMH_SHUB_LPASS_DDRSS_SHUB_PERF3_DFSR = 0x105
  GCC_RPMH_SHUB_LPASS_DDRSS_SHUB_PERF4_DFSR = 0x103
  GCC_RPMH_SHUB_LPASS_DDRSS_SHUB_PERF5_DFSR = 0x503
  GCC_RPMH_SHUB_LPASS_DDRSS_SHUB_PERF6_DFSR = 0x403
  GCC_RPMH_SHUB_LPASS_DDRSS_SHUB_PERF7_DFSR = 0x403
  GCC_RPMH_SHUB_MEMNOC_PERF0_DFSR = 0x0
  GCC_RPMH_SHUB_MEMNOC_PERF1_DFSR = 0x603
  GCC_RPMH_SHUB_MEMNOC_PERF2_DFSR = 0x600
  GCC_RPMH_SHUB_MEMNOC_PERF3_DFSR = 0x303
  GCC_RPMH_SHUB_MEMNOC_PERF4_DFSR = 0x100
  GCC_RPMH_SHUB_MEMNOC_PERF5_DFSR = 0x500
  GCC_RPMH_SHUB_MEMNOC_PERF6_DFSR = 0x300
  GCC_RPMH_SHUB_MEMNOC_PERF7_DFSR = 0x400
  GCC_RPMH_SHUB_MMU_TCU_PERF0_DFSR = 0x0
  GCC_RPMH_SHUB_MMU_TCU_PERF1_DFSR = 0x603
  GCC_RPMH_SHUB_MMU_TCU_PERF2_DFSR = 0x603
  GCC_RPMH_SHUB_MMU_TCU_PERF3_DFSR = 0x103
  GCC_RPMH_SHUB_MMU_TCU_PERF4_DFSR = 0x103
  GCC_RPMH_SHUB_MMU_TCU_PERF5_DFSR = 0x503
  GCC_RPMH_SHUB_MMU_TCU_PERF6_DFSR = 0x200
  GCC_RPMH_SHUB_MMU_TCU_PERF7_DFSR = 0x403
  GCC_RPMH_SHUB_MSS_OFFLINE_AXI_PERF0_DFSR = 0x0
  GCC_RPMH_SHUB_MSS_OFFLINE_AXI_PERF1_DFSR = 0x602
  GCC_RPMH_SHUB_MSS_OFFLINE_AXI_PERF2_DFSR = 0x602
  GCC_RPMH_SHUB_MSS_OFFLINE_AXI_PERF3_DFSR = 0x103
  GCC_RPMH_SHUB_MSS_OFFLINE_AXI_PERF4_DFSR = 0x103
  GCC_RPMH_SHUB_MSS_OFFLINE_AXI_PERF5_DFSR = 0x200
  GCC_RPMH_SHUB_MSS_OFFLINE_AXI_PERF6_DFSR = 0x200
  GCC_RPMH_SHUB_MSS_OFFLINE_AXI_PERF7_DFSR = 0x200
  GCC_RPMH_SHUB_MSS_Q6_MEMNOC_AXI_PERF0_DFSR = 0x0
  GCC_RPMH_SHUB_MSS_Q6_MEMNOC_AXI_PERF1_DFSR = 0x600
  GCC_RPMH_SHUB_MSS_Q6_MEMNOC_AXI_PERF2_DFSR = 0x600
  GCC_RPMH_SHUB_MSS_Q6_MEMNOC_AXI_PERF3_DFSR = 0x200
  GCC_RPMH_SHUB_MSS_Q6_MEMNOC_AXI_PERF4_DFSR = 0x200
  GCC_RPMH_SHUB_MSS_Q6_MEMNOC_AXI_PERF5_DFSR = 0x100
  GCC_RPMH_SHUB_MSS_Q6_MEMNOC_AXI_PERF6_DFSR = 0x500
  GCC_RPMH_SHUB_MSS_Q6_MEMNOC_AXI_PERF7_DFSR = 0x500
  GCC_RPMH_SHUB_PERF0_ENA_VOTE = 0x0
  GCC_RPMH_SHUB_PERF1_ENA_VOTE = 0x1
  GCC_RPMH_SHUB_PERF2_ENA_VOTE = 0x1
  GCC_RPMH_SHUB_PERF3_ENA_VOTE = 0xA3
  GCC_RPMH_SHUB_PERF4_ENA_VOTE = 0x91
  GCC_RPMH_SHUB_PERF5_ENA_VOTE = 0x93
  GCC_RPMH_SHUB_PERF6_ENA_VOTE = 0xB3
  GCC_RPMH_SHUB_PERF7_ENA_VOTE = 0xB3
  GCC_RPMH_SHUB_QDSS_ATB_A_PERF0_DFSR = 0x0
  GCC_RPMH_SHUB_QDSS_ATB_A_PERF1_DFSR = 0x609
  GCC_RPMH_SHUB_QDSS_ATB_A_PERF2_DFSR = 0x609
  GCC_RPMH_SHUB_QDSS_ATB_A_PERF3_DFSR = 0x109
  GCC_RPMH_SHUB_QDSS_ATB_A_PERF4_DFSR = 0x109
  GCC_RPMH_SHUB_QDSS_ATB_A_PERF5_DFSR = 0x104
  GCC_RPMH_SHUB_QDSS_ATB_A_PERF6_DFSR = 0x104
  GCC_RPMH_SHUB_QDSS_ATB_A_PERF7_DFSR = 0x104
  GCC_RPMH_SHUB_QDSS_ATB_B_PERF0_DFSR = 0x0
  GCC_RPMH_SHUB_QDSS_ATB_B_PERF1_DFSR = 0x609
  GCC_RPMH_SHUB_QDSS_ATB_B_PERF2_DFSR = 0x609
  GCC_RPMH_SHUB_QDSS_ATB_B_PERF3_DFSR = 0x109
  GCC_RPMH_SHUB_QDSS_ATB_B_PERF4_DFSR = 0x109
  GCC_RPMH_SHUB_QDSS_ATB_B_PERF5_DFSR = 0x104
  GCC_RPMH_SHUB_QDSS_ATB_B_PERF6_DFSR = 0x103
  GCC_RPMH_SHUB_QDSS_ATB_B_PERF7_DFSR = 0x103
  GCC_RPMH_SHUB_QDSS_ATB_C_PERF0_DFSR = 0x0
  GCC_RPMH_SHUB_QDSS_ATB_C_PERF1_DFSR = 0x613
  GCC_RPMH_SHUB_QDSS_ATB_C_PERF2_DFSR = 0x613
  GCC_RPMH_SHUB_QDSS_ATB_C_PERF3_DFSR = 0x113
  GCC_RPMH_SHUB_QDSS_ATB_C_PERF4_DFSR = 0x113
  GCC_RPMH_SHUB_QDSS_ATB_C_PERF5_DFSR = 0x109
  GCC_RPMH_SHUB_QDSS_ATB_C_PERF6_DFSR = 0x109
  GCC_RPMH_SHUB_QDSS_ATB_C_PERF7_DFSR = 0x109
  GCC_RPMH_SHUB_QDSS_TRACECLKIN_PERF0_DFSR = 0x0
  GCC_RPMH_SHUB_QDSS_TRACECLKIN_PERF1_DFSR = 0x607
  GCC_RPMH_SHUB_QDSS_TRACECLKIN_PERF2_DFSR = 0x607
  GCC_RPMH_SHUB_QDSS_TRACECLKIN_PERF3_DFSR = 0x107
  GCC_RPMH_SHUB_QDSS_TRACECLKIN_PERF4_DFSR = 0x107
  GCC_RPMH_SHUB_QDSS_TRACECLKIN_PERF5_DFSR = 0x103
  GCC_RPMH_SHUB_QDSS_TRACECLKIN_PERF6_DFSR = 0x103
  GCC_RPMH_SHUB_QDSS_TRACECLKIN_PERF7_DFSR = 0x103
  GCC_RPMH_SHUB_WPSS_AXI_PERF0_DFSR = 0x0
  GCC_RPMH_SHUB_WPSS_AXI_PERF1_DFSR = 0x602
  GCC_RPMH_SHUB_WPSS_AXI_PERF2_DFSR = 0x602
  GCC_RPMH_SHUB_WPSS_AXI_PERF3_DFSR = 0x405
  GCC_RPMH_SHUB_WPSS_AXI_PERF4_DFSR = 0x503
  GCC_RPMH_SHUB_WPSS_AXI_PERF5_DFSR = 0x403
  GCC_RPMH_SHUB_WPSS_AXI_PERF6_DFSR = 0x100
  GCC_RPMH_SHUB_WPSS_AXI_PERF7_DFSR = 0x100
  GCC_RPMH_SYS_NOC_AGGRE_NOC_PERF0_DFSR = 0x0
  GCC_RPMH_SYS_NOC_AGGRE_NOC_PERF1_DFSR = 0x0
  GCC_RPMH_SYS_NOC_AGGRE_NOC_PERF2_DFSR = 0x60B
  GCC_RPMH_SYS_NOC_AGGRE_NOC_PERF3_DFSR = 0x10B
  GCC_RPMH_SYS_NOC_AGGRE_NOC_PERF4_DFSR = 0x105
  GCC_RPMH_SYS_NOC_AGGRE_NOC_PERF5_DFSR = 0x104
  GCC_RPMH_SYS_NOC_AGGRE_NOC_SOUTH_SF_PERF0_DFSR = 0x0
  GCC_RPMH_SYS_NOC_AGGRE_NOC_SOUTH_SF_PERF1_DFSR = 0x0
  GCC_RPMH_SYS_NOC_AGGRE_NOC_SOUTH_SF_PERF2_DFSR = 0x603
  GCC_RPMH_SYS_NOC_AGGRE_NOC_SOUTH_SF_PERF3_DFSR = 0x105
  GCC_RPMH_SYS_NOC_AGGRE_NOC_SOUTH_SF_PERF4_DFSR = 0x503
  GCC_RPMH_SYS_NOC_AGGRE_NOC_SOUTH_SF_PERF5_DFSR = 0x403
  GCC_RPMH_SYS_NOC_CMD_DFSR = 0x21
  GCC_RPMH_SYS_NOC_PERF0_ENA_VOTE = 0x0
  GCC_RPMH_SYS_NOC_PERF1_ENA_VOTE = 0x0
  GCC_RPMH_SYS_NOC_PERF2_ENA_VOTE = 0x1
  GCC_RPMH_SYS_NOC_PERF3_ENA_VOTE = 0x1
  GCC_RPMH_SYS_NOC_PERF4_ENA_VOTE = 0x11
  GCC_RPMH_SYS_NOC_PERF5_ENA_VOTE = 0x3
  GCC_RPMH_SYS_NOC_QDSS_STM_PERF0_DFSR = 0x0
  GCC_RPMH_SYS_NOC_QDSS_STM_PERF1_DFSR = 0x0
  GCC_RPMH_SYS_NOC_QDSS_STM_PERF2_DFSR = 0x60B
  GCC_RPMH_SYS_NOC_QDSS_STM_PERF3_DFSR = 0x10B
  GCC_RPMH_SYS_NOC_QDSS_STM_PERF4_DFSR = 0x105
  GCC_RPMH_SYS_NOC_QDSS_STM_PERF5_DFSR = 0x105
  GCC_RPMH_SYS_NOC_QDSS_TRIG_PERF0_DFSR = 0x0
  GCC_RPMH_SYS_NOC_QDSS_TRIG_PERF1_DFSR = 0x0
  GCC_RPMH_SYS_NOC_QDSS_TRIG_PERF2_DFSR = 0x60F
  GCC_RPMH_SYS_NOC_QDSS_TRIG_PERF3_DFSR = 0x10F
  GCC_RPMH_SYS_NOC_QDSS_TRIG_PERF4_DFSR = 0x107
  GCC_RPMH_SYS_NOC_QDSS_TRIG_PERF5_DFSR = 0x107
  GCC_RPMH_SYS_NOC_SYS_NOC_PERF0_DFSR = 0x0
  GCC_RPMH_SYS_NOC_SYS_NOC_PERF1_DFSR = 0x0
  GCC_RPMH_SYS_NOC_SYS_NOC_PERF2_DFSR = 0x60B
  GCC_RPMH_SYS_NOC_SYS_NOC_PERF3_DFSR = 0x10B
  GCC_RPMH_SYS_NOC_SYS_NOC_PERF4_DFSR = 0x105
  GCC_RPMH_SYS_NOC_SYS_NOC_PERF5_DFSR = 0x104
  GCC_RPMH_SYS_NOC_SYS_NOC_SF_AXI_PERF0_DFSR = 0x0
  GCC_RPMH_SYS_NOC_SYS_NOC_SF_AXI_PERF1_DFSR = 0x0
  GCC_RPMH_SYS_NOC_SYS_NOC_SF_AXI_PERF2_DFSR = 0x605
  GCC_RPMH_SYS_NOC_SYS_NOC_SF_AXI_PERF3_DFSR = 0x105
  GCC_RPMH_SYS_NOC_SYS_NOC_SF_AXI_PERF4_DFSR = 0x503
  GCC_RPMH_SYS_NOC_SYS_NOC_SF_AXI_PERF5_DFSR = 0x403

module : { name = LPICC_LPICC_REG, group = CLOCK, import = arc_export }
regs:
  LPICC_RPMH_LPINOC_CMD_DFSR = 0x21
  LPICC_RPMH_LPINOC_LPINOC_BUS_PERF0_DFSR = 0x0
  LPICC_RPMH_LPINOC_LPINOC_BUS_PERF1_DFSR = 0x0
  LPICC_RPMH_LPINOC_LPINOC_BUS_PERF2_DFSR = 0x30F
  LPICC_RPMH_LPINOC_LPINOC_BUS_PERF3_DFSR = 0x30F
  LPICC_RPMH_LPINOC_LPINOC_BUS_PERF4_DFSR = 0x305
  LPICC_RPMH_LPINOC_LPINOC_BUS_PERF5_DFSR = 0x305
  LPICC_RPMH_LPINOC_LPINOC_BUS_PERF6_DFSR = 0x305
  LPICC_RPMH_LPINOC_LPINOC_DEBUG_PERF0_DFSR = 0x0
  LPICC_RPMH_LPINOC_LPINOC_DEBUG_PERF1_DFSR = 0x0
  LPICC_RPMH_LPINOC_LPINOC_DEBUG_PERF2_DFSR = 0x30F
  LPICC_RPMH_LPINOC_LPINOC_DEBUG_PERF3_DFSR = 0x307
  LPICC_RPMH_LPINOC_LPINOC_DEBUG_PERF4_DFSR = 0x307
  LPICC_RPMH_LPINOC_LPINOC_DEBUG_PERF5_DFSR = 0x304
  LPICC_RPMH_LPINOC_LPINOC_DEBUG_PERF6_DFSR = 0x304
  LPICC_RPMH_LPINOC_LPINOC_PERF0_DFSR = 0x0
  LPICC_RPMH_LPINOC_LPINOC_PERF1_DFSR = 0x0
  LPICC_RPMH_LPINOC_LPINOC_PERF2_DFSR = 0x305
  LPICC_RPMH_LPINOC_LPINOC_PERF3_DFSR = 0x304
  LPICC_RPMH_LPINOC_LPINOC_PERF4_DFSR = 0x303
  LPICC_RPMH_LPINOC_LPINOC_PERF5_DFSR = 0x302
  LPICC_RPMH_LPINOC_LPINOC_PERF6_DFSR = 0x300
  LPICC_RPMH_LPINOC_LPINOC_PWRCTL_PERF0_DFSR = 0x0
  LPICC_RPMH_LPINOC_LPINOC_PWRCTL_PERF1_DFSR = 0x0
  LPICC_RPMH_LPINOC_LPINOC_PWRCTL_PERF2_DFSR = 0x307
  LPICC_RPMH_LPINOC_LPINOC_PWRCTL_PERF3_DFSR = 0x307
  LPICC_RPMH_LPINOC_LPINOC_PWRCTL_PERF4_DFSR = 0x307
  LPICC_RPMH_LPINOC_LPINOC_PWRCTL_PERF5_DFSR = 0x307
  LPICC_RPMH_LPINOC_LPINOC_PWRCTL_PERF6_DFSR = 0x307
  LPICC_RPMH_LPINOC_PERF0_ENA_VOTE = 0x0
  LPICC_RPMH_LPINOC_PERF1_ENA_VOTE = 0x0
  LPICC_RPMH_LPINOC_PERF2_ENA_VOTE = 0x1
  LPICC_RPMH_LPINOC_PERF3_ENA_VOTE = 0x1
  LPICC_RPMH_LPINOC_PERF4_ENA_VOTE = 0x1
  LPICC_RPMH_LPINOC_PERF5_ENA_VOTE = 0x1
  LPICC_RPMH_LPINOC_PERF6_ENA_VOTE = 0x1

