
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.113993                       # Number of seconds simulated
sim_ticks                                113992693500                       # Number of ticks simulated
final_tick                               113992693500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1186789                       # Simulator instruction rate (inst/s)
host_op_rate                                  2041334                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2836154805                       # Simulator tick rate (ticks/s)
host_mem_usage                                 683784                       # Number of bytes of host memory used
host_seconds                                    40.19                       # Real time elapsed on the host
sim_insts                                    47700244                       # Number of instructions simulated
sim_ops                                      82046706                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 113992693500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            54784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data          4155456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             4210240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        54784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          54784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks        26944                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            26944                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst               856                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             64929                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                65785                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks            421                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 421                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst              480592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            36453705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               36934297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst         480592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            480592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks           236366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                236366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks           236366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst             480592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           36453705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              37170663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        65785                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         421                       # Number of write requests accepted
system.mem_ctrl.readBursts                      65785                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       421                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 4210176                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    24896                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  4210240                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 26944                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               4198                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               4190                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               4166                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               4108                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               4220                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               4245                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               4240                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               4115                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               4046                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               4129                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              4165                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              4080                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              3878                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              3905                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              3963                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              4136                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 19                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 33                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 82                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 74                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 53                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 36                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                41                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 7                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                17                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 7                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   113992618500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  65785                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   421                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    65784                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      23                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         7349                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     576.165465                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    408.979784                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    406.834041                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           319      4.34%      4.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         3118     42.43%     46.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          204      2.78%     49.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          127      1.73%     51.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          147      2.00%     53.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          139      1.89%     55.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           75      1.02%     56.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          147      2.00%     58.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         3073     41.82%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          7349                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     2859.434783                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      41.700286                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev   12724.286438                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-2047            21     91.30%     91.30% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-4095            1      4.35%     95.65% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::59392-61439            1      4.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             23                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.913043                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.885151                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.996040                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                12     52.17%     52.17% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 1      4.35%     56.52% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                10     43.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             23                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                     568336500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               1801786500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   328920000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                       8639.43                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 27389.43                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         36.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      36.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.29                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.29                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       16.68                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     58499                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      320                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  88.93                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 76.01                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1721786.82                       # Average gap between requests
system.mem_ctrl.pageHitRate                     88.84                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  27003480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                  14348895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                239061480                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                 1440720                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          1107581280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             598606020                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              37504800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       5257187520                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        324670560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       24068695665                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             31676210580                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             277.879306                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          112581780250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      28319500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      468724000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  100207633000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    845546500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      913531500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  11528939000                       # Time in different power states
system.mem_ctrl_1.actEnergy                  25504080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                  13540560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                230636280                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                  589860                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          1077463920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             586393770                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              38875200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       5102548230                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        318649440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       24159389760                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             31553591100                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             276.803627                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          112605399000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      33511000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      455984000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  100585889000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    829748500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      897760750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  11189800250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 113992693500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 113992693500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    23854000                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7334621                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1229                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        116843                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 113992693500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 113992693500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    63318174                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            89                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    113992693500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        227985387                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    47700244                       # Number of instructions committed
system.cpu.committedOps                      82046706                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              82043407                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   3447                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                        1358                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      5151277                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     82043407                       # number of integer instructions
system.cpu.num_fp_insts                          3447                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           173517092                       # number of times the integer registers were read
system.cpu.num_int_register_writes           69557594                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 5525                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2660                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             26790677                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            31250784                       # number of times the CC registers were written
system.cpu.num_mem_refs                      31188612                       # number of memory refs
system.cpu.num_load_insts                    23853991                       # Number of load instructions
system.cpu.num_store_insts                    7334621                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  227985387                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5154587                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  1287      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  50852257     61.98%     61.98% # Class of executed instruction
system.cpu.op_class::IntMult                     1192      0.00%     61.98% # Class of executed instruction
system.cpu.op_class::IntDiv                      1131      0.00%     61.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2227      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     61.99% # Class of executed instruction
system.cpu.op_class::MemRead                 23853209     29.07%     91.06% # Class of executed instruction
system.cpu.op_class::MemWrite                 7334237      8.94%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 782      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                384      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   82046706                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113992693500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1278644                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.934649                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29908953                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1279668                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.372432                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         377137500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.934649                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998960                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998960                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          704                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63656910                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63656910                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 113992693500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     23789186                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23789186                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6119767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6119767                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      29908953                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29908953                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     29908953                       # number of overall hits
system.cpu.dcache.overall_hits::total        29908953                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        64814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         64814                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1214854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1214854                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1279668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1279668                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1279668                       # number of overall misses
system.cpu.dcache.overall_misses::total       1279668                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    973199000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    973199000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  19724410000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19724410000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  20697609000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20697609000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  20697609000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20697609000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     23854000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23854000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7334621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7334621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     31188621                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31188621                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     31188621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31188621                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002717                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002717                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.165633                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.165633                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.041030                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041030                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.041030                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041030                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15015.259049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15015.259049                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16236.033301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16236.033301                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16174.202215                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16174.202215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16174.202215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16174.202215                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1276746                       # number of writebacks
system.cpu.dcache.writebacks::total           1276746                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        64814                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        64814                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1214854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1214854                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1279668                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1279668                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1279668                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1279668                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    908385000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    908385000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  18509556000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18509556000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  19417941000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19417941000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  19417941000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19417941000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.165633                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.165633                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.041030                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041030                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.041030                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041030                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14015.259049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14015.259049                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15236.033301                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15236.033301                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15174.202215                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15174.202215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15174.202215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15174.202215                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 113992693500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               407                       # number of replacements
system.cpu.icache.tags.tagsinuse           455.480345                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            63317292                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               882                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          71788.312925                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   455.480345                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.889610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.889610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          309                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         126637230                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        126637230                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 113992693500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     63317292                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        63317292                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      63317292                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         63317292                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     63317292                       # number of overall hits
system.cpu.icache.overall_hits::total        63317292                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          882                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           882                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          882                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            882                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          882                       # number of overall misses
system.cpu.icache.overall_misses::total           882                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     68859000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68859000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     68859000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68859000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     68859000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68859000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     63318174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     63318174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     63318174                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     63318174                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     63318174                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     63318174                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78071.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78071.428571                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78071.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78071.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78071.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78071.428571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          882                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          882                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          882                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          882                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          882                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     67977000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67977000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     67977000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67977000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     67977000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67977000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77071.428571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77071.428571                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77071.428571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77071.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77071.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77071.428571                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests        2559601                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests      1279052                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              189                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          189                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 113992693500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               65696                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1277167                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4312                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq            1214854                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp           1214854                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          65696                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2171                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3837980                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 3840151                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        56448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side    163610496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                163666944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              2428                       # Total snoops (count)
system.l2bus.snoopTraffic                       26944                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1282978                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000150                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.012232                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1282786     99.99%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                      192      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1282978                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           2556546500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1323000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          1919502000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 113992693500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 2428                       # number of replacements
system.l2cache.tags.tagsinuse            56522.583783                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2493764                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                65785                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                37.907791                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   494.360805                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 56028.222978                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.007543                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.854923                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.862466                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        63357                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        63082                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.966751                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             20542577                       # Number of tag accesses
system.l2cache.tags.data_accesses            20542577                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 113992693500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks      1276746                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1276746                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data       1151847                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total          1151847                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           26                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        62892                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        62918                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               26                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data          1214739                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             1214765                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              26                       # number of overall hits
system.l2cache.overall_hits::cpu.data         1214739                       # number of overall hits
system.l2cache.overall_hits::total            1214765                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        63007                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          63007                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          856                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1922                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2778                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            856                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          64929                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             65785                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           856                       # number of overall misses
system.l2cache.overall_misses::cpu.data         64929                       # number of overall misses
system.l2cache.overall_misses::total            65785                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   4592881500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   4592881500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     66376500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    150796500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    217173000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     66376500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   4743678000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   4810054500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     66376500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   4743678000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   4810054500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks      1276746                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1276746                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data      1214854                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      1214854                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          882                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        64814                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        65696                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          882                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data      1279668                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1280550                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          882                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data      1279668                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1280550                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.051864                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.051864                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.970522                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.029654                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.042286                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.970522                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.050739                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.051372                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.970522                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.050739                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.051372                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 72894.781532                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 72894.781532                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 77542.640187                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 78458.116545                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 78176.025918                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 77542.640187                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 73059.464954                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 73117.800410                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 77542.640187                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 73059.464954                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 73117.800410                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             421                       # number of writebacks
system.l2cache.writebacks::total                  421                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks           50                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           50                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        63007                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        63007                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          856                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1922                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2778                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          856                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        64929                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        65785                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          856                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        64929                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        65785                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   3962811500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   3962811500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     57816500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    131576500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    189393000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     57816500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   4094388000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   4152204500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     57816500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   4094388000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   4152204500                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.051864                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.051864                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.970522                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.029654                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.042286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.970522                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.050739                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.051372                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.970522                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.050739                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.051372                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62894.781532                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62894.781532                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 67542.640187                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 68458.116545                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68176.025918                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67542.640187                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 63059.464954                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63117.800410                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67542.640187                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 63059.464954                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63117.800410                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         68073                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 113992693500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2778                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          421                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1867                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63007                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63007                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2778                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       133858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       133858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 133858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      4237184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      4237184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4237184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             65785                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   65785    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               65785                       # Request fanout histogram
system.membus.reqLayer2.occupancy            34878500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy          179523000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
