Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/diegoaranda/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -debug typical top_tb glbl -s top_tb_sim -L unisims_ver -L unimacro_ver -L SIMPRIM_VER -L secureip -L /xil_defaultlib -timescale 1ns/1ps 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'PLL0REFCLKSEL' [/home/diegoaranda/Documents/Tesis/full_mode/top.v:2954]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'RXOSINTCFG' [/home/diegoaranda/Documents/Tesis/full_mode/top.v:3061]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RXOUTCLKSEL' [/home/diegoaranda/Documents/Tesis/full_mode/top.v:3063]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'RXRATE' [/home/diegoaranda/Documents/Tesis/full_mode/top.v:3068]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'RXSYSCLKSEL' [/home/diegoaranda/Documents/Tesis/full_mode/top.v:3072]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'TXOUTCLKSEL' [/home/diegoaranda/Documents/Tesis/full_mode/top.v:3087]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'TXRATE' [/home/diegoaranda/Documents/Tesis/full_mode/top.v:3097]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'TXSYSCLKSEL' [/home/diegoaranda/Documents/Tesis/full_mode/top.v:3101]
WARNING: [VRFC 10-3645] port 'gtp_refclk_p' remains unconnected for this instance [/home/diegoaranda/Documents/Tesis/full_mode/top_tb.v:27]
WARNING: [VRFC 10-3645] port 'ODIV2' remains unconnected for this instance [/home/diegoaranda/Documents/Tesis/full_mode/top.v:2910]
WARNING: [VRFC 10-3645] port 'CLKOUT1' remains unconnected for this instance [/home/diegoaranda/Documents/Tesis/full_mode/top.v:2927]
WARNING: [VRFC 10-5021] port 'PWRDWN' is not connected on this instance [/home/diegoaranda/Documents/Tesis/full_mode/top.v:2927]
WARNING: [VRFC 10-3645] port 'DMONITOROUT' remains unconnected for this instance [/home/diegoaranda/Documents/Tesis/full_mode/top.v:2942]
WARNING: [VRFC 10-3645] port 'CLKOUT2' remains unconnected for this instance [/home/diegoaranda/Documents/Tesis/full_mode/top.v:2963]
WARNING: [VRFC 10-5021] port 'PWRDWN' is not connected on this instance [/home/diegoaranda/Documents/Tesis/full_mode/top.v:2963]
WARNING: [VRFC 10-3645] port 'DMONITOROUT' remains unconnected for this instance [/home/diegoaranda/Documents/Tesis/full_mode/top.v:2997]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=24,CLKIN...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=24,CLKI...
Compiling module unisims_ver.GTPE2_COMMON(PLL0_FBDIV=2,PLL0_F...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=4,CLKIN1...
Compiling module unisims_ver.PLLE2_BASE(CLKFBOUT_MULT=4,CLKIN...
Compiling module unisims_ver.GTPE2_CHANNEL(CLK_CORRECT_USE="F...
Compiling module work.top
Compiling module work.top_tb
Compiling module work.glbl
Built simulation snapshot top_tb_sim
