[03/01 23:44:52      0] 
[03/01 23:44:52      0] Cadence Innovus(TM) Implementation System.
[03/01 23:44:52      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/01 23:44:52      0] 
[03/01 23:44:52      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/01 23:44:52      0] Options:	
[03/01 23:44:52      0] Date:		Sat Mar  1 23:44:52 2025
[03/01 23:44:52      0] Host:		ieng6-ece-14.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/01 23:44:52      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/01 23:44:52      0] 
[03/01 23:44:52      0] License:
[03/01 23:44:52      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/01 23:44:52      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/01 23:44:53      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/01 23:44:53      0] 
[03/01 23:44:53      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/01 23:44:53      0] 
[03/01 23:44:53      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/01 23:44:53      0] 
[03/01 23:45:01      8] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/01 23:45:01      8] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/01 23:45:01      8] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/01 23:45:01      8] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/01 23:45:01      8] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/01 23:45:01      8] @(#)CDS: CPE v15.23-s045
[03/01 23:45:01      8] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/01 23:45:01      8] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/01 23:45:01      8] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/01 23:45:01      8] @(#)CDS: RCDB 11.7
[03/01 23:45:01      8] --- Running on ieng6-ece-14.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/01 23:45:01      8] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3023_ieng6-ece-14.ucsd.edu_ttalapaneni_AlQiwu.

[03/01 23:45:02      8] 
[03/01 23:45:02      8] **INFO:  MMMC transition support version v31-84 
[03/01 23:45:02      8] 
[03/01 23:45:02      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/01 23:45:02      8] <CMD> suppressMessage ENCEXT-2799
[03/01 23:45:02      8] <CMD> getDrawView
[03/01 23:45:02      8] <CMD> loadWorkspace -name Physical
[03/01 23:45:02      8] <CMD> win
[03/01 23:45:15     10] <CMD> restoreDesign /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat fullchip
[03/01 23:45:15     10] exclude_path_collection 0
[03/01 23:45:15     10] Set Default Input Pin Transition as 0.1 ps.
[03/01 23:45:15     10] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/01 23:45:15     10] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/01 23:45:15     10] 
[03/01 23:45:15     10] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/01 23:45:15     11] 
[03/01 23:45:15     11] Loading LEF file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[03/01 23:45:15     11] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/01 23:45:15     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/01 23:45:15     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/01 23:45:15     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/01 23:45:15     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/01 23:45:15     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/01 23:45:15     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/01 23:45:15     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/01 23:45:15     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/01 23:45:15     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/01 23:45:15     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/01 23:45:15     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/01 23:45:15     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/01 23:45:15     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/01 23:45:15     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/01 23:45:15     11] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/01 23:45:15     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/01 23:45:15     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/01 23:45:15     11] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/01 23:45:15     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/01 23:45:15     11] The LEF parser will ignore this statement.
[03/01 23:45:15     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/01 23:45:15     11] Set DBUPerIGU to M2 pitch 400.
[03/01 23:45:15     11] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/01 23:45:15     11] Type 'man IMPLF-200' for more detail.
[03/01 23:45:15     11] 
[03/01 23:45:15     11] viaInitial starts at Sat Mar  1 23:45:15 2025
viaInitial ends at Sat Mar  1 23:45:15 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/viewDefinition.tcl
[03/01 23:45:15     11] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/01 23:45:15     11] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/01 23:45:15     11] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/01 23:45:16     12] Read 811 cells in library 'tcbn65gpluswc' 
[03/01 23:45:16     12] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/01 23:45:17     13] Read 811 cells in library 'tcbn65gplusbc' 
[03/01 23:45:17     13] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.22min, fe_real=0.42min, fe_mem=469.2M) ***
[03/01 23:45:17     13] *** Begin netlist parsing (mem=469.2M) ***
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/01 23:45:17     13] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/01 23:45:17     13] To increase the message display limit, refer to the product command reference manual.
[03/01 23:45:17     13] Created 811 new cells from 2 timing libraries.
[03/01 23:45:17     13] Reading netlist ...
[03/01 23:45:17     13] Backslashed names will retain backslash and a trailing blank character.
[03/01 23:45:17     13] Reading verilog netlist '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/fullchip.v.gz'
[03/01 23:45:18     13] 
[03/01 23:45:18     13] *** Memory Usage v#1 (Current mem = 476.199M, initial mem = 152.258M) ***
[03/01 23:45:18     13] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=476.2M) ***
[03/01 23:45:18     13] Set top cell to fullchip.
[03/01 23:45:18     14] Hooked 1622 DB cells to tlib cells.
[03/01 23:45:18     14] Starting recursive module instantiation check.
[03/01 23:45:18     14] No recursion found.
[03/01 23:45:18     14] Building hierarchical netlist for Cell fullchip ...
[03/01 23:45:18     14] *** Netlist is unique.
[03/01 23:45:18     14] ** info: there are 1752 modules.
[03/01 23:45:18     14] ** info: there are 22327 stdCell insts.
[03/01 23:45:18     14] 
[03/01 23:45:18     14] *** Memory Usage v#1 (Current mem = 545.031M, initial mem = 152.258M) ***
[03/01 23:45:18     14] *info: set bottom ioPad orient R0
[03/01 23:45:18     14] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/01 23:45:18     14] Type 'man IMPFP-3961' for more detail.
[03/01 23:45:18     14] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/01 23:45:18     14] Type 'man IMPFP-3961' for more detail.
[03/01 23:45:18     14] Set Default Net Delay as 1000 ps.
[03/01 23:45:18     14] Set Default Net Load as 0.5 pF. 
[03/01 23:45:18     14] Set Default Input Pin Transition as 0.1 ps.
[03/01 23:45:18     14] Loading preference file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/gui.pref.tcl ...
[03/01 23:45:18     14] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/01 23:45:18     14] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/01 23:45:18     14] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/01 23:45:18     14] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/01 23:45:18     14] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/01 23:45:18     14] Updating process node dependent CCOpt properties for the 65nm process node.
[03/01 23:45:18     14] Stripe will break at block ring.
[03/01 23:45:18     14] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/01 23:45:18     14] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/01 23:45:18     14] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/01 23:45:18     14] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/01 23:45:18     14] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/01 23:45:18     14] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/01 23:45:18     14] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/01 23:45:18     14] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/01 23:45:18     14] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/01 23:45:18     14] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/01 23:45:18     14] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/01 23:45:18     14] Importing multi-corner RC tables ... 
[03/01 23:45:18     14] Summary of Active RC-Corners : 
[03/01 23:45:18     14]  
[03/01 23:45:18     14]  Analysis View: WC_VIEW
[03/01 23:45:18     14]     RC-Corner Name        : Cmax
[03/01 23:45:18     14]     RC-Corner Index       : 0
[03/01 23:45:18     14]     RC-Corner Temperature : 125 Celsius
[03/01 23:45:18     14]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/01 23:45:18     14]     RC-Corner PreRoute Res Factor         : 1
[03/01 23:45:18     14]     RC-Corner PreRoute Cap Factor         : 1
[03/01 23:45:18     14]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/01 23:45:18     14]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/01 23:45:18     14]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/01 23:45:18     14]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/01 23:45:18     14]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/01 23:45:18     14]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/01 23:45:18     14]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/01 23:45:18     14]  
[03/01 23:45:18     14]  Analysis View: BC_VIEW
[03/01 23:45:18     14]     RC-Corner Name        : Cmin
[03/01 23:45:18     14]     RC-Corner Index       : 1
[03/01 23:45:18     14]     RC-Corner Temperature : -40 Celsius
[03/01 23:45:18     14]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/01 23:45:18     14]     RC-Corner PreRoute Res Factor         : 1
[03/01 23:45:18     14]     RC-Corner PreRoute Cap Factor         : 1
[03/01 23:45:18     14]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/01 23:45:18     14]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/01 23:45:18     14]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/01 23:45:18     14]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/01 23:45:18     14]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/01 23:45:18     14]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/01 23:45:18     14]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/01 23:45:18     14] *Info: initialize multi-corner CTS.
[03/01 23:45:19     14] Reading timing constraints file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/fullchip.sdc' ...
[03/01 23:45:19     14] Current (total cpu=0:00:14.8, real=0:00:27.0, peak res=317.1M, current mem=680.8M)
[03/01 23:45:19     14] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'reset]' (File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/fullchip.sdc, Line 12).
[03/01 23:45:19     14] 
[03/01 23:45:19     14] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'reset]' (File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/fullchip.sdc, Line 12).
[03/01 23:45:19     14] 
[03/01 23:45:19     14] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/fullchip.sdc, Line 12).
[03/01 23:45:19     14] 
[03/01 23:45:19     14] **ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/fullchip.sdc, Line 12).
[03/01 23:45:19     14] 
[03/01 23:45:19     14] INFO (CTE): Reading of timing constraints file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/fullchip.sdc completed, with 2 Warnings and 2 Errors.
[03/01 23:45:19     14] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=332.3M, current mem=698.0M)
[03/01 23:45:19     14] Current (total cpu=0:00:14.8, real=0:00:27.0, peak res=332.3M, current mem=698.0M)
[03/01 23:45:19     14] Summary for sequential cells idenfication: 
[03/01 23:45:19     14] Identified SBFF number: 199
[03/01 23:45:19     14] Identified MBFF number: 0
[03/01 23:45:19     14] Not identified SBFF number: 0
[03/01 23:45:19     14] Not identified MBFF number: 0
[03/01 23:45:19     14] Number of sequential cells which are not FFs: 104
[03/01 23:45:19     14] 
[03/01 23:45:19     14] Total number of combinational cells: 492
[03/01 23:45:19     14] Total number of sequential cells: 303
[03/01 23:45:19     14] Total number of tristate cells: 11
[03/01 23:45:19     14] Total number of level shifter cells: 0
[03/01 23:45:19     14] Total number of power gating cells: 0
[03/01 23:45:19     14] Total number of isolation cells: 0
[03/01 23:45:19     14] Total number of power switch cells: 0
[03/01 23:45:19     14] Total number of pulse generator cells: 0
[03/01 23:45:19     14] Total number of always on buffers: 0
[03/01 23:45:19     14] Total number of retention cells: 0
[03/01 23:45:19     14] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/01 23:45:19     14] Total number of usable buffers: 18
[03/01 23:45:19     14] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/01 23:45:19     14] Total number of unusable buffers: 9
[03/01 23:45:19     14] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/01 23:45:19     14] Total number of usable inverters: 18
[03/01 23:45:19     14] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/01 23:45:19     14] Total number of unusable inverters: 9
[03/01 23:45:19     14] List of identified usable delay cells:
[03/01 23:45:19     14] Total number of identified usable delay cells: 0
[03/01 23:45:19     14] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/01 23:45:19     14] Total number of identified unusable delay cells: 9
[03/01 23:45:19     14] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AN2D1
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AN2D1
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AN2D2
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AN2D2
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AN2D4
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AN2D4
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AN2D8
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AN2D8
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AN2XD1
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AN2XD1
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AN3D2
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AN3D2
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AN3D4
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AN3D4
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AN3D8
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AN3D8
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AN3XD1
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AN3XD1
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AN4D2
[03/01 23:45:19     14] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
[03/01 23:45:19     14] Type 'man IMPOPT-3058' for more detail.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AN4D2
[03/01 23:45:19     14] **WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
[03/01 23:45:19     14] To increase the message display limit, refer to the product command reference manual.
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AN4D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AN4D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AN4D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AN4D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AN4XD1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AN4XD1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AO211D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AO211D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AO21D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AO21D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AO21D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AO21D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AO221D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AO221D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AO221D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AO221D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AO222D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AO222D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AO22D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AO22D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AO31D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AO31D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AO32D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AO32D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AO32D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AO32D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AO33D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AO33D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AO33D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AO33D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AOI211D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AOI211D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AOI211D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AOI211D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AOI21D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AOI21D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AOI21D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AOI21D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AOI21D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AOI21D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AOI221D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AOI221D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AOI222D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AOI222D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AOI22D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AOI22D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AOI22D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AOI22D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AOI31D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AOI31D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AOI31D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AOI31D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AOI32D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AOI32D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/AOI33D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/AOI33D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/BENCD1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/BENCD1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/BMLD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/BMLD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/BUFFD1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/BUFFD1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/BUFFD12
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/BUFFD12
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/BUFFD16
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/BUFFD16
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/BUFFD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/BUFFD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/BUFFD3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/BUFFD3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/BUFFD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/BUFFD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/BUFFD6
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/BUFFD6
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/BUFFD8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/BUFFD8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/BUFTD12
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/BUFTD12
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/BUFTD16
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/BUFTD16
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/BUFTD6
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/BUFTD6
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/BUFTD8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/BUFTD8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKBD1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKBD1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKBD12
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKBD12
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKBD16
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKBD16
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKBD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKBD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKBD3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKBD3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKBD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKBD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKBD6
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKBD6
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKBD8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKBD8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD12
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD12
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD16
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD16
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD6
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD6
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD12
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD12
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD16
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD16
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKND12
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKND12
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKND16
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKND16
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKND2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKND2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKND2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKND2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKND2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKND2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKND2D3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKND2D3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKND2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKND2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKND2D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKND2D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKND3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKND3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKND6
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKND6
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKND8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKND8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFCSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFCSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFCSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFCSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFKCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFKCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFKCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFKCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFKCSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFKCSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFKSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFKSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFNCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFNCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFNCSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFNCSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFNSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFNSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFXD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFXD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/DFXQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/DFXQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/EDFCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/EDFCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/EDFCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/EDFCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/EDFD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/EDFD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/EDFKCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/EDFKCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/EDFKCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/EDFKCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/EDFQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/EDFQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/FA1D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/FA1D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/FA1D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/FA1D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/HA1D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/HA1D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/HA1D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/HA1D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/IAO21D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/IAO21D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/IAO21D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/IAO21D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/IAO22D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/IAO22D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/IAO22D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/IAO22D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/IIND4D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/IIND4D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/IIND4D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/IIND4D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/IINR4D0
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/IINR4D0
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/IND2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/IND2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/IND2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/IND2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/IND3D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/IND3D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/IND3D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/IND3D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/IND4D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/IND4D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/INR2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/INR2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/INR2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/INR2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/INR3D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/INR3D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/INR3D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/INR3D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/INR4D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/INR4D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/INVD12
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/INVD12
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/INVD16
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/INVD16
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/INVD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/INVD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/INVD3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/INVD3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/INVD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/INVD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/INVD6
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/INVD6
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/INVD8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/INVD8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/IOA21D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/IOA21D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/IOA21D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/IOA21D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/IOA22D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/IOA22D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/IOA22D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/IOA22D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHCND2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHCND2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHCSND2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHCSND2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHCSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHCSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHSNDD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHSNDD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHSNDQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHSNDQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LHSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LHSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LNCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LNCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LNCNDD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LNCNDD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LNCNDQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LNCNDQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LNCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LNCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LNCSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LNCSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LNCSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LNCSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LNSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LNSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LNSNDD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LNSNDD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LNSNDQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LNSNDQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/LNSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/LNSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/MAOI22D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/MAOI22D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/MOAI22D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/MOAI22D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/MUX2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/MUX2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/MUX2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/MUX2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/MUX2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/MUX2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/MUX2ND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/MUX2ND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/MUX3D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/MUX3D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/MUX3ND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/MUX3ND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/MUX4D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/MUX4D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/MUX4D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/MUX4D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/ND2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/ND2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/ND2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/ND2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/ND2D3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/ND2D3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/ND2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/ND2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/ND2D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/ND2D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/ND3D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/ND3D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/ND3D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/ND3D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/ND3D3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/ND3D3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/ND3D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/ND3D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/ND3D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/ND3D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/ND4D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/ND4D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/NR2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/NR2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/NR2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/NR2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/NR2D3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/NR2D3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/NR2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/NR2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/NR2D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/NR2D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/NR3D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/NR3D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/NR3D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/NR3D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/NR3D3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/NR3D3
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/NR3D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/NR3D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/NR3D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/NR3D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/NR4D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/NR4D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OA211D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OA211D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OA21D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OA21D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OA221D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OA221D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OA221D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OA221D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OA222D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OA222D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OA22D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OA22D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OA31D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OA31D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OA32D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OA32D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OA32D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OA32D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OA33D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OA33D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OAI211D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OAI211D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OAI211D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OAI211D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OAI21D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OAI21D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OAI21D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OAI21D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OAI21D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OAI21D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OAI221D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OAI221D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OAI222D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OAI222D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OAI22D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OAI22D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OAI22D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OAI22D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OAI31D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OAI31D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OAI31D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OAI31D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OAI32D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OAI32D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OAI33D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OAI33D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OR2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OR2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OR2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OR2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OR2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OR2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OR2D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OR2D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OR2XD1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OR2XD1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OR3D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OR3D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OR3D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OR3D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OR3D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OR3D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OR3XD1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OR3XD1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OR4D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OR4D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OR4D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OR4D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/OR4D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/OR4D8
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFCSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFCSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFCSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFCSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFKCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFKCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFKCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFKCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFKSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFKSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFKSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFKSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFNCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFNCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFNCSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFNCSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFND2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFND2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFQD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFQD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFQND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFQND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFSND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFXD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFXD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SDFXQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SDFXQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCNQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFQD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFQND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFQND4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFQNXD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFQNXD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFQXD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFQXD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/SEDFXD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/SEDFXD4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/XNR2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/XNR2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/XNR2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/XNR2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/XNR2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/XNR2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/XNR3D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/XNR3D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/XNR4D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/XNR4D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/XOR2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/XOR2D1
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/XOR2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/XOR2D2
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/XOR2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/XOR2D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/XOR3D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/XOR3D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gplusbc/XOR4D4
[03/01 23:45:19     14]  Setting dont_use false for cell tcbn65gpluswc/XOR4D4
[03/01 23:45:19     14] Reading floorplan file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/fullchip.fp.gz (mem = 702.0M).
[03/01 23:45:19     14] *info: reset 24862 existing net BottomPreferredLayer and AvoidDetour
[03/01 23:45:19     14] Deleting old partition specification.
[03/01 23:45:19     14] Set FPlanBox to (0 0 923600 918400)
[03/01 23:45:19     14]  ... processed partition successfully.
[03/01 23:45:19     15] Extracting standard cell pins and blockage ...... 
[03/01 23:45:19     15] Pin and blockage extraction finished
[03/01 23:45:19     15] *** End loading floorplan (cpu = 0:00:00.1, mem = 702.0M) ***
[03/01 23:45:19     15] *** Checked 2 GNC rules.
[03/01 23:45:19     15] *** applyConnectGlobalNets disabled.
[03/01 23:45:19     15] Reading placement file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/fullchip.place.gz.
[03/01 23:45:19     15] ** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/fullchip.place.gz" ...
[03/01 23:45:19     15] *** Checked 2 GNC rules.
[03/01 23:45:19     15] *** applyConnectGlobalNets disabled.
[03/01 23:45:19     15] *** Completed restorePlace (cpu=0:00:00.3 real=0:00:00.0 mem=716.9M) ***
[03/01 23:45:19     15] Total net length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 3.033e+04)
[03/01 23:45:19     15] *** Checked 2 GNC rules.
[03/01 23:45:19     15] *** Applying global-net connections...
[03/01 23:45:19     15] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/01 23:45:19     15] Reading routing file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/fullchip.route.gz.
[03/01 23:45:19     15] Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Sat Mar  1 20:43:21 2025 Format: 15.2) ...
[03/01 23:45:19     15] Suppress "**WARN ..." messages.
[03/01 23:45:19     15] routingBox: (0 0) (923600 918400)
[03/01 23:45:19     15] coreBox:    (20000 20000) (903600 898400)
[03/01 23:45:19     15] Un-suppress "**WARN ..." messages.
[03/01 23:45:20     15] *** Total 24741 nets are successfully restored.
[03/01 23:45:20     15] *** Completed restoreRoute (cpu=0:00:00.3 real=0:00:01.0 mem=743.5M) ***
[03/01 23:45:20     15] Reading DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/fullchip.def.gz', current time is Sat Mar  1 23:45:20 2025 ...
[03/01 23:45:20     15] --- DIVIDERCHAR '/'
[03/01 23:45:20     15] --- UnitsPerDBU = 1.0000
[03/01 23:45:20     15] Extracting macro/IO cell pins and blockage ...... 
[03/01 23:45:20     15] Pin and blockage extraction finished
[03/01 23:45:20     15] DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/fullchip.def.gz' is parsed, current time is Sat Mar  1 23:45:20 2025.
[03/01 23:45:20     15] Set Default Input Pin Transition as 0.1 ps.
[03/01 23:45:20     15] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/01 23:45:20     15] Updating RC grid for preRoute extraction ...
[03/01 23:45:20     15] Initializing multi-corner capacitance tables ... 
[03/01 23:45:20     16] Initializing multi-corner resistance tables ...
[03/01 23:45:20     16] Loading rc congestion map /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/fullchip.congmap.gz ...
[03/01 23:45:20     16] 
[03/01 23:45:20     16] *** Summary of all messages that are not suppressed in this session:
[03/01 23:45:20     16] Severity  ID               Count  Summary                                  
[03/01 23:45:20     16] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/01 23:45:20     16] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/01 23:45:20     16] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/01 23:45:20     16] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/01 23:45:20     16] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/01 23:45:20     16] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/01 23:45:20     16] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/01 23:45:20     16] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[03/01 23:45:20     16] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/01 23:45:20     16] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/01 23:45:20     16] *** Message Summary: 2231 warning(s), 2 error(s)
[03/01 23:45:20     16] 
[03/01 23:45:43     20] <CMD> set_ccopt_property -update_io_latency false
[03/01 23:45:43     20] <CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
[03/01 23:45:43     20] Creating clock tree spec for modes (timing configs): CON
[03/01 23:45:43     20] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/01 23:45:43     20] Summary for sequential cells idenfication: 
[03/01 23:45:43     20] Identified SBFF number: 199
[03/01 23:45:43     20] Identified MBFF number: 0
[03/01 23:45:43     20] Not identified SBFF number: 0
[03/01 23:45:43     20] Not identified MBFF number: 0
[03/01 23:45:43     20] Number of sequential cells which are not FFs: 104
[03/01 23:45:43     20] 
[03/01 23:45:44     21] Analyzing clock structure... 
[03/01 23:45:44     21] Analyzing clock structure done.
[03/01 23:45:44     21] Wrote: ./constraints/fullchip.ccopt
[03/01 23:45:44     21] <CMD> ccopt_design
[03/01 23:45:44     21] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/01 23:45:44     21] (ccopt_design): create_ccopt_clock_tree_spec
[03/01 23:45:44     21] Creating clock tree spec for modes (timing configs): CON
[03/01 23:45:44     21] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/01 23:45:45     22] Analyzing clock structure... 
[03/01 23:45:45     22] Analyzing clock structure done.
[03/01 23:45:45     22] Extracting original clock gating for clk... 
[03/01 23:45:45     22]   clock_tree clk contains 5024 sinks and 0 clock gates.
[03/01 23:45:45     22]   Extraction for clk complete.
[03/01 23:45:45     22] Extracting original clock gating for clk done.
[03/01 23:45:45     22] Checking clock tree convergence... 
[03/01 23:45:45     22] Checking clock tree convergence done.
[03/01 23:45:45     22] Preferred extra space for top nets is 0
[03/01 23:45:45     22] Preferred extra space for trunk nets is 1
[03/01 23:45:45     22] Preferred extra space for leaf nets is 1
[03/01 23:45:45     22] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/01 23:45:45     22] Set place::cacheFPlanSiteMark to 1
[03/01 23:45:45     22] Using CCOpt effort low.
[03/01 23:45:45     22] #spOpts: N=65 
[03/01 23:45:46     22] Core basic site is core
[03/01 23:45:46     22] Estimated cell power/ground rail width = 0.365 um
[03/01 23:45:46     22] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 23:45:46     22] Begin checking placement ... (start mem=943.0M, init mem=943.0M)
[03/01 23:45:46     22] *info: Placed = 62017         
[03/01 23:45:46     22] *info: Unplaced = 0           
[03/01 23:45:46     22] Placement Density:98.91%(191921/194039)
[03/01 23:45:46     22] Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.1; mem=946.2M)
[03/01 23:45:46     22] Validating CTS configuration... 
[03/01 23:45:46     22]   Non-default CCOpt properties:
[03/01 23:45:46     22]   preferred_extra_space is set for at least one key
[03/01 23:45:46     22]   route_type is set for at least one key
[03/01 23:45:46     22]   update_io_latency: 0 (default: true)
[03/01 23:45:46     23] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/01 23:45:46     23] #spOpts: N=65 
[03/01 23:45:46     23] Core basic site is core
[03/01 23:45:46     23] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 23:45:46     23]   Route type trimming info:
[03/01 23:45:46     23]     No route type modifications were made.
[03/01 23:45:46     23]   Clock tree balancer configuration for clock_tree clk:
[03/01 23:45:46     23]   Non-default CCOpt properties for clock tree clk:
[03/01 23:45:46     23]     route_type (leaf): default_route_type_leaf (default: default)
[03/01 23:45:46     23]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/01 23:45:46     23]     route_type (top): default_route_type_nonleaf (default: default)
[03/01 23:45:46     23]   For power_domain auto-default and effective power_domain auto-default:
[03/01 23:45:46     23]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/01 23:45:46     23]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/01 23:45:46     23]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/01 23:45:46     23]     Unblocked area available for placement of any clock cells in power_domain auto-default: 212058.560um^2
[03/01 23:45:46     23]   Top Routing info:
[03/01 23:45:46     23]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/01 23:45:46     23]     Unshielded; Mask Constraint: 0.
[03/01 23:45:46     23]   Trunk Routing info:
[03/01 23:45:46     23]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/01 23:45:46     23]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/01 23:45:46     23]   Leaf Routing info:
[03/01 23:45:46     23]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/01 23:45:46     23]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/01 23:45:46     23]   Rebuilding timing graph... 
[03/01 23:45:47     23]   Rebuilding timing graph done.
[03/01 23:45:48     24]   For timing_corner WC:setup, late:
[03/01 23:45:48     24]     Slew time target (leaf):    0.105ns
[03/01 23:45:48     24]     Slew time target (trunk):   0.105ns
[03/01 23:45:48     24]     Slew time target (top):     0.105ns
[03/01 23:45:48     24]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/01 23:45:48     24]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/01 23:45:48     24]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/01 23:45:48     24]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/01 23:45:48     25]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/01 23:45:48     25]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/01 23:45:48     25]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/01 23:45:48     25]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/01 23:45:48     25]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/01 23:45:48     25]   Clock tree balancer configuration for skew_group clk/CON:
[03/01 23:45:48     25]     Sources:                     pin clk
[03/01 23:45:48     25]     Total number of sinks:       5024
[03/01 23:45:48     25]     Delay constrained sinks:     5024
[03/01 23:45:48     25]     Non-leaf sinks:              0
[03/01 23:45:48     25]     Ignore pins:                 0
[03/01 23:45:48     25]    Timing corner WC:setup.late:
[03/01 23:45:48     25]     Skew target:                 0.057ns
[03/01 23:45:48     25]   
[03/01 23:45:48     25]   Via Selection for Estimated Routes (rule default):
[03/01 23:45:48     25]   
[03/01 23:45:48     25]   --------------------------------------------------------------
[03/01 23:45:48     25]   Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/01 23:45:48     25]   Range                  (Ohm)    (fF)     (fs)     Only
[03/01 23:45:48     25]   --------------------------------------------------------------
[03/01 23:45:48     25]   M1-M2    VIA12_1cut    1.500    0.032    0.047    false
[03/01 23:45:48     25]   M2-M3    VIA23_1cut    1.500    0.030    0.046    false
[03/01 23:45:48     25]   M3-M4    VIA34_1cut    1.500    0.030    0.046    false
[03/01 23:45:48     25]   M4-M5    VIA45_1cut    1.500    0.030    0.046    false
[03/01 23:45:48     25]   M5-M6    VIA56_1cut    1.500    0.028    0.043    false
[03/01 23:45:48     25]   M6-M7    VIA67_1cut    0.220    0.099    0.022    false
[03/01 23:45:48     25]   M7-M8    VIA78_1cut    0.220    0.119    0.026    false
[03/01 23:45:48     25]   --------------------------------------------------------------
[03/01 23:45:48     25]   
[03/01 23:45:48     25] Validating CTS configuration done.
[03/01 23:45:48     25] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/01 23:45:48     25]  * CCOpt property update_io_latency is false
[03/01 23:45:48     25] 
[03/01 23:45:48     25] All good
[03/01 23:45:48     25] Executing ccopt post-processing.
[03/01 23:45:48     25] Synthesizing clock trees with CCOpt...
[03/01 23:45:48     25] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/01 23:45:48     25] [NR-eagl] Detected a user setting of 'getTrialRouteMode -maxRouteLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/01 23:45:48     25] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/01 23:45:48     25] (I)       Reading DB...
[03/01 23:45:48     25] (I)       congestionReportName   : 
[03/01 23:45:48     25] (I)       buildTerm2TermWires    : 1
[03/01 23:45:48     25] (I)       doTrackAssignment      : 1
[03/01 23:45:48     25] (I)       dumpBookshelfFiles     : 0
[03/01 23:45:48     25] (I)       numThreads             : 1
[03/01 23:45:48     25] [NR-eagl] honorMsvRouteConstraint: false
[03/01 23:45:48     25] (I)       honorPin               : false
[03/01 23:45:48     25] (I)       honorPinGuide          : true
[03/01 23:45:48     25] (I)       honorPartition         : false
[03/01 23:45:48     25] (I)       allowPartitionCrossover: false
[03/01 23:45:48     25] (I)       honorSingleEntry       : true
[03/01 23:45:48     25] (I)       honorSingleEntryStrong : true
[03/01 23:45:48     25] (I)       handleViaSpacingRule   : false
[03/01 23:45:48     25] (I)       PDConstraint           : none
[03/01 23:45:48     25] (I)       expBetterNDRHandling   : false
[03/01 23:45:48     25] [NR-eagl] honorClockSpecNDR      : 0
[03/01 23:45:48     25] (I)       routingEffortLevel     : 3
[03/01 23:45:48     25] [NR-eagl] minRouteLayer          : 2
[03/01 23:45:48     25] [NR-eagl] maxRouteLayer          : 4
[03/01 23:45:48     25] (I)       numRowsPerGCell        : 1
[03/01 23:45:48     25] (I)       speedUpLargeDesign     : 0
[03/01 23:45:48     25] (I)       speedUpBlkViolationClean: 0
[03/01 23:45:48     25] (I)       multiThreadingTA       : 0
[03/01 23:45:48     25] (I)       blockedPinEscape       : 1
[03/01 23:45:48     25] (I)       blkAwareLayerSwitching : 0
[03/01 23:45:48     25] (I)       betterClockWireModeling: 1
[03/01 23:45:48     25] (I)       punchThroughDistance   : 500.00
[03/01 23:45:48     25] (I)       scenicBound            : 1.15
[03/01 23:45:48     25] (I)       maxScenicToAvoidBlk    : 100.00
[03/01 23:45:48     25] (I)       source-to-sink ratio   : 0.00
[03/01 23:45:48     25] (I)       targetCongestionRatioH : 1.00
[03/01 23:45:48     25] (I)       targetCongestionRatioV : 1.00
[03/01 23:45:48     25] (I)       layerCongestionRatio   : 0.70
[03/01 23:45:48     25] (I)       m1CongestionRatio      : 0.10
[03/01 23:45:48     25] (I)       m2m3CongestionRatio    : 0.70
[03/01 23:45:48     25] (I)       localRouteEffort       : 1.00
[03/01 23:45:48     25] (I)       numSitesBlockedByOneVia: 8.00
[03/01 23:45:48     25] (I)       supplyScaleFactorH     : 1.00
[03/01 23:45:48     25] (I)       supplyScaleFactorV     : 1.00
[03/01 23:45:48     25] (I)       highlight3DOverflowFactor: 0.00
[03/01 23:45:48     25] (I)       doubleCutViaModelingRatio: 0.00
[03/01 23:45:48     25] (I)       blockTrack             : 
[03/01 23:45:48     25] (I)       readTROption           : true
[03/01 23:45:48     25] (I)       extraSpacingBothSide   : false
[03/01 23:45:48     25] [NR-eagl] numTracksPerClockWire  : 0
[03/01 23:45:48     25] (I)       routeSelectedNetsOnly  : false
[03/01 23:45:48     25] (I)       before initializing RouteDB syMemory usage = 1160.9 MB
[03/01 23:45:48     25] (I)       starting read tracks
[03/01 23:45:48     25] (I)       build grid graph
[03/01 23:45:48     25] (I)       build grid graph start
[03/01 23:45:48     25] [NR-eagl] Layer1 has no routable track
[03/01 23:45:48     25] [NR-eagl] Layer2 has single uniform track structure
[03/01 23:45:48     25] [NR-eagl] Layer3 has single uniform track structure
[03/01 23:45:48     25] [NR-eagl] Layer4 has single uniform track structure
[03/01 23:45:48     25] (I)       build grid graph end
[03/01 23:45:48     25] (I)       Layer1   numNetMinLayer=24737
[03/01 23:45:48     25] (I)       Layer2   numNetMinLayer=0
[03/01 23:45:48     25] (I)       Layer3   numNetMinLayer=0
[03/01 23:45:48     25] (I)       Layer4   numNetMinLayer=0
[03/01 23:45:48     25] (I)       numViaLayers=3
[03/01 23:45:48     25] (I)       end build via table
[03/01 23:45:48     25] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[03/01 23:45:48     25] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/01 23:45:48     25] (I)       readDataFromPlaceDB
[03/01 23:45:48     25] (I)       Read net information..
[03/01 23:45:48     25] [NR-eagl] Read numTotalNets=24737  numIgnoredNets=0
[03/01 23:45:48     25] (I)       Read testcase time = 0.010 seconds
[03/01 23:45:48     25] 
[03/01 23:45:48     25] (I)       totalPins=86500  totalGlobalPin=85221 (98.52%)
[03/01 23:45:48     25] (I)       Model blockage into capacity
[03/01 23:45:48     25] (I)       Read numBlocks=7992  numPreroutedWires=0  numCapScreens=0
[03/01 23:45:48     25] (I)       blocked area on Layer1 : 0  (0.00%)
[03/01 23:45:48     25] (I)       blocked area on Layer2 : 47308032000  (5.58%)
[03/01 23:45:48     25] (I)       blocked area on Layer3 : 15888400000  (1.87%)
[03/01 23:45:48     25] (I)       blocked area on Layer4 : 125936360000  (14.85%)
[03/01 23:45:48     25] (I)       Modeling time = 0.020 seconds
[03/01 23:45:48     25] 
[03/01 23:45:48     25] (I)       Number of ignored nets = 0
[03/01 23:45:48     25] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/01 23:45:48     25] (I)       Number of clock nets = 1.  Ignored: No
[03/01 23:45:48     25] (I)       Number of analog nets = 0.  Ignored: Yes
[03/01 23:45:48     25] (I)       Number of special nets = 0.  Ignored: Yes
[03/01 23:45:48     25] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/01 23:45:48     25] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/01 23:45:48     25] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/01 23:45:48     25] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/01 23:45:48     25] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/01 23:45:48     25] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/01 23:45:48     25] (I)       Before initializing earlyGlobalRoute syMemory usage = 1160.9 MB
[03/01 23:45:48     25] (I)       Layer1  viaCost=300.00
[03/01 23:45:48     25] (I)       Layer2  viaCost=100.00
[03/01 23:45:48     25] (I)       Layer3  viaCost=100.00
[03/01 23:45:48     25] (I)       ---------------------Grid Graph Info--------------------
[03/01 23:45:48     25] (I)       routing area        :  (0, 0) - (923600, 918400)
[03/01 23:45:48     25] (I)       core area           :  (20000, 20000) - (903600, 898400)
[03/01 23:45:48     25] (I)       Site Width          :   400  (dbu)
[03/01 23:45:48     25] (I)       Row Height          :  3600  (dbu)
[03/01 23:45:48     25] (I)       GCell Width         :  3600  (dbu)
[03/01 23:45:48     25] (I)       GCell Height        :  3600  (dbu)
[03/01 23:45:48     25] (I)       grid                :   256   255     4
[03/01 23:45:48     25] (I)       vertical capacity   :     0  3600     0  3600
[03/01 23:45:48     25] (I)       horizontal capacity :     0     0  3600     0
[03/01 23:45:48     25] (I)       Default wire width  :   180   200   200   200
[03/01 23:45:48     25] (I)       Default wire space  :   180   200   200   200
[03/01 23:45:48     25] (I)       Default pitch size  :   360   400   400   400
[03/01 23:45:48     25] (I)       First Track Coord   :     0   200   400   200
[03/01 23:45:48     25] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/01 23:45:48     25] (I)       Total num of tracks :     0  2309  2295  2309
[03/01 23:45:48     25] (I)       Num of masks        :     1     1     1     1
[03/01 23:45:48     25] (I)       --------------------------------------------------------
[03/01 23:45:48     25] 
[03/01 23:45:48     25] [NR-eagl] ============ Routing rule table ============
[03/01 23:45:48     25] [NR-eagl] Rule id 0. Nets 24737 
[03/01 23:45:48     25] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/01 23:45:48     25] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/01 23:45:48     25] [NR-eagl] ========================================
[03/01 23:45:48     25] [NR-eagl] 
[03/01 23:45:48     25] (I)       After initializing earlyGlobalRoute syMemory usage = 1160.9 MB
[03/01 23:45:48     25] (I)       Loading and dumping file time : 0.23 seconds
[03/01 23:45:48     25] (I)       ============= Initialization =============
[03/01 23:45:48     25] (I)       total 2D Cap : 1623172 = (572477 H, 1050695 V)
[03/01 23:45:48     25] [NR-eagl] Layer group 1: route 24737 net(s) in layer range [2, 4]
[03/01 23:45:48     25] (I)       ============  Phase 1a Route ============
[03/01 23:45:49     25] (I)       Phase 1a runs 0.07 seconds
[03/01 23:45:49     25] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=1
[03/01 23:45:49     25] (I)       Usage: 300059 = (130339 H, 169720 V) = (22.77% H, 16.15% V) = (2.346e+05um H, 3.055e+05um V)
[03/01 23:45:49     25] (I)       
[03/01 23:45:49     25] (I)       ============  Phase 1b Route ============
[03/01 23:45:49     25] (I)       Phase 1b runs 0.01 seconds
[03/01 23:45:49     25] (I)       Usage: 300150 = (130406 H, 169744 V) = (22.78% H, 16.16% V) = (2.347e+05um H, 3.055e+05um V)
[03/01 23:45:49     25] (I)       
[03/01 23:45:49     25] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.12% V. EstWL: 5.402700e+05um
[03/01 23:45:49     25] (I)       ============  Phase 1c Route ============
[03/01 23:45:49     25] (I)       Level2 Grid: 52 x 51
[03/01 23:45:49     25] (I)       Phase 1c runs 0.00 seconds
[03/01 23:45:49     25] (I)       Usage: 300150 = (130406 H, 169744 V) = (22.78% H, 16.16% V) = (2.347e+05um H, 3.055e+05um V)
[03/01 23:45:49     25] (I)       
[03/01 23:45:49     25] (I)       ============  Phase 1d Route ============
[03/01 23:45:49     25] (I)       Phase 1d runs 0.02 seconds
[03/01 23:45:49     25] (I)       Usage: 300199 = (130439 H, 169760 V) = (22.79% H, 16.16% V) = (2.348e+05um H, 3.056e+05um V)
[03/01 23:45:49     25] (I)       
[03/01 23:45:49     25] (I)       ============  Phase 1e Route ============
[03/01 23:45:49     25] (I)       Phase 1e runs 0.00 seconds
[03/01 23:45:49     25] (I)       Usage: 300199 = (130439 H, 169760 V) = (22.79% H, 16.16% V) = (2.348e+05um H, 3.056e+05um V)
[03/01 23:45:49     25] (I)       
[03/01 23:45:49     25] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.05% V. EstWL: 5.403582e+05um
[03/01 23:45:49     25] [NR-eagl] 
[03/01 23:45:49     25] (I)       ============  Phase 1l Route ============
[03/01 23:45:49     25] (I)       dpBasedLA: time=0.05  totalOF=1234  totalVia=163355  totalWL=300182  total(Via+WL)=463537 
[03/01 23:45:49     25] (I)       Total Global Routing Runtime: 0.27 seconds
[03/01 23:45:49     25] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[03/01 23:45:49     25] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.04% V
[03/01 23:45:49     25] (I)       
[03/01 23:45:49     25] (I)       ============= track Assignment ============
[03/01 23:45:49     25] (I)       extract Global 3D Wires
[03/01 23:45:49     25] (I)       Extract Global WL : time=0.01
[03/01 23:45:49     25] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/01 23:45:49     25] (I)       Initialization real time=0.01 seconds
[03/01 23:45:49     26] (I)       Kernel real time=0.29 seconds
[03/01 23:45:49     26] (I)       End Greedy Track Assignment
[03/01 23:45:49     26] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86259
[03/01 23:45:49     26] [NR-eagl] Layer2(M2)(V) length: 2.256537e+05um, number of vias: 126246
[03/01 23:45:49     26] [NR-eagl] Layer3(M3)(H) length: 2.402859e+05um, number of vias: 5034
[03/01 23:45:49     26] [NR-eagl] Layer4(M4)(V) length: 8.780466e+04um, number of vias: 0
[03/01 23:45:49     26] [NR-eagl] Total length: 5.537443e+05um, number of vias: 217539
[03/01 23:45:49     26] [NR-eagl] End Peak syMemory usage = 1121.0 MB
[03/01 23:45:49     26] [NR-eagl] Early Global Router Kernel+IO runtime : 0.96 seconds
[03/01 23:45:49     26] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/01 23:45:49     26] #spOpts: N=65 
[03/01 23:45:49     26] Core basic site is core
[03/01 23:45:49     26] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 23:45:49     26] Validating CTS configuration... 
[03/01 23:45:49     26]   Non-default CCOpt properties:
[03/01 23:45:49     26]   cts_merge_clock_gates is set for at least one key
[03/01 23:45:49     26]   cts_merge_clock_logic is set for at least one key
[03/01 23:45:49     26]   preferred_extra_space is set for at least one key
[03/01 23:45:49     26]   route_type is set for at least one key
[03/01 23:45:49     26]   update_io_latency: 0 (default: true)
[03/01 23:45:49     26]   Route type trimming info:
[03/01 23:45:49     26]     No route type modifications were made.
[03/01 23:45:49     26]   Clock tree balancer configuration for clock_tree clk:
[03/01 23:45:49     26]   Non-default CCOpt properties for clock tree clk:
[03/01 23:45:49     26]     cts_merge_clock_gates: true (default: false)
[03/01 23:45:49     26]     cts_merge_clock_logic: true (default: false)
[03/01 23:45:49     26]     route_type (leaf): default_route_type_leaf (default: default)
[03/01 23:45:49     26]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/01 23:45:49     26]     route_type (top): default_route_type_nonleaf (default: default)
[03/01 23:45:49     26]   For power_domain auto-default and effective power_domain auto-default:
[03/01 23:45:49     26]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/01 23:45:49     26]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/01 23:45:49     26]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/01 23:45:49     26]     Unblocked area available for placement of any clock cells in power_domain auto-default: 212058.560um^2
[03/01 23:45:49     26]   Top Routing info:
[03/01 23:45:49     26]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/01 23:45:49     26]     Unshielded; Mask Constraint: 0.
[03/01 23:45:49     26]   Trunk Routing info:
[03/01 23:45:49     26]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/01 23:45:49     26]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/01 23:45:49     26]   Leaf Routing info:
[03/01 23:45:49     26]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/01 23:45:49     26]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/01 23:45:49     26] Updating RC grid for preRoute extraction ...
[03/01 23:45:49     26] Initializing multi-corner capacitance tables ... 
[03/01 23:45:49     26] Initializing multi-corner resistance tables ...
[03/01 23:45:49     26]   Rebuilding timing graph... 
[03/01 23:45:50     26]   Rebuilding timing graph done.
[03/01 23:45:50     26]   For timing_corner WC:setup, late:
[03/01 23:45:50     26]     Slew time target (leaf):    0.105ns
[03/01 23:45:50     26]     Slew time target (trunk):   0.105ns
[03/01 23:45:50     26]     Slew time target (top):     0.105ns
[03/01 23:45:50     26]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/01 23:45:50     26]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/01 23:45:50     26]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/01 23:45:50     27]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/01 23:45:50     27]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/01 23:45:50     27]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/01 23:45:50     27]   Clock tree balancer configuration for skew_group clk/CON:
[03/01 23:45:50     27]     Sources:                     pin clk
[03/01 23:45:50     27]     Total number of sinks:       5024
[03/01 23:45:50     27]     Delay constrained sinks:     5024
[03/01 23:45:50     27]     Non-leaf sinks:              0
[03/01 23:45:50     27]     Ignore pins:                 0
[03/01 23:45:50     27]    Timing corner WC:setup.late:
[03/01 23:45:50     27]     Skew target:                 0.057ns
[03/01 23:45:50     27]   
[03/01 23:45:50     27]   Via Selection for Estimated Routes (rule default):
[03/01 23:45:50     27]   
[03/01 23:45:50     27]   ----------------------------------------------------------------
[03/01 23:45:50     27]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/01 23:45:50     27]   Range                    (Ohm)    (fF)     (fs)     Only
[03/01 23:45:50     27]   ----------------------------------------------------------------
[03/01 23:45:50     27]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/01 23:45:50     27]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/01 23:45:50     27]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/01 23:45:50     27]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/01 23:45:50     27]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/01 23:45:50     27]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/01 23:45:50     27]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/01 23:45:50     27]   ----------------------------------------------------------------
[03/01 23:45:50     27]   
[03/01 23:45:50     27] Validating CTS configuration done.
[03/01 23:45:50     27] Adding driver cell for primary IO roots...
[03/01 23:45:50     27] Maximizing clock DAG abstraction... 
[03/01 23:45:50     27] Maximizing clock DAG abstraction done.
[03/01 23:45:50     27] Synthesizing clock trees... #spOpts: N=65 
[03/01 23:45:50     27] 
[03/01 23:45:50     27]   Merging duplicate siblings in DAG... 
[03/01 23:45:50     27]     Resynthesising clock tree into netlist... 
[03/01 23:45:50     27]     Resynthesising clock tree into netlist done.
[03/01 23:45:50     27]     Summary of the merge of duplicate siblings
[03/01 23:45:50     27]     
[03/01 23:45:50     27]     ----------------------------------------------------------
[03/01 23:45:50     27]     Description                          Number of occurrences
[03/01 23:45:50     27]     ----------------------------------------------------------
[03/01 23:45:50     27]     Total clock gates                              0
[03/01 23:45:50     27]     Globally unique enables                        0
[03/01 23:45:50     27]     Potentially mergeable clock gates              0
[03/01 23:45:50     27]     Actually merged                                0
[03/01 23:45:50     27]     ----------------------------------------------------------
[03/01 23:45:50     27]     
[03/01 23:45:50     27]     
[03/01 23:45:50     27]     Disconnecting clock tree from netlist... 
[03/01 23:45:50     27]     Disconnecting clock tree from netlist done.
[03/01 23:45:50     27]   Merging duplicate siblings in DAG done.
[03/01 23:45:50     27]   Clustering... 
[03/01 23:45:50     27]     Clock DAG stats before clustering:
[03/01 23:45:50     27]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/01 23:45:50     27]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/01 23:45:50     27]     Clustering clock_tree clk... 
[03/01 23:45:50     27]       Creating channel graph for ccopt_3_8... 
[03/01 23:45:50     27]       Creating channel graph for ccopt_3_8 done.
[03/01 23:45:50     27]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/01 23:45:50     27]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/01 23:45:51     27]       Rebuilding timing graph... 
[03/01 23:45:51     28]       Rebuilding timing graph done.
[03/01 23:45:55     32]     Clustering clock_tree clk done.
[03/01 23:45:55     32]     Clock DAG stats after bottom-up phase:
[03/01 23:45:55     32]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:45:55     32]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 23:45:55     32]     Legalizing clock trees... 
[03/01 23:45:55     32]       Resynthesising clock tree into netlist... 
[03/01 23:45:55     32]       Resynthesising clock tree into netlist done.
[03/01 23:45:55     32] #spOpts: N=65 
[03/01 23:45:55     32] *** Starting refinePlace (0:00:32.4 mem=1176.8M) ***
[03/01 23:45:55     32] Total net bbox length = 4.499e+05 (1.905e+05 2.594e+05) (ext = 2.369e+04)
[03/01 23:45:55     32] Starting refinePlace ...
[03/01 23:45:55     32] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/01 23:45:55     32] Type 'man IMPSP-2002' for more detail.
[03/01 23:45:55     32] Total net bbox length = 4.499e+05 (1.905e+05 2.594e+05) (ext = 2.369e+04)
[03/01 23:45:55     32] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1176.8MB
[03/01 23:45:55     32] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1176.8MB) @(0:00:32.4 - 0:00:32.5).
[03/01 23:45:55     32] *** Finished refinePlace (0:00:32.5 mem=1176.8M) ***
[03/01 23:45:55     32] #spOpts: N=65 
[03/01 23:45:55     32]       Disconnecting clock tree from netlist... 
[03/01 23:45:55     32]       Disconnecting clock tree from netlist done.
[03/01 23:45:55     32] #spOpts: N=65 
[03/01 23:45:55     32]       Rebuilding timing graph... 
[03/01 23:45:56     32]       Rebuilding timing graph done.
[03/01 23:45:56     33]       
[03/01 23:45:56     33]       Clock tree legalization - Histogram:
[03/01 23:45:56     33]       ====================================
[03/01 23:45:56     33]       
[03/01 23:45:56     33]       --------------------------------
[03/01 23:45:56     33]       Movement (um)    Number of cells
[03/01 23:45:56     33]       --------------------------------
[03/01 23:45:56     33]       [2.02,2.538)            1
[03/01 23:45:56     33]       [2.538,3.056)           1
[03/01 23:45:56     33]       [3.056,3.574)           0
[03/01 23:45:56     33]       [3.574,4.092)           3
[03/01 23:45:56     33]       [4.092,4.61)            2
[03/01 23:45:56     33]       [4.61,5.128)            0
[03/01 23:45:56     33]       [5.128,5.646)           1
[03/01 23:45:56     33]       [5.646,6.164)           0
[03/01 23:45:56     33]       [6.164,6.682)           1
[03/01 23:45:56     33]       [6.682,7.2)             2
[03/01 23:45:56     33]       --------------------------------
[03/01 23:45:56     33]       
[03/01 23:45:56     33]       
[03/01 23:45:56     33]       Clock tree legalization - Top 10 Movements:
[03/01 23:45:56     33]       ===========================================
[03/01 23:45:56     33]       
[03/01 23:45:56     33]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 23:45:56     33]       Movement (um)    Desired              Achieved             Node
[03/01 23:45:56     33]                        location             location             
[03/01 23:45:56     33]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 23:45:56     33]           7.2          (321.707,232.118)    (321.707,224.917)    ccl clock buffer, uid:A16ff3 (a lib_cell CKBD16) at (319.200,224.200), in power domain auto-default
[03/01 23:45:56     33]           7.2          (122.692,101.082)    (122.692,93.882)     ccl clock buffer, uid:A16da1 (a lib_cell CKBD16) at (119.600,92.800), in power domain auto-default
[03/01 23:45:56     33]           6.35         (122.692,93.882)     (122.108,88.118)     ccl clock buffer, uid:A16db1 (a lib_cell CKBD16) at (119.600,87.400), in power domain auto-default
[03/01 23:45:56     33]           5.2          (234.093,320.683)    (232.493,324.283)    ccl clock buffer, uid:A16fee (a lib_cell CKBD16) at (229.400,323.200), in power domain auto-default
[03/01 23:45:56     33]           4.6          (208.907,102.517)    (209.907,106.118)    ccl clock buffer, uid:A16da3 (a lib_cell CKBD16) at (207.400,105.400), in power domain auto-default
[03/01 23:45:56     33]           4.2          (122.692,147.882)    (123.293,144.282)    ccl clock buffer, uid:A16da9 (a lib_cell CKBD16) at (120.200,143.200), in power domain auto-default
[03/01 23:45:56     33]           3.6          (122.692,101.082)    (122.692,104.683)    ccl clock buffer, uid:A17059 (a lib_cell CKBD16) at (119.600,103.600), in power domain auto-default
[03/01 23:45:56     33]           3.6          (323.692,230.683)    (323.692,234.282)    ccl clock buffer, uid:A16f7c (a lib_cell CKBD16) at (320.600,233.200), in power domain auto-default
[03/01 23:45:56     33]           3.6          (323.493,101.082)    (323.493,104.683)    ccl clock buffer, uid:A16f7a (a lib_cell CKBD16) at (320.400,103.600), in power domain auto-default
[03/01 23:45:56     33]           2.75         (323.908,52.117)     (324.493,54.282)     ccl clock buffer, uid:A16f7b (a lib_cell CKBD16) at (321.400,53.200), in power domain auto-default
[03/01 23:45:56     33]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 23:45:56     33]       
[03/01 23:45:56     33]     Legalizing clock trees done.
[03/01 23:45:56     33]     Clock DAG stats after 'Clustering':
[03/01 23:45:56     33]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:45:56     33]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 23:45:56     33]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 23:45:56     33]       wire capacitance : top=0.000pF, trunk=0.468pF, leaf=4.101pF, total=4.569pF
[03/01 23:45:56     33]       wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
[03/01 23:45:56     33]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:45:56     33]     Clock DAG net violations after 'Clustering':none
[03/01 23:45:56     33]     Clock tree state after 'Clustering':
[03/01 23:45:56     33]       clock_tree clk: worst slew is leaf(0.103),trunk(0.089),top(nil), margined worst slew is leaf(0.103),trunk(0.089),top(nil)
[03/01 23:45:56     33]       skew_group clk/CON: insertion delay [min=0.207, max=0.270, avg=0.249, sd=0.012], skew [0.063 vs 0.057*, 99.4% {0.220, 0.248, 0.270}] (wid=0.035 ws=0.029) (gid=0.248 gs=0.063)
[03/01 23:45:56     33]     Clock network insertion delays are now [0.207ns, 0.270ns] average 0.249ns std.dev 0.012ns
[03/01 23:45:56     33]   Clustering done.
[03/01 23:45:56     33]   Resynthesising clock tree into netlist... 
[03/01 23:45:56     33]   Resynthesising clock tree into netlist done.
[03/01 23:45:56     33]   Updating congestion map to accurately time the clock tree... *info: There are 18 candidate Buffer cells
[03/01 23:45:57     33] *info: There are 18 candidate Inverter cells
[03/01 23:45:57     34] 
[03/01 23:45:57     34]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
[03/01 23:45:57     34] PreRoute RC Extraction called for design fullchip.
[03/01 23:45:57     34] RC Extraction called in multi-corner(2) mode.
[03/01 23:45:57     34] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 23:45:57     34] RCMode: PreRoute
[03/01 23:45:57     34]       RC Corner Indexes            0       1   
[03/01 23:45:57     34] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 23:45:57     34] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 23:45:57     34] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 23:45:57     34] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 23:45:57     34] Shrink Factor                : 1.00000
[03/01 23:45:57     34] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 23:45:57     34] Using capacitance table file ...
[03/01 23:45:57     34] Updating RC grid for preRoute extraction ...
[03/01 23:45:57     34] Initializing multi-corner capacitance tables ... 
[03/01 23:45:57     34] Initializing multi-corner resistance tables ...
[03/01 23:45:57     34] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1144.594M)
[03/01 23:45:57     34] 
[03/01 23:45:57     34]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/01 23:45:57     34]   Updating congestion map to accurately time the clock tree done.
[03/01 23:45:57     34]   Disconnecting clock tree from netlist... 
[03/01 23:45:57     34]   Disconnecting clock tree from netlist done.
[03/01 23:45:57     34]   Rebuilding timing graph... 
[03/01 23:45:58     34]   Rebuilding timing graph done.
[03/01 23:45:58     35]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/01 23:45:58     35]   Rebuilding timing graph   cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:45:58     35]   Rebuilding timing graph   cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 23:45:58     35]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 23:45:58     35]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.472pF, leaf=4.122pF, total=4.595pF
[03/01 23:45:58     35]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
[03/01 23:45:58     35]   Rebuilding timing graph   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:45:58     35]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/01 23:45:58     35]   Clock tree state After congestion update:
[03/01 23:45:58     35]     clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
[03/01 23:45:58     35]     skew_group clk/CON: insertion delay [min=0.207, max=0.271, avg=0.249, sd=0.012], skew [0.064 vs 0.057*, 99.4% {0.221, 0.249, 0.271}] (wid=0.035 ws=0.029) (gid=0.249 gs=0.063)
[03/01 23:45:58     35]   Clock network insertion delays are now [0.207ns, 0.271ns] average 0.249ns std.dev 0.012ns
[03/01 23:45:58     35]   Fixing clock tree slew time and max cap violations... 
[03/01 23:45:58     35]     Fixing clock tree overload: 
[03/01 23:45:58     35]     Fixing clock tree overload: .
[03/01 23:45:58     35]     Fixing clock tree overload: ..
[03/01 23:45:58     35]     Fixing clock tree overload: ...
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% 
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% .
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ..
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ...
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% 
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% .
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ..
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ...
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/01 23:45:58     35]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/01 23:45:58     35]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:45:58     35]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 23:45:58     35]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 23:45:58     35]       wire capacitance : top=0.000pF, trunk=0.472pF, leaf=4.122pF, total=4.595pF
[03/01 23:45:58     35]       wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
[03/01 23:45:58     35]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:45:58     35]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/01 23:45:58     35]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/01 23:45:58     35]       clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
[03/01 23:45:58     35]       skew_group clk/CON: insertion delay [min=0.207, max=0.271, avg=0.249, sd=0.012], skew [0.064 vs 0.057*, 99.4% {0.221, 0.249, 0.271}] (wid=0.035 ws=0.029) (gid=0.249 gs=0.063)
[03/01 23:45:58     35]     Clock network insertion delays are now [0.207ns, 0.271ns] average 0.249ns std.dev 0.012ns
[03/01 23:45:58     35]   Fixing clock tree slew time and max cap violations done.
[03/01 23:45:58     35]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/01 23:45:58     35]     Fixing clock tree overload: 
[03/01 23:45:58     35]     Fixing clock tree overload: .
[03/01 23:45:58     35]     Fixing clock tree overload: ..
[03/01 23:45:58     35]     Fixing clock tree overload: ...
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% 
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% .
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ..
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ...
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% 
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% .
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ..
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ...
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/01 23:45:58     35]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/01 23:45:58     35]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/01 23:45:58     35]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:45:58     35]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 23:45:58     35]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 23:45:58     35]       wire capacitance : top=0.000pF, trunk=0.472pF, leaf=4.122pF, total=4.595pF
[03/01 23:45:58     35]       wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
[03/01 23:45:58     35]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:45:58     35]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/01 23:45:58     35]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/01 23:45:58     35]       clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
[03/01 23:45:58     35]       skew_group clk/CON: insertion delay [min=0.207, max=0.271, avg=0.249, sd=0.012], skew [0.064 vs 0.057*, 99.4% {0.221, 0.249, 0.271}] (wid=0.035 ws=0.029) (gid=0.249 gs=0.063)
[03/01 23:45:58     35]     Clock network insertion delays are now [0.207ns, 0.271ns] average 0.249ns std.dev 0.012ns
[03/01 23:45:58     35]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/01 23:45:58     35]   Removing unnecessary root buffering... 
[03/01 23:46:00     37]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/01 23:46:00     37]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:00     37]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 23:46:00     37]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 23:46:00     37]       wire capacitance : top=0.000pF, trunk=0.472pF, leaf=4.122pF, total=4.595pF
[03/01 23:46:00     37]       wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
[03/01 23:46:00     37]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:00     37]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/01 23:46:00     37]     Clock tree state after 'Removing unnecessary root buffering':
[03/01 23:46:00     37]       clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
[03/01 23:46:00     37]       skew_group clk/CON: insertion delay [min=0.207, max=0.271, avg=0.249, sd=0.012], skew [0.064 vs 0.057*, 99.4% {0.221, 0.249, 0.271}] (wid=0.035 ws=0.029) (gid=0.249 gs=0.063)
[03/01 23:46:00     37]     Clock network insertion delays are now [0.207ns, 0.271ns] average 0.249ns std.dev 0.012ns
[03/01 23:46:00     37]   Removing unnecessary root buffering done.
[03/01 23:46:00     37]   Equalizing net lengths... 
[03/01 23:46:00     37]     Clock DAG stats after 'Equalizing net lengths':
[03/01 23:46:00     37]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:00     37]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 23:46:00     37]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 23:46:00     37]       wire capacitance : top=0.000pF, trunk=0.472pF, leaf=4.122pF, total=4.595pF
[03/01 23:46:00     37]       wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
[03/01 23:46:00     37]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:00     37]     Clock DAG net violations after 'Equalizing net lengths':none
[03/01 23:46:00     37]     Clock tree state after 'Equalizing net lengths':
[03/01 23:46:00     37]       clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
[03/01 23:46:00     37]       skew_group clk/CON: insertion delay [min=0.207, max=0.271, avg=0.249, sd=0.012], skew [0.064 vs 0.057*, 99.4% {0.221, 0.249, 0.271}] (wid=0.035 ws=0.029) (gid=0.249 gs=0.063)
[03/01 23:46:00     37]     Clock network insertion delays are now [0.207ns, 0.271ns] average 0.249ns std.dev 0.012ns
[03/01 23:46:00     37]   Equalizing net lengths done.
[03/01 23:46:00     37]   Reducing insertion delay 1... 
[03/01 23:46:00     37]     Clock DAG stats after 'Reducing insertion delay 1':
[03/01 23:46:00     37]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:00     37]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 23:46:00     37]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 23:46:00     37]       wire capacitance : top=0.000pF, trunk=0.472pF, leaf=4.122pF, total=4.595pF
[03/01 23:46:00     37]       wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
[03/01 23:46:00     37]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:00     37]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/01 23:46:00     37]     Clock tree state after 'Reducing insertion delay 1':
[03/01 23:46:00     37]       clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
[03/01 23:46:00     37]       skew_group clk/CON: insertion delay [min=0.207, max=0.271, avg=0.249, sd=0.012], skew [0.064 vs 0.057*, 99.4% {0.221, 0.249, 0.271}] (wid=0.035 ws=0.029) (gid=0.249 gs=0.063)
[03/01 23:46:00     37]     Clock network insertion delays are now [0.207ns, 0.271ns] average 0.249ns std.dev 0.012ns
[03/01 23:46:00     37]   Reducing insertion delay 1 done.
[03/01 23:46:00     37]   Removing longest path buffering... 
[03/01 23:46:02     39]     Clock DAG stats after removing longest path buffering:
[03/01 23:46:02     39]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:02     39]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 23:46:02     39]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 23:46:02     39]       wire capacitance : top=0.000pF, trunk=0.472pF, leaf=4.122pF, total=4.595pF
[03/01 23:46:02     39]       wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
[03/01 23:46:02     39]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:02     39]     Clock DAG net violations after removing longest path buffering:none
[03/01 23:46:02     39]     Clock tree state after removing longest path buffering:
[03/01 23:46:02     39]       clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
[03/01 23:46:02     39]       skew_group clk/CON: insertion delay [min=0.207, max=0.271, avg=0.249, sd=0.012], skew [0.064 vs 0.057*, 99.4% {0.221, 0.249, 0.271}] (wid=0.035 ws=0.029) (gid=0.249 gs=0.063)
[03/01 23:46:02     39]     Clock network insertion delays are now [0.207ns, 0.271ns] average 0.249ns std.dev 0.012ns
[03/01 23:46:02     39]     Clock DAG stats after 'Removing longest path buffering':
[03/01 23:46:02     39]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:02     39]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 23:46:02     39]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 23:46:02     39]       wire capacitance : top=0.000pF, trunk=0.472pF, leaf=4.122pF, total=4.595pF
[03/01 23:46:02     39]       wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
[03/01 23:46:02     39]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:02     39]     Clock DAG net violations after 'Removing longest path buffering':none
[03/01 23:46:02     39]     Clock tree state after 'Removing longest path buffering':
[03/01 23:46:02     39]       clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
[03/01 23:46:02     39]       skew_group clk/CON: insertion delay [min=0.207, max=0.271, avg=0.249, sd=0.012], skew [0.064 vs 0.057*, 99.4% {0.221, 0.249, 0.271}] (wid=0.035 ws=0.029) (gid=0.249 gs=0.063)
[03/01 23:46:02     39]     Clock network insertion delays are now [0.207ns, 0.271ns] average 0.249ns std.dev 0.012ns
[03/01 23:46:02     39]   Removing longest path buffering done.
[03/01 23:46:02     39]   Reducing insertion delay 2... 
[03/01 23:46:07     44]     Path optimization required 418 stage delay updates 
[03/01 23:46:07     44]     Clock DAG stats after 'Reducing insertion delay 2':
[03/01 23:46:07     44]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:07     44]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 23:46:07     44]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 23:46:07     44]       wire capacitance : top=0.000pF, trunk=0.489pF, leaf=4.122pF, total=4.612pF
[03/01 23:46:07     44]       wire lengths   : top=0.000um, trunk=3223.420um, leaf=22727.905um, total=25951.325um
[03/01 23:46:07     44]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:07     44]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/01 23:46:07     44]     Clock tree state after 'Reducing insertion delay 2':
[03/01 23:46:07     44]       clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
[03/01 23:46:07     44]       skew_group clk/CON: insertion delay [min=0.218, max=0.268, avg=0.254, sd=0.008], skew [0.050 vs 0.057, 99.8% {0.226, 0.255, 0.268}] (wid=0.037 ws=0.028) (gid=0.251 gs=0.064)
[03/01 23:46:07     44]     Clock network insertion delays are now [0.218ns, 0.268ns] average 0.254ns std.dev 0.008ns
[03/01 23:46:07     44]   Reducing insertion delay 2 done.
[03/01 23:46:07     44]   Reducing clock tree power 1... 
[03/01 23:46:07     44]     Resizing gates: 
[03/01 23:46:07     44]     Resizing gates: .
[03/01 23:46:07     44]     Resizing gates: ..
[03/01 23:46:08     44]     Resizing gates: ...
[03/01 23:46:08     45]     Resizing gates: ... 20% 
[03/01 23:46:08     45]     Resizing gates: ... 20% .
[03/01 23:46:08     45]     Resizing gates: ... 20% ..
[03/01 23:46:08     45]     Resizing gates: ... 20% ...
[03/01 23:46:08     45]     Resizing gates: ... 20% ... 40% 
[03/01 23:46:08     45]     Resizing gates: ... 20% ... 40% .
[03/01 23:46:09     46]     Resizing gates: ... 20% ... 40% ..
[03/01 23:46:09     46]     Resizing gates: ... 20% ... 40% ...
[03/01 23:46:09     46]     Resizing gates: ... 20% ... 40% ... 60% 
[03/01 23:46:09     46]     Resizing gates: ... 20% ... 40% ... 60% .
[03/01 23:46:09     46]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/01 23:46:09     46]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/01 23:46:09     46]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/01 23:46:10     47]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/01 23:46:10     47]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/01 23:46:10     47]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/01 23:46:10     47]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/01 23:46:10     47]     Clock DAG stats after 'Reducing clock tree power 1':
[03/01 23:46:10     47]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:10     47]       cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
[03/01 23:46:10     47]       gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
[03/01 23:46:10     47]       wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
[03/01 23:46:10     47]       wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
[03/01 23:46:10     47]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:10     47]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/01 23:46:10     47]     Clock tree state after 'Reducing clock tree power 1':
[03/01 23:46:10     47]       clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
[03/01 23:46:10     47]       skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
[03/01 23:46:10     47]     Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
[03/01 23:46:10     47]   Reducing clock tree power 1 done.
[03/01 23:46:10     47]   Reducing clock tree power 2... 
[03/01 23:46:10     47]     Path optimization required 0 stage delay updates 
[03/01 23:46:10     47]     Clock DAG stats after 'Reducing clock tree power 2':
[03/01 23:46:10     47]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:10     47]       cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
[03/01 23:46:10     47]       gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
[03/01 23:46:10     47]       wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
[03/01 23:46:10     47]       wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
[03/01 23:46:10     47]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:10     47]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/01 23:46:10     47]     Clock tree state after 'Reducing clock tree power 2':
[03/01 23:46:10     47]       clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
[03/01 23:46:10     47]       skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
[03/01 23:46:10     47]     Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
[03/01 23:46:10     47]   Reducing clock tree power 2 done.
[03/01 23:46:10     47]   Approximately balancing fragments step... 
[03/01 23:46:10     47]     Resolving skew group constraints... 
[03/01 23:46:11     47]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/01 23:46:11     48]     Resolving skew group constraints done.
[03/01 23:46:11     48]     Approximately balancing fragments... 
[03/01 23:46:11     48]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/01 23:46:11     48]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/01 23:46:11     48]           cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:11     48]           cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
[03/01 23:46:11     48]           gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
[03/01 23:46:11     48]           wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
[03/01 23:46:11     48]           wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
[03/01 23:46:11     48]           sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:11     48]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/01 23:46:11     48]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/01 23:46:11     48]     Approximately balancing fragments done.
[03/01 23:46:11     48]     Clock DAG stats after 'Approximately balancing fragments step':
[03/01 23:46:11     48]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:11     48]       cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
[03/01 23:46:11     48]       gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
[03/01 23:46:11     48]       wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
[03/01 23:46:11     48]       wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
[03/01 23:46:11     48]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:11     48]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/01 23:46:11     48]     Clock tree state after 'Approximately balancing fragments step':
[03/01 23:46:11     48]       clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
[03/01 23:46:11     48]     Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
[03/01 23:46:11     48]   Approximately balancing fragments step done.
[03/01 23:46:11     48]   Clock DAG stats after Approximately balancing fragments:
[03/01 23:46:11     48]     cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:11     48]     cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
[03/01 23:46:11     48]     gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
[03/01 23:46:11     48]     wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
[03/01 23:46:11     48]     wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
[03/01 23:46:11     48]     sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:11     48]   Clock DAG net violations after Approximately balancing fragments:none
[03/01 23:46:11     48]   Clock tree state after Approximately balancing fragments:
[03/01 23:46:11     48]     clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
[03/01 23:46:11     48]     skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
[03/01 23:46:11     48]   Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
[03/01 23:46:11     48]   Improving fragments clock skew... 
[03/01 23:46:11     48]     Clock DAG stats after 'Improving fragments clock skew':
[03/01 23:46:11     48]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:11     48]       cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
[03/01 23:46:11     48]       gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
[03/01 23:46:11     48]       wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
[03/01 23:46:11     48]       wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
[03/01 23:46:11     48]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:11     48]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/01 23:46:11     48]     Clock tree state after 'Improving fragments clock skew':
[03/01 23:46:11     48]       clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
[03/01 23:46:11     48]       skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
[03/01 23:46:11     48]     Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
[03/01 23:46:11     48]   Improving fragments clock skew done.
[03/01 23:46:11     48]   Approximately balancing step... 
[03/01 23:46:11     48]     Resolving skew group constraints... 
[03/01 23:46:11     48]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/01 23:46:11     48]     Resolving skew group constraints done.
[03/01 23:46:11     48]     Approximately balancing... 
[03/01 23:46:11     48]       Approximately balancing, wire and cell delays, iteration 1... 
[03/01 23:46:11     48]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/01 23:46:11     48]           cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:11     48]           cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
[03/01 23:46:11     48]           gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
[03/01 23:46:11     48]           wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
[03/01 23:46:11     48]           wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
[03/01 23:46:11     48]           sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:11     48]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/01 23:46:11     48]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/01 23:46:11     48]     Approximately balancing done.
[03/01 23:46:11     48]     Clock DAG stats after 'Approximately balancing step':
[03/01 23:46:11     48]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:11     48]       cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
[03/01 23:46:11     48]       gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
[03/01 23:46:11     48]       wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
[03/01 23:46:11     48]       wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
[03/01 23:46:11     48]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:11     48]     Clock DAG net violations after 'Approximately balancing step':none
[03/01 23:46:11     48]     Clock tree state after 'Approximately balancing step':
[03/01 23:46:11     48]       clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
[03/01 23:46:12     48]       skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
[03/01 23:46:12     48]     Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
[03/01 23:46:12     48]   Approximately balancing step done.
[03/01 23:46:12     48]   Fixing clock tree overload... 
[03/01 23:46:12     48]     Fixing clock tree overload: 
[03/01 23:46:12     48]     Fixing clock tree overload: .
[03/01 23:46:12     48]     Fixing clock tree overload: ..
[03/01 23:46:12     48]     Fixing clock tree overload: ...
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% 
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% .
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% ..
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% ...
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% ... 40% 
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% ... 40% .
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% ... 40% ..
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% ... 40% ...
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/01 23:46:12     48]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/01 23:46:12     48]     Clock DAG stats after 'Fixing clock tree overload':
[03/01 23:46:12     48]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:12     48]       cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
[03/01 23:46:12     48]       gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
[03/01 23:46:12     48]       wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
[03/01 23:46:12     48]       wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
[03/01 23:46:12     48]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:12     48]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/01 23:46:12     48]     Clock tree state after 'Fixing clock tree overload':
[03/01 23:46:12     48]       clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
[03/01 23:46:12     49]       skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
[03/01 23:46:12     49]     Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
[03/01 23:46:12     49]   Fixing clock tree overload done.
[03/01 23:46:12     49]   Approximately balancing paths... 
[03/01 23:46:12     49]     Added 0 buffers.
[03/01 23:46:12     49]     Clock DAG stats after 'Approximately balancing paths':
[03/01 23:46:12     49]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:12     49]       cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
[03/01 23:46:12     49]       gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
[03/01 23:46:12     49]       wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
[03/01 23:46:12     49]       wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
[03/01 23:46:12     49]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:12     49]     Clock DAG net violations after 'Approximately balancing paths':none
[03/01 23:46:12     49]     Clock tree state after 'Approximately balancing paths':
[03/01 23:46:12     49]       clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
[03/01 23:46:12     49]       skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
[03/01 23:46:12     49]     Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
[03/01 23:46:12     49]   Approximately balancing paths done.
[03/01 23:46:12     49]   Resynthesising clock tree into netlist... 
[03/01 23:46:12     49]   Resynthesising clock tree into netlist done.
[03/01 23:46:12     49]   Updating congestion map to accurately time the clock tree... 
[03/01 23:46:12     49]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
[03/01 23:46:12     49] PreRoute RC Extraction called for design fullchip.
[03/01 23:46:12     49] RC Extraction called in multi-corner(2) mode.
[03/01 23:46:12     49] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 23:46:12     49] RCMode: PreRoute
[03/01 23:46:12     49]       RC Corner Indexes            0       1   
[03/01 23:46:12     49] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 23:46:12     49] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 23:46:12     49] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 23:46:12     49] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 23:46:12     49] Shrink Factor                : 1.00000
[03/01 23:46:12     49] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 23:46:12     49] Using capacitance table file ...
[03/01 23:46:12     49] Updating RC grid for preRoute extraction ...
[03/01 23:46:12     49] Initializing multi-corner capacitance tables ... 
[03/01 23:46:12     49] Initializing multi-corner resistance tables ...
[03/01 23:46:12     49] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1113.348M)
[03/01 23:46:12     49] 
[03/01 23:46:12     49]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/01 23:46:12     49]   Updating congestion map to accurately time the clock tree done.
[03/01 23:46:12     49]   Disconnecting clock tree from netlist... 
[03/01 23:46:12     49]   Disconnecting clock tree from netlist done.
[03/01 23:46:12     49]   Rebuilding timing graph... 
[03/01 23:46:13     49]   Rebuilding timing graph done.
[03/01 23:46:13     50]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/01 23:46:13     50]   Rebuilding timing graph   cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:13     50]   Rebuilding timing graph   cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
[03/01 23:46:13     50]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
[03/01 23:46:13     50]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.488pF, leaf=4.124pF, total=4.612pF
[03/01 23:46:13     50]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
[03/01 23:46:13     50]   Rebuilding timing graph   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:13     50]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/01 23:46:13     50]   Clock tree state After congestion update:
[03/01 23:46:13     50]     clock_tree clk: worst slew is leaf(0.105),trunk(0.080),top(nil), margined worst slew is leaf(0.105),trunk(0.080),top(nil)
[03/01 23:46:13     50]     skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
[03/01 23:46:13     50]   Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
[03/01 23:46:13     50]   Improving clock skew... 
[03/01 23:46:13     50]     Clock DAG stats after 'Improving clock skew':
[03/01 23:46:13     50]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:13     50]       cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
[03/01 23:46:13     50]       gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
[03/01 23:46:13     50]       wire capacitance : top=0.000pF, trunk=0.488pF, leaf=4.124pF, total=4.612pF
[03/01 23:46:13     50]       wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
[03/01 23:46:13     50]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:13     50]     Clock DAG net violations after 'Improving clock skew':none
[03/01 23:46:13     50]     Clock tree state after 'Improving clock skew':
[03/01 23:46:13     50]       clock_tree clk: worst slew is leaf(0.105),trunk(0.080),top(nil), margined worst slew is leaf(0.105),trunk(0.080),top(nil)
[03/01 23:46:13     50]       skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
[03/01 23:46:13     50]     Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
[03/01 23:46:13     50]   Improving clock skew done.
[03/01 23:46:13     50]   Reducing clock tree power 3... 
[03/01 23:46:13     50]     Initial gate capacitance is (rise=4.576pF fall=4.561pF).
[03/01 23:46:13     50]     Resizing gates: 
[03/01 23:46:13     50]     Resizing gates: .
[03/01 23:46:13     50]     Resizing gates: ..
[03/01 23:46:13     50]     Resizing gates: ...
[03/01 23:46:13     50]     Resizing gates: ... 20% 
[03/01 23:46:13     50]     Resizing gates: ... 20% .
[03/01 23:46:13     50]     Resizing gates: ... 20% ..
[03/01 23:46:14     50]     Resizing gates: ... 20% ...
[03/01 23:46:14     50]     Resizing gates: ... 20% ... 40% 
[03/01 23:46:14     50]     Resizing gates: ... 20% ... 40% .
[03/01 23:46:14     50]     Resizing gates: ... 20% ... 40% ..
[03/01 23:46:14     51]     Resizing gates: ... 20% ... 40% ...
[03/01 23:46:14     51]     Resizing gates: ... 20% ... 40% ... 60% 
[03/01 23:46:14     51]     Resizing gates: ... 20% ... 40% ... 60% .
[03/01 23:46:14     51]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/01 23:46:14     51]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/01 23:46:14     51]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/01 23:46:14     51]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/01 23:46:14     51]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/01 23:46:14     51]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/01 23:46:14     51]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/01 23:46:14     51]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/01 23:46:14     51]     Iteration 1: gate capacitance is (rise=4.570pF fall=4.555pF).
[03/01 23:46:14     51]     Clock DAG stats after 'Reducing clock tree power 3':
[03/01 23:46:14     51]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:14     51]       cell areas     : b=658.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.800um^2
[03/01 23:46:14     51]       gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.206pF, total=4.570pF
[03/01 23:46:14     51]       wire capacitance : top=0.000pF, trunk=0.488pF, leaf=4.124pF, total=4.612pF
[03/01 23:46:14     51]       wire lengths   : top=0.000um, trunk=3219.868um, leaf=22731.472um, total=25951.340um
[03/01 23:46:14     51]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:14     51]     Clock DAG net violations after 'Reducing clock tree power 3':none
[03/01 23:46:14     51]     Clock tree state after 'Reducing clock tree power 3':
[03/01 23:46:14     51]       clock_tree clk: worst slew is leaf(0.105),trunk(0.095),top(nil), margined worst slew is leaf(0.105),trunk(0.095),top(nil)
[03/01 23:46:14     51]       skew_group clk/CON: insertion delay [min=0.249, max=0.281, avg=0.267, sd=0.007], skew [0.032 vs 0.057, 100% {0.249, 0.267, 0.281}] (wid=0.034 ws=0.024) (gid=0.270 gs=0.045)
[03/01 23:46:14     51]     Clock network insertion delays are now [0.249ns, 0.281ns] average 0.267ns std.dev 0.007ns
[03/01 23:46:14     51] BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/01 23:46:14     51] {clk/CON,WC: 2781.86 -> 2813}
[03/01 23:46:14     51]   Reducing clock tree power 3 done.
[03/01 23:46:14     51]   Improving insertion delay... 
[03/01 23:46:14     51]     Clock DAG stats after improving insertion delay:
[03/01 23:46:14     51]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:14     51]       cell areas     : b=658.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.800um^2
[03/01 23:46:14     51]       gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.206pF, total=4.570pF
[03/01 23:46:14     51]       wire capacitance : top=0.000pF, trunk=0.488pF, leaf=4.124pF, total=4.612pF
[03/01 23:46:14     51]       wire lengths   : top=0.000um, trunk=3219.868um, leaf=22731.472um, total=25951.340um
[03/01 23:46:14     51]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:14     51]     Clock DAG net violations after improving insertion delay:none
[03/01 23:46:14     51]     Clock tree state after improving insertion delay:
[03/01 23:46:14     51]       clock_tree clk: worst slew is leaf(0.105),trunk(0.095),top(nil), margined worst slew is leaf(0.105),trunk(0.095),top(nil)
[03/01 23:46:14     51]       skew_group clk/CON: insertion delay [min=0.249, max=0.281, avg=0.267, sd=0.007], skew [0.032 vs 0.057, 100% {0.249, 0.267, 0.281}] (wid=0.034 ws=0.024) (gid=0.270 gs=0.045)
[03/01 23:46:14     51]     Clock network insertion delays are now [0.249ns, 0.281ns] average 0.267ns std.dev 0.007ns
[03/01 23:46:14     51]     Clock DAG stats after 'Improving insertion delay':
[03/01 23:46:14     51]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:46:14     51]       cell areas     : b=658.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.800um^2
[03/01 23:46:14     51]       gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.206pF, total=4.570pF
[03/01 23:46:14     51]       wire capacitance : top=0.000pF, trunk=0.488pF, leaf=4.124pF, total=4.612pF
[03/01 23:46:14     51]       wire lengths   : top=0.000um, trunk=3219.868um, leaf=22731.472um, total=25951.340um
[03/01 23:46:14     51]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:46:14     51]     Clock DAG net violations after 'Improving insertion delay':none
[03/01 23:46:14     51]     Clock tree state after 'Improving insertion delay':
[03/01 23:46:14     51]       clock_tree clk: worst slew is leaf(0.105),trunk(0.095),top(nil), margined worst slew is leaf(0.105),trunk(0.095),top(nil)
[03/01 23:46:14     51]       skew_group clk/CON: insertion delay [min=0.249, max=0.281, avg=0.267, sd=0.007], skew [0.032 vs 0.057, 100% {0.249, 0.267, 0.281}] (wid=0.034 ws=0.024) (gid=0.270 gs=0.045)
[03/01 23:46:14     51]     Clock network insertion delays are now [0.249ns, 0.281ns] average 0.267ns std.dev 0.007ns
[03/01 23:46:14     51] BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/01 23:46:14     51] {clk/CON,WC: 2781.86 -> 2813}
[03/01 23:46:14     51]   Improving insertion delay done.
[03/01 23:46:14     51]   Total capacitance is (rise=9.182pF fall=9.167pF), of which (rise=4.612pF fall=4.612pF) is wire, and (rise=4.570pF fall=4.555pF) is gate.
[03/01 23:46:14     51]   Legalizer releasing space for clock trees... 
[03/01 23:46:14     51]   Legalizer releasing space for clock trees done.
[03/01 23:46:14     51]   Updating netlist... 
[03/01 23:46:14     51] *
[03/01 23:46:14     51] * Starting clock placement refinement...
[03/01 23:46:14     51] *
[03/01 23:46:14     51] * First pass: Refine non-clock instances...
[03/01 23:46:14     51] *
[03/01 23:46:14     51] #spOpts: N=65 
[03/01 23:46:15     51] *** Starting refinePlace (0:00:52.0 mem=1178.6M) ***
[03/01 23:46:15     51] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
[03/01 23:46:15     51] Starting refinePlace ...
[03/01 23:46:15     51] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/01 23:46:15     51] Type 'man IMPSP-2002' for more detail.
[03/01 23:46:15     51] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
[03/01 23:46:15     51] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1178.6MB
[03/01 23:46:15     51] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1178.6MB) @(0:00:52.0 - 0:00:52.0).
[03/01 23:46:15     51] *** Finished refinePlace (0:00:52.0 mem=1178.6M) ***
[03/01 23:46:15     51] *
[03/01 23:46:15     51] * Second pass: Refine clock instances...
[03/01 23:46:15     51] *
[03/01 23:46:15     52] #spOpts: N=65 mergeVia=F 
[03/01 23:46:15     52] *** Starting refinePlace (0:00:52.1 mem=1178.6M) ***
[03/01 23:46:15     52] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
[03/01 23:46:15     52] Starting refinePlace ...
[03/01 23:46:15     52] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/01 23:46:15     52] Type 'man IMPSP-2002' for more detail.
[03/01 23:46:15     52] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
[03/01 23:46:15     52] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1178.6MB
[03/01 23:46:15     52] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1178.6MB) @(0:00:52.1 - 0:00:52.1).
[03/01 23:46:15     52] *** Finished refinePlace (0:00:52.1 mem=1178.6M) ***
[03/01 23:46:15     52] *
[03/01 23:46:15     52] * No clock instances moved during refinement.
[03/01 23:46:15     52] *
[03/01 23:46:15     52] * Finished with clock placement refinement.
[03/01 23:46:15     52] *
[03/01 23:46:15     52] #spOpts: N=65 
[03/01 23:46:15     52] 
[03/01 23:46:15     52]     Rebuilding timing graph... 
[03/01 23:46:15     52]     Rebuilding timing graph done.
[03/01 23:46:16     53]     Clock implementation routing... Net route status summary:
[03/01 23:46:16     53]   Clock:        87 (unrouted=87, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/01 23:46:16     53]   Non-clock: 24736 (unrouted=0, trialRouted=24736, noStatus=0, routed=0, fixed=0)
[03/01 23:46:16     53] (Not counting 4119 nets with <2 term connections)
[03/01 23:46:16     53] 
[03/01 23:46:16     53]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
[03/01 23:46:16     53] PreRoute RC Extraction called for design fullchip.
[03/01 23:46:16     53] RC Extraction called in multi-corner(2) mode.
[03/01 23:46:16     53] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 23:46:16     53] RCMode: PreRoute
[03/01 23:46:16     53]       RC Corner Indexes            0       1   
[03/01 23:46:16     53] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 23:46:16     53] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 23:46:16     53] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 23:46:16     53] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 23:46:16     53] Shrink Factor                : 1.00000
[03/01 23:46:16     53] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 23:46:16     53] Using capacitance table file ...
[03/01 23:46:16     53] Updating RC grid for preRoute extraction ...
[03/01 23:46:16     53] Initializing multi-corner capacitance tables ... 
[03/01 23:46:16     53] Initializing multi-corner resistance tables ...
[03/01 23:46:17     54] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1180.918M)
[03/01 23:46:17     54] 
[03/01 23:46:17     54]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/01 23:46:17     54] 
[03/01 23:46:17     54] CCOPT: Preparing to route 87 clock nets with NanoRoute.
[03/01 23:46:17     54]   All net are default rule.
[03/01 23:46:17     54]   Removed pre-existing routes for 87 nets.
[03/01 23:46:17     54]   Preferred NanoRoute mode settings: Current
[03/01 23:46:17     54] setNanoRouteMode -routeTopRoutingLayer 4
[03/01 23:46:17     54] 
[03/01 23:46:17     54]   drouteAutoStop = "false"
[03/01 23:46:17     54]   drouteEndIteration = "20"
[03/01 23:46:17     54]   drouteExpDeterministicMultiThread = "true"
[03/01 23:46:17     54]   envHonorGlobalRoute = "false"
[03/01 23:46:17     54]   grouteExpUseNanoRoute2 = "false"
[03/01 23:46:17     54]   routeAllowPinAsFeedthrough = "false"
[03/01 23:46:17     54]   routeExpDeterministicMultiThread = "true"
[03/01 23:46:17     54]   routeSelectedNetOnly = "true"
[03/01 23:46:17     54]   routeTopRoutingLayer = "4" (current non-default setting)
[03/01 23:46:17     54]   routeWithEco = "true"
[03/01 23:46:17     54]   routeWithSiDriven = "false"
[03/01 23:46:17     54]   routeWithTimingDriven = "false"
[03/01 23:46:17     54]       Clock detailed routing... 
[03/01 23:46:17     54] globalDetailRoute
[03/01 23:46:17     54] 
[03/01 23:46:17     54] #setNanoRouteMode -drouteAutoStop false
[03/01 23:46:17     54] #setNanoRouteMode -drouteEndIteration 20
[03/01 23:46:17     54] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/01 23:46:17     54] #setNanoRouteMode -routeSelectedNetOnly true
[03/01 23:46:17     54] #setNanoRouteMode -routeTopRoutingLayer 4
[03/01 23:46:17     54] #setNanoRouteMode -routeWithEco true
[03/01 23:46:17     54] #setNanoRouteMode -routeWithSiDriven false
[03/01 23:46:17     54] #setNanoRouteMode -routeWithTimingDriven false
[03/01 23:46:17     54] #Start globalDetailRoute on Sat Mar  1 23:46:17 2025
[03/01 23:46:17     54] #
[03/01 23:46:18     55] ### Net info: total nets: 28942
[03/01 23:46:18     55] ### Net info: dirty nets: 87
[03/01 23:46:18     55] ### Net info: marked as disconnected nets: 0
[03/01 23:46:18     55] ### Net info: fully routed nets: 0
[03/01 23:46:18     55] ### Net info: trivial (single pin) nets: 0
[03/01 23:46:18     55] ### Net info: unrouted nets: 28942
[03/01 23:46:18     55] ### Net info: re-extraction nets: 0
[03/01 23:46:18     55] ### Net info: selected nets: 87
[03/01 23:46:18     55] ### Net info: ignored nets: 0
[03/01 23:46:18     55] ### Net info: skip routing nets: 0
[03/01 23:46:18     55] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/01 23:46:18     55] #Start routing data preparation.
[03/01 23:46:18     55] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/01 23:46:18     55] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/01 23:46:18     55] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/01 23:46:18     55] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/01 23:46:18     55] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/01 23:46:18     55] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/01 23:46:18     55] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/01 23:46:18     55] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/01 23:46:18     55] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/01 23:46:18     55] #Minimum voltage of a net in the design = 0.000.
[03/01 23:46:18     55] #Maximum voltage of a net in the design = 1.100.
[03/01 23:46:18     55] #Voltage range [0.000 - 0.000] has 1 net.
[03/01 23:46:18     55] #Voltage range [0.900 - 1.100] has 1 net.
[03/01 23:46:18     55] #Voltage range [0.000 - 1.100] has 28940 nets.
[03/01 23:46:33     70] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/01 23:46:33     70] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 23:46:33     70] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 23:46:33     70] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 23:46:33     70] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 23:46:33     70] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 23:46:33     70] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/01 23:46:33     70] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16d9e core_instance/kmem_instance/U549. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da1 core_instance/qmem_instance/U676. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da2 core_instance/mac_array_instance/col_idx_1__mac_col_inst/U43. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da3 core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_165_0. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da4 core_instance/kmem_instance/U495. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da6 core_instance/kmem_instance/U481. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da6 core_instance/kmem_instance/U702. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da7 core_instance/mac_array_instance/col_idx_1__mac_col_inst/U8. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da9 core_instance/qmem_instance/U97. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da9 core_instance/qmem_instance/U295. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16daa core_instance/qmem_instance/U443. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dab core_instance/qmem_instance/U599. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dac core_instance/qmem_instance/U447. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dae core_instance/qmem_instance/U370. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16daf core_instance/psum_mem_instance/U408. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db0 core_instance/kmem_instance/U714. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db1 core_instance/qmem_instance/U383. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db2 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U15. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db2 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U10. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db3 core_instance/qmem_instance/U325. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 23:46:33     70] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 23:46:33     70] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/01 23:46:33     70] #To increase the message display limit, refer to the product command reference manual.
[03/01 23:46:33     70] #WARNING (NRDB-2110) Found 92 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/01 23:46:33     70] #Regenerating Ggrids automatically.
[03/01 23:46:33     70] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/01 23:46:33     70] #Using automatically generated G-grids.
[03/01 23:46:33     70] #Done routing data preparation.
[03/01 23:46:33     70] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 921.06 (MB), peak = 953.51 (MB)
[03/01 23:46:33     70] #Merging special wires...
[03/01 23:46:33     71] #reading routing guides ......
[03/01 23:46:33     71] #Number of eco nets is 0
[03/01 23:46:33     71] #
[03/01 23:46:33     71] #Start data preparation...
[03/01 23:46:33     71] #
[03/01 23:46:33     71] #Data preparation is done on Sat Mar  1 23:46:33 2025
[03/01 23:46:33     71] #
[03/01 23:46:33     71] #Analyzing routing resource...
[03/01 23:46:34     71] #Routing resource analysis is done on Sat Mar  1 23:46:34 2025
[03/01 23:46:34     71] #
[03/01 23:46:34     71] #  Resource Analysis:
[03/01 23:46:34     71] #
[03/01 23:46:34     71] #               Routing  #Avail      #Track     #Total     %Gcell
[03/01 23:46:34     71] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/01 23:46:34     71] #  --------------------------------------------------------------
[03/01 23:46:34     71] #  Metal 1        H        2216          79       23562    92.35%
[03/01 23:46:34     71] #  Metal 2        V        2225          84       23562     1.30%
[03/01 23:46:34     71] #  Metal 3        H        2295           0       23562     0.08%
[03/01 23:46:34     71] #  Metal 4        V        1993         316       23562     0.00%
[03/01 23:46:34     71] #  --------------------------------------------------------------
[03/01 23:46:34     71] #  Total                   8729       5.19%  94248    23.43%
[03/01 23:46:34     71] #
[03/01 23:46:34     71] #  87 nets (0.30%) with 1 preferred extra spacing.
[03/01 23:46:34     71] #
[03/01 23:46:34     71] #
[03/01 23:46:34     71] #Routing guide is on.
[03/01 23:46:34     71] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 924.20 (MB), peak = 953.51 (MB)
[03/01 23:46:34     71] #
[03/01 23:46:34     71] #start global routing iteration 1...
[03/01 23:46:34     72] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 943.47 (MB), peak = 953.51 (MB)
[03/01 23:46:34     72] #
[03/01 23:46:34     72] #start global routing iteration 2...
[03/01 23:46:35     72] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 944.34 (MB), peak = 953.51 (MB)
[03/01 23:46:35     72] #
[03/01 23:46:35     72] #start global routing iteration 3...
[03/01 23:46:36     73] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 944.57 (MB), peak = 953.51 (MB)
[03/01 23:46:36     73] #
[03/01 23:46:36     73] #start global routing iteration 4...
[03/01 23:46:36     73] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 944.57 (MB), peak = 953.51 (MB)
[03/01 23:46:36     73] #
[03/01 23:46:36     73] #
[03/01 23:46:36     73] #Total number of trivial nets (e.g. < 2 pins) = 4119 (skipped).
[03/01 23:46:36     73] #Total number of selected nets for routing = 87.
[03/01 23:46:36     73] #Total number of unselected nets (but routable) for routing = 24736 (skipped).
[03/01 23:46:36     73] #Total number of nets in the design = 28942.
[03/01 23:46:36     73] #
[03/01 23:46:36     73] #24736 skipped nets do not have any wires.
[03/01 23:46:36     73] #87 routable nets have only global wires.
[03/01 23:46:36     73] #87 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/01 23:46:36     73] #
[03/01 23:46:36     73] #Routed net constraints summary:
[03/01 23:46:36     73] #------------------------------------------------
[03/01 23:46:36     73] #        Rules   Pref Extra Space   Unconstrained  
[03/01 23:46:36     73] #------------------------------------------------
[03/01 23:46:36     73] #      Default                 87               0  
[03/01 23:46:36     73] #------------------------------------------------
[03/01 23:46:36     73] #        Total                 87               0  
[03/01 23:46:36     73] #------------------------------------------------
[03/01 23:46:36     73] #
[03/01 23:46:36     73] #Routing constraints summary of the whole design:
[03/01 23:46:36     73] #------------------------------------------------
[03/01 23:46:36     73] #        Rules   Pref Extra Space   Unconstrained  
[03/01 23:46:36     73] #------------------------------------------------
[03/01 23:46:36     73] #      Default                 87           24736  
[03/01 23:46:36     73] #------------------------------------------------
[03/01 23:46:36     73] #        Total                 87           24736  
[03/01 23:46:36     73] #------------------------------------------------
[03/01 23:46:36     73] #
[03/01 23:46:36     73] #
[03/01 23:46:36     73] #  Congestion Analysis: (blocked Gcells are excluded)
[03/01 23:46:36     73] #
[03/01 23:46:36     73] #                 OverCon       OverCon          
[03/01 23:46:36     73] #                  #Gcell        #Gcell    %Gcell
[03/01 23:46:36     73] #     Layer           (1)           (2)   OverCon
[03/01 23:46:36     73] #  ----------------------------------------------
[03/01 23:46:36     73] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[03/01 23:46:36     73] #   Metal 2     22(0.09%)     12(0.05%)   (0.15%)
[03/01 23:46:36     73] #   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
[03/01 23:46:36     73] #   Metal 4      8(0.03%)      0(0.00%)   (0.03%)
[03/01 23:46:36     73] #  ----------------------------------------------
[03/01 23:46:36     73] #     Total     30(0.04%)     12(0.02%)   (0.06%)
[03/01 23:46:36     73] #
[03/01 23:46:36     73] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/01 23:46:36     73] #  Overflow after GR: 0.00% H + 0.09% V
[03/01 23:46:36     73] #
[03/01 23:46:36     73] #Complete Global Routing.
[03/01 23:46:36     73] #Total number of nets with non-default rule or having extra spacing = 87
[03/01 23:46:36     73] #Total wire length = 26937 um.
[03/01 23:46:36     73] #Total half perimeter of net bounding box = 9453 um.
[03/01 23:46:36     73] #Total wire length on LAYER M1 = 0 um.
[03/01 23:46:36     73] #Total wire length on LAYER M2 = 840 um.
[03/01 23:46:36     73] #Total wire length on LAYER M3 = 14871 um.
[03/01 23:46:36     73] #Total wire length on LAYER M4 = 11226 um.
[03/01 23:46:36     73] #Total wire length on LAYER M5 = 0 um.
[03/01 23:46:36     73] #Total wire length on LAYER M6 = 0 um.
[03/01 23:46:36     73] #Total wire length on LAYER M7 = 0 um.
[03/01 23:46:36     73] #Total wire length on LAYER M8 = 0 um.
[03/01 23:46:36     73] #Total number of vias = 13512
[03/01 23:46:36     73] #Up-Via Summary (total 13512):
[03/01 23:46:36     73] #           
[03/01 23:46:36     73] #-----------------------
[03/01 23:46:36     73] #  Metal 1         5196
[03/01 23:46:36     73] #  Metal 2         4601
[03/01 23:46:36     73] #  Metal 3         3715
[03/01 23:46:36     73] #-----------------------
[03/01 23:46:36     73] #                 13512 
[03/01 23:46:36     73] #
[03/01 23:46:36     74] #Total number of involved priority nets 87
[03/01 23:46:36     74] #Maximum src to sink distance for priority net 330.2
[03/01 23:46:36     74] #Average of max src_to_sink distance for priority net 103.2
[03/01 23:46:36     74] #Average of ave src_to_sink distance for priority net 59.6
[03/01 23:46:36     74] #Max overcon = 2 tracks.
[03/01 23:46:36     74] #Total overcon = 0.06%.
[03/01 23:46:36     74] #Worst layer Gcell overcon rate = 0.03%.
[03/01 23:46:36     74] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 944.62 (MB), peak = 953.51 (MB)
[03/01 23:46:36     74] #
[03/01 23:46:36     74] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 930.85 (MB), peak = 953.51 (MB)
[03/01 23:46:36     74] #Start Track Assignment.
[03/01 23:46:37     74] #Done with 3605 horizontal wires in 2 hboxes and 2947 vertical wires in 2 hboxes.
[03/01 23:46:37     74] #Done with 51 horizontal wires in 2 hboxes and 37 vertical wires in 2 hboxes.
[03/01 23:46:37     74] #Complete Track Assignment.
[03/01 23:46:37     74] #Total number of nets with non-default rule or having extra spacing = 87
[03/01 23:46:37     74] #Total wire length = 30284 um.
[03/01 23:46:37     74] #Total half perimeter of net bounding box = 9453 um.
[03/01 23:46:37     74] #Total wire length on LAYER M1 = 2931 um.
[03/01 23:46:37     74] #Total wire length on LAYER M2 = 854 um.
[03/01 23:46:37     74] #Total wire length on LAYER M3 = 14760 um.
[03/01 23:46:37     74] #Total wire length on LAYER M4 = 11738 um.
[03/01 23:46:37     74] #Total wire length on LAYER M5 = 0 um.
[03/01 23:46:37     74] #Total wire length on LAYER M6 = 0 um.
[03/01 23:46:37     74] #Total wire length on LAYER M7 = 0 um.
[03/01 23:46:37     74] #Total wire length on LAYER M8 = 0 um.
[03/01 23:46:37     74] #Total number of vias = 13512
[03/01 23:46:37     74] #Up-Via Summary (total 13512):
[03/01 23:46:37     74] #           
[03/01 23:46:37     74] #-----------------------
[03/01 23:46:37     74] #  Metal 1         5196
[03/01 23:46:37     74] #  Metal 2         4601
[03/01 23:46:37     74] #  Metal 3         3715
[03/01 23:46:37     74] #-----------------------
[03/01 23:46:37     74] #                 13512 
[03/01 23:46:37     74] #
[03/01 23:46:37     74] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 945.57 (MB), peak = 953.51 (MB)
[03/01 23:46:37     74] #
[03/01 23:46:37     74] #Cpu time = 00:00:19
[03/01 23:46:37     74] #Elapsed time = 00:00:19
[03/01 23:46:37     74] #Increased memory = 42.43 (MB)
[03/01 23:46:37     74] #Total memory = 945.61 (MB)
[03/01 23:46:37     74] #Peak memory = 953.51 (MB)
[03/01 23:46:37     74] #
[03/01 23:46:37     74] #Start Detail Routing..
[03/01 23:46:37     74] #start initial detail routing ...
[03/01 23:47:13    110] # ECO: 7.2% of the total area was rechecked for DRC, and 78.5% required routing.
[03/01 23:47:13    110] #    number of violations = 0
[03/01 23:47:13    110] #cpu time = 00:00:35, elapsed time = 00:00:35, memory = 968.77 (MB), peak = 972.49 (MB)
[03/01 23:47:13    110] #start 1st optimization iteration ...
[03/01 23:47:13    110] #    number of violations = 0
[03/01 23:47:13    110] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 938.86 (MB), peak = 972.49 (MB)
[03/01 23:47:13    110] #Complete Detail Routing.
[03/01 23:47:13    110] #Total number of nets with non-default rule or having extra spacing = 87
[03/01 23:47:13    110] #Total wire length = 27016 um.
[03/01 23:47:13    110] #Total half perimeter of net bounding box = 9453 um.
[03/01 23:47:13    110] #Total wire length on LAYER M1 = 14 um.
[03/01 23:47:13    110] #Total wire length on LAYER M2 = 1156 um.
[03/01 23:47:13    110] #Total wire length on LAYER M3 = 14149 um.
[03/01 23:47:13    110] #Total wire length on LAYER M4 = 11697 um.
[03/01 23:47:13    110] #Total wire length on LAYER M5 = 0 um.
[03/01 23:47:13    110] #Total wire length on LAYER M6 = 0 um.
[03/01 23:47:13    110] #Total wire length on LAYER M7 = 0 um.
[03/01 23:47:13    110] #Total wire length on LAYER M8 = 0 um.
[03/01 23:47:13    110] #Total number of vias = 14924
[03/01 23:47:13    110] #Total number of multi-cut vias = 84 (  0.6%)
[03/01 23:47:13    110] #Total number of single cut vias = 14840 ( 99.4%)
[03/01 23:47:13    110] #Up-Via Summary (total 14924):
[03/01 23:47:13    110] #                   single-cut          multi-cut      Total
[03/01 23:47:13    110] #-----------------------------------------------------------
[03/01 23:47:13    110] #  Metal 1        5087 ( 98.4%)        84 (  1.6%)       5171
[03/01 23:47:13    110] #  Metal 2        4961 (100.0%)         0 (  0.0%)       4961
[03/01 23:47:13    110] #  Metal 3        4792 (100.0%)         0 (  0.0%)       4792
[03/01 23:47:13    110] #-----------------------------------------------------------
[03/01 23:47:13    110] #                14840 ( 99.4%)        84 (  0.6%)      14924 
[03/01 23:47:13    110] #
[03/01 23:47:13    110] #Total number of DRC violations = 0
[03/01 23:47:13    110] #Total number of overlapping instance violations = 1
[03/01 23:47:13    110] #Cpu time = 00:00:36
[03/01 23:47:13    110] #Elapsed time = 00:00:36
[03/01 23:47:13    110] #Increased memory = -9.90 (MB)
[03/01 23:47:13    110] #Total memory = 935.71 (MB)
[03/01 23:47:13    110] #Peak memory = 972.49 (MB)
[03/01 23:47:13    110] #detailRoute Statistics:
[03/01 23:47:13    110] #Cpu time = 00:00:36
[03/01 23:47:13    110] #Elapsed time = 00:00:36
[03/01 23:47:13    110] #Increased memory = -9.90 (MB)
[03/01 23:47:13    110] #Total memory = 935.71 (MB)
[03/01 23:47:13    110] #Peak memory = 972.49 (MB)
[03/01 23:47:13    110] #
[03/01 23:47:13    110] #globalDetailRoute statistics:
[03/01 23:47:13    110] #Cpu time = 00:00:57
[03/01 23:47:13    110] #Elapsed time = 00:00:56
[03/01 23:47:13    110] #Increased memory = 54.96 (MB)
[03/01 23:47:13    110] #Total memory = 906.65 (MB)
[03/01 23:47:13    110] #Peak memory = 972.49 (MB)
[03/01 23:47:13    110] #Number of warnings = 50
[03/01 23:47:13    110] #Total number of warnings = 50
[03/01 23:47:13    110] #Number of fails = 0
[03/01 23:47:13    110] #Total number of fails = 0
[03/01 23:47:13    110] #Complete globalDetailRoute on Sat Mar  1 23:47:13 2025
[03/01 23:47:13    110] #
[03/01 23:47:13    110] 
[03/01 23:47:13    110]       Clock detailed routing done.
[03/01 23:47:13    110] Checking guided vs. routed lengths for 87 nets...
[03/01 23:47:13    110] 
[03/01 23:47:13    110]       
[03/01 23:47:13    110]       Guided max path lengths
[03/01 23:47:13    110]       =======================
[03/01 23:47:13    110]       
[03/01 23:47:13    110]       ---------------------------------------
[03/01 23:47:13    110]       From (um)    To (um)    Number of paths
[03/01 23:47:13    110]       ---------------------------------------
[03/01 23:47:13    110]          0.000      50.000           1
[03/01 23:47:13    110]         50.000     100.000          65
[03/01 23:47:13    110]        100.000     150.000          16
[03/01 23:47:13    110]        150.000     200.000           1
[03/01 23:47:13    110]        200.000     250.000           2
[03/01 23:47:13    110]        250.000     300.000           1
[03/01 23:47:13    110]        300.000     350.000           1
[03/01 23:47:13    110]       ---------------------------------------
[03/01 23:47:13    110]       
[03/01 23:47:13    110]       Deviation of routing from guided max path lengths
[03/01 23:47:13    110]       =================================================
[03/01 23:47:13    110]       
[03/01 23:47:13    110]       --------------------------------------
[03/01 23:47:13    110]       From (%)    To (%)     Number of paths
[03/01 23:47:13    110]       --------------------------------------
[03/01 23:47:13    110]       below         0.000           8
[03/01 23:47:13    110]         0.000      20.000          41
[03/01 23:47:13    110]        20.000      40.000          26
[03/01 23:47:13    110]        40.000      60.000           6
[03/01 23:47:13    110]        60.000      80.000           4
[03/01 23:47:13    110]        80.000     100.000           1
[03/01 23:47:13    110]       100.000     120.000           1
[03/01 23:47:13    110]       --------------------------------------
[03/01 23:47:13    110]       
[03/01 23:47:13    110] 
[03/01 23:47:13    110]     Top 10 notable deviations of routed length from guided length
[03/01 23:47:13    110]     =============================================================
[03/01 23:47:13    110] 
[03/01 23:47:13    110]     Net core_instance/CTS_206 (74 terminals)
[03/01 23:47:13    110]     Guided length:  max path =    58.273um, total =   298.070um
[03/01 23:47:13    110]     Routed length:  max path =   122.600um, total =   330.920um
[03/01 23:47:13    110]     Deviation:      max path =   110.391%,  total =    11.021%
[03/01 23:47:13    110] 
[03/01 23:47:13    110]     Net core_instance/CTS_223 (61 terminals)
[03/01 23:47:13    110]     Guided length:  max path =    61.218um, total =   274.433um
[03/01 23:47:13    110]     Routed length:  max path =   114.600um, total =   318.640um
[03/01 23:47:13    110]     Deviation:      max path =    87.201%,  total =    16.109%
[03/01 23:47:13    110] 
[03/01 23:47:13    110]     Net core_instance/CTS_215 (75 terminals)
[03/01 23:47:13    110]     Guided length:  max path =    72.582um, total =   313.572um
[03/01 23:47:13    110]     Routed length:  max path =   130.200um, total =   370.300um
[03/01 23:47:13    110]     Deviation:      max path =    79.382%,  total =    18.091%
[03/01 23:47:13    110] 
[03/01 23:47:13    110]     Net core_instance/CTS_240 (101 terminals)
[03/01 23:47:13    110]     Guided length:  max path =    58.705um, total =   363.820um
[03/01 23:47:13    110]     Routed length:  max path =    97.800um, total =   417.040um
[03/01 23:47:13    110]     Deviation:      max path =    66.596%,  total =    14.628%
[03/01 23:47:13    110] 
[03/01 23:47:13    110]     Net core_instance/CTS_232 (86 terminals)
[03/01 23:47:13    110]     Guided length:  max path =    82.377um, total =   353.980um
[03/01 23:47:13    110]     Routed length:  max path =   133.200um, total =   402.880um
[03/01 23:47:13    110]     Deviation:      max path =    61.695%,  total =    13.814%
[03/01 23:47:13    110] 
[03/01 23:47:13    110]     Net core_instance/CTS_189 (59 terminals)
[03/01 23:47:13    110]     Guided length:  max path =    65.015um, total =   249.860um
[03/01 23:47:13    110]     Routed length:  max path =   104.600um, total =   277.680um
[03/01 23:47:13    110]     Deviation:      max path =    60.886%,  total =    11.134%
[03/01 23:47:13    110] 
[03/01 23:47:13    110]     Net core_instance/CTS_228 (66 terminals)
[03/01 23:47:13    110]     Guided length:  max path =    51.530um, total =   287.370um
[03/01 23:47:13    110]     Routed length:  max path =    81.600um, total =   317.620um
[03/01 23:47:13    110]     Deviation:      max path =    58.354%,  total =    10.526%
[03/01 23:47:13    110] 
[03/01 23:47:13    110]     Net core_instance/CTS_195 (73 terminals)
[03/01 23:47:13    110]     Guided length:  max path =    78.088um, total =   308.243um
[03/01 23:47:13    110]     Routed length:  max path =   122.400um, total =   342.700um
[03/01 23:47:13    110]     Deviation:      max path =    56.747%,  total =    11.179%
[03/01 23:47:13    110] 
[03/01 23:47:13    110]     Net core_instance/CTS_208 (55 terminals)
[03/01 23:47:13    110]     Guided length:  max path =    75.030um, total =   290.925um
[03/01 23:47:13    110]     Routed length:  max path =   117.400um, total =   332.180um
[03/01 23:47:13    110]     Deviation:      max path =    56.471%,  total =    14.181%
[03/01 23:47:13    110] 
[03/01 23:47:13    110]     Net core_instance/CTS_237 (81 terminals)
[03/01 23:47:13    110]     Guided length:  max path =    65.095um, total =   278.725um
[03/01 23:47:13    110]     Routed length:  max path =   101.200um, total =   321.520um
[03/01 23:47:13    110]     Deviation:      max path =    55.465%,  total =    15.354%
[03/01 23:47:13    110] 
[03/01 23:47:13    110] Set FIXED routing status on 87 net(s)
[03/01 23:47:13    110] Set FIXED placed status on 86 instance(s)
[03/01 23:47:13    110] Net route status summary:
[03/01 23:47:13    110]   Clock:        87 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=87)
[03/01 23:47:13    110]   Non-clock: 24736 (unrouted=24736, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/01 23:47:13    110] (Not counting 4119 nets with <2 term connections)
[03/01 23:47:13    110] 
[03/01 23:47:13    110] CCOPT: Done with clock implementation routing.
[03/01 23:47:13    110] 
[03/01 23:47:13    110] 
[03/01 23:47:13    110] CCOPT: Starting congestion repair using flow wrapper.
[03/01 23:47:13    110] Trial Route Overflow 0(H) 0(V)
[03/01 23:47:13    110] Starting congestion repair ...
[03/01 23:47:13    110] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/01 23:47:13    110] [NR-eagl] Detected a user setting of 'getTrialRouteMode -maxRouteLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/01 23:47:13    110] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/01 23:47:13    110] (I)       Reading DB...
[03/01 23:47:13    110] (I)       congestionReportName   : 
[03/01 23:47:13    110] (I)       buildTerm2TermWires    : 1
[03/01 23:47:13    110] (I)       doTrackAssignment      : 1
[03/01 23:47:13    110] (I)       dumpBookshelfFiles     : 0
[03/01 23:47:13    110] (I)       numThreads             : 1
[03/01 23:47:13    110] [NR-eagl] honorMsvRouteConstraint: false
[03/01 23:47:13    110] (I)       honorPin               : false
[03/01 23:47:13    110] (I)       honorPinGuide          : true
[03/01 23:47:13    110] (I)       honorPartition         : false
[03/01 23:47:13    110] (I)       allowPartitionCrossover: false
[03/01 23:47:13    110] (I)       honorSingleEntry       : true
[03/01 23:47:13    110] (I)       honorSingleEntryStrong : true
[03/01 23:47:13    110] (I)       handleViaSpacingRule   : false
[03/01 23:47:13    110] (I)       PDConstraint           : none
[03/01 23:47:13    110] (I)       expBetterNDRHandling   : false
[03/01 23:47:13    110] [NR-eagl] honorClockSpecNDR      : 0
[03/01 23:47:13    110] (I)       routingEffortLevel     : 3
[03/01 23:47:13    110] [NR-eagl] minRouteLayer          : 2
[03/01 23:47:13    110] [NR-eagl] maxRouteLayer          : 4
[03/01 23:47:13    110] (I)       numRowsPerGCell        : 1
[03/01 23:47:13    110] (I)       speedUpLargeDesign     : 0
[03/01 23:47:13    110] (I)       speedUpBlkViolationClean: 0
[03/01 23:47:13    110] (I)       multiThreadingTA       : 0
[03/01 23:47:13    110] (I)       blockedPinEscape       : 1
[03/01 23:47:13    110] (I)       blkAwareLayerSwitching : 0
[03/01 23:47:13    110] (I)       betterClockWireModeling: 1
[03/01 23:47:13    110] (I)       punchThroughDistance   : 500.00
[03/01 23:47:13    110] (I)       scenicBound            : 1.15
[03/01 23:47:13    110] (I)       maxScenicToAvoidBlk    : 100.00
[03/01 23:47:13    110] (I)       source-to-sink ratio   : 0.00
[03/01 23:47:13    110] (I)       targetCongestionRatioH : 1.00
[03/01 23:47:13    110] (I)       targetCongestionRatioV : 1.00
[03/01 23:47:13    110] (I)       layerCongestionRatio   : 0.70
[03/01 23:47:13    110] (I)       m1CongestionRatio      : 0.10
[03/01 23:47:13    110] (I)       m2m3CongestionRatio    : 0.70
[03/01 23:47:13    110] (I)       localRouteEffort       : 1.00
[03/01 23:47:13    110] (I)       numSitesBlockedByOneVia: 8.00
[03/01 23:47:13    110] (I)       supplyScaleFactorH     : 1.00
[03/01 23:47:13    110] (I)       supplyScaleFactorV     : 1.00
[03/01 23:47:13    110] (I)       highlight3DOverflowFactor: 0.00
[03/01 23:47:13    110] (I)       doubleCutViaModelingRatio: 0.00
[03/01 23:47:13    110] (I)       blockTrack             : 
[03/01 23:47:13    110] (I)       readTROption           : true
[03/01 23:47:13    110] (I)       extraSpacingBothSide   : false
[03/01 23:47:13    110] [NR-eagl] numTracksPerClockWire  : 0
[03/01 23:47:13    110] (I)       routeSelectedNetsOnly  : false
[03/01 23:47:13    110] (I)       before initializing RouteDB syMemory usage = 1191.1 MB
[03/01 23:47:13    110] (I)       starting read tracks
[03/01 23:47:13    110] (I)       build grid graph
[03/01 23:47:13    110] (I)       build grid graph start
[03/01 23:47:13    110] [NR-eagl] Layer1 has no routable track
[03/01 23:47:13    110] [NR-eagl] Layer2 has single uniform track structure
[03/01 23:47:13    110] [NR-eagl] Layer3 has single uniform track structure
[03/01 23:47:13    110] [NR-eagl] Layer4 has single uniform track structure
[03/01 23:47:13    110] (I)       build grid graph end
[03/01 23:47:13    110] (I)       Layer1   numNetMinLayer=24736
[03/01 23:47:13    110] (I)       Layer2   numNetMinLayer=0
[03/01 23:47:13    110] (I)       Layer3   numNetMinLayer=87
[03/01 23:47:13    110] (I)       Layer4   numNetMinLayer=0
[03/01 23:47:13    110] (I)       numViaLayers=3
[03/01 23:47:13    110] (I)       end build via table
[03/01 23:47:13    110] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[03/01 23:47:13    110] [NR-eagl] numPreroutedNet = 87  numPreroutedWires = 15977
[03/01 23:47:13    110] (I)       readDataFromPlaceDB
[03/01 23:47:13    110] (I)       Read net information..
[03/01 23:47:13    110] [NR-eagl] Read numTotalNets=24823  numIgnoredNets=87
[03/01 23:47:13    110] (I)       Read testcase time = 0.010 seconds
[03/01 23:47:13    110] 
[03/01 23:47:13    110] (I)       totalPins=81475  totalGlobalPin=80327 (98.59%)
[03/01 23:47:13    110] (I)       Model blockage into capacity
[03/01 23:47:13    110] (I)       Read numBlocks=7992  numPreroutedWires=15977  numCapScreens=0
[03/01 23:47:13    110] (I)       blocked area on Layer1 : 0  (0.00%)
[03/01 23:47:13    110] (I)       blocked area on Layer2 : 47308032000  (5.58%)
[03/01 23:47:13    110] (I)       blocked area on Layer3 : 15888400000  (1.87%)
[03/01 23:47:13    110] (I)       blocked area on Layer4 : 125936360000  (14.85%)
[03/01 23:47:13    110] (I)       Modeling time = 0.020 seconds
[03/01 23:47:13    110] 
[03/01 23:47:13    110] (I)       Number of ignored nets = 87
[03/01 23:47:13    110] (I)       Number of fixed nets = 87.  Ignored: Yes
[03/01 23:47:13    110] (I)       Number of clock nets = 87.  Ignored: No
[03/01 23:47:13    110] (I)       Number of analog nets = 0.  Ignored: Yes
[03/01 23:47:13    110] (I)       Number of special nets = 0.  Ignored: Yes
[03/01 23:47:13    110] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/01 23:47:13    110] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/01 23:47:13    110] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/01 23:47:13    110] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/01 23:47:13    110] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/01 23:47:13    110] (I)       Before initializing earlyGlobalRoute syMemory usage = 1191.1 MB
[03/01 23:47:13    110] (I)       Layer1  viaCost=300.00
[03/01 23:47:13    110] (I)       Layer2  viaCost=100.00
[03/01 23:47:13    110] (I)       Layer3  viaCost=100.00
[03/01 23:47:13    110] (I)       ---------------------Grid Graph Info--------------------
[03/01 23:47:13    110] (I)       routing area        :  (0, 0) - (923600, 918400)
[03/01 23:47:13    110] (I)       core area           :  (20000, 20000) - (903600, 898400)
[03/01 23:47:13    110] (I)       Site Width          :   400  (dbu)
[03/01 23:47:13    110] (I)       Row Height          :  3600  (dbu)
[03/01 23:47:13    110] (I)       GCell Width         :  3600  (dbu)
[03/01 23:47:13    110] (I)       GCell Height        :  3600  (dbu)
[03/01 23:47:13    110] (I)       grid                :   256   255     4
[03/01 23:47:13    110] (I)       vertical capacity   :     0  3600     0  3600
[03/01 23:47:13    110] (I)       horizontal capacity :     0     0  3600     0
[03/01 23:47:13    110] (I)       Default wire width  :   180   200   200   200
[03/01 23:47:13    110] (I)       Default wire space  :   180   200   200   200
[03/01 23:47:13    110] (I)       Default pitch size  :   360   400   400   400
[03/01 23:47:13    110] (I)       First Track Coord   :     0   200   400   200
[03/01 23:47:13    110] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/01 23:47:13    110] (I)       Total num of tracks :     0  2309  2295  2309
[03/01 23:47:13    110] (I)       Num of masks        :     1     1     1     1
[03/01 23:47:13    110] (I)       --------------------------------------------------------
[03/01 23:47:13    110] 
[03/01 23:47:13    110] [NR-eagl] ============ Routing rule table ============
[03/01 23:47:13    110] [NR-eagl] Rule id 0. Nets 0 
[03/01 23:47:13    110] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/01 23:47:13    110] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[03/01 23:47:13    110] [NR-eagl] Rule id 1. Nets 24736 
[03/01 23:47:13    110] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/01 23:47:13    110] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/01 23:47:13    110] [NR-eagl] ========================================
[03/01 23:47:13    110] [NR-eagl] 
[03/01 23:47:13    110] (I)       After initializing earlyGlobalRoute syMemory usage = 1191.1 MB
[03/01 23:47:13    110] (I)       Loading and dumping file time : 0.27 seconds
[03/01 23:47:13    110] (I)       free getNanoCongMap()->getMpool()
[03/01 23:47:13    110] (I)       ============= Initialization =============
[03/01 23:47:13    111] (I)       total 2D Cap : 1623172 = (572477 H, 1050695 V)
[03/01 23:47:13    111] [NR-eagl] Layer group 1: route 24736 net(s) in layer range [2, 4]
[03/01 23:47:13    111] (I)       ============  Phase 1a Route ============
[03/01 23:47:13    111] (I)       Phase 1a runs 0.09 seconds
[03/01 23:47:13    111] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[03/01 23:47:13    111] (I)       Usage: 288816 = (124916 H, 163900 V) = (21.82% H, 15.60% V) = (2.248e+05um H, 2.950e+05um V)
[03/01 23:47:13    111] (I)       
[03/01 23:47:13    111] (I)       ============  Phase 1b Route ============
[03/01 23:47:13    111] (I)       Phase 1b runs 0.02 seconds
[03/01 23:47:13    111] (I)       Usage: 288928 = (124987 H, 163941 V) = (21.83% H, 15.60% V) = (2.250e+05um H, 2.951e+05um V)
[03/01 23:47:13    111] (I)       
[03/01 23:47:13    111] (I)       earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.12% V. EstWL: 5.200704e+05um
[03/01 23:47:13    111] (I)       ============  Phase 1c Route ============
[03/01 23:47:13    111] (I)       Level2 Grid: 52 x 51
[03/01 23:47:14    111] (I)       Phase 1c runs 0.02 seconds
[03/01 23:47:14    111] (I)       Usage: 288928 = (124987 H, 163941 V) = (21.83% H, 15.60% V) = (2.250e+05um H, 2.951e+05um V)
[03/01 23:47:14    111] (I)       
[03/01 23:47:14    111] (I)       ============  Phase 1d Route ============
[03/01 23:47:14    111] (I)       Phase 1d runs 0.02 seconds
[03/01 23:47:14    111] (I)       Usage: 288970 = (125015 H, 163955 V) = (21.84% H, 15.60% V) = (2.250e+05um H, 2.951e+05um V)
[03/01 23:47:14    111] (I)       
[03/01 23:47:14    111] (I)       ============  Phase 1e Route ============
[03/01 23:47:14    111] (I)       Phase 1e runs 0.01 seconds
[03/01 23:47:14    111] (I)       Usage: 288970 = (125015 H, 163955 V) = (21.84% H, 15.60% V) = (2.250e+05um H, 2.951e+05um V)
[03/01 23:47:14    111] (I)       
[03/01 23:47:14    111] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 5.201460e+05um
[03/01 23:47:14    111] [NR-eagl] 
[03/01 23:47:14    111] (I)       ============  Phase 1l Route ============
[03/01 23:47:14    111] (I)       dpBasedLA: time=0.04  totalOF=1579  totalVia=153352  totalWL=288959  total(Via+WL)=442311 
[03/01 23:47:14    111] (I)       Total Global Routing Runtime: 0.34 seconds
[03/01 23:47:14    111] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.04% V
[03/01 23:47:14    111] [NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.04% V
[03/01 23:47:14    111] (I)       
[03/01 23:47:14    111] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/01 23:47:14    111] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/01 23:47:14    111] 
[03/01 23:47:14    111] ** np local hotspot detection info verbose **
[03/01 23:47:14    111] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/01 23:47:14    111] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/01 23:47:14    111] 
[03/01 23:47:14    111] describeCongestion: hCong = 0.00 vCong = 0.00
[03/01 23:47:14    111] Skipped repairing congestion.
[03/01 23:47:14    111] (I)       ============= track Assignment ============
[03/01 23:47:14    111] (I)       extract Global 3D Wires
[03/01 23:47:14    111] (I)       Extract Global WL : time=0.01
[03/01 23:47:14    111] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/01 23:47:14    111] (I)       Initialization real time=0.01 seconds
[03/01 23:47:14    111] (I)       Kernel real time=0.28 seconds
[03/01 23:47:14    111] (I)       End Greedy Track Assignment
[03/01 23:47:14    111] [NR-eagl] Layer1(M1)(F) length: 1.420000e+01um, number of vias: 86406
[03/01 23:47:14    111] [NR-eagl] Layer2(M2)(V) length: 2.196427e+05um, number of vias: 122802
[03/01 23:47:14    111] [NR-eagl] Layer3(M3)(H) length: 2.440708e+05um, number of vias: 9655
[03/01 23:47:14    111] [NR-eagl] Layer4(M4)(V) length: 9.591506e+04um, number of vias: 0
[03/01 23:47:14    111] [NR-eagl] Total length: 5.596427e+05um, number of vias: 218863
[03/01 23:47:14    111] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[03/01 23:47:14    111] 
[03/01 23:47:14    111] CCOPT: Done with congestion repair using flow wrapper.
[03/01 23:47:14    111] 
[03/01 23:47:14    111] #spOpts: N=65 
[03/01 23:47:14    111] Core basic site is core
[03/01 23:47:14    111] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 23:47:14    111]     Clock implementation routing done.
[03/01 23:47:14    111]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
[03/01 23:47:14    111] PreRoute RC Extraction called for design fullchip.
[03/01 23:47:14    111] RC Extraction called in multi-corner(2) mode.
[03/01 23:47:14    111] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 23:47:14    111] RCMode: PreRoute
[03/01 23:47:14    111]       RC Corner Indexes            0       1   
[03/01 23:47:14    111] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 23:47:14    111] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 23:47:14    111] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 23:47:14    111] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 23:47:14    111] Shrink Factor                : 1.00000
[03/01 23:47:14    111] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 23:47:14    111] Using capacitance table file ...
[03/01 23:47:14    111] Updating RC grid for preRoute extraction ...
[03/01 23:47:14    111] Initializing multi-corner capacitance tables ... 
[03/01 23:47:14    112] Initializing multi-corner resistance tables ...
[03/01 23:47:15    112] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1176.070M)
[03/01 23:47:15    112] 
[03/01 23:47:15    112]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/01 23:47:15    112]     Rebuilding timing graph... 
[03/01 23:47:15    112]     Rebuilding timing graph done.
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Routing Correlation Report
[03/01 23:47:16    114]     ==========================
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Top/Trunk Low-Fanout (<=5) Routes:
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/01 23:47:16    114]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/01 23:47:16    114]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     Gate Delay           ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
[03/01 23:47:16    114]     S->S Wire Len.       um        133.714      134.100      1.003     189.100      189.646      1.000      1.003         0.997
[03/01 23:47:16    114]     S->S Wire Res.       Ohm       148.558      150.478      1.013     210.093      212.809      1.000      1.013         0.987
[03/01 23:47:16    114]     S->S Wire Res./um    Ohm         0.556        0.561      1.010       0.786        0.793      1.000      1.010         0.990
[03/01 23:47:16    114]     Total Wire Len.      um        133.714      134.100      1.003     189.100      189.646      1.000      1.003         0.997
[03/01 23:47:16    114]     Trans. Time          ns          0.006        0.006      0.992       0.009        0.009      1.000      0.992         1.008
[03/01 23:47:16    114]     Wire Cap.            fF         20.884       20.705      0.991      29.535       29.281      1.000      0.991         1.009
[03/01 23:47:16    114]     Wire Cap./um         fF          0.078        0.077      0.989       0.110        0.109      1.000      0.989         1.012
[03/01 23:47:16    114]     Wire Delay           ns          0.003        0.003      0.952       0.004        0.004      1.000      0.952         1.051
[03/01 23:47:16    114]     Wire Skew            ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
[03/01 23:47:16    114]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Top/Trunk High-Fanout (>5) Routes:
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/01 23:47:16    114]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/01 23:47:16    114]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     Gate Delay           ns          0.084        0.086      1.022      0.010         0.010      0.997      1.027         0.967
[03/01 23:47:16    114]     S->S Wire Len.       um         78.855       85.391      1.083     60.816        63.165      0.993      1.031         0.956
[03/01 23:47:16    114]     S->S Wire Res.       Ohm        97.134      107.030      1.102     67.622        72.324      0.991      1.060         0.926
[03/01 23:47:16    114]     S->S Wire Res./um    Ohm         1.381        1.378      0.998      0.341         0.299      0.953      0.836         1.088
[03/01 23:47:16    114]     Total Wire Len.      um        369.055      396.550      1.075     94.439       102.490      0.999      1.084         0.920
[03/01 23:47:16    114]     Trans. Time          ns          0.079        0.082      1.037      0.009         0.009      0.996      0.989         1.003
[03/01 23:47:16    114]     Wire Cap.            fF         55.767       59.605      1.069     12.997        14.232      0.997      1.092         0.910
[03/01 23:47:16    114]     Wire Cap./um         fF          0.152        0.151      0.994      0.004         0.003      0.951      0.793         1.141
[03/01 23:47:16    114]     Wire Delay           ns          0.003        0.004      1.248      0.003         0.003      0.951      1.123         0.806
[03/01 23:47:16    114]     Wire Skew            ns          0.005        0.006      1.224      0.003         0.003      0.958      0.979         0.937
[03/01 23:47:16    114]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Leaf Routes:
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/01 23:47:16    114]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/01 23:47:16    114]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     Gate Delay           ns          0.095        0.095      0.996      0.005         0.005      0.977      0.959         0.996
[03/01 23:47:16    114]     S->S Wire Len.       um         43.970       54.377      1.237     21.961        26.943      0.863      1.059         0.704
[03/01 23:47:16    114]     S->S Wire Res.       Ohm        70.423       78.307      1.112     30.438        35.492      0.846      0.986         0.725
[03/01 23:47:16    114]     S->S Wire Res./um    Ohm         1.711        1.508      0.881      0.383         0.233      0.820      0.498         1.350
[03/01 23:47:16    114]     Total Wire Len.      um        291.429      302.249      1.037     66.619        67.992      0.991      1.011         0.971
[03/01 23:47:16    114]     Trans. Time          ns          0.092        0.092      1.002      0.008         0.008      0.987      0.988         0.986
[03/01 23:47:16    114]     Wire Cap.            fF         52.868       51.863      0.981     12.294        11.794      0.992      0.952         1.034
[03/01 23:47:16    114]     Wire Cap./um         fF          0.181        0.171      0.946      0.008         0.005      0.965      0.686         1.358
[03/01 23:47:16    114]     Wire Delay           ns          0.004        0.005      1.350      0.002         0.002      0.772      0.980         0.608
[03/01 23:47:16    114]     Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
[03/01 23:47:16    114]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     -------------------------------------------------------------------
[03/01 23:47:16    114]     Route Sink Pin                                       Difference (%)
[03/01 23:47:16    114]     -------------------------------------------------------------------
[03/01 23:47:16    114]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1705f/I        4.839
[03/01 23:47:16    114]     -------------------------------------------------------------------
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     -----------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[03/01 23:47:16    114]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/01 23:47:16    114]     -----------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     M3                           220.035um    220.400um        1.599         0.282         0.451
[03/01 23:47:16    114]     M4                            47.392um     47.800um        1.599         0.282         0.451
[03/01 23:47:16    114]     Preferred Layer Adherence    100.000%     100.000%           -             -             -
[03/01 23:47:16    114]     -----------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     No transition time violation increases to report
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     -------------------------------------------------------------------
[03/01 23:47:16    114]     Route Sink Pin                                       Difference (%)
[03/01 23:47:16    114]     -------------------------------------------------------------------
[03/01 23:47:16    114]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16e6e/I       -171.429
[03/01 23:47:16    114]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f7f/I       -132.000
[03/01 23:47:16    114]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16e6d/I       -105.263
[03/01 23:47:16    114]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f83/I       -103.030
[03/01 23:47:16    114]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f76/I        -91.892
[03/01 23:47:16    114]     -------------------------------------------------------------------
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     ------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/01 23:47:16    114]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/01 23:47:16    114]     ------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     M1                              0.000um       1.200um       1.787         0.272         0.487
[03/01 23:47:16    114]     M2                              0.000um       8.600um       1.599         0.282         0.451
[03/01 23:47:16    114]     M3                           1270.622um    1368.400um       1.599         0.282         0.451
[03/01 23:47:16    114]     M4                           1681.818um    1794.200um       1.599         0.282         0.451
[03/01 23:47:16    114]     Preferred Layer Adherence     100.000%       99.691%          -             -             -
[03/01 23:47:16    114]     ------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     No transition time violation increases to report
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Top Wire Delay Differences (Leaf routes):
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     ---------------------------------------------------------------------------------
[03/01 23:47:16    114]     Route Sink Pin                                                     Difference (%)
[03/01 23:47:16    114]     ---------------------------------------------------------------------------------
[03/01 23:47:16    114]     core_instance/psum_mem_instance/memory3_reg_9_/CP                     -857.143
[03/01 23:47:16    114]     core_instance/ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/CP        -727.273
[03/01 23:47:16    114]     core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/CP       -725.000
[03/01 23:47:16    114]     core_instance/ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/CP        -650.000
[03/01 23:47:16    114]     core_instance/psum_mem_instance/memory4_reg_9_/CP                     -633.333
[03/01 23:47:16    114]     ---------------------------------------------------------------------------------
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Clock Tree Layer Assignment (Leaf Routes):
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     --------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
[03/01 23:47:16    114]                                                                (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/01 23:47:16    114]     --------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     M1                               0.000um       13.000um       1.787         0.272         0.487
[03/01 23:47:16    114]     M2                               0.000um     1147.000um       1.599         0.282         0.451
[03/01 23:47:16    114]     M3                           11100.110um    12560.000um       1.599         0.282         0.451
[03/01 23:47:16    114]     M4                           11631.362um     9855.400um       1.599         0.282         0.451
[03/01 23:47:16    114]     Preferred Layer Adherence      100.000%        95.080%          -             -             -
[03/01 23:47:16    114]     --------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Transition Time Violating Nets (Leaf Routes)
[03/01 23:47:16    114]     ============================================
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Net: core_instance/CTS_207:
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/01 23:47:16    114]                          Length        Via Count     Length        Via Count
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     M2                     0.000um      86            25.800um         86
[03/01 23:47:16    114]     M3                   163.847um      86           188.200um         78
[03/01 23:47:16    114]     M4                   156.303um     124           135.200um         67
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     Totals               319.000um     296           348.000um        231
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     Quantity             Pre-Route     Post-Route        -             -
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     S->WS OverSlew         0.000ns       0.002ns         -             -
[03/01 23:47:16    114]     S->WS Trans. Time      0.104ns       0.107ns         -             -
[03/01 23:47:16    114]     S->WS Wire Len.       32.765um      75.400um         -             -
[03/01 23:47:16    114]     S->WS Wire Res.       56.667Ohm    105.329Ohm        -             -
[03/01 23:47:16    114]     Wire Cap.             61.093fF      61.580fF         -             -
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     Pre-route worst sink: core_instance/kmem_instance/memory4_reg_6_/CP.
[03/01 23:47:16    114]     Post-route worst sink: core_instance/kmem_instance/Q_reg_23_/CP.
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dae.
[03/01 23:47:16    114]     Driver fanout: 85.
[03/01 23:47:16    114]     Driver cell: CKBD12.
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Net: core_instance/mac_array_instance/CTS_52:
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/01 23:47:16    114]                          Length        Via Count     Length        Via Count
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     M2                     0.000um      53             5.400um         53
[03/01 23:47:16    114]     M3                   136.572um      53           172.000um         52
[03/01 23:47:16    114]     M4                   125.478um      68           103.200um         54
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     Totals               261.000um     174           280.000um        159
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     Quantity             Pre-Route     Post-Route        -             -
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     S->WS OverSlew         0.000ns       0.002ns         -             -
[03/01 23:47:16    114]     S->WS Trans. Time      0.104ns       0.107ns         -             -
[03/01 23:47:16    114]     S->WS Wire Len.       38.733um      36.200um         -             -
[03/01 23:47:16    114]     S->WS Wire Res.       66.163Ohm     56.657Ohm        -             -
[03/01 23:47:16    114]     Wire Cap.             46.988fF      48.746fF         -             -
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     Pre-route worst sink:
[03/01 23:47:16    114]     core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/C-
[03/01 23:47:16    114]     P.
[03/01 23:47:16    114]     Post-route worst sink:
[03/01 23:47:16    114]     core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/C-
[03/01 23:47:16    114]     P.
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     Driver instance:
[03/01 23:47:16    114]     core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16ff1.
[03/01 23:47:16    114]     Driver fanout: 52.
[03/01 23:47:16    114]     Driver cell: CKBD8.
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Net: core_instance/CTS_233:
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/01 23:47:16    114]                          Length        Via Count     Length        Via Count
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     M2                     0.000um      58            17.000um         58
[03/01 23:47:16    114]     M3                   118.778um      58           131.200um         56
[03/01 23:47:16    114]     M4                   109.653um      86            94.600um         50
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     Totals               227.000um     202           242.000um        164
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     Quantity             Pre-Route     Post-Route        -             -
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     S->WS OverSlew         0.000ns       0.000ns         -             -
[03/01 23:47:16    114]     S->WS Trans. Time      0.104ns       0.105ns         -             -
[03/01 23:47:16    114]     S->WS Wire Len.       20.745um      25.800um         -             -
[03/01 23:47:16    114]     S->WS Wire Res.       34.583Ohm     42.335Ohm        -             -
[03/01 23:47:16    114]     Wire Cap.             42.930fF      42.450fF         -             -
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     Pre-route worst sink: core_instance/psum_mem_instance/memory4_reg_70_/CP.
[03/01 23:47:16    114]     Post-route worst sink:
[03/01 23:47:16    114]     core_instance/psum_mem_instance/memory4_reg_70_/CP.
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f8a.
[03/01 23:47:16    114]     Driver fanout: 57.
[03/01 23:47:16    114]     Driver cell: CKBD8.
[03/01 23:47:16    114]     -------------------------------------------------------------------------
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Via Selection for Estimated Routes (rule default):
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     ----------------------------------------------------------------
[03/01 23:47:16    114]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/01 23:47:16    114]     Range                    (Ohm)    (fF)     (fs)     Only
[03/01 23:47:16    114]     ----------------------------------------------------------------
[03/01 23:47:16    114]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/01 23:47:16    114]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/01 23:47:16    114]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/01 23:47:16    114]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/01 23:47:16    114]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/01 23:47:16    114]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/01 23:47:16    114]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/01 23:47:16    114]     ----------------------------------------------------------------
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Post-Route Via Usage Statistics:
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/01 23:47:16    114]     Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/01 23:47:16    114]                                                             Count                          Count                            Count                 
[03/01 23:47:16    114]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     M1-M2    VIA12_1cut          1.500    0.032    0.047       3          0%        -         2          2%          -        -          -         -
[03/01 23:47:16    114]     M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063      11          0%        -        -           -           -        -          -         -
[03/01 23:47:16    114]     M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4987         98%       ER        84         89%        ER         -          -         -
[03/01 23:47:16    114]     M1-M2    VIA12_2cut_N        0.750    0.059    0.044      36          1%        -         3          3%          -        -          -         -
[03/01 23:47:16    114]     M1-M2    VIA12_2cut_S        0.750    0.059    0.044      40          1%        -         5          5%          -        -          -         -
[03/01 23:47:16    114]     M2-M3    VIA23_1cut          1.500    0.030    0.046    4866        100%       ER        94        100%        ER         -          -         -
[03/01 23:47:16    114]     M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
[03/01 23:47:16    114]     M3-M4    VIA34_1cut          1.500    0.030    0.046    4579        100%       ER       213        100%        ER         -          -         -
[03/01 23:47:16    114]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Tag Key:
[03/01 23:47:16    114]     	E=Used for route estimates;
[03/01 23:47:16    114]     	R=Most frequently used by router for this net type and layer transition.
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     
[03/01 23:47:16    114]     Clock DAG stats after routing clock trees:
[03/01 23:47:16    114]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:47:16    114]       cell areas     : b=658.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.800um^2
[03/01 23:47:16    114]       gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.206pF, total=4.570pF
[03/01 23:47:16    114]       wire capacitance : top=0.000pF, trunk=0.518pF, leaf=4.045pF, total=4.564pF
[03/01 23:47:16    114]       wire lengths   : top=0.000um, trunk=3440.600um, leaf=23575.400um, total=27016.000um
[03/01 23:47:16    114]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:47:16    114]     Clock DAG net violations after routing clock trees:
[03/01 23:47:16    114]       Transition : {count=3, worst=[0.002ns, 0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/01 23:47:16    114]     Clock tree state after routing clock trees:
[03/01 23:47:16    114]       clock_tree clk: worst slew is leaf(0.107),trunk(0.098),top(nil), margined worst slew is leaf(0.107),trunk(0.098),top(nil)
[03/01 23:47:17    114]       skew_group clk/CON: insertion delay [min=0.253, max=0.287, avg=0.272, sd=0.007], skew [0.035 vs 0.057, 100% {0.253, 0.272, 0.287}] (wid=0.039 ws=0.029) (gid=0.273 gs=0.045)
[03/01 23:47:17    114]     Clock network insertion delays are now [0.253ns, 0.287ns] average 0.272ns std.dev 0.007ns
[03/01 23:47:17    114]     Legalizer reserving space for clock trees... 
[03/01 23:47:17    114]     Legalizer reserving space for clock trees done.
[03/01 23:47:17    114]     PostConditioning... 
[03/01 23:47:17    114]       Update timing... 
[03/01 23:47:17    114]         Updating timing graph... 
[03/01 23:47:17    114]           
[03/01 23:47:17    114] #################################################################################
[03/01 23:47:17    114] # Design Stage: PreRoute
[03/01 23:47:17    114] # Design Name: fullchip
[03/01 23:47:17    114] # Design Mode: 65nm
[03/01 23:47:17    114] # Analysis Mode: MMMC Non-OCV 
[03/01 23:47:17    114] # Parasitics Mode: No SPEF/RCDB
[03/01 23:47:17    114] # Signoff Settings: SI Off 
[03/01 23:47:17    114] #################################################################################
[03/01 23:47:17    115] AAE_INFO: 1 threads acquired from CTE.
[03/01 23:47:17    115] Calculate delays in BcWc mode...
[03/01 23:47:17    115] Topological Sorting (CPU = 0:00:00.0, MEM = 1242.3M, InitMEM = 1238.9M)
[03/01 23:47:21    118] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 23:47:21    118] End delay calculation. (MEM=1345.08 CPU=0:00:03.1 REAL=0:00:03.0)
[03/01 23:47:21    118] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1345.1M) ***
[03/01 23:47:21    118]         Updating timing graph done.
[03/01 23:47:21    118]         Updating latch analysis... 
[03/01 23:47:21    118]         Updating latch analysis done.
[03/01 23:47:21    118]       Update timing done.
[03/01 23:47:21    118]       Invalidating timing
[03/01 23:47:21    118]       PostConditioning active optimizations:
[03/01 23:47:21    118]        - DRV fixing with cell sizing
[03/01 23:47:21    118]       
[03/01 23:47:21    118]       Currently running CTS, using active skew data
[03/01 23:47:21    118]       Rebuilding timing graph... 
[03/01 23:47:21    118]       Rebuilding timing graph done.
[03/01 23:47:21    119]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/01 23:47:21    119]       Rebuilding timing graph   cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:47:21    119]       Rebuilding timing graph   cell areas     : b=658.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.800um^2
[03/01 23:47:21    119]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.206pF, total=4.570pF
[03/01 23:47:21    119]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.518pF, leaf=4.045pF, total=4.564pF
[03/01 23:47:21    119]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3440.600um, leaf=23575.400um, total=27016.000um
[03/01 23:47:21    119]       Rebuilding timing graph   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:47:21    119]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
[03/01 23:47:21    119]       Rebuilding timing graph   Transition : {count=3, worst=[0.002ns, 0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/01 23:47:21    119]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/01 23:47:21    119]       Clock DAG stats PostConditioning initial state:
[03/01 23:47:21    119]         cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:47:21    119]         cell areas     : b=658.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.800um^2
[03/01 23:47:21    119]         gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.206pF, total=4.570pF
[03/01 23:47:21    119]         wire capacitance : top=0.000pF, trunk=0.518pF, leaf=4.045pF, total=4.564pF
[03/01 23:47:21    119]         wire lengths   : top=0.000um, trunk=3440.600um, leaf=23575.400um, total=27016.000um
[03/01 23:47:21    119]         sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:47:21    119]       Clock DAG net violations PostConditioning initial state:
[03/01 23:47:21    119]         Transition : {count=3, worst=[0.002ns, 0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/01 23:47:21    119]       Recomputing CTS skew targets... 
[03/01 23:47:21    119]         Resolving skew group constraints... 
[03/01 23:47:22    119]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/01 23:47:22    119]         Resolving skew group constraints done.
[03/01 23:47:22    119]       Recomputing CTS skew targets done.
[03/01 23:47:22    119]       Fixing DRVs... 
[03/01 23:47:22    119]         Fixing clock tree DRVs: 
[03/01 23:47:22    119]         Fixing clock tree DRVs: .
[03/01 23:47:22    119]         Fixing clock tree DRVs: ..
[03/01 23:47:22    119]         Fixing clock tree DRVs: ...
[03/01 23:47:22    119]         Fixing clock tree DRVs: ... 20% 
[03/01 23:47:22    119]         Fixing clock tree DRVs: ... 20% .
[03/01 23:47:22    119]         Fixing clock tree DRVs: ... 20% ..
[03/01 23:47:22    119]         Fixing clock tree DRVs: ... 20% ...
[03/01 23:47:22    119]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/01 23:47:22    119]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/01 23:47:22    119]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/01 23:47:22    119]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/01 23:47:22    119]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/01 23:47:22    119]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/01 23:47:22    119]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/01 23:47:22    119]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/01 23:47:22    119]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/01 23:47:22    119]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/01 23:47:22    120]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/01 23:47:22    120]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/01 23:47:22    120]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/01 23:47:22    120]         CCOpt-PostConditioning: considered: 87, tested: 87, violation detected: 3, cannot run: 0, attempted: 3, failed: 0, sized: 3
[03/01 23:47:22    120]         
[03/01 23:47:22    120]         PRO Statistics: Fix DRVs (cell sizing):
[03/01 23:47:22    120]         =======================================
[03/01 23:47:22    120]         
[03/01 23:47:22    120]         Cell changes by Net Type:
[03/01 23:47:22    120]         
[03/01 23:47:22    120]         ------------------------------
[03/01 23:47:22    120]         Net Type    Attempted    Sized
[03/01 23:47:22    120]         ------------------------------
[03/01 23:47:22    120]         top             0          0
[03/01 23:47:22    120]         trunk           0          0
[03/01 23:47:22    120]         leaf            3          3
[03/01 23:47:22    120]         ------------------------------
[03/01 23:47:22    120]         Total           3          3
[03/01 23:47:22    120]         ------------------------------
[03/01 23:47:22    120]         
[03/01 23:47:22    120]         Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 6.480um^2
[03/01 23:47:22    120]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/01 23:47:22    120]         
[03/01 23:47:22    120]         Clock DAG stats PostConditioning after DRV fixing:
[03/01 23:47:22    120]           cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:47:22    120]           cell areas     : b=665.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=665.280um^2
[03/01 23:47:22    120]           gate capacitance : top=0.000pF, trunk=0.368pF, leaf=4.206pF, total=4.574pF
[03/01 23:47:22    120]           wire capacitance : top=0.000pF, trunk=0.518pF, leaf=4.045pF, total=4.564pF
[03/01 23:47:22    120]           wire lengths   : top=0.000um, trunk=3440.600um, leaf=23575.400um, total=27016.000um
[03/01 23:47:22    120]           sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:47:22    120]         Clock DAG net violations PostConditioning after DRV fixing:none
[03/01 23:47:23    120]         Clock tree state PostConditioning after DRV fixing:
[03/01 23:47:23    120]           clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
[03/01 23:47:23    120]           skew_group clk/CON: insertion delay [min=0.253, max=0.287, avg=0.272, sd=0.007], skew [0.035 vs 0.057, 100% {0.253, 0.272, 0.287}] (wid=0.039 ws=0.029) (gid=0.271 gs=0.043)
[03/01 23:47:23    120]         Clock network insertion delays are now [0.253ns, 0.287ns] average 0.272ns std.dev 0.007ns
[03/01 23:47:23    120]       Fixing DRVs done.
[03/01 23:47:23    120]       
[03/01 23:47:23    120]       Slew Diagnostics: After DRV fixing
[03/01 23:47:23    120]       ==================================
[03/01 23:47:23    120]       
[03/01 23:47:23    120]       Global Causes:
[03/01 23:47:23    120]       
[03/01 23:47:23    120]       -------------------------------------
[03/01 23:47:23    120]       Cause
[03/01 23:47:23    120]       -------------------------------------
[03/01 23:47:23    120]       DRV fixing with buffering is disabled
[03/01 23:47:23    120]       -------------------------------------
[03/01 23:47:23    120]       
[03/01 23:47:23    120]       Top 5 overslews:
[03/01 23:47:23    120]       
[03/01 23:47:23    120]       ---------------------------------
[03/01 23:47:23    120]       Overslew    Causes    Driving Pin
[03/01 23:47:23    120]       ---------------------------------
[03/01 23:47:23    120]         (empty table)
[03/01 23:47:23    120]       ---------------------------------
[03/01 23:47:23    120]       
[03/01 23:47:23    120]       Slew Diagnostics Counts:
[03/01 23:47:23    120]       
[03/01 23:47:23    120]       -------------------
[03/01 23:47:23    120]       Cause    Occurences
[03/01 23:47:23    120]       -------------------
[03/01 23:47:23    120]         (empty table)
[03/01 23:47:23    120]       -------------------
[03/01 23:47:23    120]       
[03/01 23:47:23    120]       Reconnecting optimized routes... 
[03/01 23:47:23    120]       Reconnecting optimized routes done.
[03/01 23:47:23    120]       Refining placement... 
[03/01 23:47:23    120] *
[03/01 23:47:23    120] * Starting clock placement refinement...
[03/01 23:47:23    120] *
[03/01 23:47:23    120] * First pass: Refine non-clock instances...
[03/01 23:47:23    120] *
[03/01 23:47:23    120] #spOpts: N=65 
[03/01 23:47:23    120] *** Starting refinePlace (0:02:01 mem=1208.1M) ***
[03/01 23:47:23    120] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
[03/01 23:47:23    120] Starting refinePlace ...
[03/01 23:47:23    120] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/01 23:47:23    120] Type 'man IMPSP-2002' for more detail.
[03/01 23:47:23    120] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
[03/01 23:47:23    120] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1209.1MB
[03/01 23:47:23    120] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1209.1MB) @(0:02:01 - 0:02:01).
[03/01 23:47:23    120] *** Finished refinePlace (0:02:01 mem=1209.1M) ***
[03/01 23:47:23    120] *
[03/01 23:47:23    120] * Second pass: Refine clock instances...
[03/01 23:47:23    120] *
[03/01 23:47:23    120] #spOpts: N=65 mergeVia=F 
[03/01 23:47:23    120] *** Starting refinePlace (0:02:01 mem=1209.1M) ***
[03/01 23:47:23    120] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
[03/01 23:47:23    120] Starting refinePlace ...
[03/01 23:47:23    120] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/01 23:47:23    120] Type 'man IMPSP-2002' for more detail.
[03/01 23:47:23    120] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
[03/01 23:47:23    120] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1209.1MB
[03/01 23:47:23    120] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1209.1MB) @(0:02:01 - 0:02:01).
[03/01 23:47:23    120] *** Finished refinePlace (0:02:01 mem=1209.1M) ***
[03/01 23:47:23    120] *
[03/01 23:47:23    120] * No clock instances moved during refinement.
[03/01 23:47:23    120] *
[03/01 23:47:23    120] * Finished with clock placement refinement.
[03/01 23:47:23    120] *
[03/01 23:47:23    120] #spOpts: N=65 
[03/01 23:47:23    120] 
[03/01 23:47:23    120]       Refining placement done.
[03/01 23:47:23    120]       Set dirty flag on 6 insts, 12 nets
[03/01 23:47:23    120]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
[03/01 23:47:23    120] PreRoute RC Extraction called for design fullchip.
[03/01 23:47:23    120] RC Extraction called in multi-corner(2) mode.
[03/01 23:47:23    120] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 23:47:23    120] RCMode: PreRoute
[03/01 23:47:23    120]       RC Corner Indexes            0       1   
[03/01 23:47:23    120] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 23:47:23    120] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 23:47:23    120] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 23:47:23    120] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 23:47:23    120] Shrink Factor                : 1.00000
[03/01 23:47:23    120] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 23:47:23    120] Using capacitance table file ...
[03/01 23:47:23    120] Updating RC grid for preRoute extraction ...
[03/01 23:47:23    120] Initializing multi-corner capacitance tables ... 
[03/01 23:47:23    121] Initializing multi-corner resistance tables ...
[03/01 23:47:23    121] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1209.051M)
[03/01 23:47:24    121] 
[03/01 23:47:24    121]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/01 23:47:24    121]       Rebuilding timing graph... 
[03/01 23:47:24    122]       Rebuilding timing graph done.
[03/01 23:47:24    122]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/01 23:47:24    122]       Rebuilding timing graph   cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:47:24    122]       Rebuilding timing graph   cell areas     : b=665.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=665.280um^2
[03/01 23:47:24    122]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.368pF, leaf=4.206pF, total=4.574pF
[03/01 23:47:24    122]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.518pF, leaf=4.045pF, total=4.564pF
[03/01 23:47:24    122]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3440.600um, leaf=23575.400um, total=27016.000um
[03/01 23:47:24    122]       Rebuilding timing graph   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:47:24    122]       Rebuilding timing graph Clock DAG net violations PostConditioning final:none
[03/01 23:47:24    122]     PostConditioning done.
[03/01 23:47:24    122] Net route status summary:
[03/01 23:47:24    122]   Clock:        87 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=87)
[03/01 23:47:24    122]   Non-clock: 24736 (unrouted=0, trialRouted=24736, noStatus=0, routed=0, fixed=0)
[03/01 23:47:24    122] (Not counting 4119 nets with <2 term connections)
[03/01 23:47:24    122]     Clock DAG stats after post-conditioning:
[03/01 23:47:24    122]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:47:24    122]       cell areas     : b=665.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=665.280um^2
[03/01 23:47:24    122]       gate capacitance : top=0.000pF, trunk=0.368pF, leaf=4.206pF, total=4.574pF
[03/01 23:47:24    122]       wire capacitance : top=0.000pF, trunk=0.518pF, leaf=4.045pF, total=4.564pF
[03/01 23:47:24    122]       wire lengths   : top=0.000um, trunk=3440.600um, leaf=23575.400um, total=27016.000um
[03/01 23:47:24    122]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:47:24    122]     Clock DAG net violations after post-conditioning:none
[03/01 23:47:24    122]     Clock tree state after post-conditioning:
[03/01 23:47:24    122]       clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
[03/01 23:47:25    122]       skew_group clk/CON: insertion delay [min=0.253, max=0.287, avg=0.272, sd=0.007], skew [0.035 vs 0.057, 100% {0.253, 0.272, 0.287}] (wid=0.039 ws=0.029) (gid=0.271 gs=0.043)
[03/01 23:47:25    122]     Clock network insertion delays are now [0.253ns, 0.287ns] average 0.272ns std.dev 0.007ns
[03/01 23:47:25    122]   Updating netlist done.
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   Clock DAG stats at end of CTS:
[03/01 23:47:25    122]   ==============================
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   -------------------------------
[03/01 23:47:25    122]   Cell type      Count    Area
[03/01 23:47:25    122]   -------------------------------
[03/01 23:47:25    122]   Buffers         86      665.280
[03/01 23:47:25    122]   Inverters        0        0.000
[03/01 23:47:25    122]   Clock Gates      0        0.000
[03/01 23:47:25    122]   Clock Logic      0        0.000
[03/01 23:47:25    122]   All             86      665.280
[03/01 23:47:25    122]   -------------------------------
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   Clock DAG wire lengths at end of CTS:
[03/01 23:47:25    122]   =====================================
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   --------------------
[03/01 23:47:25    122]   Type     Wire Length
[03/01 23:47:25    122]   --------------------
[03/01 23:47:25    122]   Top           0.000
[03/01 23:47:25    122]   Trunk      3440.600
[03/01 23:47:25    122]   Leaf      23575.400
[03/01 23:47:25    122]   Total     27016.000
[03/01 23:47:25    122]   --------------------
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   Clock DAG capacitances at end of CTS:
[03/01 23:47:25    122]   =====================================
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   --------------------------------
[03/01 23:47:25    122]   Type     Gate     Wire     Total
[03/01 23:47:25    122]   --------------------------------
[03/01 23:47:25    122]   Top      0.000    0.000    0.000
[03/01 23:47:25    122]   Trunk    0.368    0.518    0.886
[03/01 23:47:25    122]   Leaf     4.206    4.045    8.251
[03/01 23:47:25    122]   Total    4.574    4.564    9.137
[03/01 23:47:25    122]   --------------------------------
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   Clock DAG sink capacitances at end of CTS:
[03/01 23:47:25    122]   ==========================================
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   --------------------------------------------------------
[03/01 23:47:25    122]   Count    Total    Average    Std. Dev.    Min      Max
[03/01 23:47:25    122]   --------------------------------------------------------
[03/01 23:47:25    122]   5024     4.206     0.001       0.000      0.001    0.001
[03/01 23:47:25    122]   --------------------------------------------------------
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   Clock DAG net violations at end of CTS:
[03/01 23:47:25    122]   =======================================
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   None
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   Clock tree summary at end of CTS:
[03/01 23:47:25    122]   =================================
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   -----------------------------------------------------
[03/01 23:47:25    122]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/01 23:47:25    122]   -----------------------------------------------------
[03/01 23:47:25    122]   clock_tree clk         0.099               0.105
[03/01 23:47:25    122]   -----------------------------------------------------
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   Skew group summary at end of CTS:
[03/01 23:47:25    122]   =================================
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 23:47:25    122]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/01 23:47:25    122]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 23:47:25    122]   WC:setup.late    clk/CON       0.253     0.287     0.035       0.057         0.029           0.010           0.272        0.007     100% {0.253, 0.272, 0.287}
[03/01 23:47:25    122]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   Clock network insertion delays are now [0.253ns, 0.287ns] average 0.272ns std.dev 0.007ns
[03/01 23:47:25    122]   
[03/01 23:47:25    122]   Found a total of 0 clock tree pins with a slew violation.
[03/01 23:47:25    122]   
[03/01 23:47:25    122] Synthesizing clock trees done.
[03/01 23:47:25    122] Connecting clock gate test enables... 
[03/01 23:47:25    122] Connecting clock gate test enables done.
[03/01 23:47:25    122] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/01 23:47:25    122]  * CCOpt property update_io_latency is false
[03/01 23:47:25    122] 
[03/01 23:47:25    122] Setting all clocks to propagated mode.
[03/01 23:47:25    122] Resetting all latency settings from fanout cone of clock 'clk'
[03/01 23:47:25    122] Resetting all latency settings from fanout cone of clock 'clk'
[03/01 23:47:25    123] Clock DAG stats after update timingGraph:
[03/01 23:47:25    123]   cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 23:47:25    123]   cell areas     : b=665.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=665.280um^2
[03/01 23:47:25    123]   gate capacitance : top=0.000pF, trunk=0.368pF, leaf=4.206pF, total=4.574pF
[03/01 23:47:25    123]   wire capacitance : top=0.000pF, trunk=0.518pF, leaf=4.045pF, total=4.564pF
[03/01 23:47:25    123]   wire lengths   : top=0.000um, trunk=3440.600um, leaf=23575.400um, total=27016.000um
[03/01 23:47:25    123]   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 23:47:25    123] Clock DAG net violations after update timingGraph:none
[03/01 23:47:25    123] Clock tree state after update timingGraph:
[03/01 23:47:25    123]   clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
[03/01 23:47:25    123]   skew_group clk/CON: insertion delay [min=0.253, max=0.287, avg=0.272, sd=0.007], skew [0.035 vs 0.057, 100% {0.253, 0.272, 0.287}] (wid=0.039 ws=0.029) (gid=0.271 gs=0.043)
[03/01 23:47:26    123] Clock network insertion delays are now [0.253ns, 0.287ns] average 0.272ns std.dev 0.007ns
[03/01 23:47:26    123] Logging CTS constraint violations... 
[03/01 23:47:26    123]   No violations found.
[03/01 23:47:26    123] Logging CTS constraint violations done.
[03/01 23:47:26    123] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/01 23:47:26    123] Synthesizing clock trees with CCOpt done.
[03/01 23:47:26    123] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/01 23:47:26    123] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/01 23:47:26    123] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/01 23:47:26    123] -setupDynamicPowerViewAsDefaultView false
[03/01 23:47:26    123]                                            # bool, default=false, private
[03/01 23:47:26    123] #spOpts: N=65 
[03/01 23:47:26    123] #spOpts: N=65 mergeVia=F 
[03/01 23:47:26    123] GigaOpt running with 1 threads.
[03/01 23:47:26    123] Info: 1 threads available for lower-level modules during optimization.
[03/01 23:47:26    123] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/01 23:47:26    123] 	Cell FILL1_LL, site bcore.
[03/01 23:47:26    123] 	Cell FILL_NW_HH, site bcore.
[03/01 23:47:26    123] 	Cell FILL_NW_LL, site bcore.
[03/01 23:47:26    123] 	Cell GFILL, site gacore.
[03/01 23:47:26    123] 	Cell GFILL10, site gacore.
[03/01 23:47:26    123] 	Cell GFILL2, site gacore.
[03/01 23:47:26    123] 	Cell GFILL3, site gacore.
[03/01 23:47:26    123] 	Cell GFILL4, site gacore.
[03/01 23:47:26    123] 	Cell LVLLHCD1, site bcore.
[03/01 23:47:26    123] 	Cell LVLLHCD2, site bcore.
[03/01 23:47:26    123] 	Cell LVLLHCD4, site bcore.
[03/01 23:47:26    123] 	Cell LVLLHCD8, site bcore.
[03/01 23:47:26    123] 	Cell LVLLHD1, site bcore.
[03/01 23:47:26    123] 	Cell LVLLHD2, site bcore.
[03/01 23:47:26    123] 	Cell LVLLHD4, site bcore.
[03/01 23:47:26    123] 	Cell LVLLHD8, site bcore.
[03/01 23:47:26    123] .
[03/01 23:47:26    123] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/01 23:47:26    123] Type 'man IMPTS-403' for more detail.
[03/01 23:47:27    124] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1202.6M, totSessionCpu=0:02:05 **
[03/01 23:47:27    124] *** optDesign -postCTS ***
[03/01 23:47:27    124] DRC Margin: user margin 0.0; extra margin 0.2
[03/01 23:47:27    124] Hold Target Slack: user slack 0
[03/01 23:47:27    124] Setup Target Slack: user slack 0; extra slack 0.1
[03/01 23:47:27    124] setUsefulSkewMode -noEcoRoute
[03/01 23:47:27    124] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/01 23:47:27    124] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/01 23:47:27    124] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/01 23:47:27    124] -setupDynamicPowerViewAsDefaultView false
[03/01 23:47:27    124]                                            # bool, default=false, private
[03/01 23:47:27    124] Start to check current routing status for nets...
[03/01 23:47:27    124] All nets are already routed correctly.
[03/01 23:47:27    124] End to check current routing status for nets (mem=1202.6M)
[03/01 23:47:27    124] ** Profile ** Start :  cpu=0:00:00.0, mem=1202.6M
[03/01 23:47:27    124] ** Profile ** Other data :  cpu=0:00:00.1, mem=1202.6M
[03/01 23:47:27    124] #################################################################################
[03/01 23:47:27    124] # Design Stage: PreRoute
[03/01 23:47:27    124] # Design Name: fullchip
[03/01 23:47:27    124] # Design Mode: 65nm
[03/01 23:47:27    124] # Analysis Mode: MMMC Non-OCV 
[03/01 23:47:27    124] # Parasitics Mode: No SPEF/RCDB
[03/01 23:47:27    124] # Signoff Settings: SI Off 
[03/01 23:47:27    124] #################################################################################
[03/01 23:47:27    125] AAE_INFO: 1 threads acquired from CTE.
[03/01 23:47:27    125] Calculate delays in BcWc mode...
[03/01 23:47:27    125] Topological Sorting (CPU = 0:00:00.0, MEM = 1204.0M, InitMEM = 1200.6M)
[03/01 23:47:30    128] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 23:47:30    128] End delay calculation. (MEM=1277.73 CPU=0:00:03.0 REAL=0:00:03.0)
[03/01 23:47:30    128] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 1277.7M) ***
[03/01 23:47:31    128] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:02:09 mem=1277.7M)
[03/01 23:47:31    128] ** Profile ** Overall slacks :  cpu=0:00:03.7, mem=1277.7M
[03/01 23:47:31    128] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1277.7M
[03/01 23:47:31    128] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.017  |
|           TNS (ns):| -1.066  |
|    Violating Paths:|   208   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.680%
       (99.251% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1277.7M
[03/01 23:47:31    128] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1217.1M, totSessionCpu=0:02:09 **
[03/01 23:47:31    128] ** INFO : this run is activating low effort ccoptDesign flow
[03/01 23:47:31    128] PhyDesignGrid: maxLocalDensity 0.98
[03/01 23:47:31    128] #spOpts: N=65 mergeVia=F 
[03/01 23:47:31    129] 
[03/01 23:47:31    129] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/01 23:47:31    129] 
[03/01 23:47:31    129] Type 'man IMPOPT-3663' for more detail.
[03/01 23:47:31    129] 
[03/01 23:47:31    129] Power view               = WC_VIEW
[03/01 23:47:31    129] Number of VT partitions  = 2
[03/01 23:47:31    129] Standard cells in design = 811
[03/01 23:47:31    129] Instances in design      = 22413
[03/01 23:47:31    129] 
[03/01 23:47:31    129] Instance distribution across the VT partitions:
[03/01 23:47:31    129] 
[03/01 23:47:31    129]  LVT : inst = 4247 (18.9%), cells = 335 (41%)
[03/01 23:47:31    129]    Lib tcbn65gpluswc        : inst = 4247 (18.9%)
[03/01 23:47:31    129] 
[03/01 23:47:31    129]  HVT : inst = 18166 (81.1%), cells = 457 (56%)
[03/01 23:47:31    129]    Lib tcbn65gpluswc        : inst = 18166 (81.1%)
[03/01 23:47:31    129] 
[03/01 23:47:31    129] Reporting took 0 sec
[03/01 23:47:32    129] *** Starting optimizing excluded clock nets MEM= 1217.1M) ***
[03/01 23:47:32    129] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1217.1M) ***
[03/01 23:47:32    129] *** Starting optimizing excluded clock nets MEM= 1217.1M) ***
[03/01 23:47:32    129] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1217.1M) ***
[03/01 23:47:32    129] Include MVT Delays for Hold Opt
[03/01 23:47:32    130] *** Timing NOT met, worst failing slack is -0.017
[03/01 23:47:32    130] *** Check timing (0:00:00.0)
[03/01 23:47:32    130] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 23:47:32    130] optDesignOneStep: Leakage Power Flow
[03/01 23:47:32    130] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 23:47:32    130] Begin: GigaOpt Optimization in TNS mode
[03/01 23:47:32    130] Info: 87 nets with fixed/cover wires excluded.
[03/01 23:47:33    130] Info: 87 clock nets excluded from IPO operation.
[03/01 23:47:33    130] PhyDesignGrid: maxLocalDensity 0.95
[03/01 23:47:33    130] #spOpts: N=65 
[03/01 23:47:33    130] Summary for sequential cells idenfication: 
[03/01 23:47:33    130] Identified SBFF number: 199
[03/01 23:47:33    130] Identified MBFF number: 0
[03/01 23:47:33    130] Not identified SBFF number: 0
[03/01 23:47:33    130] Not identified MBFF number: 0
[03/01 23:47:33    130] Number of sequential cells which are not FFs: 104
[03/01 23:47:33    130] 
[03/01 23:47:36    133] *info: 87 clock nets excluded
[03/01 23:47:36    133] *info: 2 special nets excluded.
[03/01 23:47:36    134] *info: 123 no-driver nets excluded.
[03/01 23:47:36    134] *info: 87 nets with fixed/cover wires excluded.
[03/01 23:47:37    134] Effort level <high> specified for reg2reg path_group
[03/01 23:47:38    136] ** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -1.067 Density 99.25
[03/01 23:47:38    136] Optimizer TNS Opt
[03/01 23:47:38    136] Active Path Group: reg2reg  
[03/01 23:47:38    136] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:47:38    136] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 23:47:38    136] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:47:38    136] |  -0.017|   -0.017|  -1.067|   -1.067|    99.25%|   0:00:00.0| 1422.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 23:47:38    136] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 23:47:40    138] |  -0.017|   -0.017|  -0.877|   -0.877|    99.25%|   0:00:02.0| 1427.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 23:47:40    138] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 23:47:41    138] |  -0.017|   -0.017|  -0.872|   -0.872|    99.25%|   0:00:01.0| 1427.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 23:47:41    138] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 23:47:41    139] |  -0.017|   -0.017|  -0.871|   -0.871|    99.25%|   0:00:00.0| 1428.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 23:47:41    139] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 23:47:41    139] |  -0.017|   -0.017|  -0.871|   -0.871|    99.25%|   0:00:00.0| 1428.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 23:47:41    139] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 23:47:41    139] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:47:41    139] 
[03/01 23:47:41    139] *** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:03.0 mem=1428.0M) ***
[03/01 23:47:41    139] 
[03/01 23:47:41    139] *** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=1428.0M) ***
[03/01 23:47:41    139] ** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.871 Density 99.25
[03/01 23:47:42    139] *** Starting refinePlace (0:02:20 mem=1445.0M) ***
[03/01 23:47:42    139] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
[03/01 23:47:42    139] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 23:47:42    139] Density distribution unevenness ratio = 0.487%
[03/01 23:47:42    139] RPlace IncrNP: Rollback Lev = -3
[03/01 23:47:42    139] RPlace: Density =1.053333, incremental np is triggered.
[03/01 23:47:42    139] nrCritNet: 1.99% ( 494 / 24823 ) cutoffSlk: -5.2ps stdDelay: 14.2ps
[03/01 23:47:47    144] Iteration  9: Total net bbox = 3.974e+05 (1.72e+05 2.25e+05)
[03/01 23:47:47    144]               Est.  stn bbox = 5.123e+05 (2.26e+05 2.86e+05)
[03/01 23:47:47    144]               cpu = 0:00:04.5 real = 0:00:04.0 mem = 1485.4M
[03/01 23:47:50    146] Iteration 10: Total net bbox = 3.984e+05 (1.72e+05 2.26e+05)
[03/01 23:47:50    146]               Est.  stn bbox = 5.131e+05 (2.26e+05 2.87e+05)
[03/01 23:47:50    146]               cpu = 0:00:02.5 real = 0:00:03.0 mem = 1488.3M
[03/01 23:47:52    149] Iteration 11: Total net bbox = 4.070e+05 (1.75e+05 2.32e+05)
[03/01 23:47:52    149]               Est.  stn bbox = 5.217e+05 (2.28e+05 2.93e+05)
[03/01 23:47:52    149]               cpu = 0:00:02.6 real = 0:00:02.0 mem = 1488.3M
[03/01 23:47:53    149] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 23:47:53    149] Density distribution unevenness ratio = 2.148%
[03/01 23:47:53    149] RPlace postIncrNP: Density = 1.053333 -> 1.192222.
[03/01 23:47:53    149] RPlace postIncrNP Info: Density distribution changes:
[03/01 23:47:53    149] [1.10+      ] :	 0 (0.00%) -> 36 (5.76%)
[03/01 23:47:53    149] [1.05 - 1.10] :	 1 (0.16%) -> 52 (8.32%)
[03/01 23:47:53    149] [1.00 - 1.05] :	 71 (11.36%) -> 134 (21.44%)
[03/01 23:47:53    149] [0.95 - 1.00] :	 550 (88.00%) -> 266 (42.56%)
[03/01 23:47:53    149] [0.90 - 0.95] :	 3 (0.48%) -> 98 (15.68%)
[03/01 23:47:53    149] [0.85 - 0.90] :	 0 (0.00%) -> 35 (5.60%)
[03/01 23:47:53    149] [0.80 - 0.85] :	 0 (0.00%) -> 4 (0.64%)
[03/01 23:47:53    149] [CPU] RefinePlace/IncrNP (cpu=0:00:10.0, real=0:00:11.0, mem=1496.3MB) @(0:02:20 - 0:02:30).
[03/01 23:47:53    149] Move report: incrNP moves 61296 insts, mean move: 4.97 um, max move: 77.20 um
[03/01 23:47:53    149] 	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1483_0): (281.40, 402.40) --> (286.60, 330.40)
[03/01 23:47:53    149] Move report: Timing Driven Placement moves 61296 insts, mean move: 4.97 um, max move: 77.20 um
[03/01 23:47:53    149] 	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1483_0): (281.40, 402.40) --> (286.60, 330.40)
[03/01 23:47:53    149] 	Runtime: CPU: 0:00:10.1 REAL: 0:00:11.0 MEM: 1496.3MB
[03/01 23:47:53    149] Starting refinePlace ...
[03/01 23:47:53    149] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/01 23:47:53    149] Type 'man IMPSP-2002' for more detail.
[03/01 23:47:53    149] Total net bbox length = 4.256e+05 (1.918e+05 2.338e+05) (ext = 2.464e+04)
[03/01 23:47:53    149] Runtime: CPU: 0:00:10.1 REAL: 0:00:11.0 MEM: 1496.3MB
[03/01 23:47:53    149] [CPU] RefinePlace/total (cpu=0:00:10.1, real=0:00:11.0, mem=1496.3MB) @(0:02:20 - 0:02:30).
[03/01 23:47:53    149] *** Finished refinePlace (0:02:30 mem=1496.3M) ***
[03/01 23:47:53    149] Finished re-routing un-routed nets (0:00:00.1 1496.3M)
[03/01 23:47:53    149] 
[03/01 23:47:54    151] 
[03/01 23:47:54    151] Density : 0.9925
[03/01 23:47:54    151] Max route overflow : 0.0004
[03/01 23:47:54    151] 
[03/01 23:47:54    151] 
[03/01 23:47:54    151] *** Finish Physical Update (cpu=0:00:12.0 real=0:00:13.0 mem=1496.3M) ***
[03/01 23:47:55    151] ** GigaOpt Optimizer WNS Slack -0.037 TNS Slack -5.089 Density 99.25
[03/01 23:47:55    151] Recovering Place ECO bump
[03/01 23:47:55    151] Active Path Group: reg2reg  
[03/01 23:47:55    151] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:47:55    151] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 23:47:55    151] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:47:55    151] |  -0.037|   -0.037|  -5.089|   -5.089|    99.25%|   0:00:00.0| 1496.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/01 23:47:55    151] |        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
[03/01 23:47:55    152] |  -0.030|   -0.030|  -4.155|   -4.155|    99.25%|   0:00:00.0| 1496.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 23:47:55    152] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 23:47:55    152] |  -0.022|   -0.022|  -2.431|   -2.431|    99.25%|   0:00:00.0| 1496.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 23:47:55    152] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 23:47:56    152] |  -0.024|   -0.024|  -2.052|   -2.052|    99.25%|   0:00:01.0| 1496.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 23:47:56    152] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/01 23:47:56    153] |  -0.022|   -0.022|  -1.767|   -1.767|    99.26%|   0:00:00.0| 1496.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 23:47:56    153] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 23:47:57    153] |  -0.022|   -0.022|  -1.767|   -1.767|    99.26%|   0:00:01.0| 1496.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 23:47:57    153] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 23:47:57    153] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:47:57    153] 
[03/01 23:47:57    153] *** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1496.3M) ***
[03/01 23:47:57    153] 
[03/01 23:47:57    153] *** Finished Optimize Step Cumulative (cpu=0:00:02.1 real=0:00:02.0 mem=1496.3M) ***
[03/01 23:47:57    153] ** GigaOpt Optimizer WNS Slack -0.022 TNS Slack -1.767 Density 99.26
[03/01 23:47:57    154] *** Starting refinePlace (0:02:34 mem=1496.3M) ***
[03/01 23:47:57    154] Total net bbox length = 4.270e+05 (1.919e+05 2.351e+05) (ext = 2.465e+04)
[03/01 23:47:57    154] Starting refinePlace ...
[03/01 23:47:57    154] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/01 23:47:57    154] Type 'man IMPSP-2002' for more detail.
[03/01 23:47:57    154] Total net bbox length = 4.270e+05 (1.919e+05 2.351e+05) (ext = 2.465e+04)
[03/01 23:47:57    154] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1496.3MB
[03/01 23:47:57    154] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1496.3MB) @(0:02:34 - 0:02:34).
[03/01 23:47:57    154] *** Finished refinePlace (0:02:34 mem=1496.3M) ***
[03/01 23:47:57    154] Finished re-routing un-routed nets (0:00:00.0 1496.3M)
[03/01 23:47:57    154] 
[03/01 23:47:57    154] 
[03/01 23:47:57    154] Density : 0.9926
[03/01 23:47:57    154] Max route overflow : 0.0004
[03/01 23:47:57    154] 
[03/01 23:47:57    154] 
[03/01 23:47:57    154] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1496.3M) ***
[03/01 23:47:58    154] ** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -1.767 Density 99.26
[03/01 23:47:58    154] 
[03/01 23:47:58    154] *** Finish post-CTS Setup Fixing (cpu=0:00:20.0 real=0:00:21.0 mem=1496.3M) ***
[03/01 23:47:58    154] 
[03/01 23:47:58    154] End: GigaOpt Optimization in TNS mode
[03/01 23:47:58    154] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 23:47:58    154] optDesignOneStep: Leakage Power Flow
[03/01 23:47:58    154] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 23:47:58    154] Begin: GigaOpt Optimization in WNS mode
[03/01 23:47:58    154] Info: 87 nets with fixed/cover wires excluded.
[03/01 23:47:58    155] Info: 87 clock nets excluded from IPO operation.
[03/01 23:47:58    155] PhyDesignGrid: maxLocalDensity 1.00
[03/01 23:47:58    155] #spOpts: N=65 
[03/01 23:48:01    158] *info: 87 clock nets excluded
[03/01 23:48:01    158] *info: 2 special nets excluded.
[03/01 23:48:01    158] *info: 123 no-driver nets excluded.
[03/01 23:48:01    158] *info: 87 nets with fixed/cover wires excluded.
[03/01 23:48:02    158] ** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -1.767 Density 99.26
[03/01 23:48:02    158] Optimizer WNS Pass 0
[03/01 23:48:02    159] Active Path Group: reg2reg  
[03/01 23:48:02    159] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:48:02    159] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 23:48:02    159] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:48:02    159] |  -0.021|   -0.021|  -1.767|   -1.767|    99.26%|   0:00:00.0| 1439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 23:48:02    159] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 23:48:07    164] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:48:07    164] **INFO: Starting Blocking QThread with 1 CPU
[03/01 23:48:07    164]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/01 23:48:07    164] #################################################################################
[03/01 23:48:07    164] # Design Stage: PreRoute
[03/01 23:48:07    164] # Design Name: fullchip
[03/01 23:48:07    164] # Design Mode: 65nm
[03/01 23:48:07    164] # Analysis Mode: MMMC Non-OCV 
[03/01 23:48:07    164] # Parasitics Mode: No SPEF/RCDB
[03/01 23:48:07    164] # Signoff Settings: SI Off 
[03/01 23:48:07    164] #################################################################################
[03/01 23:48:07    164] AAE_INFO: 1 threads acquired from CTE.
[03/01 23:48:07    164] Calculate delays in BcWc mode...
[03/01 23:48:07    164] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/01 23:48:07    164] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/01 23:48:07    164] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 23:48:07    164] End delay calculation. (MEM=0 CPU=0:00:03.0 REAL=0:00:03.0)
[03/01 23:48:07    164] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 0.0M) ***
[03/01 23:48:07    164] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -2.857 } { -0.112 } { 47 } { 5430 } } } }
[03/01 23:48:12    168]  
_______________________________________________________________________
[03/01 23:48:14    170] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC1449_CTS_7 (CKBD16)
[03/01 23:48:14    170] skewClock has inserted core_instance/FE_USKC1450_CTS_200 (CKBD16)
[03/01 23:48:14    170] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC1451_CTS_7 (BUFFD12)
[03/01 23:48:14    170] skewClock has inserted core_instance/FE_USKC1452_CTS_203 (BUFFD12)
[03/01 23:48:14    170] skewClock has inserted core_instance/FE_USKC1453_CTS_212 (BUFFD12)
[03/01 23:48:14    170] skewClock has inserted core_instance/FE_USKC1454_CTS_213 (BUFFD12)
[03/01 23:48:14    170] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC1455_CTS_219 (BUFFD1)
[03/01 23:48:14    170] skewClock sized 0 and inserted 7 insts
[03/01 23:48:14    170] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:48:14    170] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 23:48:14    170] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:48:17    173] |  -0.008|   -0.008|  -0.085|   -0.085|    99.25%|   0:00:15.0| 1469.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 23:48:17    173] |        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/01 23:48:19    175] |  -0.005|   -0.005|  -0.058|   -0.058|    99.25%|   0:00:02.0| 1468.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 23:48:19    175] |        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/01 23:48:24    179] |  -0.005|   -0.005|  -0.058|   -0.058|    99.25%|   0:00:05.0| 1468.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 23:48:24    179] |        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/01 23:48:24    180] |  -0.005|   -0.005|  -0.048|   -0.048|    99.26%|   0:00:00.0| 1468.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 23:48:24    180] |        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/01 23:48:31    187] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:48:33    189] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L2_5 (BUFFD8)
[03/01 23:48:33    189] skewClock has inserted core_instance/FE_USKC1456_CTS_233 (BUFFD12)
[03/01 23:48:33    189] skewClock sized 1 and inserted 1 insts
[03/01 23:48:34    190] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:48:34    190] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 23:48:34    190] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:48:35    191] |  -0.002|   -0.002|  -0.004|   -0.004|    99.26%|   0:00:11.0| 1489.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 23:48:35    191] |        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
[03/01 23:48:35    191] |  -0.002|   -0.002|  -0.003|   -0.003|    99.26%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 23:48:35    191] |        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
[03/01 23:48:36    192] |  -0.001|   -0.001|  -0.001|   -0.001|    99.26%|   0:00:01.0| 1489.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 23:48:36    192] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 23:48:37    193] |  -0.001|   -0.001|  -0.001|   -0.001|    99.26%|   0:00:01.0| 1489.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 23:48:37    193] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 23:48:37    193] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:48:37    193] 
[03/01 23:48:37    193] *** Finish Core Optimize Step (cpu=0:00:34.0 real=0:00:35.0 mem=1489.6M) ***
[03/01 23:48:37    193] 
[03/01 23:48:37    193] *** Finished Optimize Step Cumulative (cpu=0:00:34.0 real=0:00:35.0 mem=1489.6M) ***
[03/01 23:48:37    193] ** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 99.26
[03/01 23:48:37    193] *** Starting refinePlace (0:03:13 mem=1505.7M) ***
[03/01 23:48:37    193] Total net bbox length = 4.273e+05 (1.921e+05 2.353e+05) (ext = 2.465e+04)
[03/01 23:48:37    193] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 23:48:37    193] Density distribution unevenness ratio = 2.146%
[03/01 23:48:37    193] RPlace IncrNP: Rollback Lev = -3
[03/01 23:48:37    193] RPlace: Density =1.192222, incremental np is triggered.
[03/01 23:48:37    193] nrCritNet: 1.96% ( 487 / 24826 ) cutoffSlk: -11.1ps stdDelay: 14.2ps
[03/01 23:48:48    204] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 23:48:48    204] Density distribution unevenness ratio = 2.954%
[03/01 23:48:48    204] RPlace postIncrNP: Density = 1.192222 -> 1.242222.
[03/01 23:48:48    204] RPlace postIncrNP Info: Density distribution changes:
[03/01 23:48:48    204] [1.10+      ] :	 36 (5.76%) -> 59 (9.44%)
[03/01 23:48:48    204] [1.05 - 1.10] :	 53 (8.48%) -> 51 (8.16%)
[03/01 23:48:48    204] [1.00 - 1.05] :	 135 (21.60%) -> 123 (19.68%)
[03/01 23:48:48    204] [0.95 - 1.00] :	 268 (42.88%) -> 204 (32.64%)
[03/01 23:48:48    204] [0.90 - 0.95] :	 94 (15.04%) -> 120 (19.20%)
[03/01 23:48:48    204] [0.85 - 0.90] :	 35 (5.60%) -> 55 (8.80%)
[03/01 23:48:48    204] [0.80 - 0.85] :	 4 (0.64%) -> 13 (2.08%)
[03/01 23:48:48    204] [CPU] RefinePlace/IncrNP (cpu=0:00:11.0, real=0:00:11.0, mem=1533.8MB) @(0:03:13 - 0:03:24).
[03/01 23:48:48    204] Move report: incrNP moves 60472 insts, mean move: 4.12 um, max move: 46.20 um
[03/01 23:48:48    204] 	Max move on inst (core_instance/FE_USKC1452_CTS_203): (126.60, 121.60) --> (144.00, 92.80)
[03/01 23:48:48    204] Move report: Timing Driven Placement moves 60472 insts, mean move: 4.12 um, max move: 46.20 um
[03/01 23:48:48    204] 	Max move on inst (core_instance/FE_USKC1452_CTS_203): (126.60, 121.60) --> (144.00, 92.80)
[03/01 23:48:48    204] 	Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 1533.8MB
[03/01 23:48:48    204] Starting refinePlace ...
[03/01 23:48:48    204] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/01 23:48:48    204] Type 'man IMPSP-2002' for more detail.
[03/01 23:48:48    204] Total net bbox length = 4.108e+05 (1.849e+05 2.259e+05) (ext = 2.478e+04)
[03/01 23:48:48    204] Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 1533.8MB
[03/01 23:48:48    204] [CPU] RefinePlace/total (cpu=0:00:11.0, real=0:00:11.0, mem=1533.8MB) @(0:03:13 - 0:03:24).
[03/01 23:48:48    204] *** Finished refinePlace (0:03:24 mem=1533.8M) ***
[03/01 23:48:48    204] Finished re-routing un-routed nets (0:00:00.2 1533.8M)
[03/01 23:48:48    204] 
[03/01 23:48:50    206] 
[03/01 23:48:50    206] Density : 0.9929
[03/01 23:48:50    206] Max route overflow : 0.0004
[03/01 23:48:50    206] 
[03/01 23:48:50    206] 
[03/01 23:48:50    206] *** Finish Physical Update (cpu=0:00:13.6 real=0:00:13.0 mem=1533.8M) ***
[03/01 23:48:51    207] ** GigaOpt Optimizer WNS Slack -0.004 TNS Slack -0.015 Density 99.29
[03/01 23:48:51    207] Skipped Place ECO bump recovery (WNS opt)
[03/01 23:48:51    207] Optimizer WNS Pass 1
[03/01 23:48:51    207] Active Path Group: reg2reg  
[03/01 23:48:51    207] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:48:51    207] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 23:48:51    207] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:48:51    207] |  -0.004|   -0.004|  -0.015|   -0.015|    99.29%|   0:00:00.0| 1533.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 23:48:51    207] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 23:48:52    208] |   0.001|    0.001|   0.000|    0.000|    99.29%|   0:00:01.0| 1533.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 23:48:52    208] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 23:48:56    212] |   0.001|    0.001|   0.000|    0.000|    99.29%|   0:00:04.0| 1531.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 23:48:56    212] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 23:48:56    212] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:48:56    212] 
[03/01 23:48:56    212] *** Finish Core Optimize Step (cpu=0:00:05.2 real=0:00:05.0 mem=1531.8M) ***
[03/01 23:48:56    212] 
[03/01 23:48:56    212] *** Finished Optimize Step Cumulative (cpu=0:00:05.2 real=0:00:05.0 mem=1531.8M) ***
[03/01 23:48:56    212] ** GigaOpt Optimizer WNS Slack 0.001 TNS Slack 0.000 Density 99.29
[03/01 23:48:56    212] *** Starting refinePlace (0:03:33 mem=1531.8M) ***
[03/01 23:48:56    212] Total net bbox length = 4.123e+05 (1.849e+05 2.274e+05) (ext = 2.477e+04)
[03/01 23:48:56    212] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 23:48:56    212] Density distribution unevenness ratio = 2.954%
[03/01 23:48:56    212] RPlace IncrNP: Rollback Lev = -3
[03/01 23:48:56    212] RPlace: Density =1.242222, incremental np is triggered.
[03/01 23:48:56    212] nrCritNet: 1.99% ( 493 / 24826 ) cutoffSlk: -6.8ps stdDelay: 14.2ps
[03/01 23:49:05    221] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 23:49:05    221] Density distribution unevenness ratio = 2.569%
[03/01 23:49:05    221] RPlace postIncrNP: Density = 1.242222 -> 1.211111.
[03/01 23:49:05    221] RPlace postIncrNP Info: Density distribution changes:
[03/01 23:49:05    221] [1.10+      ] :	 59 (9.44%) -> 56 (8.96%)
[03/01 23:49:05    221] [1.05 - 1.10] :	 51 (8.16%) -> 46 (7.36%)
[03/01 23:49:05    221] [1.00 - 1.05] :	 123 (19.68%) -> 125 (20.00%)
[03/01 23:49:05    221] [0.95 - 1.00] :	 204 (32.64%) -> 221 (35.36%)
[03/01 23:49:05    221] [0.90 - 0.95] :	 120 (19.20%) -> 136 (21.76%)
[03/01 23:49:05    221] [0.85 - 0.90] :	 55 (8.80%) -> 34 (5.44%)
[03/01 23:49:05    221] [0.80 - 0.85] :	 13 (2.08%) -> 7 (1.12%)
[03/01 23:49:05    221] [CPU] RefinePlace/IncrNP (cpu=0:00:08.6, real=0:00:09.0, mem=1531.8MB) @(0:03:33 - 0:03:41).
[03/01 23:49:05    221] Move report: incrNP moves 54249 insts, mean move: 1.61 um, max move: 25.00 um
[03/01 23:49:05    221] 	Max move on inst (core_instance/FE_USKC1453_CTS_212): (426.60, 218.80) --> (408.80, 226.00)
[03/01 23:49:05    221] Move report: Timing Driven Placement moves 54249 insts, mean move: 1.61 um, max move: 25.00 um
[03/01 23:49:05    221] 	Max move on inst (core_instance/FE_USKC1453_CTS_212): (426.60, 218.80) --> (408.80, 226.00)
[03/01 23:49:05    221] 	Runtime: CPU: 0:00:08.6 REAL: 0:00:09.0 MEM: 1531.8MB
[03/01 23:49:05    221] Starting refinePlace ...
[03/01 23:49:05    221] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/01 23:49:05    221] Type 'man IMPSP-2002' for more detail.
[03/01 23:49:05    221] Total net bbox length = 4.099e+05 (1.844e+05 2.255e+05) (ext = 2.477e+04)
[03/01 23:49:05    221] Runtime: CPU: 0:00:08.6 REAL: 0:00:09.0 MEM: 1531.8MB
[03/01 23:49:05    221] [CPU] RefinePlace/total (cpu=0:00:08.6, real=0:00:09.0, mem=1531.8MB) @(0:03:33 - 0:03:41).
[03/01 23:49:05    221] *** Finished refinePlace (0:03:41 mem=1531.8M) ***
[03/01 23:49:05    221] Finished re-routing un-routed nets (0:00:00.1 1531.8M)
[03/01 23:49:05    221] 
[03/01 23:49:06    222] 
[03/01 23:49:06    222] Density : 0.9929
[03/01 23:49:06    222] Max route overflow : 0.0004
[03/01 23:49:06    222] 
[03/01 23:49:06    222] 
[03/01 23:49:06    222] *** Finish Physical Update (cpu=0:00:09.7 real=0:00:10.0 mem=1531.8M) ***
[03/01 23:49:06    222] ** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.015 Density 99.29
[03/01 23:49:06    222] Recovering Place ECO bump
[03/01 23:49:06    222] Active Path Group: reg2reg  
[03/01 23:49:06    222] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:49:06    222] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 23:49:06    222] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:49:06    222] |  -0.007|   -0.007|  -0.015|   -0.015|    99.29%|   0:00:00.0| 1531.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 23:49:06    222] |        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
[03/01 23:49:06    222] |   0.002|    0.002|   0.000|    0.000|    99.29%|   0:00:00.0| 1531.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 23:49:06    222] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 23:49:07    223] |   0.007|    0.007|   0.000|    0.000|    99.29%|   0:00:01.0| 1531.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 23:49:07    223] |        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
[03/01 23:49:08    224] |   0.007|    0.007|   0.000|    0.000|    99.29%|   0:00:01.0| 1531.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 23:49:08    224] |        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
[03/01 23:49:08    224] |   0.007|    0.007|   0.000|    0.000|    99.29%|   0:00:00.0| 1531.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 23:49:08    224] |        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
[03/01 23:49:08    224] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:49:08    224] 
[03/01 23:49:08    224] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1531.8M) ***
[03/01 23:49:08    224] 
[03/01 23:49:08    224] *** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1531.8M) ***
[03/01 23:49:08    224] *** Starting refinePlace (0:03:45 mem=1531.8M) ***
[03/01 23:49:08    224] Total net bbox length = 4.115e+05 (1.845e+05 2.270e+05) (ext = 2.477e+04)
[03/01 23:49:08    224] Starting refinePlace ...
[03/01 23:49:08    224] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/01 23:49:08    224] Type 'man IMPSP-2002' for more detail.
[03/01 23:49:08    224] Total net bbox length = 4.115e+05 (1.845e+05 2.270e+05) (ext = 2.477e+04)
[03/01 23:49:08    224] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1531.8MB
[03/01 23:49:08    224] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1531.8MB) @(0:03:45 - 0:03:45).
[03/01 23:49:08    224] *** Finished refinePlace (0:03:45 mem=1531.8M) ***
[03/01 23:49:08    225] Finished re-routing un-routed nets (0:00:00.0 1531.8M)
[03/01 23:49:08    225] 
[03/01 23:49:09    225] 
[03/01 23:49:09    225] Density : 0.9929
[03/01 23:49:09    225] Max route overflow : 0.0004
[03/01 23:49:09    225] 
[03/01 23:49:09    225] 
[03/01 23:49:09    225] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1531.8M) ***
[03/01 23:49:09    225] ** GigaOpt Optimizer WNS Slack 0.007 TNS Slack 0.000 Density 99.29
[03/01 23:49:09    225] 
[03/01 23:49:09    225] *** Finish post-CTS Setup Fixing (cpu=0:01:07 real=0:01:08 mem=1531.8M) ***
[03/01 23:49:09    225] 
[03/01 23:49:09    225] End: GigaOpt Optimization in WNS mode
[03/01 23:49:09    225] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 23:49:09    225] optDesignOneStep: Leakage Power Flow
[03/01 23:49:09    225] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 23:49:09    225] **INFO: Flow update: Design timing is met.
[03/01 23:49:09    225] Info: 87 nets with fixed/cover wires excluded.
[03/01 23:49:09    225] Info: 95 clock nets excluded from IPO operation.
[03/01 23:49:10    227] [NR-eagl] Detected a user setting of 'getTrialRouteMode -maxRouteLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/01 23:49:10    227] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/01 23:49:10    227] [PSP] Started earlyGlobalRoute kernel
[03/01 23:49:10    227] [PSP] Initial Peak syMemory usage = 1355.5 MB
[03/01 23:49:10    227] (I)       Reading DB...
[03/01 23:49:10    227] (I)       congestionReportName   : 
[03/01 23:49:10    227] (I)       buildTerm2TermWires    : 1
[03/01 23:49:10    227] (I)       doTrackAssignment      : 1
[03/01 23:49:10    227] (I)       dumpBookshelfFiles     : 0
[03/01 23:49:10    227] (I)       numThreads             : 1
[03/01 23:49:10    227] [NR-eagl] honorMsvRouteConstraint: false
[03/01 23:49:10    227] (I)       honorPin               : false
[03/01 23:49:10    227] (I)       honorPinGuide          : true
[03/01 23:49:10    227] (I)       honorPartition         : false
[03/01 23:49:10    227] (I)       allowPartitionCrossover: false
[03/01 23:49:10    227] (I)       honorSingleEntry       : true
[03/01 23:49:10    227] (I)       honorSingleEntryStrong : true
[03/01 23:49:10    227] (I)       handleViaSpacingRule   : false
[03/01 23:49:10    227] (I)       PDConstraint           : none
[03/01 23:49:10    227] (I)       expBetterNDRHandling   : false
[03/01 23:49:10    227] [NR-eagl] honorClockSpecNDR      : 0
[03/01 23:49:10    227] (I)       routingEffortLevel     : 3
[03/01 23:49:10    227] [NR-eagl] minRouteLayer          : 2
[03/01 23:49:10    227] [NR-eagl] maxRouteLayer          : 4
[03/01 23:49:10    227] (I)       numRowsPerGCell        : 1
[03/01 23:49:10    227] (I)       speedUpLargeDesign     : 0
[03/01 23:49:10    227] (I)       speedUpBlkViolationClean: 0
[03/01 23:49:10    227] (I)       multiThreadingTA       : 0
[03/01 23:49:10    227] (I)       blockedPinEscape       : 1
[03/01 23:49:10    227] (I)       blkAwareLayerSwitching : 0
[03/01 23:49:10    227] (I)       betterClockWireModeling: 1
[03/01 23:49:10    227] (I)       punchThroughDistance   : 500.00
[03/01 23:49:10    227] (I)       scenicBound            : 1.15
[03/01 23:49:10    227] (I)       maxScenicToAvoidBlk    : 100.00
[03/01 23:49:10    227] (I)       source-to-sink ratio   : 0.00
[03/01 23:49:10    227] (I)       targetCongestionRatioH : 1.00
[03/01 23:49:10    227] (I)       targetCongestionRatioV : 1.00
[03/01 23:49:10    227] (I)       layerCongestionRatio   : 0.70
[03/01 23:49:10    227] (I)       m1CongestionRatio      : 0.10
[03/01 23:49:10    227] (I)       m2m3CongestionRatio    : 0.70
[03/01 23:49:10    227] (I)       localRouteEffort       : 1.00
[03/01 23:49:10    227] (I)       numSitesBlockedByOneVia: 8.00
[03/01 23:49:10    227] (I)       supplyScaleFactorH     : 1.00
[03/01 23:49:10    227] (I)       supplyScaleFactorV     : 1.00
[03/01 23:49:10    227] (I)       highlight3DOverflowFactor: 0.00
[03/01 23:49:10    227] (I)       doubleCutViaModelingRatio: 0.00
[03/01 23:49:10    227] (I)       blockTrack             : 
[03/01 23:49:10    227] (I)       readTROption           : true
[03/01 23:49:10    227] (I)       extraSpacingBothSide   : false
[03/01 23:49:10    227] [NR-eagl] numTracksPerClockWire  : 0
[03/01 23:49:10    227] (I)       routeSelectedNetsOnly  : false
[03/01 23:49:10    227] (I)       before initializing RouteDB syMemory usage = 1377.2 MB
[03/01 23:49:10    227] (I)       starting read tracks
[03/01 23:49:10    227] (I)       build grid graph
[03/01 23:49:10    227] (I)       build grid graph start
[03/01 23:49:10    227] [NR-eagl] Layer1 has no routable track
[03/01 23:49:10    227] [NR-eagl] Layer2 has single uniform track structure
[03/01 23:49:10    227] [NR-eagl] Layer3 has single uniform track structure
[03/01 23:49:10    227] [NR-eagl] Layer4 has single uniform track structure
[03/01 23:49:10    227] (I)       build grid graph end
[03/01 23:49:10    227] (I)       Layer1   numNetMinLayer=24727
[03/01 23:49:10    227] (I)       Layer2   numNetMinLayer=0
[03/01 23:49:10    227] (I)       Layer3   numNetMinLayer=95
[03/01 23:49:10    227] (I)       Layer4   numNetMinLayer=0
[03/01 23:49:10    227] (I)       numViaLayers=3
[03/01 23:49:10    227] (I)       end build via table
[03/01 23:49:10    227] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[03/01 23:49:10    227] [NR-eagl] numPreroutedNet = 87  numPreroutedWires = 15997
[03/01 23:49:10    227] (I)       readDataFromPlaceDB
[03/01 23:49:10    227] (I)       Read net information..
[03/01 23:49:10    227] [NR-eagl] Read numTotalNets=24822  numIgnoredNets=96
[03/01 23:49:10    227] (I)       Read testcase time = 0.010 seconds
[03/01 23:49:10    227] 
[03/01 23:49:11    227] (I)       totalPins=81455  totalGlobalPin=77236 (94.82%)
[03/01 23:49:11    227] (I)       Model blockage into capacity
[03/01 23:49:11    227] (I)       Read numBlocks=7992  numPreroutedWires=15997  numCapScreens=0
[03/01 23:49:11    227] (I)       blocked area on Layer1 : 0  (0.00%)
[03/01 23:49:11    227] (I)       blocked area on Layer2 : 47308032000  (5.58%)
[03/01 23:49:11    227] (I)       blocked area on Layer3 : 15888400000  (1.87%)
[03/01 23:49:11    227] (I)       blocked area on Layer4 : 125936360000  (14.85%)
[03/01 23:49:11    227] (I)       Modeling time = 0.020 seconds
[03/01 23:49:11    227] 
[03/01 23:49:11    227] (I)       Number of ignored nets = 96
[03/01 23:49:11    227] (I)       Number of fixed nets = 87.  Ignored: Yes
[03/01 23:49:11    227] (I)       Number of clock nets = 95.  Ignored: No
[03/01 23:49:11    227] (I)       Number of analog nets = 0.  Ignored: Yes
[03/01 23:49:11    227] (I)       Number of special nets = 0.  Ignored: Yes
[03/01 23:49:11    227] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/01 23:49:11    227] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/01 23:49:11    227] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/01 23:49:11    227] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/01 23:49:11    227] (I)       Number of two pin nets which has pins at the same location = 9.  Ignored: Yes
[03/01 23:49:11    227] [NR-eagl] There are 8 clock nets ( 8 with NDR ).
[03/01 23:49:11    227] (I)       Before initializing earlyGlobalRoute syMemory usage = 1377.2 MB
[03/01 23:49:11    227] (I)       Layer1  viaCost=300.00
[03/01 23:49:11    227] (I)       Layer2  viaCost=100.00
[03/01 23:49:11    227] (I)       Layer3  viaCost=100.00
[03/01 23:49:11    227] (I)       ---------------------Grid Graph Info--------------------
[03/01 23:49:11    227] (I)       routing area        :  (0, 0) - (923600, 918400)
[03/01 23:49:11    227] (I)       core area           :  (20000, 20000) - (903600, 898400)
[03/01 23:49:11    227] (I)       Site Width          :   400  (dbu)
[03/01 23:49:11    227] (I)       Row Height          :  3600  (dbu)
[03/01 23:49:11    227] (I)       GCell Width         :  3600  (dbu)
[03/01 23:49:11    227] (I)       GCell Height        :  3600  (dbu)
[03/01 23:49:11    227] (I)       grid                :   256   255     4
[03/01 23:49:11    227] (I)       vertical capacity   :     0  3600     0  3600
[03/01 23:49:11    227] (I)       horizontal capacity :     0     0  3600     0
[03/01 23:49:11    227] (I)       Default wire width  :   180   200   200   200
[03/01 23:49:11    227] (I)       Default wire space  :   180   200   200   200
[03/01 23:49:11    227] (I)       Default pitch size  :   360   400   400   400
[03/01 23:49:11    227] (I)       First Track Coord   :     0   200   400   200
[03/01 23:49:11    227] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/01 23:49:11    227] (I)       Total num of tracks :     0  2309  2295  2309
[03/01 23:49:11    227] (I)       Num of masks        :     1     1     1     1
[03/01 23:49:11    227] (I)       --------------------------------------------------------
[03/01 23:49:11    227] 
[03/01 23:49:11    227] [NR-eagl] ============ Routing rule table ============
[03/01 23:49:11    227] [NR-eagl] Rule id 0. Nets 8 
[03/01 23:49:11    227] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/01 23:49:11    227] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[03/01 23:49:11    227] [NR-eagl] Rule id 1. Nets 24718 
[03/01 23:49:11    227] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/01 23:49:11    227] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/01 23:49:11    227] [NR-eagl] ========================================
[03/01 23:49:11    227] [NR-eagl] 
[03/01 23:49:11    227] (I)       After initializing earlyGlobalRoute syMemory usage = 1377.2 MB
[03/01 23:49:11    227] (I)       Loading and dumping file time : 0.25 seconds
[03/01 23:49:11    227] (I)       ============= Initialization =============
[03/01 23:49:11    227] (I)       total 2D Cap : 1623172 = (572477 H, 1050695 V)
[03/01 23:49:11    227] [NR-eagl] Layer group 2: route 24726 net(s) in layer range [2, 4]
[03/01 23:49:11    227] (I)       ============  Phase 1a Route ============
[03/01 23:49:11    227] (I)       Phase 1a runs 0.06 seconds
[03/01 23:49:11    227] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/01 23:49:11    227] (I)       Usage: 255819 = (115822 H, 139997 V) = (20.23% H, 13.32% V) = (2.085e+05um H, 2.520e+05um V)
[03/01 23:49:11    227] (I)       
[03/01 23:49:11    227] (I)       ============  Phase 1b Route ============
[03/01 23:49:11    227] (I)       Phase 1b runs 0.02 seconds
[03/01 23:49:11    227] (I)       Usage: 255992 = (115916 H, 140076 V) = (20.25% H, 13.33% V) = (2.086e+05um H, 2.521e+05um V)
[03/01 23:49:11    227] (I)       
[03/01 23:49:11    227] (I)       earlyGlobalRoute overflow of layer group 2: 0.43% H + 0.44% V. EstWL: 4.607856e+05um
[03/01 23:49:11    227] (I)       ============  Phase 1c Route ============
[03/01 23:49:11    227] (I)       Level2 Grid: 52 x 51
[03/01 23:49:11    227] (I)       Phase 1c runs 0.01 seconds
[03/01 23:49:11    227] (I)       Usage: 255992 = (115916 H, 140076 V) = (20.25% H, 13.33% V) = (2.086e+05um H, 2.521e+05um V)
[03/01 23:49:11    227] (I)       
[03/01 23:49:11    227] (I)       ============  Phase 1d Route ============
[03/01 23:49:11    227] (I)       Phase 1d runs 0.01 seconds
[03/01 23:49:11    227] (I)       Usage: 256012 = (115925 H, 140087 V) = (20.25% H, 13.33% V) = (2.087e+05um H, 2.522e+05um V)
[03/01 23:49:11    227] (I)       
[03/01 23:49:11    227] (I)       ============  Phase 1e Route ============
[03/01 23:49:11    227] (I)       Phase 1e runs 0.01 seconds
[03/01 23:49:11    227] (I)       Usage: 256012 = (115925 H, 140087 V) = (20.25% H, 13.33% V) = (2.087e+05um H, 2.522e+05um V)
[03/01 23:49:11    227] (I)       
[03/01 23:49:11    227] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.40% H + 0.39% V. EstWL: 4.608216e+05um
[03/01 23:49:11    227] [NR-eagl] 
[03/01 23:49:11    227] (I)       ============  Phase 1l Route ============
[03/01 23:49:11    227] (I)       dpBasedLA: time=0.04  totalOF=3939  totalVia=154366  totalWL=256003  total(Via+WL)=410369 
[03/01 23:49:11    227] (I)       Total Global Routing Runtime: 0.23 seconds
[03/01 23:49:11    227] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.30% H + 0.15% V
[03/01 23:49:11    227] [NR-eagl] Overflow after earlyGlobalRoute 0.34% H + 0.18% V
[03/01 23:49:11    227] (I)       
[03/01 23:49:11    227] (I)       ============= track Assignment ============
[03/01 23:49:11    227] (I)       extract Global 3D Wires
[03/01 23:49:11    227] (I)       Extract Global WL : time=0.01
[03/01 23:49:11    227] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/01 23:49:11    227] (I)       Initialization real time=0.01 seconds
[03/01 23:49:11    227] (I)       Kernel real time=0.24 seconds
[03/01 23:49:11    227] (I)       End Greedy Track Assignment
[03/01 23:49:11    227] [NR-eagl] Layer1(M1)(F) length: 1.420000e+01um, number of vias: 86404
[03/01 23:49:11    227] [NR-eagl] Layer2(M2)(V) length: 1.629829e+05um, number of vias: 116052
[03/01 23:49:11    227] [NR-eagl] Layer3(M3)(H) length: 2.273934e+05um, number of vias: 12965
[03/01 23:49:11    227] [NR-eagl] Layer4(M4)(V) length: 1.137076e+05um, number of vias: 0
[03/01 23:49:11    227] [NR-eagl] Total length: 5.040981e+05um, number of vias: 215421
[03/01 23:49:11    228] [NR-eagl] End Peak syMemory usage = 1328.4 MB
[03/01 23:49:11    228] [NR-eagl] Early Global Router Kernel+IO runtime : 1.05 seconds
[03/01 23:49:11    228] Extraction called for design 'fullchip' of instances=62102 and nets=24947 using extraction engine 'preRoute' .
[03/01 23:49:11    228] PreRoute RC Extraction called for design fullchip.
[03/01 23:49:11    228] RC Extraction called in multi-corner(2) mode.
[03/01 23:49:11    228] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 23:49:11    228] RCMode: PreRoute
[03/01 23:49:11    228]       RC Corner Indexes            0       1   
[03/01 23:49:11    228] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 23:49:11    228] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 23:49:11    228] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 23:49:11    228] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 23:49:11    228] Shrink Factor                : 1.00000
[03/01 23:49:11    228] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 23:49:11    228] Using capacitance table file ...
[03/01 23:49:11    228] Updating RC grid for preRoute extraction ...
[03/01 23:49:11    228] Initializing multi-corner capacitance tables ... 
[03/01 23:49:11    228] Initializing multi-corner resistance tables ...
[03/01 23:49:12    228] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1324.457M)
[03/01 23:49:12    229] Compute RC Scale Done ...
[03/01 23:49:12    229] Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)
[03/01 23:49:12    229] Local HotSpot Analysis: normalized congestion hotspot area = 0.44/0.44 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/01 23:49:12    229] HotSpot [1] box (247.60 298.00 269.20 319.60)
[03/01 23:49:12    229] HotSpot [1] area 0.44
[03/01 23:49:12    229] 
[03/01 23:49:12    229] ** np local hotspot detection info verbose **
[03/01 23:49:12    229] level 0: max group area = 1.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/01 23:49:12    229] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/01 23:49:12    229] 
[03/01 23:49:12    229] #################################################################################
[03/01 23:49:12    229] # Design Stage: PreRoute
[03/01 23:49:12    229] # Design Name: fullchip
[03/01 23:49:12    229] # Design Mode: 65nm
[03/01 23:49:12    229] # Analysis Mode: MMMC Non-OCV 
[03/01 23:49:12    229] # Parasitics Mode: No SPEF/RCDB
[03/01 23:49:12    229] # Signoff Settings: SI Off 
[03/01 23:49:12    229] #################################################################################
[03/01 23:49:13    229] AAE_INFO: 1 threads acquired from CTE.
[03/01 23:49:13    229] Calculate delays in BcWc mode...
[03/01 23:49:13    230] Topological Sorting (CPU = 0:00:00.0, MEM = 1379.7M, InitMEM = 1379.7M)
[03/01 23:49:16    233] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 23:49:16    233] End delay calculation. (MEM=1415.22 CPU=0:00:03.0 REAL=0:00:03.0)
[03/01 23:49:16    233] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1415.2M) ***
[03/01 23:49:17    233] Begin: GigaOpt postEco DRV Optimization
[03/01 23:49:17    233] Info: 87 nets with fixed/cover wires excluded.
[03/01 23:49:17    233] Info: 95 clock nets excluded from IPO operation.
[03/01 23:49:17    233] PhyDesignGrid: maxLocalDensity 0.98
[03/01 23:49:17    233] #spOpts: N=65 mergeVia=F 
[03/01 23:49:17    233] Core basic site is core
[03/01 23:49:17    233] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 23:49:21    237] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 23:49:21    237] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/01 23:49:21    237] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 23:49:21    237] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/01 23:49:21    237] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 23:49:21    237] DEBUG: @coeDRVCandCache::init.
[03/01 23:49:21    237] Info: violation cost 0.638608 (cap = 0.070002, tran = 0.568607, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 23:49:21    237] |     5   |    10   |     1   |      1  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  99.29  |            |           |
[03/01 23:49:21    237] Info: violation cost 0.148148 (cap = 0.000000, tran = 0.148148, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 23:49:21    237] |     2   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          3|  99.29  |   0:00:00.0|    1491.5M|
[03/01 23:49:21    237] Info: violation cost 0.148148 (cap = 0.000000, tran = 0.148148, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 23:49:21    237] |     2   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  99.29  |   0:00:00.0|    1491.5M|
[03/01 23:49:21    237] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 23:49:21    237] 
[03/01 23:49:21    237] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1491.5M) ***
[03/01 23:49:21    237] 
[03/01 23:49:21    238] *** Starting refinePlace (0:03:58 mem=1523.6M) ***
[03/01 23:49:21    238] Total net bbox length = 4.115e+05 (1.845e+05 2.270e+05) (ext = 2.477e+04)
[03/01 23:49:21    238] Starting refinePlace ...
[03/01 23:49:21    238] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/01 23:49:21    238] Type 'man IMPSP-2002' for more detail.
[03/01 23:49:21    238] Total net bbox length = 4.115e+05 (1.845e+05 2.270e+05) (ext = 2.477e+04)
[03/01 23:49:21    238] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1523.6MB
[03/01 23:49:21    238] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1523.6MB) @(0:03:58 - 0:03:58).
[03/01 23:49:21    238] *** Finished refinePlace (0:03:58 mem=1523.6M) ***
[03/01 23:49:21    238] Finished re-routing un-routed nets (0:00:00.0 1523.6M)
[03/01 23:49:21    238] 
[03/01 23:49:21    238] 
[03/01 23:49:21    238] Density : 0.9929
[03/01 23:49:21    238] Max route overflow : 0.0034
[03/01 23:49:21    238] 
[03/01 23:49:21    238] 
[03/01 23:49:21    238] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1523.6M) ***
[03/01 23:49:21    238] DEBUG: @coeDRVCandCache::cleanup.
[03/01 23:49:21    238] End: GigaOpt postEco DRV Optimization
[03/01 23:49:22    238] GigaOpt: WNS changes after routing: 0.007 -> -0.011 (bump = 0.018)
[03/01 23:49:22    238] Begin: GigaOpt postEco optimization
[03/01 23:49:22    238] Info: 87 nets with fixed/cover wires excluded.
[03/01 23:49:22    238] Info: 95 clock nets excluded from IPO operation.
[03/01 23:49:22    238] PhyDesignGrid: maxLocalDensity 1.00
[03/01 23:49:22    238] #spOpts: N=65 
[03/01 23:49:24    240] *info: 95 clock nets excluded
[03/01 23:49:24    240] *info: 2 special nets excluded.
[03/01 23:49:24    240] *info: 123 no-driver nets excluded.
[03/01 23:49:24    240] *info: 87 nets with fixed/cover wires excluded.
[03/01 23:49:25    241] ** GigaOpt Optimizer WNS Slack -0.011 TNS Slack -0.075 Density 99.29
[03/01 23:49:25    241] Optimizer WNS Pass 0
[03/01 23:49:25    241] Active Path Group: reg2reg  
[03/01 23:49:25    241] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:49:25    241] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 23:49:25    241] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:49:25    241] |  -0.011|   -0.011|  -0.075|   -0.075|    99.29%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 23:49:25    241] |        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
[03/01 23:49:25    242] |   0.000|    0.000|   0.000|    0.000|    99.29%|   0:00:00.0| 1506.8M|   WC_VIEW|       NA| NA                                                 |
[03/01 23:49:25    242] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:49:25    242] 
[03/01 23:49:25    242] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1506.8M) ***
[03/01 23:49:25    242] 
[03/01 23:49:25    242] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=1506.8M) ***
[03/01 23:49:25    242] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.29
[03/01 23:49:25    242] *** Starting refinePlace (0:04:02 mem=1506.8M) ***
[03/01 23:49:25    242] Total net bbox length = 4.115e+05 (1.845e+05 2.270e+05) (ext = 2.477e+04)
[03/01 23:49:25    242] Starting refinePlace ...
[03/01 23:49:25    242] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/01 23:49:25    242] Type 'man IMPSP-2002' for more detail.
[03/01 23:49:25    242] Total net bbox length = 4.115e+05 (1.845e+05 2.270e+05) (ext = 2.477e+04)
[03/01 23:49:25    242] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1506.8MB
[03/01 23:49:25    242] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1506.8MB) @(0:04:02 - 0:04:02).
[03/01 23:49:25    242] *** Finished refinePlace (0:04:02 mem=1506.8M) ***
[03/01 23:49:26    242] Finished re-routing un-routed nets (0:00:00.0 1506.8M)
[03/01 23:49:26    242] 
[03/01 23:49:26    242] 
[03/01 23:49:26    242] Density : 0.9929
[03/01 23:49:26    242] Max route overflow : 0.0034
[03/01 23:49:26    242] 
[03/01 23:49:26    242] 
[03/01 23:49:26    242] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1506.8M) ***
[03/01 23:49:26    242] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.29
[03/01 23:49:26    242] 
[03/01 23:49:26    242] *** Finish post-CTS Setup Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1506.8M) ***
[03/01 23:49:26    242] 
[03/01 23:49:26    242] End: GigaOpt postEco optimization
[03/01 23:49:26    242] **INFO: Flow update: Design timing is met.
[03/01 23:49:26    242] **INFO: Flow update: Design timing is met.
[03/01 23:49:26    242] *** Steiner Routed Nets: 0.081%; Threshold: 100; Threshold for Hold: 100
[03/01 23:49:26    242] Re-routed 0 nets
[03/01 23:49:26    243] **optDesign ... cpu = 0:01:59, real = 0:01:59, mem = 1347.0M, totSessionCpu=0:04:03 **
[03/01 23:49:26    243] ** Profile ** Start :  cpu=0:00:00.0, mem=1347.0M
[03/01 23:49:26    243] ** Profile ** Other data :  cpu=0:00:00.1, mem=1347.0M
[03/01 23:49:26    243] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1355.0M
[03/01 23:49:27    243] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1355.0M
[03/01 23:49:27    243] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.450  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.721%
       (99.292% with Fillers)
Routing Overflow: 0.34% H and 0.18% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1355.0M
[03/01 23:49:27    243] Info: 87 nets with fixed/cover wires excluded.
[03/01 23:49:27    243] Info: 95 clock nets excluded from IPO operation.
[03/01 23:49:27    243] 
[03/01 23:49:27    243] Power Net Detected:
[03/01 23:49:27    243]     Voltage	    Name
[03/01 23:49:27    243]     0.00V	    VSS
[03/01 23:49:27    243]     0.90V	    VDD
[03/01 23:49:27    243] 
[03/01 23:49:27    243] Begin Power Analysis
[03/01 23:49:27    243] 
[03/01 23:49:27    243]     0.00V	    VSS
[03/01 23:49:27    243]     0.90V	    VDD
[03/01 23:49:27    243] Begin Processing Timing Library for Power Calculation
[03/01 23:49:27    243] 
[03/01 23:49:27    243] Begin Processing Timing Library for Power Calculation
[03/01 23:49:27    243] 
[03/01 23:49:27    243] 
[03/01 23:49:27    243] 
[03/01 23:49:27    243] Begin Processing Power Net/Grid for Power Calculation
[03/01 23:49:27    243] 
[03/01 23:49:27    243] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1086.89MB/1086.89MB)
[03/01 23:49:27    243] 
[03/01 23:49:27    243] Begin Processing Timing Window Data for Power Calculation
[03/01 23:49:27    243] 
[03/01 23:49:27    243] clk(500MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1093.58MB/1093.58MB)
[03/01 23:49:27    244] 
[03/01 23:49:27    244] Begin Processing User Attributes
[03/01 23:49:27    244] 
[03/01 23:49:27    244] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1093.61MB/1093.61MB)
[03/01 23:49:27    244] 
[03/01 23:49:27    244] Begin Processing Signal Activity
[03/01 23:49:27    244] 
[03/01 23:49:28    245] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1098.15MB/1098.15MB)
[03/01 23:49:28    245] 
[03/01 23:49:28    245] Begin Power Computation
[03/01 23:49:28    245] 
[03/01 23:49:28    245]       ----------------------------------------------------------
[03/01 23:49:28    245]       # of cell(s) missing both power/leakage table: 0
[03/01 23:49:28    245]       # of cell(s) missing power table: 0
[03/01 23:49:28    245]       # of cell(s) missing leakage table: 0
[03/01 23:49:28    245]       # of MSMV cell(s) missing power_level: 0
[03/01 23:49:28    245]       ----------------------------------------------------------
[03/01 23:49:28    245] 
[03/01 23:49:28    245] 
[03/01 23:49:31    248] Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1098.46MB/1098.46MB)
[03/01 23:49:31    248] 
[03/01 23:49:31    248] Begin Processing User Attributes
[03/01 23:49:31    248] 
[03/01 23:49:31    248] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1098.46MB/1098.46MB)
[03/01 23:49:31    248] 
[03/01 23:49:31    248] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1098.49MB/1098.49MB)
[03/01 23:49:31    248] 
[03/01 23:49:32    249]   Timing Snapshot: (REF)
[03/01 23:49:32    249]      Weighted WNS: 0.000
[03/01 23:49:32    249]       All  PG WNS: 0.000
[03/01 23:49:32    249]       High PG WNS: 0.000
[03/01 23:49:32    249]       All  PG TNS: 0.000
[03/01 23:49:32    249]       High PG TNS: 0.000
[03/01 23:49:32    249]          Tran DRV: 0
[03/01 23:49:32    249]           Cap DRV: 0
[03/01 23:49:32    249]        Fanout DRV: 0
[03/01 23:49:32    249]            Glitch: 0
[03/01 23:49:32    249]    Category Slack: { [L, 0.000] [H, 0.000] }
[03/01 23:49:32    249] 
[03/01 23:49:32    249] Begin: Power Optimization
[03/01 23:49:32    249] PhyDesignGrid: maxLocalDensity 0.98
[03/01 23:49:32    249] #spOpts: N=65 mergeVia=F 
[03/01 23:49:33    250] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 99.29
[03/01 23:49:33    250] +----------+---------+--------+--------+------------+--------+
[03/01 23:49:33    250] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/01 23:49:33    250] +----------+---------+--------+--------+------------+--------+
[03/01 23:49:33    250] |    99.29%|        -|   0.000|   0.000|   0:00:00.0| 1503.8M|
[03/01 23:49:37    253] |    99.29%|        0|   0.000|   0.000|   0:00:04.0| 1503.8M|
[03/01 23:49:51    268] |    99.29%|        0|   0.000|   0.000|   0:00:14.0| 1509.8M|
[03/01 23:49:57    273] |    99.27%|       51|   0.000|   0.000|   0:00:06.0| 1512.5M|
[03/01 23:50:11    287] |    98.92%|     2024|   0.000|   0.000|   0:00:14.0| 1514.9M|
[03/01 23:50:12    289] |    98.89%|       63|   0.000|   0.000|   0:00:01.0| 1514.9M|
[03/01 23:50:12    289] +----------+---------+--------+--------+------------+--------+
[03/01 23:50:12    289] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 98.89
[03/01 23:50:12    289] 
[03/01 23:50:12    289] ** Summary: Restruct = 51 Buffer Deletion = 0 Declone = 0 Resize = 2078 **
[03/01 23:50:12    289] --------------------------------------------------------------
[03/01 23:50:12    289] |                                   | Total     | Sequential |
[03/01 23:50:12    289] --------------------------------------------------------------
[03/01 23:50:12    289] | Num insts resized                 |    1805  |      15    |
[03/01 23:50:12    289] | Num insts undone                  |      39  |       0    |
[03/01 23:50:12    289] | Num insts Downsized               |     616  |      15    |
[03/01 23:50:12    289] | Num insts Samesized               |    1189  |       0    |
[03/01 23:50:12    289] | Num insts Upsized                 |       0  |       0    |
[03/01 23:50:12    289] | Num multiple commits+uncommits    |     243  |       -    |
[03/01 23:50:12    289] --------------------------------------------------------------
[03/01 23:50:12    289] ** Finished Core Power Optimization (cpu = 0:00:40.2) (real = 0:00:40.0) **
[03/01 23:50:12    289] Executing incremental physical updates
[03/01 23:50:12    289] #spOpts: N=65 mergeVia=F 
[03/01 23:50:12    289] *** Starting refinePlace (0:04:50 mem=1480.6M) ***
[03/01 23:50:12    289] Total net bbox length = 4.115e+05 (1.843e+05 2.271e+05) (ext = 2.477e+04)
[03/01 23:50:12    289] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 23:50:12    289] Density distribution unevenness ratio = 2.500%
[03/01 23:50:12    289] RPlace IncrNP: Rollback Lev = -3
[03/01 23:50:12    289] RPlace: Density =1.198889, incremental np is triggered.
[03/01 23:50:12    289] nrCritNet: 0.00% ( 0 / 24769 ) cutoffSlk: 214748364.7ps stdDelay: 14.2ps
[03/01 23:50:20    297] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 23:50:20    297] Density distribution unevenness ratio = 2.412%
[03/01 23:50:20    297] RPlace postIncrNP: Density = 1.198889 -> 1.193333.
[03/01 23:50:20    297] RPlace postIncrNP Info: Density distribution changes:
[03/01 23:50:20    297] [1.10+      ] :	 46 (7.36%) -> 42 (6.72%)
[03/01 23:50:20    297] [1.05 - 1.10] :	 44 (7.04%) -> 51 (8.16%)
[03/01 23:50:20    297] [1.00 - 1.05] :	 127 (20.32%) -> 117 (18.72%)
[03/01 23:50:20    297] [0.95 - 1.00] :	 218 (34.88%) -> 233 (37.28%)
[03/01 23:50:20    297] [0.90 - 0.95] :	 145 (23.20%) -> 145 (23.20%)
[03/01 23:50:20    297] [0.85 - 0.90] :	 37 (5.92%) -> 33 (5.28%)
[03/01 23:50:20    297] [0.80 - 0.85] :	 8 (1.28%) -> 4 (0.64%)
[03/01 23:50:20    297] [CPU] RefinePlace/IncrNP (cpu=0:00:08.1, real=0:00:08.0, mem=1480.6MB) @(0:04:50 - 0:04:58).
[03/01 23:50:20    297] Move report: incrNP moves 49720 insts, mean move: 1.12 um, max move: 17.40 um
[03/01 23:50:20    297] 	Max move on inst (FILLER_35171): (150.00, 393.40) --> (141.60, 402.40)
[03/01 23:50:20    297] Move report: Timing Driven Placement moves 49720 insts, mean move: 1.12 um, max move: 17.40 um
[03/01 23:50:20    297] 	Max move on inst (FILLER_35171): (150.00, 393.40) --> (141.60, 402.40)
[03/01 23:50:20    297] 	Runtime: CPU: 0:00:08.1 REAL: 0:00:08.0 MEM: 1480.6MB
[03/01 23:50:20    297] Starting refinePlace ...
[03/01 23:50:20    297] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 23:50:21    297] default core: bins with density >  0.75 =   96 % ( 600 / 625 )
[03/01 23:50:21    297] Density distribution unevenness ratio = 2.416%
[03/01 23:50:22    299]   Spread Effort: high, pre-route mode, useDDP on.
[03/01 23:50:22    299] [CPU] RefinePlace/preRPlace (cpu=0:00:02.0, real=0:00:02.0, mem=1480.6MB) @(0:04:58 - 0:05:00).
[03/01 23:50:22    299] Move report: preRPlace moves 57010 insts, mean move: 3.06 um, max move: 75.00 um
[03/01 23:50:22    299] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_694_0): (387.40, 352.00) --> (390.40, 424.00)
[03/01 23:50:22    299] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
[03/01 23:50:22    299] wireLenOptFixPriorityInst 5025 inst fixed
[03/01 23:50:23    300] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 23:50:23    300] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1480.6MB) @(0:05:00 - 0:05:00).
[03/01 23:50:23    300] Move report: Detail placement moves 57010 insts, mean move: 3.06 um, max move: 75.00 um
[03/01 23:50:23    300] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_694_0): (387.40, 352.00) --> (390.40, 424.00)
[03/01 23:50:23    300] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 1480.6MB
[03/01 23:50:23    300] Statistics of distance of Instance movement in refine placement:
[03/01 23:50:23    300]   maximum (X+Y) =        74.80 um
[03/01 23:50:23    300]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U849) with max move: (334.8, 350.2) -> (343, 283.6)
[03/01 23:50:23    300]   mean    (X+Y) =         3.58 um
[03/01 23:50:23    300] Total instances flipped for legalization: 209
[03/01 23:50:23    300] Summary Report:
[03/01 23:50:23    300] Instances move: 21756 (out of 22274 movable)
[03/01 23:50:23    300] Mean displacement: 3.58 um
[03/01 23:50:23    300] Max displacement: 74.80 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U849) (334.8, 350.2) -> (343, 283.6)
[03/01 23:50:23    300] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
[03/01 23:50:23    300] Total instances moved : 21756
[03/01 23:50:23    300] Total net bbox length = 4.565e+05 (2.135e+05 2.430e+05) (ext = 2.480e+04)
[03/01 23:50:23    300] Runtime: CPU: 0:00:10.5 REAL: 0:00:11.0 MEM: 1480.6MB
[03/01 23:50:23    300] [CPU] RefinePlace/total (cpu=0:00:10.5, real=0:00:11.0, mem=1480.6MB) @(0:04:50 - 0:05:00).
[03/01 23:50:23    300] *** Finished refinePlace (0:05:00 mem=1480.6M) ***
[03/01 23:50:23    300]   Timing Snapshot: (TGT)
[03/01 23:50:23    300]      Weighted WNS: 0.000
[03/01 23:50:23    300]       All  PG WNS: 0.000
[03/01 23:50:23    300]       High PG WNS: 0.000
[03/01 23:50:23    300]       All  PG TNS: 0.000
[03/01 23:50:23    300]       High PG TNS: 0.000
[03/01 23:50:23    300]          Tran DRV: 0
[03/01 23:50:23    300]           Cap DRV: 0
[03/01 23:50:23    300]        Fanout DRV: 0
[03/01 23:50:23    300]            Glitch: 0
[03/01 23:50:23    300]    Category Slack: { [L, 0.000] [H, 0.000] }
[03/01 23:50:23    300] 
[03/01 23:50:23    300] Checking setup slack degradation ...
[03/01 23:50:23    300] 
[03/01 23:50:23    300] Recovery Manager:
[03/01 23:50:23    300]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[03/01 23:50:23    300]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[03/01 23:50:23    300]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/01 23:50:23    300]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/01 23:50:23    300] 
[03/01 23:50:24    301] Info: 87 nets with fixed/cover wires excluded.
[03/01 23:50:24    301] Info: 95 clock nets excluded from IPO operation.
[03/01 23:50:24    301] PhyDesignGrid: maxLocalDensity 0.98
[03/01 23:50:24    301] #spOpts: N=65 mergeVia=F 
[03/01 23:50:26    303] Info: 87 nets with fixed/cover wires excluded.
[03/01 23:50:26    303] Info: 95 clock nets excluded from IPO operation.
[03/01 23:50:27    304] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:50:27    304] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 23:50:27    304] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:50:27    304] |   0.000|    0.000|   0.000|    0.000|    98.89%|   0:00:00.0| 1553.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 23:50:27    304] |        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/01 23:50:28    305] |   0.000|    0.000|   0.000|    0.000|    98.89%|   0:00:01.0| 1553.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 23:50:28    305] |        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/01 23:50:28    305] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 23:50:28    305] 
[03/01 23:50:28    305] *** Finish post-CTS Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1553.1M) ***
[03/01 23:50:28    305] 
[03/01 23:50:28    305] *** Finish post-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1553.1M) ***
[03/01 23:50:28    305] 
[03/01 23:50:28    305] Begin Power Analysis
[03/01 23:50:28    305] 
[03/01 23:50:28    305]     0.00V	    VSS
[03/01 23:50:28    305]     0.90V	    VDD
[03/01 23:50:28    305] Begin Processing Timing Library for Power Calculation
[03/01 23:50:28    305] 
[03/01 23:50:28    305] Begin Processing Timing Library for Power Calculation
[03/01 23:50:28    305] 
[03/01 23:50:28    305] 
[03/01 23:50:28    305] 
[03/01 23:50:28    305] Begin Processing Power Net/Grid for Power Calculation
[03/01 23:50:28    305] 
[03/01 23:50:28    305] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1181.62MB/1181.62MB)
[03/01 23:50:28    305] 
[03/01 23:50:28    305] Begin Processing Timing Window Data for Power Calculation
[03/01 23:50:28    305] 
[03/01 23:50:28    305] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1181.62MB/1181.62MB)
[03/01 23:50:28    305] 
[03/01 23:50:28    305] Begin Processing User Attributes
[03/01 23:50:28    305] 
[03/01 23:50:28    305] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1181.62MB/1181.62MB)
[03/01 23:50:28    305] 
[03/01 23:50:28    305] Begin Processing Signal Activity
[03/01 23:50:28    305] 
[03/01 23:50:29    306] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1181.62MB/1181.62MB)
[03/01 23:50:29    306] 
[03/01 23:50:29    306] Begin Power Computation
[03/01 23:50:29    306] 
[03/01 23:50:29    306]       ----------------------------------------------------------
[03/01 23:50:29    306]       # of cell(s) missing both power/leakage table: 0
[03/01 23:50:29    306]       # of cell(s) missing power table: 0
[03/01 23:50:29    306]       # of cell(s) missing leakage table: 0
[03/01 23:50:29    306]       # of MSMV cell(s) missing power_level: 0
[03/01 23:50:29    306]       ----------------------------------------------------------
[03/01 23:50:29    306] 
[03/01 23:50:29    306] 
[03/01 23:50:32    309] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1181.62MB/1181.62MB)
[03/01 23:50:32    309] 
[03/01 23:50:32    309] Begin Processing User Attributes
[03/01 23:50:32    309] 
[03/01 23:50:32    309] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1181.62MB/1181.62MB)
[03/01 23:50:32    309] 
[03/01 23:50:32    309] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1181.62MB/1181.62MB)
[03/01 23:50:32    309] 
[03/01 23:50:33    310] *** Finished Leakage Power Optimization (cpu=0:01:01, real=0:01:01, mem=1385.68M, totSessionCpu=0:05:10).
[03/01 23:50:33    310] Extraction called for design 'fullchip' of instances=62049 and nets=24894 using extraction engine 'preRoute' .
[03/01 23:50:33    310] PreRoute RC Extraction called for design fullchip.
[03/01 23:50:33    310] RC Extraction called in multi-corner(2) mode.
[03/01 23:50:33    310] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 23:50:33    310] RCMode: PreRoute
[03/01 23:50:33    310]       RC Corner Indexes            0       1   
[03/01 23:50:33    310] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 23:50:33    310] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 23:50:33    310] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 23:50:33    310] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 23:50:33    310] Shrink Factor                : 1.00000
[03/01 23:50:33    310] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 23:50:33    310] Using capacitance table file ...
[03/01 23:50:33    310] Initializing multi-corner capacitance tables ... 
[03/01 23:50:33    310] Initializing multi-corner resistance tables ...
[03/01 23:50:33    310] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1367.199M)
[03/01 23:50:33    310] doiPBLastSyncSlave
[03/01 23:50:33    310] #################################################################################
[03/01 23:50:33    310] # Design Stage: PreRoute
[03/01 23:50:33    310] # Design Name: fullchip
[03/01 23:50:33    310] # Design Mode: 65nm
[03/01 23:50:33    310] # Analysis Mode: MMMC Non-OCV 
[03/01 23:50:33    310] # Parasitics Mode: No SPEF/RCDB
[03/01 23:50:33    310] # Signoff Settings: SI Off 
[03/01 23:50:33    310] #################################################################################
[03/01 23:50:34    311] AAE_INFO: 1 threads acquired from CTE.
[03/01 23:50:34    311] Calculate delays in BcWc mode...
[03/01 23:50:34    311] Topological Sorting (CPU = 0:00:00.1, MEM = 1372.6M, InitMEM = 1369.2M)
[03/01 23:50:37    314] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 23:50:37    314] End delay calculation. (MEM=1446.32 CPU=0:00:03.1 REAL=0:00:03.0)
[03/01 23:50:37    314] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1446.3M) ***
[03/01 23:50:38    315] 
[03/01 23:50:38    315] Begin Power Analysis
[03/01 23:50:38    315] 
[03/01 23:50:38    315]     0.00V	    VSS
[03/01 23:50:38    315]     0.90V	    VDD
[03/01 23:50:38    315] Begin Processing Timing Library for Power Calculation
[03/01 23:50:38    315] 
[03/01 23:50:38    315] Begin Processing Timing Library for Power Calculation
[03/01 23:50:38    315] 
[03/01 23:50:38    315] 
[03/01 23:50:38    315] 
[03/01 23:50:38    315] Begin Processing Power Net/Grid for Power Calculation
[03/01 23:50:38    315] 
[03/01 23:50:38    315] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1128.31MB/1128.31MB)
[03/01 23:50:38    315] 
[03/01 23:50:38    315] Begin Processing Timing Window Data for Power Calculation
[03/01 23:50:38    315] 
[03/01 23:50:38    315] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1128.31MB/1128.31MB)
[03/01 23:50:38    315] 
[03/01 23:50:38    315] Begin Processing User Attributes
[03/01 23:50:38    315] 
[03/01 23:50:38    315] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1128.31MB/1128.31MB)
[03/01 23:50:38    315] 
[03/01 23:50:38    315] Begin Processing Signal Activity
[03/01 23:50:38    315] 
[03/01 23:50:39    316] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1128.73MB/1128.73MB)
[03/01 23:50:39    316] 
[03/01 23:50:39    316] Begin Power Computation
[03/01 23:50:39    316] 
[03/01 23:50:39    316]       ----------------------------------------------------------
[03/01 23:50:39    316]       # of cell(s) missing both power/leakage table: 0
[03/01 23:50:39    316]       # of cell(s) missing power table: 0
[03/01 23:50:39    316]       # of cell(s) missing leakage table: 0
[03/01 23:50:39    316]       # of MSMV cell(s) missing power_level: 0
[03/01 23:50:39    316]       ----------------------------------------------------------
[03/01 23:50:39    316] 
[03/01 23:50:39    316] 
[03/01 23:50:42    319] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1129.05MB/1129.05MB)
[03/01 23:50:42    319] 
[03/01 23:50:42    319] Begin Processing User Attributes
[03/01 23:50:42    319] 
[03/01 23:50:42    319] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1129.05MB/1129.05MB)
[03/01 23:50:42    319] 
[03/01 23:50:42    319] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1129.05MB/1129.05MB)
[03/01 23:50:42    319] 
[03/01 23:50:42    319] <optDesign CMD> Restore Using all VT Cells
[03/01 23:50:42    319] Reported timing to dir ./timingReports
[03/01 23:50:42    319] **optDesign ... cpu = 0:03:15, real = 0:03:15, mem = 1384.2M, totSessionCpu=0:05:20 **
[03/01 23:50:42    319] ** Profile ** Start :  cpu=0:00:00.0, mem=1384.2M
[03/01 23:50:43    319] ** Profile ** Other data :  cpu=0:00:00.1, mem=1384.3M
[03/01 23:50:43    320] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1394.3M
[03/01 23:50:43    320] ** Profile ** Total reports :  cpu=0:00:00.7, mem=1386.3M
[03/01 23:50:44    321] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1386.3M
[03/01 23:50:44    321] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.032  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.324%
       (98.895% with Fillers)
Routing Overflow: 0.34% H and 0.18% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1386.3M
[03/01 23:50:44    321] **optDesign ... cpu = 0:03:17, real = 0:03:17, mem = 1384.2M, totSessionCpu=0:05:21 **
[03/01 23:50:44    321] *** Finished optDesign ***
[03/01 23:50:44    321] 
[03/01 23:50:44    321] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:23 real=  0:03:24)
[03/01 23:50:44    321] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:30.2 real=0:00:30.8)
[03/01 23:50:44    321] 	OPT_RUNTIME:             tnsOpt (count =  1): (cpu=0:00:03.2 real=0:00:03.2)
[03/01 23:50:44    321] 	OPT_RUNTIME:          phyUpdate (count =  7): (cpu=0:00:37.3 real=0:00:37.4)
[03/01 23:50:44    321] 	OPT_RUNTIME:        tnsPlaceEco (count =  1): (cpu=0:00:02.3 real=0:00:02.3)
[03/01 23:50:44    321] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:01:15 real=  0:01:15)
[03/01 23:50:44    321] 	OPT_RUNTIME:             wnsOpt (count =  3): (cpu=0:00:40.2 real=0:00:41.1)
[03/01 23:50:44    321] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[03/01 23:50:44    321] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/01 23:50:44    321] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:22.6 real=0:00:22.3)
[03/01 23:50:44    321] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:07 real=  0:01:07)
[03/01 23:50:44    321] Info: pop threads available for lower-level modules during optimization.
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory0_reg_42_, Center Move (13.000,185.500)->(25.200,181.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 2.200 174.700 2.200 196.300
[03/01 23:50:44    321] addCustomLine AAA 2.200 174.700 23.800 174.700
[03/01 23:50:44    321] addCustomLine AAA 2.200 196.300 23.800 196.300
[03/01 23:50:44    321] addCustomLine AAA 23.800 174.700 23.800 196.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory0_reg_1_, Center Move (76.000,36.100)->(78.000,46.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 65.200 25.300 65.200 46.900
[03/01 23:50:44    321] addCustomLine AAA 65.200 25.300 86.800 25.300
[03/01 23:50:44    321] addCustomLine AAA 65.200 46.900 86.800 46.900
[03/01 23:50:44    321] addCustomLine AAA 86.800 25.300 86.800 46.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory0_reg_0_, Center Move (105.800,36.100)->(96.600,46.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 95.000 25.300 95.000 46.900
[03/01 23:50:44    321] addCustomLine AAA 95.000 25.300 116.600 25.300
[03/01 23:50:44    321] addCustomLine AAA 95.000 46.900 116.600 46.900
[03/01 23:50:44    321] addCustomLine AAA 116.600 25.300 116.600 46.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_40_, Center Move (18.700,225.100)->(27.900,214.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 7.900 214.300 7.900 235.900
[03/01 23:50:44    321] addCustomLine AAA 7.900 214.300 29.500 214.300
[03/01 23:50:44    321] addCustomLine AAA 7.900 235.900 29.500 235.900
[03/01 23:50:44    321] addCustomLine AAA 29.500 214.300 29.500 235.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_26_, Center Move (14.700,237.700)->(26.300,226.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 3.900 226.900 3.900 248.500
[03/01 23:50:44    321] addCustomLine AAA 3.900 226.900 25.500 226.900
[03/01 23:50:44    321] addCustomLine AAA 3.900 248.500 25.500 248.500
[03/01 23:50:44    321] addCustomLine AAA 25.500 226.900 25.500 248.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_24_, Center Move (22.700,235.900)->(28.500,225.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 11.900 225.100 11.900 246.700
[03/01 23:50:44    321] addCustomLine AAA 11.900 225.100 33.500 225.100
[03/01 23:50:44    321] addCustomLine AAA 11.900 246.700 33.500 246.700
[03/01 23:50:44    321] addCustomLine AAA 33.500 225.100 33.500 246.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_19_, Center Move (11.900,169.300)->(23.500,169.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 1.100 158.500 1.100 180.100
[03/01 23:50:44    321] addCustomLine AAA 1.100 158.500 22.700 158.500
[03/01 23:50:44    321] addCustomLine AAA 1.100 180.100 22.700 180.100
[03/01 23:50:44    321] addCustomLine AAA 22.700 158.500 22.700 180.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_2_, Center Move (84.500,28.900)->(81.500,39.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 73.700 18.100 73.700 39.700
[03/01 23:50:44    321] addCustomLine AAA 73.700 18.100 95.300 18.100
[03/01 23:50:44    321] addCustomLine AAA 73.700 39.700 95.300 39.700
[03/01 23:50:44    321] addCustomLine AAA 95.300 18.100 95.300 39.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_1_, Center Move (112.900,25.300)->(101.900,36.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 102.100 14.500 102.100 36.100
[03/01 23:50:44    321] addCustomLine AAA 102.100 14.500 123.700 14.500
[03/01 23:50:44    321] addCustomLine AAA 102.100 36.100 123.700 36.100
[03/01 23:50:44    321] addCustomLine AAA 123.700 14.500 123.700 36.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_0_, Center Move (107.300,28.900)->(100.100,39.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 96.500 18.100 96.500 39.700
[03/01 23:50:44    321] addCustomLine AAA 96.500 18.100 118.100 18.100
[03/01 23:50:44    321] addCustomLine AAA 96.500 39.700 118.100 39.700
[03/01 23:50:44    321] addCustomLine AAA 118.100 18.100 118.100 39.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_51_, Center Move (88.500,174.700)->(99.500,176.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 77.700 163.900 77.700 185.500
[03/01 23:50:44    321] addCustomLine AAA 77.700 163.900 99.300 163.900
[03/01 23:50:44    321] addCustomLine AAA 77.700 185.500 99.300 185.500
[03/01 23:50:44    321] addCustomLine AAA 99.300 163.900 99.300 185.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_41_, Center Move (13.900,216.100)->(25.100,210.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 3.100 205.300 3.100 226.900
[03/01 23:50:44    321] addCustomLine AAA 3.100 205.300 24.700 205.300
[03/01 23:50:44    321] addCustomLine AAA 3.100 226.900 24.700 226.900
[03/01 23:50:44    321] addCustomLine AAA 24.700 205.300 24.700 226.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_40_, Center Move (12.900,225.100)->(22.500,214.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 2.100 214.300 2.100 235.900
[03/01 23:50:44    321] addCustomLine AAA 2.100 214.300 23.700 214.300
[03/01 23:50:44    321] addCustomLine AAA 2.100 235.900 23.700 235.900
[03/01 23:50:44    321] addCustomLine AAA 23.700 214.300 23.700 235.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_30_, Center Move (63.500,167.500)->(74.300,167.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 52.700 156.700 52.700 178.300
[03/01 23:50:44    321] addCustomLine AAA 52.700 156.700 74.300 156.700
[03/01 23:50:44    321] addCustomLine AAA 52.700 178.300 74.300 178.300
[03/01 23:50:44    321] addCustomLine AAA 74.300 156.700 74.300 178.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_26_, Center Move (13.500,230.500)->(24.700,219.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 2.700 219.700 2.700 241.300
[03/01 23:50:44    321] addCustomLine AAA 2.700 219.700 24.300 219.700
[03/01 23:50:44    321] addCustomLine AAA 2.700 241.300 24.300 241.300
[03/01 23:50:44    321] addCustomLine AAA 24.300 219.700 24.300 241.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_24_, Center Move (20.900,230.500)->(28.500,219.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 10.100 219.700 10.100 241.300
[03/01 23:50:44    321] addCustomLine AAA 10.100 219.700 31.700 219.700
[03/01 23:50:44    321] addCustomLine AAA 10.100 241.300 31.700 241.300
[03/01 23:50:44    321] addCustomLine AAA 31.700 219.700 31.700 241.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_2_, Center Move (80.500,32.500)->(80.100,43.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 69.700 21.700 69.700 43.300
[03/01 23:50:44    321] addCustomLine AAA 69.700 21.700 91.300 21.700
[03/01 23:50:44    321] addCustomLine AAA 69.700 43.300 91.300 43.300
[03/01 23:50:44    321] addCustomLine AAA 91.300 21.700 91.300 43.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_1_, Center Move (113.300,32.500)->(100.500,43.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 102.500 21.700 102.500 43.300
[03/01 23:50:44    321] addCustomLine AAA 102.500 21.700 124.100 21.700
[03/01 23:50:44    321] addCustomLine AAA 102.500 43.300 124.100 43.300
[03/01 23:50:44    321] addCustomLine AAA 124.100 21.700 124.100 43.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_0_, Center Move (108.300,32.500)->(96.700,43.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 97.500 21.700 97.500 43.300
[03/01 23:50:44    321] addCustomLine AAA 97.500 21.700 119.100 21.700
[03/01 23:50:44    321] addCustomLine AAA 97.500 43.300 119.100 43.300
[03/01 23:50:44    321] addCustomLine AAA 119.100 21.700 119.100 43.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_26_, Center Move (28.800,228.700)->(31.800,217.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 18.000 217.900 18.000 239.500
[03/01 23:50:44    321] addCustomLine AAA 18.000 217.900 39.600 217.900
[03/01 23:50:44    321] addCustomLine AAA 18.000 239.500 39.600 239.500
[03/01 23:50:44    321] addCustomLine AAA 39.600 217.900 39.600 239.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_10_, Center Move (97.800,16.300)->(93.200,27.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 87.000 5.500 87.000 27.100
[03/01 23:50:44    321] addCustomLine AAA 87.000 5.500 108.600 5.500
[03/01 23:50:44    321] addCustomLine AAA 87.000 27.100 108.600 27.100
[03/01 23:50:44    321] addCustomLine AAA 108.600 5.500 108.600 27.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_2_, Center Move (68.600,27.100)->(81.000,37.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 57.800 16.300 57.800 37.900
[03/01 23:50:44    321] addCustomLine AAA 57.800 16.300 79.400 16.300
[03/01 23:50:44    321] addCustomLine AAA 57.800 37.900 79.400 37.900
[03/01 23:50:44    321] addCustomLine AAA 79.400 16.300 79.400 37.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_1_, Center Move (96.000,14.500)->(93.800,25.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 85.200 3.700 85.200 25.300
[03/01 23:50:44    321] addCustomLine AAA 85.200 3.700 106.800 3.700
[03/01 23:50:44    321] addCustomLine AAA 85.200 25.300 106.800 25.300
[03/01 23:50:44    321] addCustomLine AAA 106.800 3.700 106.800 25.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_0_, Center Move (106.000,18.100)->(95.400,28.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 95.200 7.300 95.200 28.900
[03/01 23:50:44    321] addCustomLine AAA 95.200 7.300 116.800 7.300
[03/01 23:50:44    321] addCustomLine AAA 95.200 28.900 116.800 28.900
[03/01 23:50:44    321] addCustomLine AAA 116.800 7.300 116.800 28.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_51_, Center Move (93.700,174.700)->(104.500,176.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 82.900 163.900 82.900 185.500
[03/01 23:50:44    321] addCustomLine AAA 82.900 163.900 104.500 163.900
[03/01 23:50:44    321] addCustomLine AAA 82.900 185.500 104.500 185.500
[03/01 23:50:44    321] addCustomLine AAA 104.500 163.900 104.500 185.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_40_, Center Move (28.100,234.100)->(30.300,223.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 17.300 223.300 17.300 244.900
[03/01 23:50:44    321] addCustomLine AAA 17.300 223.300 38.900 223.300
[03/01 23:50:44    321] addCustomLine AAA 17.300 244.900 38.900 244.900
[03/01 23:50:44    321] addCustomLine AAA 38.900 223.300 38.900 244.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_26_, Center Move (33.300,234.100)->(34.100,223.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 22.500 223.300 22.500 244.900
[03/01 23:50:44    321] addCustomLine AAA 22.500 223.300 44.100 223.300
[03/01 23:50:44    321] addCustomLine AAA 22.500 244.900 44.100 244.900
[03/01 23:50:44    321] addCustomLine AAA 44.100 223.300 44.100 244.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_14_, Center Move (135.500,84.700)->(126.900,95.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 124.700 73.900 124.700 95.500
[03/01 23:50:44    321] addCustomLine AAA 124.700 73.900 146.300 73.900
[03/01 23:50:44    321] addCustomLine AAA 124.700 95.500 146.300 95.500
[03/01 23:50:44    321] addCustomLine AAA 146.300 73.900 146.300 95.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_10_, Center Move (99.900,19.900)->(94.700,30.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 89.100 9.100 89.100 30.700
[03/01 23:50:44    321] addCustomLine AAA 89.100 9.100 110.700 9.100
[03/01 23:50:44    321] addCustomLine AAA 89.100 30.700 110.700 30.700
[03/01 23:50:44    321] addCustomLine AAA 110.700 9.100 110.700 30.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_2_, Center Move (67.900,21.700)->(76.700,32.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 57.100 10.900 57.100 32.500
[03/01 23:50:44    321] addCustomLine AAA 57.100 10.900 78.700 10.900
[03/01 23:50:44    321] addCustomLine AAA 57.100 32.500 78.700 32.500
[03/01 23:50:44    321] addCustomLine AAA 78.700 10.900 78.700 32.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_1_, Center Move (94.300,21.700)->(93.500,32.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 83.500 10.900 83.500 32.500
[03/01 23:50:44    321] addCustomLine AAA 83.500 10.900 105.100 10.900
[03/01 23:50:44    321] addCustomLine AAA 83.500 32.500 105.100 32.500
[03/01 23:50:44    321] addCustomLine AAA 105.100 10.900 105.100 32.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_0_, Center Move (106.700,19.900)->(98.500,30.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 95.900 9.100 95.900 30.700
[03/01 23:50:44    321] addCustomLine AAA 95.900 9.100 117.500 9.100
[03/01 23:50:44    321] addCustomLine AAA 95.900 30.700 117.500 30.700
[03/01 23:50:44    321] addCustomLine AAA 117.500 9.100 117.500 30.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_50_, Center Move (81.500,36.100)->(82.500,46.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 70.700 25.300 70.700 46.900
[03/01 23:50:44    321] addCustomLine AAA 70.700 25.300 92.300 25.300
[03/01 23:50:44    321] addCustomLine AAA 70.700 46.900 92.300 46.900
[03/01 23:50:44    321] addCustomLine AAA 92.300 25.300 92.300 46.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_13_, Center Move (42.700,68.500)->(48.700,79.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 31.900 57.700 31.900 79.300
[03/01 23:50:44    321] addCustomLine AAA 31.900 57.700 53.500 57.700
[03/01 23:50:44    321] addCustomLine AAA 31.900 79.300 53.500 79.300
[03/01 23:50:44    321] addCustomLine AAA 53.500 57.700 53.500 79.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_10_, Center Move (90.500,23.500)->(90.700,34.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 79.700 12.700 79.700 34.300
[03/01 23:50:44    321] addCustomLine AAA 79.700 12.700 101.300 12.700
[03/01 23:50:44    321] addCustomLine AAA 79.700 34.300 101.300 34.300
[03/01 23:50:44    321] addCustomLine AAA 101.300 12.700 101.300 34.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_2_, Center Move (75.500,21.700)->(80.500,32.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 64.700 10.900 64.700 32.500
[03/01 23:50:44    321] addCustomLine AAA 64.700 10.900 86.300 10.900
[03/01 23:50:44    321] addCustomLine AAA 64.700 32.500 86.300 32.500
[03/01 23:50:44    321] addCustomLine AAA 86.300 10.900 86.300 32.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_1_, Center Move (85.700,21.700)->(88.100,32.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 74.900 10.900 74.900 32.500
[03/01 23:50:44    321] addCustomLine AAA 74.900 10.900 96.500 10.900
[03/01 23:50:44    321] addCustomLine AAA 74.900 32.500 96.500 32.500
[03/01 23:50:44    321] addCustomLine AAA 96.500 10.900 96.500 32.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_0_, Center Move (80.700,21.700)->(84.300,32.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 69.900 10.900 69.900 32.500
[03/01 23:50:44    321] addCustomLine AAA 69.900 10.900 91.500 10.900
[03/01 23:50:44    321] addCustomLine AAA 69.900 32.500 91.500 32.500
[03/01 23:50:44    321] addCustomLine AAA 91.500 10.900 91.500 32.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/Q_reg_50_, Center Move (88.800,46.900)->(84.000,57.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 78.000 36.100 78.000 57.700
[03/01 23:50:44    321] addCustomLine AAA 78.000 36.100 99.600 36.100
[03/01 23:50:44    321] addCustomLine AAA 78.000 57.700 99.600 57.700
[03/01 23:50:44    321] addCustomLine AAA 99.600 36.100 99.600 57.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory4_reg_11_, Center Move (86.300,36.100)->(86.300,46.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 75.500 25.300 75.500 46.900
[03/01 23:50:44    321] addCustomLine AAA 75.500 25.300 97.100 25.300
[03/01 23:50:44    321] addCustomLine AAA 75.500 46.900 97.100 46.900
[03/01 23:50:44    321] addCustomLine AAA 97.100 25.300 97.100 46.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory4_reg_10_, Center Move (89.300,19.900)->(87.700,30.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 78.500 9.100 78.500 30.700
[03/01 23:50:44    321] addCustomLine AAA 78.500 9.100 100.100 9.100
[03/01 23:50:44    321] addCustomLine AAA 78.500 30.700 100.100 30.700
[03/01 23:50:44    321] addCustomLine AAA 100.100 9.100 100.100 30.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory4_reg_3_, Center Move (118.100,39.700)->(109.500,50.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 107.300 28.900 107.300 50.500
[03/01 23:50:44    321] addCustomLine AAA 107.300 28.900 128.900 28.900
[03/01 23:50:44    321] addCustomLine AAA 107.300 50.500 128.900 50.500
[03/01 23:50:44    321] addCustomLine AAA 128.900 28.900 128.900 50.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory4_reg_2_, Center Move (75.500,18.100)->(80.100,28.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 64.700 7.300 64.700 28.900
[03/01 23:50:44    321] addCustomLine AAA 64.700 7.300 86.300 7.300
[03/01 23:50:44    321] addCustomLine AAA 64.700 28.900 86.300 28.900
[03/01 23:50:44    321] addCustomLine AAA 86.300 7.300 86.300 28.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/Q_reg_2_, Center Move (75.200,30.700)->(76.800,41.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 64.400 19.900 64.400 41.500
[03/01 23:50:44    321] addCustomLine AAA 64.400 19.900 86.000 19.900
[03/01 23:50:44    321] addCustomLine AAA 64.400 41.500 86.000 41.500
[03/01 23:50:44    321] addCustomLine AAA 86.000 19.900 86.000 41.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory4_reg_1_, Center Move (85.300,14.500)->(87.100,25.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 74.500 3.700 74.500 25.300
[03/01 23:50:44    321] addCustomLine AAA 74.500 3.700 96.100 3.700
[03/01 23:50:44    321] addCustomLine AAA 74.500 25.300 96.100 25.300
[03/01 23:50:44    321] addCustomLine AAA 96.100 3.700 96.100 25.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_41_, Center Move (59.500,232.300)->(59.500,221.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 48.700 221.500 48.700 243.100
[03/01 23:50:44    321] addCustomLine AAA 48.700 221.500 70.300 221.500
[03/01 23:50:44    321] addCustomLine AAA 48.700 243.100 70.300 243.100
[03/01 23:50:44    321] addCustomLine AAA 70.300 221.500 70.300 243.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_40_, Center Move (45.500,234.100)->(50.900,223.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 34.700 223.300 34.700 244.900
[03/01 23:50:44    321] addCustomLine AAA 34.700 223.300 56.300 223.300
[03/01 23:50:44    321] addCustomLine AAA 34.700 244.900 56.300 244.900
[03/01 23:50:44    321] addCustomLine AAA 56.300 223.300 56.300 244.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_24_, Center Move (39.900,234.100)->(45.900,223.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 29.100 223.300 29.100 244.900
[03/01 23:50:44    321] addCustomLine AAA 29.100 223.300 50.700 223.300
[03/01 23:50:44    321] addCustomLine AAA 29.100 244.900 50.700 244.900
[03/01 23:50:44    321] addCustomLine AAA 50.700 223.300 50.700 244.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_16_, Center Move (13.500,115.300)->(25.100,117.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 2.700 104.500 2.700 126.100
[03/01 23:50:44    321] addCustomLine AAA 2.700 104.500 24.300 104.500
[03/01 23:50:44    321] addCustomLine AAA 2.700 126.100 24.300 126.100
[03/01 23:50:44    321] addCustomLine AAA 24.300 104.500 24.300 126.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_13_, Center Move (13.500,84.700)->(24.300,88.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 2.700 73.900 2.700 95.500
[03/01 23:50:44    321] addCustomLine AAA 2.700 73.900 24.300 73.900
[03/01 23:50:44    321] addCustomLine AAA 2.700 95.500 24.300 95.500
[03/01 23:50:44    321] addCustomLine AAA 24.300 73.900 24.300 95.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_10_, Center Move (24.700,21.700)->(34.500,32.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 13.900 10.900 13.900 32.500
[03/01 23:50:44    321] addCustomLine AAA 13.900 10.900 35.500 10.900
[03/01 23:50:44    321] addCustomLine AAA 13.900 32.500 35.500 32.500
[03/01 23:50:44    321] addCustomLine AAA 35.500 10.900 35.500 32.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_3_, Center Move (63.700,36.100)->(54.100,46.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 52.900 25.300 52.900 46.900
[03/01 23:50:44    321] addCustomLine AAA 52.900 25.300 74.500 25.300
[03/01 23:50:44    321] addCustomLine AAA 52.900 46.900 74.500 46.900
[03/01 23:50:44    321] addCustomLine AAA 74.500 25.300 74.500 46.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_2_, Center Move (60.300,23.500)->(49.100,34.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 49.500 12.700 49.500 34.300
[03/01 23:50:44    321] addCustomLine AAA 49.500 12.700 71.100 12.700
[03/01 23:50:44    321] addCustomLine AAA 49.500 34.300 71.100 34.300
[03/01 23:50:44    321] addCustomLine AAA 71.100 12.700 71.100 34.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_1_, Center Move (57.700,19.900)->(49.300,30.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 46.900 9.100 46.900 30.700
[03/01 23:50:44    321] addCustomLine AAA 46.900 9.100 68.500 9.100
[03/01 23:50:44    321] addCustomLine AAA 46.900 30.700 68.500 30.700
[03/01 23:50:44    321] addCustomLine AAA 68.500 9.100 68.500 30.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_0_, Center Move (15.700,16.300)->(26.100,27.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 4.900 5.500 4.900 27.100
[03/01 23:50:44    321] addCustomLine AAA 4.900 5.500 26.500 5.500
[03/01 23:50:44    321] addCustomLine AAA 4.900 27.100 26.500 27.100
[03/01 23:50:44    321] addCustomLine AAA 26.500 5.500 26.500 27.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_59_, Center Move (78.000,228.700)->(80.000,217.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 67.200 217.900 67.200 239.500
[03/01 23:50:44    321] addCustomLine AAA 67.200 217.900 88.800 217.900
[03/01 23:50:44    321] addCustomLine AAA 67.200 239.500 88.800 239.500
[03/01 23:50:44    321] addCustomLine AAA 88.800 217.900 88.800 239.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_10_, Center Move (23.600,23.500)->(34.000,34.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 12.800 12.700 12.800 34.300
[03/01 23:50:44    321] addCustomLine AAA 12.800 12.700 34.400 12.700
[03/01 23:50:44    321] addCustomLine AAA 12.800 34.300 34.400 34.300
[03/01 23:50:44    321] addCustomLine AAA 34.400 12.700 34.400 34.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_3_, Center Move (56.800,39.700)->(47.400,50.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 46.000 28.900 46.000 50.500
[03/01 23:50:44    321] addCustomLine AAA 46.000 28.900 67.600 28.900
[03/01 23:50:44    321] addCustomLine AAA 46.000 50.500 67.600 50.500
[03/01 23:50:44    321] addCustomLine AAA 67.600 28.900 67.600 50.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_2_, Center Move (52.000,23.500)->(44.600,34.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 41.200 12.700 41.200 34.300
[03/01 23:50:44    321] addCustomLine AAA 41.200 12.700 62.800 12.700
[03/01 23:50:44    321] addCustomLine AAA 41.200 34.300 62.800 34.300
[03/01 23:50:44    321] addCustomLine AAA 62.800 12.700 62.800 34.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_52_, Center Move (17.300,97.300)->(28.100,102.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 6.500 86.500 6.500 108.100
[03/01 23:50:44    321] addCustomLine AAA 6.500 86.500 28.100 86.500
[03/01 23:50:44    321] addCustomLine AAA 6.500 108.100 28.100 108.100
[03/01 23:50:44    321] addCustomLine AAA 28.100 86.500 28.100 108.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_50_, Center Move (41.700,45.100)->(43.500,55.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 30.900 34.300 30.900 55.900
[03/01 23:50:44    321] addCustomLine AAA 30.900 34.300 52.500 34.300
[03/01 23:50:44    321] addCustomLine AAA 30.900 55.900 52.500 55.900
[03/01 23:50:44    321] addCustomLine AAA 52.500 34.300 52.500 55.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_16_, Center Move (11.900,104.500)->(22.900,111.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 1.100 93.700 1.100 115.300
[03/01 23:50:44    321] addCustomLine AAA 1.100 93.700 22.700 93.700
[03/01 23:50:44    321] addCustomLine AAA 1.100 115.300 22.700 115.300
[03/01 23:50:44    321] addCustomLine AAA 22.700 93.700 22.700 115.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_13_, Center Move (16.700,77.500)->(27.700,82.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 5.900 66.700 5.900 88.300
[03/01 23:50:44    321] addCustomLine AAA 5.900 66.700 27.500 66.700
[03/01 23:50:44    321] addCustomLine AAA 5.900 88.300 27.500 88.300
[03/01 23:50:44    321] addCustomLine AAA 27.500 66.700 27.500 88.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_10_, Center Move (12.700,37.900)->(24.100,46.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 1.900 27.100 1.900 48.700
[03/01 23:50:44    321] addCustomLine AAA 1.900 27.100 23.500 27.100
[03/01 23:50:44    321] addCustomLine AAA 1.900 48.700 23.500 48.700
[03/01 23:50:44    321] addCustomLine AAA 23.500 27.100 23.500 48.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_3_, Center Move (51.900,43.300)->(48.100,54.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 41.100 32.500 41.100 54.100
[03/01 23:50:44    321] addCustomLine AAA 41.100 32.500 62.700 32.500
[03/01 23:50:44    321] addCustomLine AAA 41.100 54.100 62.700 54.100
[03/01 23:50:44    321] addCustomLine AAA 62.700 32.500 62.700 54.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_52_, Center Move (12.300,97.300)->(24.300,102.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 1.500 86.500 1.500 108.100
[03/01 23:50:44    321] addCustomLine AAA 1.500 86.500 23.100 86.500
[03/01 23:50:44    321] addCustomLine AAA 1.500 108.100 23.100 108.100
[03/01 23:50:44    321] addCustomLine AAA 23.100 86.500 23.100 108.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_38_, Center Move (11.900,149.500)->(24.700,145.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 1.100 138.700 1.100 160.300
[03/01 23:50:44    321] addCustomLine AAA 1.100 138.700 22.700 138.700
[03/01 23:50:44    321] addCustomLine AAA 1.100 160.300 22.700 160.300
[03/01 23:50:44    321] addCustomLine AAA 22.700 138.700 22.700 160.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_28_, Center Move (90.100,156.700)->(90.500,145.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 79.300 145.900 79.300 167.500
[03/01 23:50:44    321] addCustomLine AAA 79.300 145.900 100.900 145.900
[03/01 23:50:44    321] addCustomLine AAA 79.300 167.500 100.900 167.500
[03/01 23:50:44    321] addCustomLine AAA 100.900 145.900 100.900 167.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_21_, Center Move (15.700,57.700)->(27.100,61.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 4.900 46.900 4.900 68.500
[03/01 23:50:44    321] addCustomLine AAA 4.900 46.900 26.500 46.900
[03/01 23:50:44    321] addCustomLine AAA 4.900 68.500 26.500 68.500
[03/01 23:50:44    321] addCustomLine AAA 26.500 46.900 26.500 68.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_13_, Center Move (12.700,79.300)->(23.500,84.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 1.900 68.500 1.900 90.100
[03/01 23:50:44    321] addCustomLine AAA 1.900 68.500 23.500 68.500
[03/01 23:50:44    321] addCustomLine AAA 1.900 90.100 23.500 90.100
[03/01 23:50:44    321] addCustomLine AAA 23.500 68.500 23.500 90.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_11_, Center Move (12.500,54.100)->(23.500,54.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 1.700 43.300 1.700 64.900
[03/01 23:50:44    321] addCustomLine AAA 1.700 43.300 23.300 43.300
[03/01 23:50:44    321] addCustomLine AAA 1.700 64.900 23.300 64.900
[03/01 23:50:44    321] addCustomLine AAA 23.300 43.300 23.300 64.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_10_, Center Move (13.100,30.700)->(24.500,41.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 2.300 19.900 2.300 41.500
[03/01 23:50:44    321] addCustomLine AAA 2.300 19.900 23.900 19.900
[03/01 23:50:44    321] addCustomLine AAA 2.300 41.500 23.900 41.500
[03/01 23:50:44    321] addCustomLine AAA 23.900 19.900 23.900 41.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_0_, Center Move (22.100,34.300)->(29.100,45.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 11.300 23.500 11.300 45.100
[03/01 23:50:44    321] addCustomLine AAA 11.300 23.500 32.900 23.500
[03/01 23:50:44    321] addCustomLine AAA 11.300 45.100 32.900 45.100
[03/01 23:50:44    321] addCustomLine AAA 32.900 23.500 32.900 45.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_46_, Center Move (91.200,126.100)->(80.400,135.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 80.400 115.300 80.400 136.900
[03/01 23:50:44    321] addCustomLine AAA 80.400 115.300 102.000 115.300
[03/01 23:50:44    321] addCustomLine AAA 80.400 136.900 102.000 136.900
[03/01 23:50:44    321] addCustomLine AAA 102.000 115.300 102.000 136.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_10_, Center Move (35.400,21.700)->(39.000,32.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 24.600 10.900 24.600 32.500
[03/01 23:50:44    321] addCustomLine AAA 24.600 10.900 46.200 10.900
[03/01 23:50:44    321] addCustomLine AAA 24.600 32.500 46.200 32.500
[03/01 23:50:44    321] addCustomLine AAA 46.200 10.900 46.200 32.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_2_, Center Move (44.800,16.300)->(43.200,27.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 34.000 5.500 34.000 27.100
[03/01 23:50:44    321] addCustomLine AAA 34.000 5.500 55.600 5.500
[03/01 23:50:44    321] addCustomLine AAA 34.000 27.100 55.600 27.100
[03/01 23:50:44    321] addCustomLine AAA 55.600 5.500 55.600 27.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_1_, Center Move (55.000,16.300)->(48.400,27.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 44.200 5.500 44.200 27.100
[03/01 23:50:44    321] addCustomLine AAA 44.200 5.500 65.800 5.500
[03/01 23:50:44    321] addCustomLine AAA 44.200 27.100 65.800 27.100
[03/01 23:50:44    321] addCustomLine AAA 65.800 5.500 65.800 27.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_0_, Center Move (35.200,16.300)->(38.000,27.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 24.400 5.500 24.400 27.100
[03/01 23:50:44    321] addCustomLine AAA 24.400 5.500 46.000 5.500
[03/01 23:50:44    321] addCustomLine AAA 24.400 27.100 46.000 27.100
[03/01 23:50:44    321] addCustomLine AAA 46.000 5.500 46.000 27.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_13_, Center Move (25.100,73.900)->(33.100,84.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 14.300 63.100 14.300 84.700
[03/01 23:50:44    321] addCustomLine AAA 14.300 63.100 35.900 63.100
[03/01 23:50:44    321] addCustomLine AAA 14.300 84.700 35.900 84.700
[03/01 23:50:44    321] addCustomLine AAA 35.900 63.100 35.900 84.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_10_, Center Move (25.300,18.100)->(36.700,28.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 14.500 7.300 14.500 28.900
[03/01 23:50:44    321] addCustomLine AAA 14.500 7.300 36.100 7.300
[03/01 23:50:44    321] addCustomLine AAA 14.500 28.900 36.100 28.900
[03/01 23:50:44    321] addCustomLine AAA 36.100 7.300 36.100 28.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_2_, Center Move (44.300,10.900)->(45.100,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 33.500 0.100 33.500 21.700
[03/01 23:50:44    321] addCustomLine AAA 33.500 0.100 55.100 0.100
[03/01 23:50:44    321] addCustomLine AAA 33.500 21.700 55.100 21.700
[03/01 23:50:44    321] addCustomLine AAA 55.100 0.100 55.100 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_1_, Center Move (54.100,10.900)->(48.900,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 43.300 0.100 43.300 21.700
[03/01 23:50:44    321] addCustomLine AAA 43.300 0.100 64.900 0.100
[03/01 23:50:44    321] addCustomLine AAA 43.300 21.700 64.900 21.700
[03/01 23:50:44    321] addCustomLine AAA 64.900 0.100 64.900 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_0_, Center Move (34.100,10.900)->(38.900,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 23.300 0.100 23.300 21.700
[03/01 23:50:44    321] addCustomLine AAA 23.300 0.100 44.900 0.100
[03/01 23:50:44    321] addCustomLine AAA 23.300 21.700 44.900 21.700
[03/01 23:50:44    321] addCustomLine AAA 44.900 0.100 44.900 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_50_, Center Move (61.700,37.900)->(49.700,48.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 50.900 27.100 50.900 48.700
[03/01 23:50:44    321] addCustomLine AAA 50.900 27.100 72.500 27.100
[03/01 23:50:44    321] addCustomLine AAA 50.900 48.700 72.500 48.700
[03/01 23:50:44    321] addCustomLine AAA 72.500 27.100 72.500 48.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_28_, Center Move (94.900,158.500)->(105.900,153.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 84.100 147.700 84.100 169.300
[03/01 23:50:44    321] addCustomLine AAA 84.100 147.700 105.700 147.700
[03/01 23:50:44    321] addCustomLine AAA 84.100 169.300 105.700 169.300
[03/01 23:50:44    321] addCustomLine AAA 105.700 147.700 105.700 169.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_10_, Center Move (36.700,34.300)->(38.300,45.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 25.900 23.500 25.900 45.100
[03/01 23:50:44    321] addCustomLine AAA 25.900 23.500 47.500 23.500
[03/01 23:50:44    321] addCustomLine AAA 25.900 45.100 47.500 45.100
[03/01 23:50:44    321] addCustomLine AAA 47.500 23.500 47.500 45.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_2_, Center Move (43.900,32.500)->(43.300,43.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 33.100 21.700 33.100 43.300
[03/01 23:50:44    321] addCustomLine AAA 33.100 21.700 54.700 21.700
[03/01 23:50:44    321] addCustomLine AAA 33.100 43.300 54.700 43.300
[03/01 23:50:44    321] addCustomLine AAA 54.700 21.700 54.700 43.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_1_, Center Move (49.900,32.500)->(47.100,43.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 39.100 21.700 39.100 43.300
[03/01 23:50:44    321] addCustomLine AAA 39.100 21.700 60.700 21.700
[03/01 23:50:44    321] addCustomLine AAA 39.100 43.300 60.700 43.300
[03/01 23:50:44    321] addCustomLine AAA 60.700 21.700 60.700 43.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_40_, Center Move (45.700,225.100)->(50.500,214.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 34.900 214.300 34.900 235.900
[03/01 23:50:44    321] addCustomLine AAA 34.900 214.300 56.500 214.300
[03/01 23:50:44    321] addCustomLine AAA 34.900 235.900 56.500 235.900
[03/01 23:50:44    321] addCustomLine AAA 56.500 214.300 56.500 235.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_13_, Center Move (31.900,75.700)->(34.300,86.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 21.100 64.900 21.100 86.500
[03/01 23:50:44    321] addCustomLine AAA 21.100 64.900 42.700 64.900
[03/01 23:50:44    321] addCustomLine AAA 21.100 86.500 42.700 86.500
[03/01 23:50:44    321] addCustomLine AAA 42.700 64.900 42.700 86.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_2_, Center Move (44.900,21.700)->(45.500,32.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 34.100 10.900 34.100 32.500
[03/01 23:50:44    321] addCustomLine AAA 34.100 10.900 55.700 10.900
[03/01 23:50:44    321] addCustomLine AAA 34.100 32.500 55.700 32.500
[03/01 23:50:44    321] addCustomLine AAA 55.700 10.900 55.700 32.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_1_, Center Move (41.300,28.900)->(42.300,39.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 30.500 18.100 30.500 39.700
[03/01 23:50:44    321] addCustomLine AAA 30.500 18.100 52.100 18.100
[03/01 23:50:44    321] addCustomLine AAA 30.500 39.700 52.100 39.700
[03/01 23:50:44    321] addCustomLine AAA 52.100 18.100 52.100 39.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/Q_reg_1_, Center Move (62.000,30.700)->(52.400,41.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 51.200 19.900 51.200 41.500
[03/01 23:50:44    321] addCustomLine AAA 51.200 19.900 72.800 19.900
[03/01 23:50:44    321] addCustomLine AAA 51.200 41.500 72.800 41.500
[03/01 23:50:44    321] addCustomLine AAA 72.800 19.900 72.800 41.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_0_, Center Move (28.500,30.700)->(33.900,41.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 17.700 19.900 17.700 41.500
[03/01 23:50:44    321] addCustomLine AAA 17.700 19.900 39.300 19.900
[03/01 23:50:44    321] addCustomLine AAA 17.700 41.500 39.300 41.500
[03/01 23:50:44    321] addCustomLine AAA 39.300 19.900 39.300 41.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/kmem_instance/Q_reg_0_, Center Move (62.800,28.900)->(52.600,39.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 52.000 18.100 52.000 39.700
[03/01 23:50:44    321] addCustomLine AAA 52.000 18.100 73.600 18.100
[03/01 23:50:44    321] addCustomLine AAA 52.000 39.700 73.600 39.700
[03/01 23:50:44    321] addCustomLine AAA 73.600 18.100 73.600 39.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_139_, Center Move (404.500,21.700)->(393.900,32.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 393.700 10.900 393.700 32.500
[03/01 23:50:44    321] addCustomLine AAA 393.700 10.900 415.300 10.900
[03/01 23:50:44    321] addCustomLine AAA 393.700 32.500 415.300 32.500
[03/01 23:50:44    321] addCustomLine AAA 415.300 10.900 415.300 32.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_138_, Center Move (404.500,39.700)->(392.700,39.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 393.700 28.900 393.700 50.500
[03/01 23:50:44    321] addCustomLine AAA 393.700 28.900 415.300 28.900
[03/01 23:50:44    321] addCustomLine AAA 393.700 50.500 415.300 50.500
[03/01 23:50:44    321] addCustomLine AAA 415.300 28.900 415.300 50.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_134_, Center Move (398.900,64.900)->(387.700,66.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 388.100 54.100 388.100 75.700
[03/01 23:50:44    321] addCustomLine AAA 388.100 54.100 409.700 54.100
[03/01 23:50:44    321] addCustomLine AAA 388.100 75.700 409.700 75.700
[03/01 23:50:44    321] addCustomLine AAA 409.700 54.100 409.700 75.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_133_, Center Move (407.100,27.100)->(395.100,34.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 396.300 16.300 396.300 37.900
[03/01 23:50:44    321] addCustomLine AAA 396.300 16.300 417.900 16.300
[03/01 23:50:44    321] addCustomLine AAA 396.300 37.900 417.900 37.900
[03/01 23:50:44    321] addCustomLine AAA 417.900 16.300 417.900 37.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_131_, Center Move (402.500,48.700)->(391.100,50.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 391.700 37.900 391.700 59.500
[03/01 23:50:44    321] addCustomLine AAA 391.700 37.900 413.300 37.900
[03/01 23:50:44    321] addCustomLine AAA 391.700 59.500 413.300 59.500
[03/01 23:50:44    321] addCustomLine AAA 413.300 37.900 413.300 59.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_94_, Center Move (294.300,16.300)->(290.700,27.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 283.500 5.500 283.500 27.100
[03/01 23:50:44    321] addCustomLine AAA 283.500 5.500 305.100 5.500
[03/01 23:50:44    321] addCustomLine AAA 283.500 27.100 305.100 27.100
[03/01 23:50:44    321] addCustomLine AAA 305.100 5.500 305.100 27.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_92_, Center Move (325.900,18.100)->(319.700,28.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 315.100 7.300 315.100 28.900
[03/01 23:50:44    321] addCustomLine AAA 315.100 7.300 336.700 7.300
[03/01 23:50:44    321] addCustomLine AAA 315.100 28.900 336.700 28.900
[03/01 23:50:44    321] addCustomLine AAA 336.700 7.300 336.700 28.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_88_, Center Move (318.500,18.100)->(311.900,30.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 307.700 7.300 307.700 28.900
[03/01 23:50:44    321] addCustomLine AAA 307.700 7.300 329.300 7.300
[03/01 23:50:44    321] addCustomLine AAA 307.700 28.900 329.300 28.900
[03/01 23:50:44    321] addCustomLine AAA 329.300 7.300 329.300 28.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_44_, Center Move (13.700,329.500)->(25.900,329.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 2.900 318.700 2.900 340.300
[03/01 23:50:44    321] addCustomLine AAA 2.900 318.700 24.500 318.700
[03/01 23:50:44    321] addCustomLine AAA 2.900 340.300 24.500 340.300
[03/01 23:50:44    321] addCustomLine AAA 24.500 318.700 24.500 340.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_41_, Center Move (42.500,352.900)->(46.300,342.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 31.700 342.100 31.700 363.700
[03/01 23:50:44    321] addCustomLine AAA 31.700 342.100 53.300 342.100
[03/01 23:50:44    321] addCustomLine AAA 31.700 363.700 53.300 363.700
[03/01 23:50:44    321] addCustomLine AAA 53.300 342.100 53.300 363.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_24_, Center Move (48.900,282.700)->(51.700,271.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 38.100 271.900 38.100 293.500
[03/01 23:50:44    321] addCustomLine AAA 38.100 271.900 59.700 271.900
[03/01 23:50:44    321] addCustomLine AAA 38.100 293.500 59.700 293.500
[03/01 23:50:44    321] addCustomLine AAA 59.700 271.900 59.700 293.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_21_, Center Move (13.900,311.500)->(25.100,300.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 3.100 300.700 3.100 322.300
[03/01 23:50:44    321] addCustomLine AAA 3.100 300.700 24.700 300.700
[03/01 23:50:44    321] addCustomLine AAA 3.100 322.300 24.700 322.300
[03/01 23:50:44    321] addCustomLine AAA 24.700 300.700 24.700 322.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_5_, Center Move (117.500,32.500)->(127.700,43.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 106.700 21.700 106.700 43.300
[03/01 23:50:44    321] addCustomLine AAA 106.700 21.700 128.300 21.700
[03/01 23:50:44    321] addCustomLine AAA 106.700 43.300 128.300 43.300
[03/01 23:50:44    321] addCustomLine AAA 128.300 21.700 128.300 43.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_4_, Center Move (121.100,25.300)->(129.300,36.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 110.300 14.500 110.300 36.100
[03/01 23:50:44    321] addCustomLine AAA 110.300 14.500 131.900 14.500
[03/01 23:50:44    321] addCustomLine AAA 110.300 36.100 131.900 36.100
[03/01 23:50:44    321] addCustomLine AAA 131.900 14.500 131.900 36.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_3_, Center Move (156.100,28.900)->(144.700,34.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 145.300 18.100 145.300 39.700
[03/01 23:50:44    321] addCustomLine AAA 145.300 18.100 166.900 18.100
[03/01 23:50:44    321] addCustomLine AAA 145.300 39.700 166.900 39.700
[03/01 23:50:44    321] addCustomLine AAA 166.900 18.100 166.900 39.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_0_, Center Move (118.500,36.100)->(127.700,46.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 107.700 25.300 107.700 46.900
[03/01 23:50:44    321] addCustomLine AAA 107.700 25.300 129.300 25.300
[03/01 23:50:44    321] addCustomLine AAA 107.700 46.900 129.300 46.900
[03/01 23:50:44    321] addCustomLine AAA 129.300 25.300 129.300 46.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_139_, Center Move (396.600,19.900)->(387.800,30.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 385.800 9.100 385.800 30.700
[03/01 23:50:44    321] addCustomLine AAA 385.800 9.100 407.400 9.100
[03/01 23:50:44    321] addCustomLine AAA 385.800 30.700 407.400 30.700
[03/01 23:50:44    321] addCustomLine AAA 407.400 9.100 407.400 30.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_122_, Center Move (348.000,19.900)->(347.400,30.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 337.200 9.100 337.200 30.700
[03/01 23:50:44    321] addCustomLine AAA 337.200 9.100 358.800 9.100
[03/01 23:50:44    321] addCustomLine AAA 337.200 30.700 358.800 30.700
[03/01 23:50:44    321] addCustomLine AAA 358.800 9.100 358.800 30.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_92_, Center Move (334.600,18.100)->(324.200,28.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 323.800 7.300 323.800 28.900
[03/01 23:50:44    321] addCustomLine AAA 323.800 7.300 345.400 7.300
[03/01 23:50:44    321] addCustomLine AAA 323.800 28.900 345.400 28.900
[03/01 23:50:44    321] addCustomLine AAA 345.400 7.300 345.400 28.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_53_, Center Move (102.000,340.300)->(90.600,338.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 91.200 329.500 91.200 351.100
[03/01 23:50:44    321] addCustomLine AAA 91.200 329.500 112.800 329.500
[03/01 23:50:44    321] addCustomLine AAA 91.200 351.100 112.800 351.100
[03/01 23:50:44    321] addCustomLine AAA 112.800 329.500 112.800 351.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_41_, Center Move (40.600,356.500)->(46.800,345.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 29.800 345.700 29.800 367.300
[03/01 23:50:44    321] addCustomLine AAA 29.800 345.700 51.400 345.700
[03/01 23:50:44    321] addCustomLine AAA 29.800 367.300 51.400 367.300
[03/01 23:50:44    321] addCustomLine AAA 51.400 345.700 51.400 367.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_24_, Center Move (52.800,284.500)->(52.800,273.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 42.000 273.700 42.000 295.300
[03/01 23:50:44    321] addCustomLine AAA 42.000 273.700 63.600 273.700
[03/01 23:50:44    321] addCustomLine AAA 42.000 295.300 63.600 295.300
[03/01 23:50:44    321] addCustomLine AAA 63.600 273.700 63.600 295.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_21_, Center Move (15.800,307.900)->(26.800,298.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 5.000 297.100 5.000 318.700
[03/01 23:50:44    321] addCustomLine AAA 5.000 297.100 26.600 297.100
[03/01 23:50:44    321] addCustomLine AAA 5.000 318.700 26.600 318.700
[03/01 23:50:44    321] addCustomLine AAA 26.600 297.100 26.600 318.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_4_, Center Move (122.200,23.500)->(130.000,34.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 111.400 12.700 111.400 34.300
[03/01 23:50:44    321] addCustomLine AAA 111.400 12.700 133.000 12.700
[03/01 23:50:44    321] addCustomLine AAA 111.400 34.300 133.000 34.300
[03/01 23:50:44    321] addCustomLine AAA 133.000 12.700 133.000 34.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_59_, Center Move (56.300,367.300)->(55.300,356.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 45.500 356.500 45.500 378.100
[03/01 23:50:44    321] addCustomLine AAA 45.500 356.500 67.100 356.500
[03/01 23:50:44    321] addCustomLine AAA 45.500 378.100 67.100 378.100
[03/01 23:50:44    321] addCustomLine AAA 67.100 356.500 67.100 378.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_57_, Center Move (25.300,365.500)->(34.700,354.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 14.500 354.700 14.500 376.300
[03/01 23:50:44    321] addCustomLine AAA 14.500 354.700 36.100 354.700
[03/01 23:50:44    321] addCustomLine AAA 14.500 376.300 36.100 376.300
[03/01 23:50:44    321] addCustomLine AAA 36.100 354.700 36.100 376.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_54_, Center Move (114.700,347.500)->(102.900,351.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 103.900 336.700 103.900 358.300
[03/01 23:50:44    321] addCustomLine AAA 103.900 336.700 125.500 336.700
[03/01 23:50:44    321] addCustomLine AAA 103.900 358.300 125.500 358.300
[03/01 23:50:44    321] addCustomLine AAA 125.500 336.700 125.500 358.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_52_, Center Move (21.300,370.900)->(31.300,360.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 10.500 360.100 10.500 381.700
[03/01 23:50:44    321] addCustomLine AAA 10.500 360.100 32.100 360.100
[03/01 23:50:44    321] addCustomLine AAA 10.500 381.700 32.100 381.700
[03/01 23:50:44    321] addCustomLine AAA 32.100 360.100 32.100 381.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_51_, Center Move (52.300,367.300)->(51.500,356.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 41.500 356.500 41.500 378.100
[03/01 23:50:44    321] addCustomLine AAA 41.500 356.500 63.100 356.500
[03/01 23:50:44    321] addCustomLine AAA 41.500 378.100 63.100 378.100
[03/01 23:50:44    321] addCustomLine AAA 63.100 356.500 63.100 378.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_50_, Center Move (34.100,367.300)->(38.500,356.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 23.300 356.500 23.300 378.100
[03/01 23:50:44    321] addCustomLine AAA 23.300 356.500 44.900 356.500
[03/01 23:50:44    321] addCustomLine AAA 23.300 378.100 44.900 378.100
[03/01 23:50:44    321] addCustomLine AAA 44.900 356.500 44.900 378.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_45_, Center Move (68.500,367.300)->(62.900,356.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 57.700 356.500 57.700 378.100
[03/01 23:50:44    321] addCustomLine AAA 57.700 356.500 79.300 356.500
[03/01 23:50:44    321] addCustomLine AAA 57.700 378.100 79.300 378.100
[03/01 23:50:44    321] addCustomLine AAA 79.300 356.500 79.300 378.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_29_, Center Move (22.900,286.300)->(35.300,286.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 12.100 275.500 12.100 297.100
[03/01 23:50:44    321] addCustomLine AAA 12.100 275.500 33.700 275.500
[03/01 23:50:44    321] addCustomLine AAA 12.100 297.100 33.700 297.100
[03/01 23:50:44    321] addCustomLine AAA 33.700 275.500 33.700 297.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_26_, Center Move (27.300,237.700)->(30.900,248.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 16.500 226.900 16.500 248.500
[03/01 23:50:44    321] addCustomLine AAA 16.500 226.900 38.100 226.900
[03/01 23:50:44    321] addCustomLine AAA 16.500 248.500 38.100 248.500
[03/01 23:50:44    321] addCustomLine AAA 38.100 226.900 38.100 248.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_23_, Center Move (83.100,257.500)->(81.700,246.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 72.300 246.700 72.300 268.300
[03/01 23:50:44    321] addCustomLine AAA 72.300 246.700 93.900 246.700
[03/01 23:50:44    321] addCustomLine AAA 72.300 268.300 93.900 268.300
[03/01 23:50:44    321] addCustomLine AAA 93.900 246.700 93.900 268.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_6_, Center Move (157.700,21.700)->(153.100,32.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 146.900 10.900 146.900 32.500
[03/01 23:50:44    321] addCustomLine AAA 146.900 10.900 168.500 10.900
[03/01 23:50:44    321] addCustomLine AAA 146.900 32.500 168.500 32.500
[03/01 23:50:44    321] addCustomLine AAA 168.500 10.900 168.500 32.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_4_, Center Move (146.300,21.700)->(147.700,32.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 135.500 10.900 135.500 32.500
[03/01 23:50:44    321] addCustomLine AAA 135.500 10.900 157.100 10.900
[03/01 23:50:44    321] addCustomLine AAA 135.500 32.500 157.100 32.500
[03/01 23:50:44    321] addCustomLine AAA 157.100 10.900 157.100 32.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_141_, Center Move (418.300,133.300)->(407.300,133.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 407.500 122.500 407.500 144.100
[03/01 23:50:44    321] addCustomLine AAA 407.500 122.500 429.100 122.500
[03/01 23:50:44    321] addCustomLine AAA 407.500 144.100 429.100 144.100
[03/01 23:50:44    321] addCustomLine AAA 429.100 122.500 429.100 144.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_139_, Center Move (392.700,10.900)->(385.500,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 381.900 0.100 381.900 21.700
[03/01 23:50:44    321] addCustomLine AAA 381.900 0.100 403.500 0.100
[03/01 23:50:44    321] addCustomLine AAA 381.900 21.700 403.500 21.700
[03/01 23:50:44    321] addCustomLine AAA 403.500 0.100 403.500 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_133_, Center Move (386.700,10.900)->(381.700,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 375.900 0.100 375.900 21.700
[03/01 23:50:44    321] addCustomLine AAA 375.900 0.100 397.500 0.100
[03/01 23:50:44    321] addCustomLine AAA 375.900 21.700 397.500 21.700
[03/01 23:50:44    321] addCustomLine AAA 397.500 0.100 397.500 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_122_, Center Move (366.100,16.300)->(366.300,27.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 355.300 5.500 355.300 27.100
[03/01 23:50:44    321] addCustomLine AAA 355.300 5.500 376.900 5.500
[03/01 23:50:44    321] addCustomLine AAA 355.300 27.100 376.900 27.100
[03/01 23:50:44    321] addCustomLine AAA 376.900 5.500 376.900 27.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_114_, Center Move (348.700,162.100)->(350.300,151.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 337.900 151.300 337.900 172.900
[03/01 23:50:44    321] addCustomLine AAA 337.900 151.300 359.500 151.300
[03/01 23:50:44    321] addCustomLine AAA 337.900 172.900 359.500 172.900
[03/01 23:50:44    321] addCustomLine AAA 359.500 151.300 359.500 172.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_110_, Center Move (355.100,162.100)->(354.100,151.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 344.300 151.300 344.300 172.900
[03/01 23:50:44    321] addCustomLine AAA 344.300 151.300 365.900 151.300
[03/01 23:50:44    321] addCustomLine AAA 344.300 172.900 365.900 172.900
[03/01 23:50:44    321] addCustomLine AAA 365.900 151.300 365.900 172.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_92_, Center Move (330.100,25.300)->(324.700,36.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 319.300 14.500 319.300 36.100
[03/01 23:50:44    321] addCustomLine AAA 319.300 14.500 340.900 14.500
[03/01 23:50:44    321] addCustomLine AAA 319.300 36.100 340.900 36.100
[03/01 23:50:44    321] addCustomLine AAA 340.900 14.500 340.900 36.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_90_, Center Move (272.500,18.100)->(269.500,28.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 261.700 7.300 261.700 28.900
[03/01 23:50:44    321] addCustomLine AAA 261.700 7.300 283.300 7.300
[03/01 23:50:44    321] addCustomLine AAA 261.700 28.900 283.300 28.900
[03/01 23:50:44    321] addCustomLine AAA 283.300 7.300 283.300 28.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_89_, Center Move (263.100,19.900)->(265.900,30.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 252.300 9.100 252.300 30.700
[03/01 23:50:44    321] addCustomLine AAA 252.300 9.100 273.900 9.100
[03/01 23:50:44    321] addCustomLine AAA 252.300 30.700 273.900 30.700
[03/01 23:50:44    321] addCustomLine AAA 273.900 9.100 273.900 30.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_88_, Center Move (304.500,14.500)->(302.100,25.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 293.700 3.700 293.700 25.300
[03/01 23:50:44    321] addCustomLine AAA 293.700 3.700 315.300 3.700
[03/01 23:50:44    321] addCustomLine AAA 293.700 25.300 315.300 25.300
[03/01 23:50:44    321] addCustomLine AAA 315.300 3.700 315.300 25.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_57_, Center Move (27.500,360.100)->(34.100,349.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 16.700 349.300 16.700 370.900
[03/01 23:50:44    321] addCustomLine AAA 16.700 349.300 38.300 349.300
[03/01 23:50:44    321] addCustomLine AAA 16.700 370.900 38.300 370.900
[03/01 23:50:44    321] addCustomLine AAA 38.300 349.300 38.300 370.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_42_, Center Move (75.300,363.700)->(70.100,352.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 64.500 352.900 64.500 374.500
[03/01 23:50:44    321] addCustomLine AAA 64.500 352.900 86.100 352.900
[03/01 23:50:44    321] addCustomLine AAA 64.500 374.500 86.100 374.500
[03/01 23:50:44    321] addCustomLine AAA 86.100 352.900 86.100 374.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_40_, Center Move (28.900,315.100)->(35.500,325.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 18.100 304.300 18.100 325.900
[03/01 23:50:44    321] addCustomLine AAA 18.100 304.300 39.700 304.300
[03/01 23:50:44    321] addCustomLine AAA 18.100 325.900 39.700 325.900
[03/01 23:50:44    321] addCustomLine AAA 39.700 304.300 39.700 325.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_37_, Center Move (44.500,255.700)->(55.300,252.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 33.700 244.900 33.700 266.500
[03/01 23:50:44    321] addCustomLine AAA 33.700 244.900 55.300 244.900
[03/01 23:50:44    321] addCustomLine AAA 33.700 266.500 55.300 266.500
[03/01 23:50:44    321] addCustomLine AAA 55.300 244.900 55.300 266.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_21_, Center Move (21.700,316.900)->(33.300,307.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 10.900 306.100 10.900 327.700
[03/01 23:50:44    321] addCustomLine AAA 10.900 306.100 32.500 306.100
[03/01 23:50:44    321] addCustomLine AAA 10.900 327.700 32.500 327.700
[03/01 23:50:44    321] addCustomLine AAA 32.500 306.100 32.500 327.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_6_, Center Move (158.100,12.700)->(153.300,23.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 147.300 1.900 147.300 23.500
[03/01 23:50:44    321] addCustomLine AAA 147.300 1.900 168.900 1.900
[03/01 23:50:44    321] addCustomLine AAA 147.300 23.500 168.900 23.500
[03/01 23:50:44    321] addCustomLine AAA 168.900 1.900 168.900 23.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_4_, Center Move (147.700,12.700)->(149.300,23.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 136.900 1.900 136.900 23.500
[03/01 23:50:44    321] addCustomLine AAA 136.900 1.900 158.500 1.900
[03/01 23:50:44    321] addCustomLine AAA 136.900 23.500 158.500 23.500
[03/01 23:50:44    321] addCustomLine AAA 158.500 1.900 158.500 23.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_3_, Center Move (152.300,16.300)->(150.100,27.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 141.500 5.500 141.500 27.100
[03/01 23:50:44    321] addCustomLine AAA 141.500 5.500 163.100 5.500
[03/01 23:50:44    321] addCustomLine AAA 141.500 27.100 163.100 27.100
[03/01 23:50:44    321] addCustomLine AAA 163.100 5.500 163.100 27.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_147_, Center Move (399.600,108.100)->(401.400,118.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 388.800 97.300 388.800 118.900
[03/01 23:50:44    321] addCustomLine AAA 388.800 97.300 410.400 97.300
[03/01 23:50:44    321] addCustomLine AAA 388.800 118.900 410.400 118.900
[03/01 23:50:44    321] addCustomLine AAA 410.400 97.300 410.400 118.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_141_, Center Move (407.600,113.500)->(402.000,124.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 396.800 102.700 396.800 124.300
[03/01 23:50:44    321] addCustomLine AAA 396.800 102.700 418.400 102.700
[03/01 23:50:44    321] addCustomLine AAA 396.800 124.300 418.400 124.300
[03/01 23:50:44    321] addCustomLine AAA 418.400 102.700 418.400 124.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_140_, Center Move (390.600,82.900)->(379.000,88.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 379.800 72.100 379.800 93.700
[03/01 23:50:44    321] addCustomLine AAA 379.800 72.100 401.400 72.100
[03/01 23:50:44    321] addCustomLine AAA 379.800 93.700 401.400 93.700
[03/01 23:50:44    321] addCustomLine AAA 401.400 72.100 401.400 93.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_139_, Center Move (407.000,18.100)->(396.200,28.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 396.200 7.300 396.200 28.900
[03/01 23:50:44    321] addCustomLine AAA 396.200 7.300 417.800 7.300
[03/01 23:50:44    321] addCustomLine AAA 396.200 28.900 417.800 28.900
[03/01 23:50:44    321] addCustomLine AAA 417.800 7.300 417.800 28.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_136_, Center Move (393.600,59.500)->(382.400,57.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 382.800 48.700 382.800 70.300
[03/01 23:50:44    321] addCustomLine AAA 382.800 48.700 404.400 48.700
[03/01 23:50:44    321] addCustomLine AAA 382.800 70.300 404.400 70.300
[03/01 23:50:44    321] addCustomLine AAA 404.400 48.700 404.400 70.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_134_, Center Move (393.200,68.500)->(382.400,68.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 382.400 57.700 382.400 79.300
[03/01 23:50:44    321] addCustomLine AAA 382.400 57.700 404.000 57.700
[03/01 23:50:44    321] addCustomLine AAA 382.400 79.300 404.000 79.300
[03/01 23:50:44    321] addCustomLine AAA 404.000 57.700 404.000 79.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_133_, Center Move (403.000,19.900)->(395.800,30.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 392.200 9.100 392.200 30.700
[03/01 23:50:44    321] addCustomLine AAA 392.200 9.100 413.800 9.100
[03/01 23:50:44    321] addCustomLine AAA 392.200 30.700 413.800 30.700
[03/01 23:50:44    321] addCustomLine AAA 413.800 9.100 413.800 30.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_15_, Center Move (192.800,16.300)->(187.400,27.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 182.000 5.500 182.000 27.100
[03/01 23:50:44    321] addCustomLine AAA 182.000 5.500 203.600 5.500
[03/01 23:50:44    321] addCustomLine AAA 182.000 27.100 203.600 27.100
[03/01 23:50:44    321] addCustomLine AAA 203.600 5.500 203.600 27.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_10_, Center Move (223.200,25.300)->(216.000,36.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 212.400 14.500 212.400 36.100
[03/01 23:50:44    321] addCustomLine AAA 212.400 14.500 234.000 14.500
[03/01 23:50:44    321] addCustomLine AAA 212.400 36.100 234.000 36.100
[03/01 23:50:44    321] addCustomLine AAA 234.000 14.500 234.000 36.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_6_, Center Move (165.200,18.100)->(159.400,28.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 154.400 7.300 154.400 28.900
[03/01 23:50:44    321] addCustomLine AAA 154.400 7.300 176.000 7.300
[03/01 23:50:44    321] addCustomLine AAA 154.400 28.900 176.000 28.900
[03/01 23:50:44    321] addCustomLine AAA 176.000 7.300 176.000 28.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_4_, Center Move (118.400,18.100)->(129.200,28.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 107.600 7.300 107.600 28.900
[03/01 23:50:44    321] addCustomLine AAA 107.600 7.300 129.200 7.300
[03/01 23:50:44    321] addCustomLine AAA 107.600 28.900 129.200 28.900
[03/01 23:50:44    321] addCustomLine AAA 129.200 7.300 129.200 28.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_139_, Center Move (404.100,10.900)->(393.700,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 393.300 0.100 393.300 21.700
[03/01 23:50:44    321] addCustomLine AAA 393.300 0.100 414.900 0.100
[03/01 23:50:44    321] addCustomLine AAA 393.300 21.700 414.900 21.700
[03/01 23:50:44    321] addCustomLine AAA 414.900 0.100 414.900 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_133_, Center Move (398.500,10.900)->(389.900,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 387.700 0.100 387.700 21.700
[03/01 23:50:44    321] addCustomLine AAA 387.700 0.100 409.300 0.100
[03/01 23:50:44    321] addCustomLine AAA 387.700 21.700 409.300 21.700
[03/01 23:50:44    321] addCustomLine AAA 409.300 0.100 409.300 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_44_, Center Move (26.500,336.700)->(37.500,336.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 15.700 325.900 15.700 347.500
[03/01 23:50:44    321] addCustomLine AAA 15.700 325.900 37.300 325.900
[03/01 23:50:44    321] addCustomLine AAA 15.700 347.500 37.300 347.500
[03/01 23:50:44    321] addCustomLine AAA 37.300 325.900 37.300 347.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_18_, Center Move (183.500,14.500)->(182.300,25.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 172.700 3.700 172.700 25.300
[03/01 23:50:44    321] addCustomLine AAA 172.700 3.700 194.300 3.700
[03/01 23:50:44    321] addCustomLine AAA 172.700 25.300 194.300 25.300
[03/01 23:50:44    321] addCustomLine AAA 194.300 3.700 194.300 25.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_15_, Center Move (200.500,16.300)->(192.500,27.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 189.700 5.500 189.700 27.100
[03/01 23:50:44    321] addCustomLine AAA 189.700 5.500 211.300 5.500
[03/01 23:50:44    321] addCustomLine AAA 189.700 27.100 211.300 27.100
[03/01 23:50:44    321] addCustomLine AAA 211.300 5.500 211.300 27.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_10_, Center Move (218.300,21.700)->(215.900,32.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 207.500 10.900 207.500 32.500
[03/01 23:50:44    321] addCustomLine AAA 207.500 10.900 229.100 10.900
[03/01 23:50:44    321] addCustomLine AAA 207.500 32.500 229.100 32.500
[03/01 23:50:44    321] addCustomLine AAA 229.100 10.900 229.100 32.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_9_, Center Move (207.300,18.100)->(204.900,28.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 196.500 7.300 196.500 28.900
[03/01 23:50:44    321] addCustomLine AAA 196.500 7.300 218.100 7.300
[03/01 23:50:44    321] addCustomLine AAA 196.500 28.900 218.100 28.900
[03/01 23:50:44    321] addCustomLine AAA 218.100 7.300 218.100 28.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_6_, Center Move (165.300,14.500)->(162.500,25.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 154.500 3.700 154.500 25.300
[03/01 23:50:44    321] addCustomLine AAA 154.500 3.700 176.100 3.700
[03/01 23:50:44    321] addCustomLine AAA 154.500 25.300 176.100 25.300
[03/01 23:50:44    321] addCustomLine AAA 176.100 3.700 176.100 25.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_4_, Center Move (129.900,14.500)->(136.700,25.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 119.100 3.700 119.100 25.300
[03/01 23:50:44    321] addCustomLine AAA 119.100 3.700 140.700 3.700
[03/01 23:50:44    321] addCustomLine AAA 119.100 25.300 140.700 25.300
[03/01 23:50:44    321] addCustomLine AAA 140.700 3.700 140.700 25.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_3_, Center Move (138.300,12.700)->(138.500,23.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 127.500 1.900 127.500 23.500
[03/01 23:50:44    321] addCustomLine AAA 127.500 1.900 149.100 1.900
[03/01 23:50:44    321] addCustomLine AAA 127.500 23.500 149.100 23.500
[03/01 23:50:44    321] addCustomLine AAA 149.100 1.900 149.100 23.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_2_, Center Move (174.500,16.300)->(172.500,27.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 163.700 5.500 163.700 27.100
[03/01 23:50:44    321] addCustomLine AAA 163.700 5.500 185.300 5.500
[03/01 23:50:44    321] addCustomLine AAA 163.700 27.100 185.300 27.100
[03/01 23:50:44    321] addCustomLine AAA 185.300 5.500 185.300 27.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_142_, Center Move (427.700,129.700)->(416.700,131.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 416.900 118.900 416.900 140.500
[03/01 23:50:44    321] addCustomLine AAA 416.900 118.900 438.500 118.900
[03/01 23:50:44    321] addCustomLine AAA 416.900 140.500 438.500 140.500
[03/01 23:50:44    321] addCustomLine AAA 438.500 118.900 438.500 140.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_139_, Center Move (381.700,12.700)->(381.100,23.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 370.900 1.900 370.900 23.500
[03/01 23:50:44    321] addCustomLine AAA 370.900 1.900 392.500 1.900
[03/01 23:50:44    321] addCustomLine AAA 370.900 23.500 392.500 23.500
[03/01 23:50:44    321] addCustomLine AAA 392.500 1.900 392.500 23.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_122_, Center Move (358.500,16.300)->(358.300,27.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 347.700 5.500 347.700 27.100
[03/01 23:50:44    321] addCustomLine AAA 347.700 5.500 369.300 5.500
[03/01 23:50:44    321] addCustomLine AAA 347.700 27.100 369.300 27.100
[03/01 23:50:44    321] addCustomLine AAA 369.300 5.500 369.300 27.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_58_, Center Move (89.100,378.100)->(87.900,367.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 78.300 367.300 78.300 388.900
[03/01 23:50:44    321] addCustomLine AAA 78.300 367.300 99.900 367.300
[03/01 23:50:44    321] addCustomLine AAA 78.300 388.900 99.900 388.900
[03/01 23:50:44    321] addCustomLine AAA 99.900 367.300 99.900 388.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_57_, Center Move (15.700,367.300)->(24.300,356.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 4.900 356.500 4.900 378.100
[03/01 23:50:44    321] addCustomLine AAA 4.900 356.500 26.500 356.500
[03/01 23:50:44    321] addCustomLine AAA 4.900 378.100 26.500 378.100
[03/01 23:50:44    321] addCustomLine AAA 26.500 356.500 26.500 378.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_54_, Center Move (112.500,327.700)->(100.300,333.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 101.700 316.900 101.700 338.500
[03/01 23:50:44    321] addCustomLine AAA 101.700 316.900 123.300 316.900
[03/01 23:50:44    321] addCustomLine AAA 101.700 338.500 123.300 338.500
[03/01 23:50:44    321] addCustomLine AAA 123.300 316.900 123.300 338.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_53_, Center Move (99.900,372.700)->(92.100,361.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 89.100 361.900 89.100 383.500
[03/01 23:50:44    321] addCustomLine AAA 89.100 361.900 110.700 361.900
[03/01 23:50:44    321] addCustomLine AAA 89.100 383.500 110.700 383.500
[03/01 23:50:44    321] addCustomLine AAA 110.700 361.900 110.700 383.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_52_, Center Move (17.700,347.500)->(28.500,347.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 6.900 336.700 6.900 358.300
[03/01 23:50:44    321] addCustomLine AAA 6.900 336.700 28.500 336.700
[03/01 23:50:44    321] addCustomLine AAA 6.900 358.300 28.500 358.300
[03/01 23:50:44    321] addCustomLine AAA 28.500 336.700 28.500 358.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_50_, Center Move (25.700,374.500)->(36.700,363.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 14.900 363.700 14.900 385.300
[03/01 23:50:44    321] addCustomLine AAA 14.900 363.700 36.500 363.700
[03/01 23:50:44    321] addCustomLine AAA 14.900 385.300 36.500 385.300
[03/01 23:50:44    321] addCustomLine AAA 36.500 363.700 36.500 385.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_46_, Center Move (80.500,376.300)->(76.900,365.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 69.700 365.500 69.700 387.100
[03/01 23:50:44    321] addCustomLine AAA 69.700 365.500 91.300 365.500
[03/01 23:50:44    321] addCustomLine AAA 69.700 387.100 91.300 387.100
[03/01 23:50:44    321] addCustomLine AAA 91.300 365.500 91.300 387.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_43_, Center Move (94.900,378.100)->(93.900,367.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 84.100 367.300 84.100 388.900
[03/01 23:50:44    321] addCustomLine AAA 84.100 367.300 105.700 367.300
[03/01 23:50:44    321] addCustomLine AAA 84.100 388.900 105.700 388.900
[03/01 23:50:44    321] addCustomLine AAA 105.700 367.300 105.700 388.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_42_, Center Move (73.700,372.700)->(69.100,361.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 62.900 361.900 62.900 383.500
[03/01 23:50:44    321] addCustomLine AAA 62.900 361.900 84.500 361.900
[03/01 23:50:44    321] addCustomLine AAA 62.900 383.500 84.500 383.500
[03/01 23:50:44    321] addCustomLine AAA 84.500 361.900 84.500 383.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_36_, Center Move (76.700,253.900)->(87.500,246.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 65.900 243.100 65.900 264.700
[03/01 23:50:44    321] addCustomLine AAA 65.900 243.100 87.500 243.100
[03/01 23:50:44    321] addCustomLine AAA 65.900 264.700 87.500 264.700
[03/01 23:50:44    321] addCustomLine AAA 87.500 243.100 87.500 264.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_30_, Center Move (80.300,246.700)->(92.500,246.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 69.500 235.900 69.500 257.500
[03/01 23:50:44    321] addCustomLine AAA 69.500 235.900 91.100 235.900
[03/01 23:50:44    321] addCustomLine AAA 69.500 257.500 91.100 257.500
[03/01 23:50:44    321] addCustomLine AAA 91.100 235.900 91.100 257.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_29_, Center Move (14.900,297.100)->(26.700,289.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 4.100 286.300 4.100 307.900
[03/01 23:50:44    321] addCustomLine AAA 4.100 286.300 25.700 286.300
[03/01 23:50:44    321] addCustomLine AAA 4.100 307.900 25.700 307.900
[03/01 23:50:44    321] addCustomLine AAA 25.700 286.300 25.700 307.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_26_, Center Move (15.500,239.500)->(27.900,250.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 4.700 228.700 4.700 250.300
[03/01 23:50:44    321] addCustomLine AAA 4.700 228.700 26.300 228.700
[03/01 23:50:44    321] addCustomLine AAA 4.700 250.300 26.300 250.300
[03/01 23:50:44    321] addCustomLine AAA 26.300 228.700 26.300 250.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_21_, Center Move (13.300,306.100)->(24.500,297.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 2.500 295.300 2.500 316.900
[03/01 23:50:44    321] addCustomLine AAA 2.500 295.300 24.100 295.300
[03/01 23:50:44    321] addCustomLine AAA 2.500 316.900 24.100 316.900
[03/01 23:50:44    321] addCustomLine AAA 24.100 295.300 24.100 316.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_144_, Center Move (422.900,145.900)->(411.900,138.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 412.100 135.100 412.100 156.700
[03/01 23:50:44    321] addCustomLine AAA 412.100 135.100 433.700 135.100
[03/01 23:50:44    321] addCustomLine AAA 412.100 156.700 433.700 156.700
[03/01 23:50:44    321] addCustomLine AAA 433.700 135.100 433.700 156.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_122_, Center Move (372.300,16.300)->(376.700,27.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 361.500 5.500 361.500 27.100
[03/01 23:50:44    321] addCustomLine AAA 361.500 5.500 383.100 5.500
[03/01 23:50:44    321] addCustomLine AAA 361.500 27.100 383.100 27.100
[03/01 23:50:44    321] addCustomLine AAA 383.100 5.500 383.100 27.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_92_, Center Move (338.500,21.700)->(329.700,32.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 327.700 10.900 327.700 32.500
[03/01 23:50:44    321] addCustomLine AAA 327.700 10.900 349.300 10.900
[03/01 23:50:44    321] addCustomLine AAA 327.700 32.500 349.300 32.500
[03/01 23:50:44    321] addCustomLine AAA 349.300 10.900 349.300 32.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_59_, Center Move (57.500,378.100)->(64.100,367.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 46.700 367.300 46.700 388.900
[03/01 23:50:44    321] addCustomLine AAA 46.700 367.300 68.300 367.300
[03/01 23:50:44    321] addCustomLine AAA 46.700 388.900 68.300 388.900
[03/01 23:50:44    321] addCustomLine AAA 68.300 367.300 68.300 388.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_58_, Center Move (83.700,378.100)->(84.100,367.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 72.900 367.300 72.900 388.900
[03/01 23:50:44    321] addCustomLine AAA 72.900 367.300 94.500 367.300
[03/01 23:50:44    321] addCustomLine AAA 72.900 388.900 94.500 388.900
[03/01 23:50:44    321] addCustomLine AAA 94.500 367.300 94.500 388.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_57_, Center Move (14.900,360.100)->(26.100,349.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 4.100 349.300 4.100 370.900
[03/01 23:50:44    321] addCustomLine AAA 4.100 349.300 25.700 349.300
[03/01 23:50:44    321] addCustomLine AAA 4.100 370.900 25.700 370.900
[03/01 23:50:44    321] addCustomLine AAA 25.700 349.300 25.700 370.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_52_, Center Move (13.500,345.700)->(24.900,343.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 2.700 334.900 2.700 356.500
[03/01 23:50:44    321] addCustomLine AAA 2.700 334.900 24.300 334.900
[03/01 23:50:44    321] addCustomLine AAA 2.700 356.500 24.300 356.500
[03/01 23:50:44    321] addCustomLine AAA 24.300 334.900 24.300 356.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_50_, Center Move (35.900,374.500)->(42.100,363.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 25.100 363.700 25.100 385.300
[03/01 23:50:44    321] addCustomLine AAA 25.100 363.700 46.700 363.700
[03/01 23:50:44    321] addCustomLine AAA 25.100 385.300 46.700 385.300
[03/01 23:50:44    321] addCustomLine AAA 46.700 363.700 46.700 385.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_45_, Center Move (65.700,379.900)->(69.300,369.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 54.900 369.100 54.900 390.700
[03/01 23:50:44    321] addCustomLine AAA 54.900 369.100 76.500 369.100
[03/01 23:50:44    321] addCustomLine AAA 54.900 390.700 76.500 390.700
[03/01 23:50:44    321] addCustomLine AAA 76.500 369.100 76.500 390.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_44_, Center Move (14.100,316.900)->(24.500,327.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 3.300 306.100 3.300 327.700
[03/01 23:50:44    321] addCustomLine AAA 3.300 306.100 24.900 306.100
[03/01 23:50:44    321] addCustomLine AAA 3.300 327.700 24.900 327.700
[03/01 23:50:44    321] addCustomLine AAA 24.900 306.100 24.900 327.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_41_, Center Move (45.900,378.100)->(47.500,367.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 35.100 367.300 35.100 388.900
[03/01 23:50:44    321] addCustomLine AAA 35.100 367.300 56.700 367.300
[03/01 23:50:44    321] addCustomLine AAA 35.100 388.900 56.700 388.900
[03/01 23:50:44    321] addCustomLine AAA 56.700 367.300 56.700 388.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_40_, Center Move (28.500,327.700)->(39.500,327.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 17.700 316.900 17.700 338.500
[03/01 23:50:44    321] addCustomLine AAA 17.700 316.900 39.300 316.900
[03/01 23:50:44    321] addCustomLine AAA 17.700 338.500 39.300 338.500
[03/01 23:50:44    321] addCustomLine AAA 39.300 316.900 39.300 338.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_36_, Center Move (74.900,248.500)->(87.100,244.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 64.100 237.700 64.100 259.300
[03/01 23:50:44    321] addCustomLine AAA 64.100 237.700 85.700 237.700
[03/01 23:50:44    321] addCustomLine AAA 64.100 259.300 85.700 259.300
[03/01 23:50:44    321] addCustomLine AAA 85.700 237.700 85.700 259.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_25_, Center Move (33.100,246.700)->(44.900,252.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 22.300 235.900 22.300 257.500
[03/01 23:50:44    321] addCustomLine AAA 22.300 235.900 43.900 235.900
[03/01 23:50:44    321] addCustomLine AAA 22.300 257.500 43.900 257.500
[03/01 23:50:44    321] addCustomLine AAA 43.900 235.900 43.900 257.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_24_, Center Move (48.700,277.300)->(49.100,266.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 37.900 266.500 37.900 288.100
[03/01 23:50:44    321] addCustomLine AAA 37.900 266.500 59.500 266.500
[03/01 23:50:44    321] addCustomLine AAA 37.900 288.100 59.500 288.100
[03/01 23:50:44    321] addCustomLine AAA 59.500 266.500 59.500 288.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_22_, Center Move (16.900,253.900)->(28.300,257.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 6.100 243.100 6.100 264.700
[03/01 23:50:44    321] addCustomLine AAA 6.100 243.100 27.700 243.100
[03/01 23:50:44    321] addCustomLine AAA 6.100 264.700 27.700 264.700
[03/01 23:50:44    321] addCustomLine AAA 27.700 243.100 27.700 264.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_138_, Center Move (363.800,12.700)->(366.000,23.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 353.000 1.900 353.000 23.500
[03/01 23:50:44    321] addCustomLine AAA 353.000 1.900 374.600 1.900
[03/01 23:50:44    321] addCustomLine AAA 353.000 23.500 374.600 23.500
[03/01 23:50:44    321] addCustomLine AAA 374.600 1.900 374.600 23.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_130_, Center Move (359.200,10.900)->(352.000,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 348.400 0.100 348.400 21.700
[03/01 23:50:44    321] addCustomLine AAA 348.400 0.100 370.000 0.100
[03/01 23:50:44    321] addCustomLine AAA 348.400 21.700 370.000 21.700
[03/01 23:50:44    321] addCustomLine AAA 370.000 0.100 370.000 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_127_, Center Move (367.200,10.900)->(365.600,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 356.400 0.100 356.400 21.700
[03/01 23:50:44    321] addCustomLine AAA 356.400 0.100 378.000 0.100
[03/01 23:50:44    321] addCustomLine AAA 356.400 21.700 378.000 21.700
[03/01 23:50:44    321] addCustomLine AAA 378.000 0.100 378.000 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_122_, Center Move (340.600,19.900)->(329.200,23.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 329.800 9.100 329.800 30.700
[03/01 23:50:44    321] addCustomLine AAA 329.800 9.100 351.400 9.100
[03/01 23:50:44    321] addCustomLine AAA 329.800 30.700 351.400 30.700
[03/01 23:50:44    321] addCustomLine AAA 351.400 9.100 351.400 30.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_108_, Center Move (274.600,16.300)->(269.200,27.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 263.800 5.500 263.800 27.100
[03/01 23:50:44    321] addCustomLine AAA 263.800 5.500 285.400 5.500
[03/01 23:50:44    321] addCustomLine AAA 263.800 27.100 285.400 27.100
[03/01 23:50:44    321] addCustomLine AAA 285.400 5.500 285.400 27.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_107_, Center Move (298.600,12.700)->(293.400,23.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 287.800 1.900 287.800 23.500
[03/01 23:50:44    321] addCustomLine AAA 287.800 1.900 309.400 1.900
[03/01 23:50:44    321] addCustomLine AAA 287.800 23.500 309.400 23.500
[03/01 23:50:44    321] addCustomLine AAA 309.400 1.900 309.400 23.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_88_, Center Move (302.400,10.900)->(302.000,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 291.600 0.100 291.600 21.700
[03/01 23:50:44    321] addCustomLine AAA 291.600 0.100 313.200 0.100
[03/01 23:50:44    321] addCustomLine AAA 291.600 21.700 313.200 21.700
[03/01 23:50:44    321] addCustomLine AAA 313.200 0.100 313.200 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_85_, Center Move (297.200,14.500)->(294.200,25.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 286.400 3.700 286.400 25.300
[03/01 23:50:44    321] addCustomLine AAA 286.400 3.700 308.000 3.700
[03/01 23:50:44    321] addCustomLine AAA 286.400 25.300 308.000 25.300
[03/01 23:50:44    321] addCustomLine AAA 308.000 3.700 308.000 25.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_84_, Center Move (310.600,10.900)->(308.200,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 299.800 0.100 299.800 21.700
[03/01 23:50:44    321] addCustomLine AAA 299.800 0.100 321.400 0.100
[03/01 23:50:44    321] addCustomLine AAA 299.800 21.700 321.400 21.700
[03/01 23:50:44    321] addCustomLine AAA 321.400 0.100 321.400 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_69_, Center Move (209.600,10.900)->(206.000,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 198.800 0.100 198.800 21.700
[03/01 23:50:44    321] addCustomLine AAA 198.800 0.100 220.400 0.100
[03/01 23:50:44    321] addCustomLine AAA 198.800 21.700 220.400 21.700
[03/01 23:50:44    321] addCustomLine AAA 220.400 0.100 220.400 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_61_, Center Move (187.600,10.900)->(191.800,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 176.800 0.100 176.800 21.700
[03/01 23:50:44    321] addCustomLine AAA 176.800 0.100 198.400 0.100
[03/01 23:50:44    321] addCustomLine AAA 176.800 21.700 198.400 21.700
[03/01 23:50:44    321] addCustomLine AAA 198.400 0.100 198.400 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_57_, Center Move (43.000,293.500)->(51.400,282.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 32.200 282.700 32.200 304.300
[03/01 23:50:44    321] addCustomLine AAA 32.200 282.700 53.800 282.700
[03/01 23:50:44    321] addCustomLine AAA 32.200 304.300 53.800 304.300
[03/01 23:50:44    321] addCustomLine AAA 53.800 282.700 53.800 304.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_56_, Center Move (116.200,284.500)->(104.200,280.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 105.400 273.700 105.400 295.300
[03/01 23:50:44    321] addCustomLine AAA 105.400 273.700 127.000 273.700
[03/01 23:50:44    321] addCustomLine AAA 105.400 295.300 127.000 295.300
[03/01 23:50:44    321] addCustomLine AAA 127.000 273.700 127.000 295.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_53_, Center Move (116.600,329.500)->(99.000,324.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 105.800 318.700 105.800 340.300
[03/01 23:50:44    321] addCustomLine AAA 105.800 318.700 127.400 318.700
[03/01 23:50:44    321] addCustomLine AAA 105.800 340.300 127.400 340.300
[03/01 23:50:44    321] addCustomLine AAA 127.400 318.700 127.400 340.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_52_, Center Move (54.000,327.700)->(61.800,316.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 43.200 316.900 43.200 338.500
[03/01 23:50:44    321] addCustomLine AAA 43.200 316.900 64.800 316.900
[03/01 23:50:44    321] addCustomLine AAA 43.200 338.500 64.800 338.500
[03/01 23:50:44    321] addCustomLine AAA 64.800 316.900 64.800 338.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_39_, Center Move (115.000,282.700)->(104.200,279.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 104.200 271.900 104.200 293.500
[03/01 23:50:44    321] addCustomLine AAA 104.200 271.900 125.800 271.900
[03/01 23:50:44    321] addCustomLine AAA 104.200 293.500 125.800 293.500
[03/01 23:50:44    321] addCustomLine AAA 125.800 271.900 125.800 293.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_32_, Center Move (69.200,10.900)->(73.800,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 58.400 0.100 58.400 21.700
[03/01 23:50:44    321] addCustomLine AAA 58.400 0.100 80.000 0.100
[03/01 23:50:44    321] addCustomLine AAA 58.400 21.700 80.000 21.700
[03/01 23:50:44    321] addCustomLine AAA 80.000 0.100 80.000 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_31_, Center Move (40.000,235.900)->(50.400,225.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 29.200 225.100 29.200 246.700
[03/01 23:50:44    321] addCustomLine AAA 29.200 225.100 50.800 225.100
[03/01 23:50:44    321] addCustomLine AAA 29.200 246.700 50.800 246.700
[03/01 23:50:44    321] addCustomLine AAA 50.800 225.100 50.800 246.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_25_, Center Move (49.600,235.900)->(55.600,225.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 38.800 225.100 38.800 246.700
[03/01 23:50:44    321] addCustomLine AAA 38.800 225.100 60.400 225.100
[03/01 23:50:44    321] addCustomLine AAA 38.800 246.700 60.400 246.700
[03/01 23:50:44    321] addCustomLine AAA 60.400 225.100 60.400 246.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_22_, Center Move (40.600,237.700)->(51.200,226.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 29.800 226.900 29.800 248.500
[03/01 23:50:44    321] addCustomLine AAA 29.800 226.900 51.400 226.900
[03/01 23:50:44    321] addCustomLine AAA 29.800 248.500 51.400 248.500
[03/01 23:50:44    321] addCustomLine AAA 51.400 226.900 51.400 248.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_19_, Center Move (108.800,10.900)->(102.200,23.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 98.000 0.100 98.000 21.700
[03/01 23:50:44    321] addCustomLine AAA 98.000 0.100 119.600 0.100
[03/01 23:50:44    321] addCustomLine AAA 98.000 21.700 119.600 21.700
[03/01 23:50:44    321] addCustomLine AAA 119.600 0.100 119.600 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_18_, Center Move (141.800,10.900)->(147.800,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 131.000 0.100 131.000 21.700
[03/01 23:50:44    321] addCustomLine AAA 131.000 0.100 152.600 0.100
[03/01 23:50:44    321] addCustomLine AAA 131.000 21.700 152.600 21.700
[03/01 23:50:44    321] addCustomLine AAA 152.600 0.100 152.600 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_16_, Center Move (196.200,14.500)->(193.200,25.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 185.400 3.700 185.400 25.300
[03/01 23:50:44    321] addCustomLine AAA 185.400 3.700 207.000 3.700
[03/01 23:50:44    321] addCustomLine AAA 185.400 25.300 207.000 25.300
[03/01 23:50:44    321] addCustomLine AAA 207.000 3.700 207.000 25.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_15_, Center Move (162.600,10.900)->(153.000,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 151.800 0.100 151.800 21.700
[03/01 23:50:44    321] addCustomLine AAA 151.800 0.100 173.400 0.100
[03/01 23:50:44    321] addCustomLine AAA 151.800 21.700 173.400 21.700
[03/01 23:50:44    321] addCustomLine AAA 173.400 0.100 173.400 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_14_, Center Move (110.200,16.300)->(100.400,27.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 99.400 5.500 99.400 27.100
[03/01 23:50:44    321] addCustomLine AAA 99.400 5.500 121.000 5.500
[03/01 23:50:44    321] addCustomLine AAA 99.400 27.100 121.000 27.100
[03/01 23:50:44    321] addCustomLine AAA 121.000 5.500 121.000 27.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_12_, Center Move (177.400,10.900)->(174.600,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 166.600 0.100 166.600 21.700
[03/01 23:50:44    321] addCustomLine AAA 166.600 0.100 188.200 0.100
[03/01 23:50:44    321] addCustomLine AAA 166.600 21.700 188.200 21.700
[03/01 23:50:44    321] addCustomLine AAA 188.200 0.100 188.200 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_10_, Center Move (120.200,10.900)->(128.600,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 109.400 0.100 109.400 21.700
[03/01 23:50:44    321] addCustomLine AAA 109.400 0.100 131.000 0.100
[03/01 23:50:44    321] addCustomLine AAA 109.400 21.700 131.000 21.700
[03/01 23:50:44    321] addCustomLine AAA 131.000 0.100 131.000 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_9_, Center Move (168.000,12.700)->(161.200,23.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 157.200 1.900 157.200 23.500
[03/01 23:50:44    321] addCustomLine AAA 157.200 1.900 178.800 1.900
[03/01 23:50:44    321] addCustomLine AAA 157.200 23.500 178.800 23.500
[03/01 23:50:44    321] addCustomLine AAA 178.800 1.900 178.800 23.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_8_, Center Move (189.000,12.700)->(191.800,23.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 178.200 1.900 178.200 23.500
[03/01 23:50:44    321] addCustomLine AAA 178.200 1.900 199.800 1.900
[03/01 23:50:44    321] addCustomLine AAA 178.200 23.500 199.800 23.500
[03/01 23:50:44    321] addCustomLine AAA 199.800 1.900 199.800 23.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_7_, Center Move (119.400,12.700)->(128.600,23.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 108.600 1.900 108.600 23.500
[03/01 23:50:44    321] addCustomLine AAA 108.600 1.900 130.200 1.900
[03/01 23:50:44    321] addCustomLine AAA 108.600 23.500 130.200 23.500
[03/01 23:50:44    321] addCustomLine AAA 130.200 1.900 130.200 23.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_6_, Center Move (131.600,10.900)->(136.200,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 120.800 0.100 120.800 21.700
[03/01 23:50:44    321] addCustomLine AAA 120.800 0.100 142.400 0.100
[03/01 23:50:44    321] addCustomLine AAA 120.800 21.700 142.400 21.700
[03/01 23:50:44    321] addCustomLine AAA 142.400 0.100 142.400 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_5_, Center Move (86.200,10.900)->(86.200,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 75.400 0.100 75.400 21.700
[03/01 23:50:44    321] addCustomLine AAA 75.400 0.100 97.000 0.100
[03/01 23:50:44    321] addCustomLine AAA 75.400 21.700 97.000 21.700
[03/01 23:50:44    321] addCustomLine AAA 97.000 0.100 97.000 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_4_, Center Move (72.000,12.700)->(74.400,23.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 61.200 1.900 61.200 23.500
[03/01 23:50:44    321] addCustomLine AAA 61.200 1.900 82.800 1.900
[03/01 23:50:44    321] addCustomLine AAA 61.200 23.500 82.800 23.500
[03/01 23:50:44    321] addCustomLine AAA 82.800 1.900 82.800 23.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_3_, Center Move (69.200,14.500)->(76.200,25.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 58.400 3.700 58.400 25.300
[03/01 23:50:44    321] addCustomLine AAA 58.400 3.700 80.000 3.700
[03/01 23:50:44    321] addCustomLine AAA 58.400 25.300 80.000 25.300
[03/01 23:50:44    321] addCustomLine AAA 80.000 3.700 80.000 25.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_1_, Center Move (105.200,14.500)->(102.200,25.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 94.400 3.700 94.400 25.300
[03/01 23:50:44    321] addCustomLine AAA 94.400 3.700 116.000 3.700
[03/01 23:50:44    321] addCustomLine AAA 94.400 25.300 116.000 25.300
[03/01 23:50:44    321] addCustomLine AAA 116.000 3.700 116.000 25.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_0_, Center Move (64.400,18.100)->(75.000,28.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 53.600 7.300 53.600 28.900
[03/01 23:50:44    321] addCustomLine AAA 53.600 7.300 75.200 7.300
[03/01 23:50:44    321] addCustomLine AAA 53.600 28.900 75.200 28.900
[03/01 23:50:44    321] addCustomLine AAA 75.200 7.300 75.200 28.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_, Center Move (336.200,318.700)->(338.600,329.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 325.400 307.900 325.400 329.500
[03/01 23:50:44    321] addCustomLine AAA 325.400 307.900 347.000 307.900
[03/01 23:50:44    321] addCustomLine AAA 325.400 329.500 347.000 329.500
[03/01 23:50:44    321] addCustomLine AAA 347.000 307.900 347.000 329.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_, Center Move (298.100,408.700)->(308.900,401.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 287.300 397.900 287.300 419.500
[03/01 23:50:44    321] addCustomLine AAA 287.300 397.900 308.900 397.900
[03/01 23:50:44    321] addCustomLine AAA 287.300 419.500 308.900 419.500
[03/01 23:50:44    321] addCustomLine AAA 308.900 397.900 308.900 419.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_, Center Move (395.500,421.300)->(392.100,410.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 384.700 410.500 384.700 432.100
[03/01 23:50:44    321] addCustomLine AAA 384.700 410.500 406.300 410.500
[03/01 23:50:44    321] addCustomLine AAA 384.700 432.100 406.300 432.100
[03/01 23:50:44    321] addCustomLine AAA 406.300 410.500 406.300 432.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_, Center Move (305.200,428.500)->(308.600,417.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 294.400 417.700 294.400 439.300
[03/01 23:50:44    321] addCustomLine AAA 294.400 417.700 316.000 417.700
[03/01 23:50:44    321] addCustomLine AAA 294.400 439.300 316.000 439.300
[03/01 23:50:44    321] addCustomLine AAA 316.000 417.700 316.000 439.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_, Center Move (298.500,430.300)->(308.300,419.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 287.700 419.500 287.700 441.100
[03/01 23:50:44    321] addCustomLine AAA 287.700 419.500 309.300 419.500
[03/01 23:50:44    321] addCustomLine AAA 287.700 441.100 309.300 441.100
[03/01 23:50:44    321] addCustomLine AAA 309.300 419.500 309.300 441.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_, Center Move (392.300,435.700)->(381.500,426.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 381.500 424.900 381.500 446.500
[03/01 23:50:44    321] addCustomLine AAA 381.500 424.900 403.100 424.900
[03/01 23:50:44    321] addCustomLine AAA 381.500 446.500 403.100 446.500
[03/01 23:50:44    321] addCustomLine AAA 403.100 424.900 403.100 446.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_, Center Move (388.600,441.100)->(379.200,430.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 377.800 430.300 377.800 451.900
[03/01 23:50:44    321] addCustomLine AAA 377.800 430.300 399.400 430.300
[03/01 23:50:44    321] addCustomLine AAA 377.800 451.900 399.400 451.900
[03/01 23:50:44    321] addCustomLine AAA 399.400 430.300 399.400 451.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_, Center Move (384.900,442.900)->(374.100,432.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 374.100 432.100 374.100 453.700
[03/01 23:50:44    321] addCustomLine AAA 374.100 432.100 395.700 432.100
[03/01 23:50:44    321] addCustomLine AAA 374.100 453.700 395.700 453.700
[03/01 23:50:44    321] addCustomLine AAA 395.700 432.100 395.700 453.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_, Center Move (306.300,437.500)->(312.300,426.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 295.500 426.700 295.500 448.300
[03/01 23:50:44    321] addCustomLine AAA 295.500 426.700 317.100 426.700
[03/01 23:50:44    321] addCustomLine AAA 295.500 448.300 317.100 448.300
[03/01 23:50:44    321] addCustomLine AAA 317.100 426.700 317.100 448.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_, Center Move (341.400,320.500)->(336.800,331.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 330.600 309.700 330.600 331.300
[03/01 23:50:44    321] addCustomLine AAA 330.600 309.700 352.200 309.700
[03/01 23:50:44    321] addCustomLine AAA 330.600 331.300 352.200 331.300
[03/01 23:50:44    321] addCustomLine AAA 352.200 309.700 352.200 331.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_, Center Move (333.900,322.300)->(336.700,333.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 323.100 311.500 323.100 333.100
[03/01 23:50:44    321] addCustomLine AAA 323.100 311.500 344.700 311.500
[03/01 23:50:44    321] addCustomLine AAA 323.100 333.100 344.700 333.100
[03/01 23:50:44    321] addCustomLine AAA 344.700 311.500 344.700 333.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_, Center Move (390.300,433.900)->(386.100,423.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 379.500 423.100 379.500 444.700
[03/01 23:50:44    321] addCustomLine AAA 379.500 423.100 401.100 423.100
[03/01 23:50:44    321] addCustomLine AAA 379.500 444.700 401.100 444.700
[03/01 23:50:44    321] addCustomLine AAA 401.100 423.100 401.100 444.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_, Center Move (390.900,421.300)->(388.300,410.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 380.100 410.500 380.100 432.100
[03/01 23:50:44    321] addCustomLine AAA 380.100 410.500 401.700 410.500
[03/01 23:50:44    321] addCustomLine AAA 380.100 432.100 401.700 432.100
[03/01 23:50:44    321] addCustomLine AAA 401.700 410.500 401.700 432.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_, Center Move (294.600,430.300)->(305.600,421.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 283.800 419.500 283.800 441.100
[03/01 23:50:44    321] addCustomLine AAA 283.800 419.500 305.400 419.500
[03/01 23:50:44    321] addCustomLine AAA 283.800 441.100 305.400 441.100
[03/01 23:50:44    321] addCustomLine AAA 305.400 419.500 305.400 441.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_, Center Move (296.100,444.700)->(304.300,433.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 285.300 433.900 285.300 455.500
[03/01 23:50:44    321] addCustomLine AAA 285.300 433.900 306.900 433.900
[03/01 23:50:44    321] addCustomLine AAA 285.300 455.500 306.900 455.500
[03/01 23:50:44    321] addCustomLine AAA 306.900 433.900 306.900 455.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_, Center Move (304.300,442.900)->(307.500,432.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 293.500 432.100 293.500 453.700
[03/01 23:50:44    321] addCustomLine AAA 293.500 432.100 315.100 432.100
[03/01 23:50:44    321] addCustomLine AAA 293.500 453.700 315.100 453.700
[03/01 23:50:44    321] addCustomLine AAA 315.100 432.100 315.100 453.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_, Center Move (300.600,439.300)->(311.400,432.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 289.800 428.500 289.800 450.100
[03/01 23:50:44    321] addCustomLine AAA 289.800 428.500 311.400 428.500
[03/01 23:50:44    321] addCustomLine AAA 289.800 450.100 311.400 450.100
[03/01 23:50:44    321] addCustomLine AAA 311.400 428.500 311.400 450.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_, Center Move (381.900,444.700)->(372.700,433.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 371.100 433.900 371.100 455.500
[03/01 23:50:44    321] addCustomLine AAA 371.100 433.900 392.700 433.900
[03/01 23:50:44    321] addCustomLine AAA 371.100 455.500 392.700 455.500
[03/01 23:50:44    321] addCustomLine AAA 392.700 433.900 392.700 455.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_, Center Move (439.900,419.500)->(435.300,408.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 429.100 408.700 429.100 430.300
[03/01 23:50:44    321] addCustomLine AAA 429.100 408.700 450.700 408.700
[03/01 23:50:44    321] addCustomLine AAA 429.100 430.300 450.700 430.300
[03/01 23:50:44    321] addCustomLine AAA 450.700 408.700 450.700 430.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_, Center Move (446.100,331.300)->(439.900,342.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 435.300 320.500 435.300 342.100
[03/01 23:50:44    321] addCustomLine AAA 435.300 320.500 456.900 320.500
[03/01 23:50:44    321] addCustomLine AAA 435.300 342.100 456.900 342.100
[03/01 23:50:44    321] addCustomLine AAA 456.900 320.500 456.900 342.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_, Center Move (367.700,320.500)->(368.900,331.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 356.900 309.700 356.900 331.300
[03/01 23:50:44    321] addCustomLine AAA 356.900 309.700 378.500 309.700
[03/01 23:50:44    321] addCustomLine AAA 356.900 331.300 378.500 331.300
[03/01 23:50:44    321] addCustomLine AAA 378.500 309.700 378.500 331.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_, Center Move (367.500,316.900)->(369.300,327.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 356.700 306.100 356.700 327.700
[03/01 23:50:44    321] addCustomLine AAA 356.700 306.100 378.300 306.100
[03/01 23:50:44    321] addCustomLine AAA 356.700 327.700 378.300 327.700
[03/01 23:50:44    321] addCustomLine AAA 378.300 306.100 378.300 327.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_, Center Move (398.100,424.900)->(401.900,414.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 387.300 414.100 387.300 435.700
[03/01 23:50:44    321] addCustomLine AAA 387.300 414.100 408.900 414.100
[03/01 23:50:44    321] addCustomLine AAA 387.300 435.700 408.900 435.700
[03/01 23:50:44    321] addCustomLine AAA 408.900 414.100 408.900 435.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_, Center Move (415.100,437.500)->(411.700,426.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 404.300 426.700 404.300 448.300
[03/01 23:50:44    321] addCustomLine AAA 404.300 426.700 425.900 426.700
[03/01 23:50:44    321] addCustomLine AAA 404.300 448.300 425.900 448.300
[03/01 23:50:44    321] addCustomLine AAA 425.900 426.700 425.900 448.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_, Center Move (401.400,432.100)->(412.200,421.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 390.600 421.300 390.600 442.900
[03/01 23:50:44    321] addCustomLine AAA 390.600 421.300 412.200 421.300
[03/01 23:50:44    321] addCustomLine AAA 390.600 442.900 412.200 442.900
[03/01 23:50:44    321] addCustomLine AAA 412.200 421.300 412.200 442.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_, Center Move (407.900,433.900)->(411.900,423.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 397.100 423.100 397.100 444.700
[03/01 23:50:44    321] addCustomLine AAA 397.100 423.100 418.700 423.100
[03/01 23:50:44    321] addCustomLine AAA 397.100 444.700 418.700 444.700
[03/01 23:50:44    321] addCustomLine AAA 418.700 423.100 418.700 444.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_, Center Move (423.300,428.500)->(424.500,417.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 412.500 417.700 412.500 439.300
[03/01 23:50:44    321] addCustomLine AAA 412.500 417.700 434.100 417.700
[03/01 23:50:44    321] addCustomLine AAA 412.500 439.300 434.100 439.300
[03/01 23:50:44    321] addCustomLine AAA 434.100 417.700 434.100 439.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_, Center Move (420.500,432.100)->(423.300,421.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 409.700 421.300 409.700 442.900
[03/01 23:50:44    321] addCustomLine AAA 409.700 421.300 431.300 421.300
[03/01 23:50:44    321] addCustomLine AAA 409.700 442.900 431.300 442.900
[03/01 23:50:44    321] addCustomLine AAA 431.300 421.300 431.300 442.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_, Center Move (448.700,410.500)->(439.300,399.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 437.900 399.700 437.900 421.300
[03/01 23:50:44    321] addCustomLine AAA 437.900 399.700 459.500 399.700
[03/01 23:50:44    321] addCustomLine AAA 437.900 421.300 459.500 421.300
[03/01 23:50:44    321] addCustomLine AAA 459.500 399.700 459.500 421.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_, Center Move (446.900,412.300)->(442.100,401.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 436.100 401.500 436.100 423.100
[03/01 23:50:44    321] addCustomLine AAA 436.100 401.500 457.700 401.500
[03/01 23:50:44    321] addCustomLine AAA 436.100 423.100 457.700 423.100
[03/01 23:50:44    321] addCustomLine AAA 457.700 401.500 457.700 423.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_, Center Move (382.300,311.500)->(387.300,322.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 371.500 300.700 371.500 322.300
[03/01 23:50:44    321] addCustomLine AAA 371.500 300.700 393.100 300.700
[03/01 23:50:44    321] addCustomLine AAA 371.500 322.300 393.100 322.300
[03/01 23:50:44    321] addCustomLine AAA 393.100 300.700 393.100 322.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_, Center Move (406.300,421.300)->(411.700,410.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 395.500 410.500 395.500 432.100
[03/01 23:50:44    321] addCustomLine AAA 395.500 410.500 417.100 410.500
[03/01 23:50:44    321] addCustomLine AAA 395.500 432.100 417.100 432.100
[03/01 23:50:44    321] addCustomLine AAA 417.100 410.500 417.100 432.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_, Center Move (411.100,426.700)->(420.300,415.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 400.300 415.900 400.300 437.500
[03/01 23:50:44    321] addCustomLine AAA 400.300 415.900 421.900 415.900
[03/01 23:50:44    321] addCustomLine AAA 400.300 437.500 421.900 437.500
[03/01 23:50:44    321] addCustomLine AAA 421.900 415.900 421.900 437.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_, Center Move (415.300,430.300)->(417.900,419.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 404.500 419.500 404.500 441.100
[03/01 23:50:44    321] addCustomLine AAA 404.500 419.500 426.100 419.500
[03/01 23:50:44    321] addCustomLine AAA 404.500 441.100 426.100 441.100
[03/01 23:50:44    321] addCustomLine AAA 426.100 419.500 426.100 441.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_, Center Move (408.900,419.500)->(420.500,408.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 398.100 408.700 398.100 430.300
[03/01 23:50:44    321] addCustomLine AAA 398.100 408.700 419.700 408.700
[03/01 23:50:44    321] addCustomLine AAA 398.100 430.300 419.700 430.300
[03/01 23:50:44    321] addCustomLine AAA 419.700 408.700 419.700 430.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_, Center Move (411.900,424.900)->(411.100,414.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 401.100 414.100 401.100 435.700
[03/01 23:50:44    321] addCustomLine AAA 401.100 414.100 422.700 414.100
[03/01 23:50:44    321] addCustomLine AAA 401.100 435.700 422.700 435.700
[03/01 23:50:44    321] addCustomLine AAA 422.700 414.100 422.700 435.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_, Center Move (343.100,306.100)->(355.700,300.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 332.300 295.300 332.300 316.900
[03/01 23:50:44    321] addCustomLine AAA 332.300 295.300 353.900 295.300
[03/01 23:50:44    321] addCustomLine AAA 332.300 316.900 353.900 316.900
[03/01 23:50:44    321] addCustomLine AAA 353.900 295.300 353.900 316.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_, Center Move (346.700,304.300)->(363.500,297.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 335.900 293.500 335.900 315.100
[03/01 23:50:44    321] addCustomLine AAA 335.900 293.500 357.500 293.500
[03/01 23:50:44    321] addCustomLine AAA 335.900 315.100 357.500 315.100
[03/01 23:50:44    321] addCustomLine AAA 357.500 293.500 357.500 315.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_, Center Move (342.700,295.300)->(357.900,297.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 331.900 284.500 331.900 306.100
[03/01 23:50:44    321] addCustomLine AAA 331.900 284.500 353.500 284.500
[03/01 23:50:44    321] addCustomLine AAA 331.900 306.100 353.500 306.100
[03/01 23:50:44    321] addCustomLine AAA 353.500 284.500 353.500 306.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_, Center Move (449.900,252.100)->(439.100,257.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 439.100 241.300 439.100 262.900
[03/01 23:50:44    321] addCustomLine AAA 439.100 241.300 460.700 241.300
[03/01 23:50:44    321] addCustomLine AAA 439.100 262.900 460.700 262.900
[03/01 23:50:44    321] addCustomLine AAA 460.700 241.300 460.700 262.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_, Center Move (402.100,205.300)->(397.500,216.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 391.300 194.500 391.300 216.100
[03/01 23:50:44    321] addCustomLine AAA 391.300 194.500 412.900 194.500
[03/01 23:50:44    321] addCustomLine AAA 391.300 216.100 412.900 216.100
[03/01 23:50:44    321] addCustomLine AAA 412.900 194.500 412.900 216.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_, Center Move (413.700,239.500)->(401.100,241.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 402.900 228.700 402.900 250.300
[03/01 23:50:44    321] addCustomLine AAA 402.900 228.700 424.500 228.700
[03/01 23:50:44    321] addCustomLine AAA 402.900 250.300 424.500 250.300
[03/01 23:50:44    321] addCustomLine AAA 424.500 228.700 424.500 250.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_, Center Move (410.300,237.700)->(406.500,248.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 399.500 226.900 399.500 248.500
[03/01 23:50:44    321] addCustomLine AAA 399.500 226.900 421.100 226.900
[03/01 23:50:44    321] addCustomLine AAA 399.500 248.500 421.100 248.500
[03/01 23:50:44    321] addCustomLine AAA 421.100 226.900 421.100 248.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_, Center Move (448.300,239.500)->(436.900,248.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 437.500 228.700 437.500 250.300
[03/01 23:50:44    321] addCustomLine AAA 437.500 228.700 459.100 228.700
[03/01 23:50:44    321] addCustomLine AAA 437.500 250.300 459.100 250.300
[03/01 23:50:44    321] addCustomLine AAA 459.100 228.700 459.100 250.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_, Center Move (416.900,219.700)->(410.700,230.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 406.100 208.900 406.100 230.500
[03/01 23:50:44    321] addCustomLine AAA 406.100 208.900 427.700 208.900
[03/01 23:50:44    321] addCustomLine AAA 406.100 230.500 427.700 230.500
[03/01 23:50:44    321] addCustomLine AAA 427.700 208.900 427.700 230.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_, Center Move (436.500,277.300)->(425.700,279.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 425.700 266.500 425.700 288.100
[03/01 23:50:44    321] addCustomLine AAA 425.700 266.500 447.300 266.500
[03/01 23:50:44    321] addCustomLine AAA 425.700 288.100 447.300 288.100
[03/01 23:50:44    321] addCustomLine AAA 447.300 266.500 447.300 288.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_, Center Move (446.500,262.900)->(433.700,261.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 435.700 252.100 435.700 273.700
[03/01 23:50:44    321] addCustomLine AAA 435.700 252.100 457.300 252.100
[03/01 23:50:44    321] addCustomLine AAA 435.700 273.700 457.300 273.700
[03/01 23:50:44    321] addCustomLine AAA 457.300 252.100 457.300 273.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_, Center Move (399.100,207.100)->(396.700,217.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 388.300 196.300 388.300 217.900
[03/01 23:50:44    321] addCustomLine AAA 388.300 196.300 409.900 196.300
[03/01 23:50:44    321] addCustomLine AAA 388.300 217.900 409.900 217.900
[03/01 23:50:44    321] addCustomLine AAA 409.900 196.300 409.900 217.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_, Center Move (441.900,275.500)->(429.500,279.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 431.100 264.700 431.100 286.300
[03/01 23:50:44    321] addCustomLine AAA 431.100 264.700 452.700 264.700
[03/01 23:50:44    321] addCustomLine AAA 431.100 286.300 452.700 286.300
[03/01 23:50:44    321] addCustomLine AAA 452.700 264.700 452.700 286.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_, Center Move (410.700,221.500)->(407.900,232.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 399.900 210.700 399.900 232.300
[03/01 23:50:44    321] addCustomLine AAA 399.900 210.700 421.500 210.700
[03/01 23:50:44    321] addCustomLine AAA 399.900 232.300 421.500 232.300
[03/01 23:50:44    321] addCustomLine AAA 421.500 210.700 421.500 232.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_, Center Move (339.700,298.900)->(357.700,298.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 328.900 288.100 328.900 309.700
[03/01 23:50:44    321] addCustomLine AAA 328.900 288.100 350.500 288.100
[03/01 23:50:44    321] addCustomLine AAA 328.900 309.700 350.500 309.700
[03/01 23:50:44    321] addCustomLine AAA 350.500 288.100 350.500 309.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_, Center Move (148.400,57.700)->(149.400,68.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 137.600 46.900 137.600 68.500
[03/01 23:50:44    321] addCustomLine AAA 137.600 46.900 159.200 46.900
[03/01 23:50:44    321] addCustomLine AAA 137.600 68.500 159.200 68.500
[03/01 23:50:44    321] addCustomLine AAA 159.200 46.900 159.200 68.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_, Center Move (187.700,46.900)->(190.900,57.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 176.900 36.100 176.900 57.700
[03/01 23:50:44    321] addCustomLine AAA 176.900 36.100 198.500 36.100
[03/01 23:50:44    321] addCustomLine AAA 176.900 57.700 198.500 57.700
[03/01 23:50:44    321] addCustomLine AAA 198.500 36.100 198.500 57.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_, Center Move (192.700,46.900)->(194.700,57.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 181.900 36.100 181.900 57.700
[03/01 23:50:44    321] addCustomLine AAA 181.900 36.100 203.500 36.100
[03/01 23:50:44    321] addCustomLine AAA 181.900 57.700 203.500 57.700
[03/01 23:50:44    321] addCustomLine AAA 203.500 36.100 203.500 57.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_10_, Center Move (184.500,48.700)->(192.100,59.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 173.700 37.900 173.700 59.500
[03/01 23:50:44    321] addCustomLine AAA 173.700 37.900 195.300 37.900
[03/01 23:50:44    321] addCustomLine AAA 173.700 59.500 195.300 59.500
[03/01 23:50:44    321] addCustomLine AAA 195.300 37.900 195.300 59.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_, Center Move (188.100,64.900)->(187.100,75.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 177.300 54.100 177.300 75.700
[03/01 23:50:44    321] addCustomLine AAA 177.300 54.100 198.900 54.100
[03/01 23:50:44    321] addCustomLine AAA 177.300 75.700 198.900 75.700
[03/01 23:50:44    321] addCustomLine AAA 198.900 54.100 198.900 75.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_, Center Move (205.000,48.700)->(200.600,59.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 194.200 37.900 194.200 59.500
[03/01 23:50:44    321] addCustomLine AAA 194.200 37.900 215.800 37.900
[03/01 23:50:44    321] addCustomLine AAA 194.200 59.500 215.800 59.500
[03/01 23:50:44    321] addCustomLine AAA 215.800 37.900 215.800 59.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q1_reg_10_, Center Move (209.000,50.500)->(205.800,61.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 198.200 39.700 198.200 61.300
[03/01 23:50:44    321] addCustomLine AAA 198.200 39.700 219.800 39.700
[03/01 23:50:44    321] addCustomLine AAA 198.200 61.300 219.800 61.300
[03/01 23:50:44    321] addCustomLine AAA 219.800 39.700 219.800 61.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_2_, Center Move (48.800,325.900)->(50.600,315.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 38.000 315.100 38.000 336.700
[03/01 23:50:44    321] addCustomLine AAA 38.000 315.100 59.600 315.100
[03/01 23:50:44    321] addCustomLine AAA 38.000 336.700 59.600 336.700
[03/01 23:50:44    321] addCustomLine AAA 59.600 315.100 59.600 336.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_, Center Move (38.400,320.500)->(50.400,309.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 27.600 309.700 27.600 331.300
[03/01 23:50:44    321] addCustomLine AAA 27.600 309.700 49.200 309.700
[03/01 23:50:44    321] addCustomLine AAA 27.600 331.300 49.200 331.300
[03/01 23:50:44    321] addCustomLine AAA 49.200 309.700 49.200 331.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_, Center Move (52.300,316.900)->(63.500,311.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 41.500 306.100 41.500 327.700
[03/01 23:50:44    321] addCustomLine AAA 41.500 306.100 63.100 306.100
[03/01 23:50:44    321] addCustomLine AAA 41.500 327.700 63.100 327.700
[03/01 23:50:44    321] addCustomLine AAA 63.100 306.100 63.100 327.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_, Center Move (74.500,327.700)->(73.300,316.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 63.700 316.900 63.700 338.500
[03/01 23:50:44    321] addCustomLine AAA 63.700 316.900 85.300 316.900
[03/01 23:50:44    321] addCustomLine AAA 63.700 338.500 85.300 338.500
[03/01 23:50:44    321] addCustomLine AAA 85.300 316.900 85.300 338.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_, Center Move (66.500,329.500)->(72.700,318.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 55.700 318.700 55.700 340.300
[03/01 23:50:44    321] addCustomLine AAA 55.700 318.700 77.300 318.700
[03/01 23:50:44    321] addCustomLine AAA 55.700 340.300 77.300 340.300
[03/01 23:50:44    321] addCustomLine AAA 77.300 318.700 77.300 340.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_, Center Move (90.600,329.500)->(87.200,318.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 79.800 318.700 79.800 340.300
[03/01 23:50:44    321] addCustomLine AAA 79.800 318.700 101.400 318.700
[03/01 23:50:44    321] addCustomLine AAA 79.800 340.300 101.400 340.300
[03/01 23:50:44    321] addCustomLine AAA 101.400 318.700 101.400 340.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q1_reg_2_, Center Move (55.800,325.900)->(61.000,315.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 45.000 315.100 45.000 336.700
[03/01 23:50:44    321] addCustomLine AAA 45.000 315.100 66.600 315.100
[03/01 23:50:44    321] addCustomLine AAA 45.000 336.700 66.600 336.700
[03/01 23:50:44    321] addCustomLine AAA 66.600 315.100 66.600 336.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_3_, Center Move (14.200,385.300)->(25.400,390.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 3.400 374.500 3.400 396.100
[03/01 23:50:44    321] addCustomLine AAA 3.400 374.500 25.000 374.500
[03/01 23:50:44    321] addCustomLine AAA 3.400 396.100 25.000 396.100
[03/01 23:50:44    321] addCustomLine AAA 25.000 374.500 25.000 396.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_, Center Move (31.200,415.900)->(42.600,415.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 20.400 405.100 20.400 426.700
[03/01 23:50:44    321] addCustomLine AAA 20.400 405.100 42.000 405.100
[03/01 23:50:44    321] addCustomLine AAA 20.400 426.700 42.000 426.700
[03/01 23:50:44    321] addCustomLine AAA 42.000 405.100 42.000 426.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_, Center Move (70.300,448.300)->(80.300,437.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 59.500 437.500 59.500 459.100
[03/01 23:50:44    321] addCustomLine AAA 59.500 437.500 81.100 437.500
[03/01 23:50:44    321] addCustomLine AAA 59.500 459.100 81.100 459.100
[03/01 23:50:44    321] addCustomLine AAA 81.100 437.500 81.100 459.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_, Center Move (76.700,446.500)->(80.500,435.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 65.900 435.700 65.900 457.300
[03/01 23:50:44    321] addCustomLine AAA 65.900 435.700 87.500 435.700
[03/01 23:50:44    321] addCustomLine AAA 65.900 457.300 87.500 457.300
[03/01 23:50:44    321] addCustomLine AAA 87.500 435.700 87.500 457.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_, Center Move (24.900,412.300)->(36.700,414.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 14.100 401.500 14.100 423.100
[03/01 23:50:44    321] addCustomLine AAA 14.100 401.500 35.700 401.500
[03/01 23:50:44    321] addCustomLine AAA 14.100 423.100 35.700 423.100
[03/01 23:50:44    321] addCustomLine AAA 35.700 401.500 35.700 423.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_, Center Move (107.100,448.300)->(104.700,437.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 96.300 437.500 96.300 459.100
[03/01 23:50:44    321] addCustomLine AAA 96.300 437.500 117.900 437.500
[03/01 23:50:44    321] addCustomLine AAA 96.300 459.100 117.900 459.100
[03/01 23:50:44    321] addCustomLine AAA 117.900 437.500 117.900 459.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_, Center Move (93.300,448.300)->(96.500,437.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 82.500 437.500 82.500 459.100
[03/01 23:50:44    321] addCustomLine AAA 82.500 437.500 104.100 437.500
[03/01 23:50:44    321] addCustomLine AAA 82.500 459.100 104.100 459.100
[03/01 23:50:44    321] addCustomLine AAA 104.100 437.500 104.100 459.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_12_, Center Move (25.900,446.500)->(35.900,435.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 15.100 435.700 15.100 457.300
[03/01 23:50:44    321] addCustomLine AAA 15.100 435.700 36.700 435.700
[03/01 23:50:44    321] addCustomLine AAA 15.100 457.300 36.700 457.300
[03/01 23:50:44    321] addCustomLine AAA 36.700 435.700 36.700 457.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_, Center Move (39.500,448.300)->(47.100,437.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 28.700 437.500 28.700 459.100
[03/01 23:50:44    321] addCustomLine AAA 28.700 437.500 50.300 437.500
[03/01 23:50:44    321] addCustomLine AAA 28.700 459.100 50.300 459.100
[03/01 23:50:44    321] addCustomLine AAA 50.300 437.500 50.300 459.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_, Center Move (60.300,448.300)->(57.100,437.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 49.500 437.500 49.500 459.100
[03/01 23:50:44    321] addCustomLine AAA 49.500 437.500 71.100 437.500
[03/01 23:50:44    321] addCustomLine AAA 49.500 459.100 71.100 459.100
[03/01 23:50:44    321] addCustomLine AAA 71.100 437.500 71.100 459.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q2_reg_0_, Center Move (67.100,381.700)->(63.500,392.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 56.300 370.900 56.300 392.500
[03/01 23:50:44    321] addCustomLine AAA 56.300 370.900 77.900 370.900
[03/01 23:50:44    321] addCustomLine AAA 56.300 392.500 77.900 392.500
[03/01 23:50:44    321] addCustomLine AAA 77.900 370.900 77.900 392.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q2_reg_17_, Center Move (17.300,423.100)->(29.900,415.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 6.500 412.300 6.500 433.900
[03/01 23:50:44    321] addCustomLine AAA 6.500 412.300 28.100 412.300
[03/01 23:50:44    321] addCustomLine AAA 6.500 433.900 28.100 433.900
[03/01 23:50:44    321] addCustomLine AAA 28.100 412.300 28.100 433.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_, Center Move (109.900,442.900)->(103.900,432.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 99.100 432.100 99.100 453.700
[03/01 23:50:44    321] addCustomLine AAA 99.100 432.100 120.700 432.100
[03/01 23:50:44    321] addCustomLine AAA 99.100 453.700 120.700 453.700
[03/01 23:50:44    321] addCustomLine AAA 120.700 432.100 120.700 453.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_, Center Move (18.900,439.300)->(29.700,428.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 8.100 428.500 8.100 450.100
[03/01 23:50:44    321] addCustomLine AAA 8.100 428.500 29.700 428.500
[03/01 23:50:44    321] addCustomLine AAA 8.100 450.100 29.700 450.100
[03/01 23:50:44    321] addCustomLine AAA 29.700 428.500 29.700 450.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q2_reg_7_, Center Move (55.100,415.900)->(67.100,417.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 44.300 405.100 44.300 426.700
[03/01 23:50:44    321] addCustomLine AAA 44.300 405.100 65.900 405.100
[03/01 23:50:44    321] addCustomLine AAA 44.300 426.700 65.900 426.700
[03/01 23:50:44    321] addCustomLine AAA 65.900 405.100 65.900 426.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_, Center Move (15.900,374.500)->(27.100,385.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 5.100 363.700 5.100 385.300
[03/01 23:50:44    321] addCustomLine AAA 5.100 363.700 26.700 363.700
[03/01 23:50:44    321] addCustomLine AAA 5.100 385.300 26.700 385.300
[03/01 23:50:44    321] addCustomLine AAA 26.700 363.700 26.700 385.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q3_reg_14_, Center Move (113.500,412.300)->(102.500,410.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 102.700 401.500 102.700 423.100
[03/01 23:50:44    321] addCustomLine AAA 102.700 401.500 124.300 401.500
[03/01 23:50:44    321] addCustomLine AAA 102.700 423.100 124.300 423.100
[03/01 23:50:44    321] addCustomLine AAA 124.300 401.500 124.300 423.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_, Center Move (100.700,448.300)->(100.900,437.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 89.900 437.500 89.900 459.100
[03/01 23:50:44    321] addCustomLine AAA 89.900 437.500 111.500 437.500
[03/01 23:50:44    321] addCustomLine AAA 89.900 459.100 111.500 459.100
[03/01 23:50:44    321] addCustomLine AAA 111.500 437.500 111.500 459.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_, Center Move (84.100,448.300)->(92.700,437.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 73.300 437.500 73.300 459.100
[03/01 23:50:44    321] addCustomLine AAA 73.300 437.500 94.900 437.500
[03/01 23:50:44    321] addCustomLine AAA 73.300 459.100 94.900 459.100
[03/01 23:50:44    321] addCustomLine AAA 94.900 437.500 94.900 459.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_, Center Move (50.300,448.300)->(53.300,437.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 39.500 437.500 39.500 459.100
[03/01 23:50:44    321] addCustomLine AAA 39.500 437.500 61.100 437.500
[03/01 23:50:44    321] addCustomLine AAA 39.500 459.100 61.100 459.100
[03/01 23:50:44    321] addCustomLine AAA 61.100 437.500 61.100 459.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q1_reg_19_, Center Move (62.600,433.900)->(73.400,426.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 51.800 423.100 51.800 444.700
[03/01 23:50:44    321] addCustomLine AAA 51.800 423.100 73.400 423.100
[03/01 23:50:44    321] addCustomLine AAA 51.800 444.700 73.400 444.700
[03/01 23:50:44    321] addCustomLine AAA 73.400 423.100 73.400 444.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_, Center Move (30.200,428.500)->(41.400,426.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 19.400 417.700 19.400 439.300
[03/01 23:50:44    321] addCustomLine AAA 19.400 417.700 41.000 417.700
[03/01 23:50:44    321] addCustomLine AAA 19.400 439.300 41.000 439.300
[03/01 23:50:44    321] addCustomLine AAA 41.000 417.700 41.000 439.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_, Center Move (62.600,444.700)->(71.400,433.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 51.800 433.900 51.800 455.500
[03/01 23:50:44    321] addCustomLine AAA 51.800 433.900 73.400 433.900
[03/01 23:50:44    321] addCustomLine AAA 51.800 455.500 73.400 455.500
[03/01 23:50:44    321] addCustomLine AAA 73.400 433.900 73.400 455.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q4_reg_8_, Center Move (55.000,441.100)->(56.000,430.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 44.200 430.300 44.200 451.900
[03/01 23:50:44    321] addCustomLine AAA 44.200 430.300 65.800 430.300
[03/01 23:50:44    321] addCustomLine AAA 44.200 451.900 65.800 451.900
[03/01 23:50:44    321] addCustomLine AAA 65.800 430.300 65.800 451.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q5_reg_19_, Center Move (62.200,442.900)->(72.200,432.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 51.400 432.100 51.400 453.700
[03/01 23:50:44    321] addCustomLine AAA 51.400 432.100 73.000 432.100
[03/01 23:50:44    321] addCustomLine AAA 51.400 453.700 73.000 453.700
[03/01 23:50:44    321] addCustomLine AAA 73.000 432.100 73.000 453.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q5_reg_8_, Center Move (49.800,442.900)->(56.200,432.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 39.000 432.100 39.000 453.700
[03/01 23:50:44    321] addCustomLine AAA 39.000 432.100 60.600 432.100
[03/01 23:50:44    321] addCustomLine AAA 39.000 453.700 60.600 453.700
[03/01 23:50:44    321] addCustomLine AAA 60.600 432.100 60.600 453.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_, Center Move (235.400,196.300)->(246.600,199.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 224.600 185.500 224.600 207.100
[03/01 23:50:44    321] addCustomLine AAA 224.600 185.500 246.200 185.500
[03/01 23:50:44    321] addCustomLine AAA 224.600 207.100 246.200 207.100
[03/01 23:50:44    321] addCustomLine AAA 246.200 185.500 246.200 207.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_, Center Move (237.700,162.100)->(251.700,165.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 226.900 151.300 226.900 172.900
[03/01 23:50:44    321] addCustomLine AAA 226.900 151.300 248.500 151.300
[03/01 23:50:44    321] addCustomLine AAA 226.900 172.900 248.500 172.900
[03/01 23:50:44    321] addCustomLine AAA 248.500 151.300 248.500 172.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q3_reg_14_, Center Move (233.100,205.300)->(243.900,207.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 222.300 194.500 222.300 216.100
[03/01 23:50:44    321] addCustomLine AAA 222.300 194.500 243.900 194.500
[03/01 23:50:44    321] addCustomLine AAA 222.300 216.100 243.900 216.100
[03/01 23:50:44    321] addCustomLine AAA 243.900 194.500 243.900 216.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q4_reg_12_, Center Move (248.600,167.500)->(260.000,171.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 237.800 156.700 237.800 178.300
[03/01 23:50:44    321] addCustomLine AAA 237.800 156.700 259.400 156.700
[03/01 23:50:44    321] addCustomLine AAA 237.800 178.300 259.400 178.300
[03/01 23:50:44    321] addCustomLine AAA 259.400 156.700 259.400 178.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q0_reg_1_, Center Move (326.800,102.700)->(315.200,102.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 316.000 91.900 316.000 113.500
[03/01 23:50:44    321] addCustomLine AAA 316.000 91.900 337.600 91.900
[03/01 23:50:44    321] addCustomLine AAA 316.000 113.500 337.600 113.500
[03/01 23:50:44    321] addCustomLine AAA 337.600 91.900 337.600 113.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_, Center Move (336.500,91.900)->(325.500,91.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 325.700 81.100 325.700 102.700
[03/01 23:50:44    321] addCustomLine AAA 325.700 81.100 347.300 81.100
[03/01 23:50:44    321] addCustomLine AAA 325.700 102.700 347.300 102.700
[03/01 23:50:44    321] addCustomLine AAA 347.300 81.100 347.300 102.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_, Center Move (292.600,203.500)->(303.400,203.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 281.800 192.700 281.800 214.300
[03/01 23:50:44    321] addCustomLine AAA 281.800 192.700 303.400 192.700
[03/01 23:50:44    321] addCustomLine AAA 281.800 214.300 303.400 214.300
[03/01 23:50:44    321] addCustomLine AAA 303.400 192.700 303.400 214.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q2_reg_0_, Center Move (298.900,226.900)->(302.500,216.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 288.100 216.100 288.100 237.700
[03/01 23:50:44    321] addCustomLine AAA 288.100 216.100 309.700 216.100
[03/01 23:50:44    321] addCustomLine AAA 288.100 237.700 309.700 237.700
[03/01 23:50:44    321] addCustomLine AAA 309.700 216.100 309.700 237.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_, Center Move (297.900,181.900)->(309.300,187.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 287.100 171.100 287.100 192.700
[03/01 23:50:44    321] addCustomLine AAA 287.100 171.100 308.700 171.100
[03/01 23:50:44    321] addCustomLine AAA 287.100 192.700 308.700 192.700
[03/01 23:50:44    321] addCustomLine AAA 308.700 171.100 308.700 192.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_, Center Move (309.300,163.900)->(317.500,174.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 298.500 153.100 298.500 174.700
[03/01 23:50:44    321] addCustomLine AAA 298.500 153.100 320.100 153.100
[03/01 23:50:44    321] addCustomLine AAA 298.500 174.700 320.100 174.700
[03/01 23:50:44    321] addCustomLine AAA 320.100 153.100 320.100 174.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_, Center Move (297.700,171.100)->(310.700,178.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 286.900 160.300 286.900 181.900
[03/01 23:50:44    321] addCustomLine AAA 286.900 160.300 308.500 160.300
[03/01 23:50:44    321] addCustomLine AAA 286.900 181.900 308.500 181.900
[03/01 23:50:44    321] addCustomLine AAA 308.500 160.300 308.500 181.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_, Center Move (314.400,172.900)->(325.400,176.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 303.600 162.100 303.600 183.700
[03/01 23:50:44    321] addCustomLine AAA 303.600 162.100 325.200 162.100
[03/01 23:50:44    321] addCustomLine AAA 303.600 183.700 325.200 183.700
[03/01 23:50:44    321] addCustomLine AAA 325.200 162.100 325.200 183.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q5_reg_3_, Center Move (293.200,171.100)->(306.200,178.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 282.400 160.300 282.400 181.900
[03/01 23:50:44    321] addCustomLine AAA 282.400 160.300 304.000 160.300
[03/01 23:50:44    321] addCustomLine AAA 282.400 181.900 304.000 181.900
[03/01 23:50:44    321] addCustomLine AAA 304.000 160.300 304.000 181.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_, Center Move (426.000,16.300)->(419.800,27.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 415.200 5.500 415.200 27.100
[03/01 23:50:44    321] addCustomLine AAA 415.200 5.500 436.800 5.500
[03/01 23:50:44    321] addCustomLine AAA 415.200 27.100 436.800 27.100
[03/01 23:50:44    321] addCustomLine AAA 436.800 5.500 436.800 27.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q0_reg_13_, Center Move (436.400,18.100)->(434.200,28.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 425.600 7.300 425.600 28.900
[03/01 23:50:44    321] addCustomLine AAA 425.600 7.300 447.200 7.300
[03/01 23:50:44    321] addCustomLine AAA 425.600 28.900 447.200 28.900
[03/01 23:50:44    321] addCustomLine AAA 447.200 7.300 447.200 28.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_, Center Move (419.900,28.900)->(415.100,39.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 409.100 18.100 409.100 39.700
[03/01 23:50:44    321] addCustomLine AAA 409.100 18.100 430.700 18.100
[03/01 23:50:44    321] addCustomLine AAA 409.100 39.700 430.700 39.700
[03/01 23:50:44    321] addCustomLine AAA 430.700 18.100 430.700 39.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_, Center Move (441.100,135.100)->(435.500,124.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 430.300 124.300 430.300 145.900
[03/01 23:50:44    321] addCustomLine AAA 430.300 124.300 451.900 124.300
[03/01 23:50:44    321] addCustomLine AAA 430.300 145.900 451.900 145.900
[03/01 23:50:44    321] addCustomLine AAA 451.900 124.300 451.900 145.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_, Center Move (418.700,10.900)->(417.900,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 407.900 0.100 407.900 21.700
[03/01 23:50:44    321] addCustomLine AAA 407.900 0.100 429.500 0.100
[03/01 23:50:44    321] addCustomLine AAA 407.900 21.700 429.500 21.700
[03/01 23:50:44    321] addCustomLine AAA 429.500 0.100 429.500 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_, Center Move (411.300,10.900)->(414.100,21.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 400.500 0.100 400.500 21.700
[03/01 23:50:44    321] addCustomLine AAA 400.500 0.100 422.100 0.100
[03/01 23:50:44    321] addCustomLine AAA 400.500 21.700 422.100 21.700
[03/01 23:50:44    321] addCustomLine AAA 422.100 0.100 422.100 21.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q2_reg_13_, Center Move (446.300,14.500)->(438.100,25.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 435.500 3.700 435.500 25.300
[03/01 23:50:44    321] addCustomLine AAA 435.500 3.700 457.100 3.700
[03/01 23:50:44    321] addCustomLine AAA 435.500 25.300 457.100 25.300
[03/01 23:50:44    321] addCustomLine AAA 457.100 3.700 457.100 25.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_, Center Move (426.900,72.100)->(424.300,82.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 416.100 61.300 416.100 82.900
[03/01 23:50:44    321] addCustomLine AAA 416.100 61.300 437.700 61.300
[03/01 23:50:44    321] addCustomLine AAA 416.100 82.900 437.700 82.900
[03/01 23:50:44    321] addCustomLine AAA 437.700 61.300 437.700 82.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_, Center Move (412.100,19.900)->(413.300,30.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 401.300 9.100 401.300 30.700
[03/01 23:50:44    321] addCustomLine AAA 401.300 9.100 422.900 9.100
[03/01 23:50:44    321] addCustomLine AAA 401.300 30.700 422.900 30.700
[03/01 23:50:44    321] addCustomLine AAA 422.900 9.100 422.900 30.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q3_reg_13_, Center Move (447.100,21.700)->(439.100,32.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 436.300 10.900 436.300 32.500
[03/01 23:50:44    321] addCustomLine AAA 436.300 10.900 457.900 10.900
[03/01 23:50:44    321] addCustomLine AAA 436.300 32.500 457.900 32.500
[03/01 23:50:44    321] addCustomLine AAA 457.900 10.900 457.900 32.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q3_reg_4_, Center Move (433.500,72.100)->(422.500,79.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 422.700 61.300 422.700 82.900
[03/01 23:50:44    321] addCustomLine AAA 422.700 61.300 444.300 61.300
[03/01 23:50:44    321] addCustomLine AAA 422.700 82.900 444.300 82.900
[03/01 23:50:44    321] addCustomLine AAA 444.300 61.300 444.300 82.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_, Center Move (433.900,133.300)->(429.500,122.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 423.100 122.500 423.100 144.100
[03/01 23:50:44    321] addCustomLine AAA 423.100 122.500 444.700 122.500
[03/01 23:50:44    321] addCustomLine AAA 423.100 144.100 444.700 144.100
[03/01 23:50:44    321] addCustomLine AAA 444.700 122.500 444.700 144.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_, Center Move (425.600,14.500)->(418.600,25.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 414.800 3.700 414.800 25.300
[03/01 23:50:44    321] addCustomLine AAA 414.800 3.700 436.400 3.700
[03/01 23:50:44    321] addCustomLine AAA 414.800 25.300 436.400 25.300
[03/01 23:50:44    321] addCustomLine AAA 436.400 3.700 436.400 25.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q1_reg_15_, Center Move (444.400,100.900)->(432.600,100.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 433.600 90.100 433.600 111.700
[03/01 23:50:44    321] addCustomLine AAA 433.600 90.100 455.200 90.100
[03/01 23:50:44    321] addCustomLine AAA 433.600 111.700 455.200 111.700
[03/01 23:50:44    321] addCustomLine AAA 455.200 90.100 455.200 111.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_, Center Move (436.200,14.500)->(433.600,25.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 425.400 3.700 425.400 25.300
[03/01 23:50:44    321] addCustomLine AAA 425.400 3.700 447.000 3.700
[03/01 23:50:44    321] addCustomLine AAA 425.400 25.300 447.000 25.300
[03/01 23:50:44    321] addCustomLine AAA 447.000 3.700 447.000 25.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q5_reg_13_, Center Move (439.600,21.700)->(434.600,32.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 428.800 10.900 428.800 32.500
[03/01 23:50:44    321] addCustomLine AAA 428.800 10.900 450.400 10.900
[03/01 23:50:44    321] addCustomLine AAA 428.800 32.500 450.400 32.500
[03/01 23:50:44    321] addCustomLine AAA 450.400 10.900 450.400 32.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_, Center Move (442.800,144.100)->(432.000,154.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 432.000 133.300 432.000 154.900
[03/01 23:50:44    321] addCustomLine AAA 432.000 133.300 453.600 133.300
[03/01 23:50:44    321] addCustomLine AAA 432.000 154.900 453.600 154.900
[03/01 23:50:44    321] addCustomLine AAA 453.600 133.300 453.600 154.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q0_reg_3_, Center Move (432.200,144.100)->(426.800,154.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 421.400 133.300 421.400 154.900
[03/01 23:50:44    321] addCustomLine AAA 421.400 133.300 443.000 133.300
[03/01 23:50:44    321] addCustomLine AAA 421.400 154.900 443.000 154.900
[03/01 23:50:44    321] addCustomLine AAA 443.000 133.300 443.000 154.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_, Center Move (445.600,194.500)->(434.400,190.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 434.800 183.700 434.800 205.300
[03/01 23:50:44    321] addCustomLine AAA 434.800 183.700 456.400 183.700
[03/01 23:50:44    321] addCustomLine AAA 434.800 205.300 456.400 205.300
[03/01 23:50:44    321] addCustomLine AAA 456.400 183.700 456.400 205.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q3_reg_17_, Center Move (398.100,169.300)->(391.700,180.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 387.300 158.500 387.300 180.100
[03/01 23:50:44    321] addCustomLine AAA 387.300 158.500 408.900 158.500
[03/01 23:50:44    321] addCustomLine AAA 387.300 180.100 408.900 180.100
[03/01 23:50:44    321] addCustomLine AAA 408.900 158.500 408.900 180.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q7_reg_4_, Center Move (445.500,160.300)->(434.700,165.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 434.700 149.500 434.700 171.100
[03/01 23:50:44    321] addCustomLine AAA 434.700 149.500 456.300 149.500
[03/01 23:50:44    321] addCustomLine AAA 434.700 171.100 456.300 171.100
[03/01 23:50:44    321] addCustomLine AAA 456.300 149.500 456.300 171.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q1_reg_7_, Center Move (426.000,189.100)->(415.000,190.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 415.200 178.300 415.200 199.900
[03/01 23:50:44    321] addCustomLine AAA 415.200 178.300 436.800 178.300
[03/01 23:50:44    321] addCustomLine AAA 415.200 199.900 436.800 199.900
[03/01 23:50:44    321] addCustomLine AAA 436.800 178.300 436.800 199.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q1_reg_4_, Center Move (443.200,145.900)->(432.600,156.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 432.400 135.100 432.400 156.700
[03/01 23:50:44    321] addCustomLine AAA 432.400 135.100 454.000 135.100
[03/01 23:50:44    321] addCustomLine AAA 432.400 156.700 454.000 156.700
[03/01 23:50:44    321] addCustomLine AAA 454.000 135.100 454.000 156.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q1_reg_3_, Center Move (431.800,145.900)->(427.000,156.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 421.000 135.100 421.000 156.700
[03/01 23:50:44    321] addCustomLine AAA 421.000 135.100 442.600 135.100
[03/01 23:50:44    321] addCustomLine AAA 421.000 156.700 442.600 156.700
[03/01 23:50:44    321] addCustomLine AAA 442.600 135.100 442.600 156.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q5_reg_3_, Center Move (425.000,147.700)->(421.800,158.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 414.200 136.900 414.200 158.500
[03/01 23:50:44    321] addCustomLine AAA 414.200 136.900 435.800 136.900
[03/01 23:50:44    321] addCustomLine AAA 414.200 158.500 435.800 158.500
[03/01 23:50:44    321] addCustomLine AAA 435.800 136.900 435.800 158.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_42_, Center Move (12.300,192.700)->(24.100,185.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 1.500 181.900 1.500 203.500
[03/01 23:50:44    321] addCustomLine AAA 1.500 181.900 23.100 181.900
[03/01 23:50:44    321] addCustomLine AAA 1.500 203.500 23.100 203.500
[03/01 23:50:44    321] addCustomLine AAA 23.100 181.900 23.100 203.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_11_, Center Move (99.900,37.900)->(100.700,48.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 89.100 27.100 89.100 48.700
[03/01 23:50:44    321] addCustomLine AAA 89.100 27.100 110.700 27.100
[03/01 23:50:44    321] addCustomLine AAA 89.100 48.700 110.700 48.700
[03/01 23:50:44    321] addCustomLine AAA 110.700 27.100 110.700 48.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_10_, Center Move (90.500,36.100)->(92.100,46.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 79.700 25.300 79.700 46.900
[03/01 23:50:44    321] addCustomLine AAA 79.700 25.300 101.300 25.300
[03/01 23:50:44    321] addCustomLine AAA 79.700 46.900 101.300 46.900
[03/01 23:50:44    321] addCustomLine AAA 101.300 25.300 101.300 46.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_7_, Center Move (136.300,75.700)->(125.500,75.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 125.500 64.900 125.500 86.500
[03/01 23:50:44    321] addCustomLine AAA 125.500 64.900 147.100 64.900
[03/01 23:50:44    321] addCustomLine AAA 125.500 86.500 147.100 86.500
[03/01 23:50:44    321] addCustomLine AAA 147.100 64.900 147.100 86.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_1_, Center Move (73.900,39.700)->(81.100,50.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 63.100 28.900 63.100 50.500
[03/01 23:50:44    321] addCustomLine AAA 63.100 28.900 84.700 28.900
[03/01 23:50:44    321] addCustomLine AAA 63.100 50.500 84.700 50.500
[03/01 23:50:44    321] addCustomLine AAA 84.700 28.900 84.700 50.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_, Center Move (150.700,226.900)->(159.700,216.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 139.900 216.100 139.900 237.700
[03/01 23:50:44    321] addCustomLine AAA 139.900 216.100 161.500 216.100
[03/01 23:50:44    321] addCustomLine AAA 139.900 237.700 161.500 237.700
[03/01 23:50:44    321] addCustomLine AAA 161.500 216.100 161.500 237.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_, Center Move (147.700,228.700)->(153.900,217.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 136.900 217.900 136.900 239.500
[03/01 23:50:44    321] addCustomLine AAA 136.900 217.900 158.500 217.900
[03/01 23:50:44    321] addCustomLine AAA 136.900 239.500 158.500 239.500
[03/01 23:50:44    321] addCustomLine AAA 158.500 217.900 158.500 239.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_, Center Move (131.500,226.900)->(137.700,216.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 120.700 216.100 120.700 237.700
[03/01 23:50:44    321] addCustomLine AAA 120.700 216.100 142.300 216.100
[03/01 23:50:44    321] addCustomLine AAA 120.700 237.700 142.300 237.700
[03/01 23:50:44    321] addCustomLine AAA 142.300 216.100 142.300 237.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_, Center Move (127.900,225.100)->(136.300,214.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 117.100 214.300 117.100 235.900
[03/01 23:50:44    321] addCustomLine AAA 117.100 214.300 138.700 214.300
[03/01 23:50:44    321] addCustomLine AAA 117.100 235.900 138.700 235.900
[03/01 23:50:44    321] addCustomLine AAA 138.700 214.300 138.700 235.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_, Center Move (178.800,127.900)->(176.500,138.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 168.000 117.100 168.000 138.700
[03/01 23:50:44    321] addCustomLine AAA 168.000 117.100 189.600 117.100
[03/01 23:50:44    321] addCustomLine AAA 168.000 138.700 189.600 138.700
[03/01 23:50:44    321] addCustomLine AAA 189.600 117.100 189.600 138.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_, Center Move (178.500,118.900)->(185.700,129.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 167.700 108.100 167.700 129.700
[03/01 23:50:44    321] addCustomLine AAA 167.700 108.100 189.300 108.100
[03/01 23:50:44    321] addCustomLine AAA 167.700 129.700 189.300 129.700
[03/01 23:50:44    321] addCustomLine AAA 189.300 108.100 189.300 129.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_, Center Move (129.500,192.700)->(144.300,194.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 118.700 181.900 118.700 203.500
[03/01 23:50:44    321] addCustomLine AAA 118.700 181.900 140.300 181.900
[03/01 23:50:44    321] addCustomLine AAA 118.700 203.500 140.300 203.500
[03/01 23:50:44    321] addCustomLine AAA 140.300 181.900 140.300 203.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_, Center Move (124.500,217.900)->(136.300,208.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 113.700 207.100 113.700 228.700
[03/01 23:50:44    321] addCustomLine AAA 113.700 207.100 135.300 207.100
[03/01 23:50:44    321] addCustomLine AAA 113.700 228.700 135.300 228.700
[03/01 23:50:44    321] addCustomLine AAA 135.300 207.100 135.300 228.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_, Center Move (138.500,172.900)->(149.500,176.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 127.700 162.100 127.700 183.700
[03/01 23:50:44    321] addCustomLine AAA 127.700 162.100 149.300 162.100
[03/01 23:50:44    321] addCustomLine AAA 127.700 183.700 149.300 183.700
[03/01 23:50:44    321] addCustomLine AAA 149.300 162.100 149.300 183.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_, Center Move (176.700,153.100)->(191.200,156.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 165.900 142.300 165.900 163.900
[03/01 23:50:44    321] addCustomLine AAA 165.900 142.300 187.500 142.300
[03/01 23:50:44    321] addCustomLine AAA 165.900 163.900 187.500 163.900
[03/01 23:50:44    321] addCustomLine AAA 187.500 142.300 187.500 163.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_, Center Move (133.500,174.700)->(145.700,176.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 122.700 163.900 122.700 185.500
[03/01 23:50:44    321] addCustomLine AAA 122.700 163.900 144.300 163.900
[03/01 23:50:44    321] addCustomLine AAA 122.700 185.500 144.300 185.500
[03/01 23:50:44    321] addCustomLine AAA 144.300 163.900 144.300 185.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_, Center Move (123.900,226.900)->(132.700,216.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 113.100 216.100 113.100 237.700
[03/01 23:50:44    321] addCustomLine AAA 113.100 216.100 134.700 216.100
[03/01 23:50:44    321] addCustomLine AAA 113.100 237.700 134.700 237.700
[03/01 23:50:44    321] addCustomLine AAA 134.700 216.100 134.700 237.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_, Center Move (163.700,111.700)->(163.700,122.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 152.900 100.900 152.900 122.500
[03/01 23:50:44    321] addCustomLine AAA 152.900 100.900 174.500 100.900
[03/01 23:50:44    321] addCustomLine AAA 152.900 122.500 174.500 122.500
[03/01 23:50:44    321] addCustomLine AAA 174.500 100.900 174.500 122.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_, Center Move (124.300,163.900)->(135.900,158.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 113.500 153.100 113.500 174.700
[03/01 23:50:44    321] addCustomLine AAA 113.500 153.100 135.100 153.100
[03/01 23:50:44    321] addCustomLine AAA 113.500 174.700 135.100 174.700
[03/01 23:50:44    321] addCustomLine AAA 135.100 153.100 135.100 174.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_, Center Move (128.300,187.300)->(142.300,190.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 117.500 176.500 117.500 198.100
[03/01 23:50:44    321] addCustomLine AAA 117.500 176.500 139.100 176.500
[03/01 23:50:44    321] addCustomLine AAA 117.500 198.100 139.100 198.100
[03/01 23:50:44    321] addCustomLine AAA 139.100 176.500 139.100 198.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_, Center Move (205.500,106.300)->(200.500,117.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 194.700 95.500 194.700 117.100
[03/01 23:50:44    321] addCustomLine AAA 194.700 95.500 216.300 95.500
[03/01 23:50:44    321] addCustomLine AAA 194.700 117.100 216.300 117.100
[03/01 23:50:44    321] addCustomLine AAA 216.300 95.500 216.300 117.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_, Center Move (121.100,185.500)->(133.300,190.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 110.300 174.700 110.300 196.300
[03/01 23:50:44    321] addCustomLine AAA 110.300 174.700 131.900 174.700
[03/01 23:50:44    321] addCustomLine AAA 110.300 196.300 131.900 196.300
[03/01 23:50:44    321] addCustomLine AAA 131.900 174.700 131.900 196.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_, Center Move (184.200,108.100)->(183.600,118.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 173.400 97.300 173.400 118.900
[03/01 23:50:44    321] addCustomLine AAA 173.400 97.300 195.000 97.300
[03/01 23:50:44    321] addCustomLine AAA 173.400 118.900 195.000 118.900
[03/01 23:50:44    321] addCustomLine AAA 195.000 97.300 195.000 118.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_, Center Move (177.100,115.300)->(177.900,126.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 166.300 104.500 166.300 126.100
[03/01 23:50:44    321] addCustomLine AAA 166.300 104.500 187.900 104.500
[03/01 23:50:44    321] addCustomLine AAA 166.300 126.100 187.900 126.100
[03/01 23:50:44    321] addCustomLine AAA 187.900 104.500 187.900 126.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_, Center Move (173.000,118.900)->(177.600,129.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 162.200 108.100 162.200 129.700
[03/01 23:50:44    321] addCustomLine AAA 162.200 108.100 183.800 108.100
[03/01 23:50:44    321] addCustomLine AAA 162.200 129.700 183.800 129.700
[03/01 23:50:44    321] addCustomLine AAA 183.800 108.100 183.800 129.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_, Center Move (171.300,111.700)->(176.700,122.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 160.500 100.900 160.500 122.500
[03/01 23:50:44    321] addCustomLine AAA 160.500 100.900 182.100 100.900
[03/01 23:50:44    321] addCustomLine AAA 160.500 122.500 182.100 122.500
[03/01 23:50:44    321] addCustomLine AAA 182.100 100.900 182.100 122.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_, Center Move (150.300,109.900)->(160.300,120.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 139.500 99.100 139.500 120.700
[03/01 23:50:44    321] addCustomLine AAA 139.500 99.100 161.100 99.100
[03/01 23:50:44    321] addCustomLine AAA 139.500 120.700 161.100 120.700
[03/01 23:50:44    321] addCustomLine AAA 161.100 99.100 161.100 120.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_, Center Move (177.400,124.300)->(182.000,135.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 166.600 113.500 166.600 135.100
[03/01 23:50:44    321] addCustomLine AAA 166.600 113.500 188.200 113.500
[03/01 23:50:44    321] addCustomLine AAA 166.600 135.100 188.200 135.100
[03/01 23:50:44    321] addCustomLine AAA 188.200 113.500 188.200 135.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_, Center Move (159.200,111.700)->(159.800,122.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 148.400 100.900 148.400 122.500
[03/01 23:50:44    321] addCustomLine AAA 148.400 100.900 170.000 100.900
[03/01 23:50:44    321] addCustomLine AAA 148.400 122.500 170.000 122.500
[03/01 23:50:44    321] addCustomLine AAA 170.000 100.900 170.000 122.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_, Center Move (178.300,149.500)->(190.300,151.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 167.500 138.700 167.500 160.300
[03/01 23:50:44    321] addCustomLine AAA 167.500 138.700 189.100 138.700
[03/01 23:50:44    321] addCustomLine AAA 167.500 160.300 189.100 160.300
[03/01 23:50:44    321] addCustomLine AAA 189.100 138.700 189.100 160.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_, Center Move (121.700,221.500)->(132.300,210.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 110.900 210.700 110.900 232.300
[03/01 23:50:44    321] addCustomLine AAA 110.900 210.700 132.500 210.700
[03/01 23:50:44    321] addCustomLine AAA 110.900 232.300 132.500 232.300
[03/01 23:50:44    321] addCustomLine AAA 132.500 210.700 132.500 232.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_, Center Move (124.900,185.500)->(138.500,190.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 114.100 174.700 114.100 196.300
[03/01 23:50:44    321] addCustomLine AAA 114.100 174.700 135.700 174.700
[03/01 23:50:44    321] addCustomLine AAA 114.100 196.300 135.700 196.300
[03/01 23:50:44    321] addCustomLine AAA 135.700 174.700 135.700 196.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_, Center Move (188.500,108.100)->(187.500,118.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 177.700 97.300 177.700 118.900
[03/01 23:50:44    321] addCustomLine AAA 177.700 97.300 199.300 97.300
[03/01 23:50:44    321] addCustomLine AAA 177.700 118.900 199.300 118.900
[03/01 23:50:44    321] addCustomLine AAA 199.300 97.300 199.300 118.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_, Center Move (177.300,109.900)->(176.500,120.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 166.500 99.100 166.500 120.700
[03/01 23:50:44    321] addCustomLine AAA 166.500 99.100 188.100 99.100
[03/01 23:50:44    321] addCustomLine AAA 166.500 120.700 188.100 120.700
[03/01 23:50:44    321] addCustomLine AAA 188.100 99.100 188.100 120.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_, Center Move (174.900,117.100)->(174.700,127.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 164.100 106.300 164.100 127.900
[03/01 23:50:44    321] addCustomLine AAA 164.100 106.300 185.700 106.300
[03/01 23:50:44    321] addCustomLine AAA 164.100 127.900 185.700 127.900
[03/01 23:50:44    321] addCustomLine AAA 185.700 106.300 185.700 127.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_, Center Move (125.800,212.500)->(138.000,205.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 115.000 201.700 115.000 223.300
[03/01 23:50:44    321] addCustomLine AAA 115.000 201.700 136.600 201.700
[03/01 23:50:44    321] addCustomLine AAA 115.000 223.300 136.600 223.300
[03/01 23:50:44    321] addCustomLine AAA 136.600 201.700 136.600 223.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_, Center Move (183.100,113.500)->(178.900,124.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 172.300 102.700 172.300 124.300
[03/01 23:50:44    321] addCustomLine AAA 172.300 102.700 193.900 102.700
[03/01 23:50:44    321] addCustomLine AAA 172.300 124.300 193.900 124.300
[03/01 23:50:44    321] addCustomLine AAA 193.900 102.700 193.900 124.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_, Center Move (206.100,111.700)->(200.500,122.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 195.300 100.900 195.300 122.500
[03/01 23:50:44    321] addCustomLine AAA 195.300 100.900 216.900 100.900
[03/01 23:50:44    321] addCustomLine AAA 195.300 122.500 216.900 122.500
[03/01 23:50:44    321] addCustomLine AAA 216.900 100.900 216.900 122.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_, Center Move (217.400,297.100)->(212.200,286.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 206.600 286.300 206.600 307.900
[03/01 23:50:44    321] addCustomLine AAA 206.600 286.300 228.200 286.300
[03/01 23:50:44    321] addCustomLine AAA 206.600 307.900 228.200 307.900
[03/01 23:50:44    321] addCustomLine AAA 228.200 286.300 228.200 307.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_, Center Move (138.500,270.100)->(138.300,280.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 127.700 259.300 127.700 280.900
[03/01 23:50:44    321] addCustomLine AAA 127.700 259.300 149.300 259.300
[03/01 23:50:44    321] addCustomLine AAA 127.700 280.900 149.300 280.900
[03/01 23:50:44    321] addCustomLine AAA 149.300 259.300 149.300 280.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_, Center Move (221.900,217.900)->(212.900,228.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 211.100 207.100 211.100 228.700
[03/01 23:50:44    321] addCustomLine AAA 211.100 207.100 232.700 207.100
[03/01 23:50:44    321] addCustomLine AAA 211.100 228.700 232.700 228.700
[03/01 23:50:44    321] addCustomLine AAA 232.700 207.100 232.700 228.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_, Center Move (224.900,223.300)->(210.100,232.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 214.100 212.500 214.100 234.100
[03/01 23:50:44    321] addCustomLine AAA 214.100 212.500 235.700 212.500
[03/01 23:50:44    321] addCustomLine AAA 214.100 234.100 235.700 234.100
[03/01 23:50:44    321] addCustomLine AAA 235.700 212.500 235.700 234.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_, Center Move (216.700,228.700)->(204.700,232.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 205.900 217.900 205.900 239.500
[03/01 23:50:44    321] addCustomLine AAA 205.900 217.900 227.500 217.900
[03/01 23:50:44    321] addCustomLine AAA 205.900 239.500 227.500 239.500
[03/01 23:50:44    321] addCustomLine AAA 227.500 217.900 227.500 239.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_, Center Move (215.900,336.700)->(205.100,338.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 205.100 325.900 205.100 347.500
[03/01 23:50:44    321] addCustomLine AAA 205.100 325.900 226.700 325.900
[03/01 23:50:44    321] addCustomLine AAA 205.100 347.500 226.700 347.500
[03/01 23:50:44    321] addCustomLine AAA 226.700 325.900 226.700 347.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_, Center Move (213.100,358.300)->(201.900,352.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 202.300 347.500 202.300 369.100
[03/01 23:50:44    321] addCustomLine AAA 202.300 347.500 223.900 347.500
[03/01 23:50:44    321] addCustomLine AAA 202.300 369.100 223.900 369.100
[03/01 23:50:44    321] addCustomLine AAA 223.900 347.500 223.900 369.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_, Center Move (128.100,333.100)->(138.900,329.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 117.300 322.300 117.300 343.900
[03/01 23:50:44    321] addCustomLine AAA 117.300 322.300 138.900 322.300
[03/01 23:50:44    321] addCustomLine AAA 117.300 343.900 138.900 343.900
[03/01 23:50:44    321] addCustomLine AAA 138.900 322.300 138.900 343.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_, Center Move (128.100,345.700)->(139.300,342.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 117.300 334.900 117.300 356.500
[03/01 23:50:44    321] addCustomLine AAA 117.300 334.900 138.900 334.900
[03/01 23:50:44    321] addCustomLine AAA 117.300 356.500 138.900 356.500
[03/01 23:50:44    321] addCustomLine AAA 138.900 334.900 138.900 356.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_, Center Move (124.300,345.700)->(135.500,342.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 113.500 334.900 113.500 356.500
[03/01 23:50:44    321] addCustomLine AAA 113.500 334.900 135.100 334.900
[03/01 23:50:44    321] addCustomLine AAA 113.500 356.500 135.100 356.500
[03/01 23:50:44    321] addCustomLine AAA 135.100 334.900 135.100 356.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_, Center Move (119.500,343.900)->(131.700,342.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 108.700 333.100 108.700 354.700
[03/01 23:50:44    321] addCustomLine AAA 108.700 333.100 130.300 333.100
[03/01 23:50:44    321] addCustomLine AAA 108.700 354.700 130.300 354.700
[03/01 23:50:44    321] addCustomLine AAA 130.300 333.100 130.300 354.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_, Center Move (127.500,342.100)->(139.700,340.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 116.700 331.300 116.700 352.900
[03/01 23:50:44    321] addCustomLine AAA 116.700 331.300 138.300 331.300
[03/01 23:50:44    321] addCustomLine AAA 116.700 352.900 138.300 352.900
[03/01 23:50:44    321] addCustomLine AAA 138.300 331.300 138.300 352.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_, Center Move (117.900,345.700)->(128.900,343.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 107.100 334.900 107.100 356.500
[03/01 23:50:44    321] addCustomLine AAA 107.100 334.900 128.700 334.900
[03/01 23:50:44    321] addCustomLine AAA 107.100 356.500 128.700 356.500
[03/01 23:50:44    321] addCustomLine AAA 128.700 334.900 128.700 356.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_, Center Move (217.500,304.300)->(230.500,293.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 206.700 293.500 206.700 315.100
[03/01 23:50:44    321] addCustomLine AAA 206.700 293.500 228.300 293.500
[03/01 23:50:44    321] addCustomLine AAA 206.700 315.100 228.300 315.100
[03/01 23:50:44    321] addCustomLine AAA 228.300 293.500 228.300 315.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_, Center Move (324.700,318.700)->(319.100,307.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 313.900 307.900 313.900 329.500
[03/01 23:50:44    321] addCustomLine AAA 313.900 307.900 335.500 307.900
[03/01 23:50:44    321] addCustomLine AAA 313.900 329.500 335.500 329.500
[03/01 23:50:44    321] addCustomLine AAA 335.500 307.900 335.500 329.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_, Center Move (222.700,261.100)->(222.500,271.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 211.900 250.300 211.900 271.900
[03/01 23:50:44    321] addCustomLine AAA 211.900 250.300 233.500 250.300
[03/01 23:50:44    321] addCustomLine AAA 211.900 271.900 233.500 271.900
[03/01 23:50:44    321] addCustomLine AAA 233.500 250.300 233.500 271.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_, Center Move (296.300,268.300)->(310.100,275.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 285.500 257.500 285.500 279.100
[03/01 23:50:44    321] addCustomLine AAA 285.500 257.500 307.100 257.500
[03/01 23:50:44    321] addCustomLine AAA 285.500 279.100 307.100 279.100
[03/01 23:50:44    321] addCustomLine AAA 307.100 257.500 307.100 279.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_, Center Move (225.300,259.300)->(227.200,270.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 214.500 248.500 214.500 270.100
[03/01 23:50:44    321] addCustomLine AAA 214.500 248.500 236.100 248.500
[03/01 23:50:44    321] addCustomLine AAA 214.500 270.100 236.100 270.100
[03/01 23:50:44    321] addCustomLine AAA 236.100 248.500 236.100 270.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_, Center Move (321.100,329.500)->(306.300,338.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 310.300 318.700 310.300 340.300
[03/01 23:50:44    321] addCustomLine AAA 310.300 318.700 331.900 318.700
[03/01 23:50:44    321] addCustomLine AAA 310.300 340.300 331.900 340.300
[03/01 23:50:44    321] addCustomLine AAA 331.900 318.700 331.900 340.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_, Center Move (316.900,342.100)->(302.500,349.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 306.100 331.300 306.100 352.900
[03/01 23:50:44    321] addCustomLine AAA 306.100 331.300 327.700 331.300
[03/01 23:50:44    321] addCustomLine AAA 306.100 352.900 327.700 352.900
[03/01 23:50:44    321] addCustomLine AAA 327.700 331.300 327.700 352.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_, Center Move (304.700,347.500)->(292.900,356.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 293.900 336.700 293.900 358.300
[03/01 23:50:44    321] addCustomLine AAA 293.900 336.700 315.500 336.700
[03/01 23:50:44    321] addCustomLine AAA 293.900 358.300 315.500 358.300
[03/01 23:50:44    321] addCustomLine AAA 315.500 336.700 315.500 358.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_, Center Move (305.900,336.700)->(293.900,338.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 295.100 325.900 295.100 347.500
[03/01 23:50:44    321] addCustomLine AAA 295.100 325.900 316.700 325.900
[03/01 23:50:44    321] addCustomLine AAA 295.100 347.500 316.700 347.500
[03/01 23:50:44    321] addCustomLine AAA 316.700 325.900 316.700 347.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_, Center Move (241.900,448.300)->(251.700,437.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 231.100 437.500 231.100 459.100
[03/01 23:50:44    321] addCustomLine AAA 231.100 437.500 252.700 437.500
[03/01 23:50:44    321] addCustomLine AAA 231.100 459.100 252.700 459.100
[03/01 23:50:44    321] addCustomLine AAA 252.700 437.500 252.700 459.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_, Center Move (227.700,446.500)->(238.500,435.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 216.900 435.700 216.900 457.300
[03/01 23:50:44    321] addCustomLine AAA 216.900 435.700 238.500 435.700
[03/01 23:50:44    321] addCustomLine AAA 216.900 457.300 238.500 457.300
[03/01 23:50:44    321] addCustomLine AAA 238.500 435.700 238.500 457.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_, Center Move (307.800,345.700)->(296.000,351.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 297.000 334.900 297.000 356.500
[03/01 23:50:44    321] addCustomLine AAA 297.000 334.900 318.600 334.900
[03/01 23:50:44    321] addCustomLine AAA 297.000 356.500 318.600 356.500
[03/01 23:50:44    321] addCustomLine AAA 318.600 334.900 318.600 356.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_, Center Move (292.500,369.100)->(289.100,358.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 281.700 358.300 281.700 379.900
[03/01 23:50:44    321] addCustomLine AAA 281.700 358.300 303.300 358.300
[03/01 23:50:44    321] addCustomLine AAA 281.700 379.900 303.300 379.900
[03/01 23:50:44    321] addCustomLine AAA 303.300 358.300 303.300 379.900
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_, Center Move (314.300,345.700)->(301.700,351.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 303.500 334.900 303.500 356.500
[03/01 23:50:44    321] addCustomLine AAA 303.500 334.900 325.100 334.900
[03/01 23:50:44    321] addCustomLine AAA 303.500 356.500 325.100 356.500
[03/01 23:50:44    321] addCustomLine AAA 325.100 334.900 325.100 356.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_, Center Move (256.500,435.700)->(246.500,424.900). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 245.700 424.900 245.700 446.500
[03/01 23:50:44    321] addCustomLine AAA 245.700 424.900 267.300 424.900
[03/01 23:50:44    321] addCustomLine AAA 245.700 446.500 267.300 446.500
[03/01 23:50:44    321] addCustomLine AAA 267.300 424.900 267.300 446.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_, Center Move (260.500,430.300)->(265.500,419.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 249.700 419.500 249.700 441.100
[03/01 23:50:44    321] addCustomLine AAA 249.700 419.500 271.300 419.500
[03/01 23:50:44    321] addCustomLine AAA 249.700 441.100 271.300 441.100
[03/01 23:50:44    321] addCustomLine AAA 271.300 419.500 271.300 441.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_, Center Move (268.500,433.900)->(266.100,423.100). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 257.700 423.100 257.700 444.700
[03/01 23:50:44    321] addCustomLine AAA 257.700 423.100 279.300 423.100
[03/01 23:50:44    321] addCustomLine AAA 257.700 444.700 279.300 444.700
[03/01 23:50:44    321] addCustomLine AAA 279.300 423.100 279.300 444.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_, Center Move (287.100,437.500)->(283.300,426.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 276.300 426.700 276.300 448.300
[03/01 23:50:44    321] addCustomLine AAA 276.300 426.700 297.900 426.700
[03/01 23:50:44    321] addCustomLine AAA 276.300 448.300 297.900 448.300
[03/01 23:50:44    321] addCustomLine AAA 297.900 426.700 297.900 448.300
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_, Center Move (320.200,237.700)->(309.200,237.700). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 309.400 226.900 309.400 248.500
[03/01 23:50:44    321] addCustomLine AAA 309.400 226.900 331.000 226.900
[03/01 23:50:44    321] addCustomLine AAA 309.400 248.500 331.000 248.500
[03/01 23:50:44    321] addCustomLine AAA 331.000 226.900 331.000 248.500
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_, Center Move (314.900,334.900)->(302.900,340.300). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 304.100 324.100 304.100 345.700
[03/01 23:50:44    321] addCustomLine AAA 304.100 324.100 325.700 324.100
[03/01 23:50:44    321] addCustomLine AAA 304.100 345.700 325.700 345.700
[03/01 23:50:44    321] addCustomLine AAA 325.700 324.100 325.700 345.700
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_, Center Move (246.900,448.300)->(256.300,437.500). Limit box is: 
[03/01 23:50:44    321] addCustomLine AAA 236.100 437.500 236.100 459.100
[03/01 23:50:44    321] addCustomLine AAA 236.100 437.500 257.700 437.500
[03/01 23:50:44    321] addCustomLine AAA 236.100 459.100 257.700 459.100
[03/01 23:50:44    321] addCustomLine AAA 257.700 437.500 257.700 459.100
[03/01 23:50:44    321] 
[03/01 23:50:44    321] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/01 23:50:44    321] Set place::cacheFPlanSiteMark to 0
[03/01 23:50:44    321] 
[03/01 23:50:44    321] *** Summary of all messages that are not suppressed in this session:
[03/01 23:50:44    321] Severity  ID               Count  Summary                                  
[03/01 23:50:44    321] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/01 23:50:44    321] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/01 23:50:44    321] ERROR     IMPSP-2002          12  Density too high (%.1f%%), stopping deta...
[03/01 23:50:44    321] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/01 23:50:44    321] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/01 23:50:44    321] WARNING   IMPCCOPT-2231        2  CCOpt data structures have been affected...
[03/01 23:50:44    321] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/01 23:50:44    321] *** Message Summary: 14 warning(s), 12 error(s)
[03/01 23:50:44    321] 
[03/01 23:50:44    321] **ccopt_design ... cpu = 0:05:00, real = 0:05:00, mem = 1350.3M, totSessionCpu=0:05:21 **
[03/01 23:50:44    321] <CMD> set_propagated_clock [all_clocks]
[03/01 23:50:44    321] <CMD> optDesign -postCTS -hold
[03/01 23:50:44    321] GigaOpt running with 1 threads.
[03/01 23:50:44    321] Info: 1 threads available for lower-level modules during optimization.
[03/01 23:50:44    321] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/01 23:50:44    321] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/01 23:50:44    321] -setupDynamicPowerViewAsDefaultView false
[03/01 23:50:44    321]                                            # bool, default=false, private
[03/01 23:50:44    321] #spOpts: N=65 
[03/01 23:50:44    321] Core basic site is core
[03/01 23:50:44    321] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 23:50:44    321] #spOpts: N=65 mergeVia=F 
[03/01 23:50:44    321] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/01 23:50:44    321] 	Cell FILL1_LL, site bcore.
[03/01 23:50:44    321] 	Cell FILL_NW_HH, site bcore.
[03/01 23:50:44    321] 	Cell FILL_NW_LL, site bcore.
[03/01 23:50:44    321] 	Cell GFILL, site gacore.
[03/01 23:50:44    321] 	Cell GFILL10, site gacore.
[03/01 23:50:44    321] 	Cell GFILL2, site gacore.
[03/01 23:50:44    321] 	Cell GFILL3, site gacore.
[03/01 23:50:44    321] 	Cell GFILL4, site gacore.
[03/01 23:50:44    321] 	Cell LVLLHCD1, site bcore.
[03/01 23:50:44    321] 	Cell LVLLHCD2, site bcore.
[03/01 23:50:44    321] 	Cell LVLLHCD4, site bcore.
[03/01 23:50:44    321] 	Cell LVLLHCD8, site bcore.
[03/01 23:50:44    321] 	Cell LVLLHD1, site bcore.
[03/01 23:50:44    321] 	Cell LVLLHD2, site bcore.
[03/01 23:50:44    321] 	Cell LVLLHD4, site bcore.
[03/01 23:50:44    321] 	Cell LVLLHD8, site bcore.
[03/01 23:50:44    321] .
[03/01 23:50:45    322] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1356.3M, totSessionCpu=0:05:22 **
[03/01 23:50:45    322] *** optDesign -postCTS ***
[03/01 23:50:45    322] DRC Margin: user margin 0.0
[03/01 23:50:45    322] Hold Target Slack: user slack 0
[03/01 23:50:45    322] Setup Target Slack: user slack 0;
[03/01 23:50:45    322] setUsefulSkewMode -noEcoRoute
[03/01 23:50:45    322] Start to check current routing status for nets...
[03/01 23:50:45    322] All nets are already routed correctly.
[03/01 23:50:45    322] End to check current routing status for nets (mem=1356.3M)
[03/01 23:50:45    322] DEL0 does not have usable cells
[03/01 23:50:45    322]  This may be because it is dont_use, or because it has no LEF.
[03/01 23:50:45    322]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/01 23:50:45    322] Type 'man IMPOPT-3080' for more detail.
[03/01 23:50:45    322] *info: All cells identified as Buffer and Delay cells:
[03/01 23:50:45    322] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/01 23:50:45    322] *info: ------------------------------------------------------------------
[03/01 23:50:45    322] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/01 23:50:45    322] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/01 23:50:45    322] PhyDesignGrid: maxLocalDensity 0.98
[03/01 23:50:45    322] #spOpts: N=65 mergeVia=F 
[03/01 23:50:45    322] Core basic site is core
[03/01 23:50:46    322] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 23:50:46    322] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/01 23:50:46    322] GigaOpt Hold Optimizer is used
[03/01 23:50:46    323] Include MVT Delays for Hold Opt
[03/01 23:50:46    323] <optDesign CMD> fixhold  no -lvt Cells
[03/01 23:50:46    323] **INFO: Num dontuse cells 396, Num usable cells 545
[03/01 23:50:46    323] optDesignOneStep: Leakage Power Flow
[03/01 23:50:46    323] **INFO: Num dontuse cells 396, Num usable cells 545
[03/01 23:50:46    323] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:23 mem=1356.3M ***
[03/01 23:50:46    323] Effort level <high> specified for reg2reg path_group
[03/01 23:50:47    324] **INFO: Starting Blocking QThread with 1 CPU
[03/01 23:50:47    324]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/01 23:50:47    324] #################################################################################
[03/01 23:50:47    324] # Design Stage: PreRoute
[03/01 23:50:47    324] # Design Name: fullchip
[03/01 23:50:47    324] # Design Mode: 65nm
[03/01 23:50:47    324] # Analysis Mode: MMMC Non-OCV 
[03/01 23:50:47    324] # Parasitics Mode: No SPEF/RCDB
[03/01 23:50:47    324] # Signoff Settings: SI Off 
[03/01 23:50:47    324] #################################################################################
[03/01 23:50:47    324] AAE_INFO: 1 threads acquired from CTE.
[03/01 23:50:47    324] Calculate delays in BcWc mode...
[03/01 23:50:47    324] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/01 23:50:47    324] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/01 23:50:47    324] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 23:50:47    324] End delay calculation. (MEM=0 CPU=0:00:03.2 REAL=0:00:03.0)
[03/01 23:50:47    324] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 0.0M) ***
[03/01 23:50:47    324] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:00:08.9 mem=0.0M)
[03/01 23:50:47    324] 
[03/01 23:50:47    324] Active hold views:
[03/01 23:50:47    324]  BC_VIEW
[03/01 23:50:47    324]   Dominating endpoints: 0
[03/01 23:50:47    324]   Dominating TNS: -0.000
[03/01 23:50:47    324] 
[03/01 23:50:47    324] Done building cte hold timing graph (fixHold) cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:00:09.0 mem=0.0M ***
[03/01 23:50:47    324] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/01 23:50:47    324] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[03/01 23:50:47    324] Done building hold timer [6941 node(s), 9245 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.1 real=0:00:06.0 totSessionCpu=0:00:10.1 mem=0.0M ***
[03/01 23:50:53    329]  
_______________________________________________________________________
[03/01 23:50:53    329] Done building cte setup timing graph (fixHold) cpu=0:00:06.0 real=0:00:07.0 totSessionCpu=0:05:29 mem=1356.3M ***
[03/01 23:50:53    329] ** Profile ** Start :  cpu=0:00:00.0, mem=1356.3M
[03/01 23:50:53    329] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1364.3M
[03/01 23:50:54    329] *info: category slack lower bound [L -0.5] default
[03/01 23:50:54    329] *info: category slack lower bound [H -0.5] reg2reg 
[03/01 23:50:54    329] --------------------------------------------------- 
[03/01 23:50:54    329]    Setup Violation Summary with Target Slack (0.000 ns)
[03/01 23:50:54    329] --------------------------------------------------- 
[03/01 23:50:54    329]          WNS    reg2regWNS
[03/01 23:50:54    329]    -0.001 ns     -0.001 ns
[03/01 23:50:54    329] --------------------------------------------------- 
[03/01 23:50:54    330] Restoring autoHoldViews:  BC_VIEW
[03/01 23:50:54    330] ** Profile ** Start :  cpu=0:00:00.0, mem=1364.3M
[03/01 23:50:54    330] ** Profile ** Other data :  cpu=0:00:00.1, mem=1364.3M
[03/01 23:50:54    330] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1364.3M
[03/01 23:50:54    330] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.032  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.128  |  0.049  | -0.128  |
|           TNS (ns):| -3.386  |  0.000  | -3.386  |
|    Violating Paths:|   53    |    0    |   53    |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.324%
       (98.895% with Fillers)
Routing Overflow: 0.34% H and 0.18% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/01 23:50:54    330] Identified SBFF number: 199
[03/01 23:50:54    330] Identified MBFF number: 0
[03/01 23:50:54    330] Not identified SBFF number: 0
[03/01 23:50:54    330] Not identified MBFF number: 0
[03/01 23:50:54    330] Number of sequential cells which are not FFs: 104
[03/01 23:50:54    330] 
[03/01 23:50:54    330] Summary for sequential cells idenfication: 
[03/01 23:50:54    330] Identified SBFF number: 199
[03/01 23:50:54    330] Identified MBFF number: 0
[03/01 23:50:54    330] Not identified SBFF number: 0
[03/01 23:50:54    330] Not identified MBFF number: 0
[03/01 23:50:54    330] Number of sequential cells which are not FFs: 104
[03/01 23:50:54    330] 
[03/01 23:50:55    331] 
[03/01 23:50:55    331] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/01 23:50:55    331] *Info: worst delay setup view: WC_VIEW
[03/01 23:50:55    331] Footprint list for hold buffering (delay unit: ps)
[03/01 23:50:55    331] =================================================================
[03/01 23:50:55    331] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/01 23:50:55    331] ------------------------------------------------------------------
[03/01 23:50:55    331] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/01 23:50:55    331] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/01 23:50:55    331] =================================================================
[03/01 23:50:55    331] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1356.3M, totSessionCpu=0:05:31 **
[03/01 23:50:55    331] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/01 23:50:55    331] *info: Run optDesign holdfix with 1 thread.
[03/01 23:50:55    331] Info: 87 nets with fixed/cover wires excluded.
[03/01 23:50:55    331] Info: 95 clock nets excluded from IPO operation.
[03/01 23:50:55    331] --------------------------------------------------- 
[03/01 23:50:55    331]    Hold Timing Summary  - Initial 
[03/01 23:50:55    331] --------------------------------------------------- 
[03/01 23:50:55    331]  Target slack: 0.000 ns
[03/01 23:50:55    331] View: BC_VIEW 
[03/01 23:50:55    331] 	WNS: -0.128 
[03/01 23:50:55    331] 	TNS: -3.386 
[03/01 23:50:55    331] 	VP: 53 
[03/01 23:50:55    331] 	Worst hold path end point: core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/D 
[03/01 23:50:55    331] --------------------------------------------------- 
[03/01 23:50:55    331]    Setup Timing Summary  - Initial 
[03/01 23:50:55    331] --------------------------------------------------- 
[03/01 23:50:55    331]  Target slack: 0.000 ns
[03/01 23:50:55    331] View: WC_VIEW 
[03/01 23:50:55    331] 	WNS: -0.001 
[03/01 23:50:55    331] 	TNS: -0.001 
[03/01 23:50:55    331] 	VP: 1 
[03/01 23:50:55    331] 	Worst setup path end point:core_instance/ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D 
[03/01 23:50:55    331] --------------------------------------------------- 
[03/01 23:50:55    331] PhyDesignGrid: maxLocalDensity 0.98
[03/01 23:50:55    331] #spOpts: N=65 mergeVia=F 
[03/01 23:50:56    331] 
[03/01 23:50:56    331] *** Starting Core Fixing (fixHold) cpu=0:00:08.7 real=0:00:10.0 totSessionCpu=0:05:32 mem=1539.5M density=98.895% ***
[03/01 23:50:56    331] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/01 23:50:56    332] 
[03/01 23:50:56    332] Phase I ......
[03/01 23:50:56    332] *info: Multithread Hold Batch Commit is enabled
[03/01 23:50:56    332] *info: Levelized Batch Commit is enabled
[03/01 23:50:56    332] Executing transform: ECO Safe Resize
[03/01 23:50:56    332] Worst hold path end point:
[03/01 23:50:56    332]   core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/D
[03/01 23:50:56    332]     net: core_instance/ofifo_inst/col_idx_0__fifo_instance/n51 (nrTerm=2)
[03/01 23:50:56    332] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/01 23:50:56    332] ===========================================================================================
[03/01 23:50:56    332]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/01 23:50:56    332] ------------------------------------------------------------------------------------------
[03/01 23:50:56    332]  Hold WNS :      -0.1282
[03/01 23:50:56    332]       TNS :      -3.3857
[03/01 23:50:56    332]       #VP :           53
[03/01 23:50:56    332]   Density :      98.895%
[03/01 23:50:56    332] ------------------------------------------------------------------------------------------
[03/01 23:50:56    332]  cpu=0:00:08.9 real=0:00:10.0 totSessionCpu=0:05:32 mem=1539.5M
[03/01 23:50:56    332] ===========================================================================================
[03/01 23:50:56    332] 
[03/01 23:50:56    332] Executing transform: AddBuffer + LegalResize
[03/01 23:50:56    332] Worst hold path end point:
[03/01 23:50:56    332]   core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/D
[03/01 23:50:56    332]     net: core_instance/ofifo_inst/col_idx_0__fifo_instance/n51 (nrTerm=2)
[03/01 23:50:56    332] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/01 23:50:56    332] ===========================================================================================
[03/01 23:50:56    332]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/01 23:50:56    332] ------------------------------------------------------------------------------------------
[03/01 23:50:56    332]  Hold WNS :      -0.1282
[03/01 23:50:56    332]       TNS :      -3.3857
[03/01 23:50:56    332]       #VP :           53
[03/01 23:50:56    332]   Density :      98.895%
[03/01 23:50:56    332] ------------------------------------------------------------------------------------------
[03/01 23:50:56    332]  cpu=0:00:09.0 real=0:00:10.0 totSessionCpu=0:05:32 mem=1539.5M
[03/01 23:50:56    332] ===========================================================================================
[03/01 23:50:56    332] 
[03/01 23:50:56    332] --------------------------------------------------- 
[03/01 23:50:56    332]    Hold Timing Summary  - Phase I 
[03/01 23:50:56    332] --------------------------------------------------- 
[03/01 23:50:56    332]  Target slack: 0.000 ns
[03/01 23:50:56    332] View: BC_VIEW 
[03/01 23:50:56    332] 	WNS: -0.128 
[03/01 23:50:56    332] 	TNS: -3.386 
[03/01 23:50:56    332] 	VP: 53 
[03/01 23:50:56    332] 	Worst hold path end point: core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/D 
[03/01 23:50:56    332] --------------------------------------------------- 
[03/01 23:50:56    332]    Setup Timing Summary  - Phase I 
[03/01 23:50:56    332] --------------------------------------------------- 
[03/01 23:50:56    332]  Target slack: 0.000 ns
[03/01 23:50:56    332] View: WC_VIEW 
[03/01 23:50:56    332] 	WNS: -0.001 
[03/01 23:50:56    332] 	TNS: -0.001 
[03/01 23:50:56    332] 	VP: 1 
[03/01 23:50:56    332] 	Worst setup path end point:core_instance/ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D 
[03/01 23:50:56    332] --------------------------------------------------- 
[03/01 23:50:56    332] 
[03/01 23:50:56    332] *** Finished Core Fixing (fixHold) cpu=0:00:09.1 real=0:00:10.0 totSessionCpu=0:05:32 mem=1539.5M density=98.895% ***
[03/01 23:50:56    332] *info:
[03/01 23:50:56    332] 
[03/01 23:50:56    332] 
[03/01 23:50:56    332] =======================================================================
[03/01 23:50:56    332]                 Reasons for remaining hold violations
[03/01 23:50:56    332] =======================================================================
[03/01 23:50:56    332] *info: Total 117 net(s) have violated hold timing slacks.
[03/01 23:50:56    332] 
[03/01 23:50:56    332] Buffering failure reasons
[03/01 23:50:56    332] ------------------------------------------------
[03/01 23:50:56    332] *info:   117 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/01 23:50:56    332] 	reset
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n230
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n230
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n230
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n7
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n35
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n33
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n32
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n30
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n29
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n28
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n27
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n26
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n24
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n231
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n230
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n229
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n228
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n227
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n21
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n20
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n19
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n18
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n16
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n15
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n146
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n145
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n143
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n7
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n54
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n53
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n52
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n51
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n50
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n35
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n33
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n32
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n30
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n29
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n28
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n27
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n26
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n24
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n21
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n20
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n19
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n18
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n16
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n15
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n143
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n136
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n135
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n7
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n54
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n53
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n52
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n51
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n50
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n49
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n48
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n35
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n33
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n32
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n30
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n29
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n28
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n27
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n26
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n24
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n21
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n20
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n19
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n18
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n16
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n15
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n143
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n136
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n135
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n20
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n9
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n7
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n23
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n22
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n21
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n19
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n16
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n155
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n153
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n152
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n14
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n13
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n11
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n9
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n8
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n6
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n18
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n17
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n16
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n152
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n148
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n147
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n12
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n4
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n21
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n20
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n19
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n18
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n154
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n151
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n150
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n15
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n138
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n13
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n12
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n11
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n10
[03/01 23:50:56    332] 	core_instance/FE_OFN20_reset
[03/01 23:50:56    332] 
[03/01 23:50:56    332] 
[03/01 23:50:56    332] Resizing failure reasons
[03/01 23:50:56    332] ------------------------------------------------
[03/01 23:50:56    332] *info:   117 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/01 23:50:56    332] 	reset
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n230
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n230
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n230
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n7
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n35
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n33
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n32
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n30
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n29
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n28
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n27
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n26
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n24
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n231
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n230
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n229
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n228
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n227
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n21
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n20
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n19
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n18
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n16
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n15
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n146
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n145
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n143
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n7
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n54
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n53
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n52
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n51
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n50
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n35
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n33
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n32
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n30
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n29
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n28
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n27
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n26
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n24
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n21
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n20
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n19
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n18
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n16
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n15
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n143
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n136
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n135
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n7
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n54
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n53
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n52
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n51
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n50
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n49
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n48
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n35
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n33
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n32
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n30
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n29
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n28
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n27
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n26
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n24
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n21
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n20
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n19
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n18
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n16
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n15
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n143
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n136
[03/01 23:50:56    332] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n135
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n20
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n9
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n7
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n23
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n22
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n21
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n19
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n16
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n155
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n153
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n152
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n14
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n13
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n11
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n9
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n8
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n6
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n18
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n17
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n16
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n152
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n148
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n147
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n12
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n4
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n21
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n20
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n19
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n18
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n154
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n151
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n150
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n15
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n138
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n13
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n12
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n11
[03/01 23:50:56    332] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n10
[03/01 23:50:56    332] 	core_instance/FE_OFN20_reset
[03/01 23:50:56    332] 
[03/01 23:50:56    332] 
[03/01 23:50:56    332] *info: net names were printed out to logv file
[03/01 23:50:56    332] 
[03/01 23:50:56    332] *** Finish Post CTS Hold Fixing (cpu=0:00:09.1 real=0:00:10.0 totSessionCpu=0:05:32 mem=1539.5M density=98.895%) ***
[03/01 23:50:56    332] <optDesign CMD> Restore Using all VT Cells
[03/01 23:50:56    332] Reported timing to dir ./timingReports
[03/01 23:50:56    332] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1378.0M, totSessionCpu=0:05:32 **
[03/01 23:50:56    332] ** Profile ** Start :  cpu=0:00:00.0, mem=1378.0M
[03/01 23:50:56    332] ** Profile ** Other data :  cpu=0:00:00.1, mem=1378.0M
[03/01 23:50:56    332] **INFO: Starting Blocking QThread with 1 CPU
[03/01 23:50:56    332]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/01 23:50:56    332] #################################################################################
[03/01 23:50:56    332] # Design Stage: PreRoute
[03/01 23:50:56    332] # Design Name: fullchip
[03/01 23:50:56    332] # Design Mode: 65nm
[03/01 23:50:56    332] # Analysis Mode: MMMC Non-OCV 
[03/01 23:50:56    332] # Parasitics Mode: No SPEF/RCDB
[03/01 23:50:56    332] # Signoff Settings: SI Off 
[03/01 23:50:56    332] #################################################################################
[03/01 23:50:56    332] AAE_INFO: 1 threads acquired from CTE.
[03/01 23:50:56    332] Calculate delays in BcWc mode...
[03/01 23:50:56    332] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/01 23:50:56    332] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/01 23:50:56    332] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 23:50:56    332] End delay calculation. (MEM=0 CPU=0:00:03.0 REAL=0:00:03.0)
[03/01 23:50:56    332] *** CDM Built up (cpu=0:00:03.3  real=0:00:04.0  mem= 0.0M) ***
[03/01 23:50:56    332] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:04.0 totSessionCpu=0:00:13.8 mem=0.0M)
[03/01 23:50:56    332] ** Profile ** Overall slacks :  cpu=0:0-5:0-8.-4, mem=0.0M
[03/01 23:50:56    332] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/01 23:51:01    337]  
_______________________________________________________________________
[03/01 23:51:02    337] ** Profile ** Overall slacks :  cpu=0:00:05.2, mem=1388.0M
[03/01 23:51:02    338] ** Profile ** Total reports :  cpu=0:00:00.7, mem=1380.0M
[03/01 23:51:03    338] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1380.0M
[03/01 23:51:03    338] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.032  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.128  |  0.049  | -0.128  |
|           TNS (ns):| -3.386  |  0.000  | -3.386  |
|    Violating Paths:|   53    |    0    |   53    |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.324%
       (98.895% with Fillers)
Routing Overflow: 0.34% H and 0.18% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1380.0M
[03/01 23:51:03    338] *** Final Summary (holdfix) CPU=0:00:06.3, REAL=0:00:07.0, MEM=1380.0M
[03/01 23:51:03    338] **optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1378.0M, totSessionCpu=0:05:39 **
[03/01 23:51:03    338] *** Finished optDesign ***
[03/01 23:51:03    338] 
[03/01 23:51:03    338] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:17.2 real=0:00:18.5)
[03/01 23:51:03    338] Info: pop threads available for lower-level modules during optimization.
[03/01 23:51:03    338] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/01 23:51:03    338] <CMD> saveDesign cts.enc
[03/01 23:51:03    339] Writing Netlist "cts.enc.dat.tmp/fullchip.v.gz" ...
[03/01 23:51:03    339] Saving AAE Data ...
[03/01 23:51:03    339] Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
[03/01 23:51:03    339] Saving mode setting ...
[03/01 23:51:03    339] Saving global file ...
[03/01 23:51:04    339] Saving floorplan file ...
[03/01 23:51:04    339] Saving Drc markers ...
[03/01 23:51:04    339] ... No Drc file written since there is no markers found.
[03/01 23:51:04    339] Saving placement file ...
[03/01 23:51:04    339] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1378.0M) ***
[03/01 23:51:04    339] Saving route file ...
[03/01 23:51:05    339] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1378.0M) ***
[03/01 23:51:05    339] Saving DEF file ...
[03/01 23:51:05    339] Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
[03/01 23:51:05    339] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/01 23:51:05    339] 
[03/01 23:51:05    339] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/01 23:51:05    339] 
[03/01 23:51:05    339] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/01 23:51:06    341] Generated self-contained design cts.enc.dat.tmp
[03/01 23:51:06    341] 
[03/01 23:51:06    341] *** Summary of all messages that are not suppressed in this session:
[03/01 23:51:06    341] Severity  ID               Count  Summary                                  
[03/01 23:51:06    341] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/01 23:51:06    341] ERROR     IMPOAX-142           2  %s                                       
[03/01 23:51:06    341] *** Message Summary: 0 warning(s), 3 error(s)
[03/01 23:51:06    341] 
