-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    input_1_V_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
    layer28_out_V_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_1_V_TVALID : IN STD_LOGIC;
    input_1_V_TREADY : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    layer28_out_V_TVALID : OUT STD_LOGIC;
    layer28_out_V_TREADY : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject_myproject,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.429000,HLS_SYN_LAT=33341,HLS_SYN_TPT=32772,HLS_SYN_MEM=83,HLS_SYN_DSP=0,HLS_SYN_FF=51952,HLS_SYN_LUT=20572,HLS_VERSION=2020_2}";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_start : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_done : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_continue : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_idle : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_ready : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_start_out : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_start_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_input_1_V_TREADY : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_data_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_res_din : STD_LOGIC_VECTOR (63 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_res_write : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_start : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_done : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_continue : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_idle : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_ready : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_start_out : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_start_write : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_data_read : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_res_din : STD_LOGIC_VECTOR (63 downto 0);
    signal pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_res_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_start : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_done : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_continue : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_idle : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_ready : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_start_out : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_start_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer6_out_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer7_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer7_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_data_read : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_res_din : STD_LOGIC_VECTOR (31 downto 0);
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_res_write : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_start : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_done : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_continue : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_idle : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_ready : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_start_out : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_start_write : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_data_read : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_res_din : STD_LOGIC_VECTOR (31 downto 0);
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_res_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_start : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_done : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_continue : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_idle : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_ready : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_start_out : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_start_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer11_out_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer12_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer12_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_data_read : STD_LOGIC;
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_res_din : STD_LOGIC_VECTOR (31 downto 0);
    signal relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_res_write : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_start : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_done : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_continue : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_idle : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_ready : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_start_out : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_start_write : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_data_read : STD_LOGIC;
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_res_din : STD_LOGIC_VECTOR (31 downto 0);
    signal pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_res_write : STD_LOGIC;
    signal dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_start : STD_LOGIC;
    signal dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_done : STD_LOGIC;
    signal dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_continue : STD_LOGIC;
    signal dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_idle : STD_LOGIC;
    signal dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_ready : STD_LOGIC;
    signal dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_start_out : STD_LOGIC;
    signal dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_start_write : STD_LOGIC;
    signal dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer16_out_read : STD_LOGIC;
    signal dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer18_out_din : STD_LOGIC_VECTOR (95 downto 0);
    signal dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer18_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_data_read : STD_LOGIC;
    signal relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_res_din : STD_LOGIC_VECTOR (95 downto 0);
    signal relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_res_write : STD_LOGIC;
    signal dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_start : STD_LOGIC;
    signal dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_done : STD_LOGIC;
    signal dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_continue : STD_LOGIC;
    signal dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_idle : STD_LOGIC;
    signal dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_ready : STD_LOGIC;
    signal dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_start_out : STD_LOGIC;
    signal dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_start_write : STD_LOGIC;
    signal dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer21_out_read : STD_LOGIC;
    signal dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer22_out_din : STD_LOGIC_VECTOR (383 downto 0);
    signal dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer22_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_data_read : STD_LOGIC;
    signal relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_res_din : STD_LOGIC_VECTOR (383 downto 0);
    signal relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_res_write : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_start : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_done : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_continue : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_idle : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_ready : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_start_out : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_start_write : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer25_out_read : STD_LOGIC;
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer26_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer26_out_write : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_start : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_done : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_continue : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_idle : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_ready : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_data_read : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_layer28_out_V_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_layer28_out_V_TVALID : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal layer2_out_full_n : STD_LOGIC;
    signal layer2_out_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal layer2_out_empty_n : STD_LOGIC;
    signal layer5_out_full_n : STD_LOGIC;
    signal layer5_out_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal layer5_out_empty_n : STD_LOGIC;
    signal layer6_out_full_n : STD_LOGIC;
    signal layer6_out_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal layer6_out_empty_n : STD_LOGIC;
    signal layer7_out_full_n : STD_LOGIC;
    signal layer7_out_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer7_out_empty_n : STD_LOGIC;
    signal layer10_out_full_n : STD_LOGIC;
    signal layer10_out_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer10_out_empty_n : STD_LOGIC;
    signal layer11_out_full_n : STD_LOGIC;
    signal layer11_out_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer11_out_empty_n : STD_LOGIC;
    signal layer12_out_full_n : STD_LOGIC;
    signal layer12_out_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer12_out_empty_n : STD_LOGIC;
    signal layer15_out_full_n : STD_LOGIC;
    signal layer15_out_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer15_out_empty_n : STD_LOGIC;
    signal layer16_out_full_n : STD_LOGIC;
    signal layer16_out_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer16_out_empty_n : STD_LOGIC;
    signal layer18_out_full_n : STD_LOGIC;
    signal layer18_out_dout : STD_LOGIC_VECTOR (95 downto 0);
    signal layer18_out_empty_n : STD_LOGIC;
    signal layer21_out_full_n : STD_LOGIC;
    signal layer21_out_dout : STD_LOGIC_VECTOR (95 downto 0);
    signal layer21_out_empty_n : STD_LOGIC;
    signal layer22_out_full_n : STD_LOGIC;
    signal layer22_out_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal layer22_out_empty_n : STD_LOGIC;
    signal layer25_out_full_n : STD_LOGIC;
    signal layer25_out_dout : STD_LOGIC_VECTOR (383 downto 0);
    signal layer25_out_empty_n : STD_LOGIC;
    signal layer26_out_full_n : STD_LOGIC;
    signal layer26_out_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal layer26_out_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_empty_n : STD_LOGIC;
    signal start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_full_n : STD_LOGIC;
    signal start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_empty_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_full_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_empty_n : STD_LOGIC;
    signal start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_full_n : STD_LOGIC;
    signal start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_empty_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_full_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_empty_n : STD_LOGIC;
    signal start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_full_n : STD_LOGIC;
    signal start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_empty_n : STD_LOGIC;
    signal start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_full_n : STD_LOGIC;
    signal start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_empty_n : STD_LOGIC;
    signal start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_full_n : STD_LOGIC;
    signal start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_empty_n : STD_LOGIC;
    signal start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_full_n : STD_LOGIC;
    signal start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_empty_n : STD_LOGIC;
    signal start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_full_n : STD_LOGIC;
    signal start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_empty_n : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_start_full_n : STD_LOGIC;
    signal softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_start_write : STD_LOGIC;

    component myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        input_1_V_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
        input_1_V_TVALID : IN STD_LOGIC;
        input_1_V_TREADY : OUT STD_LOGIC;
        layer2_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        layer2_out_full_n : IN STD_LOGIC;
        layer2_out_write : OUT STD_LOGIC );
    end component;


    component myproject_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        data_empty_n : IN STD_LOGIC;
        data_read : OUT STD_LOGIC;
        res_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        res_full_n : IN STD_LOGIC;
        res_write : OUT STD_LOGIC );
    end component;


    component myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        data_empty_n : IN STD_LOGIC;
        data_read : OUT STD_LOGIC;
        res_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        res_full_n : IN STD_LOGIC;
        res_write : OUT STD_LOGIC );
    end component;


    component myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer6_out_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        layer6_out_empty_n : IN STD_LOGIC;
        layer6_out_read : OUT STD_LOGIC;
        layer7_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer7_out_full_n : IN STD_LOGIC;
        layer7_out_write : OUT STD_LOGIC );
    end component;


    component myproject_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        data_empty_n : IN STD_LOGIC;
        data_read : OUT STD_LOGIC;
        res_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        res_full_n : IN STD_LOGIC;
        res_write : OUT STD_LOGIC );
    end component;


    component myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        data_empty_n : IN STD_LOGIC;
        data_read : OUT STD_LOGIC;
        res_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        res_full_n : IN STD_LOGIC;
        res_write : OUT STD_LOGIC );
    end component;


    component myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer11_out_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        layer11_out_empty_n : IN STD_LOGIC;
        layer11_out_read : OUT STD_LOGIC;
        layer12_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer12_out_full_n : IN STD_LOGIC;
        layer12_out_write : OUT STD_LOGIC );
    end component;


    component myproject_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        data_empty_n : IN STD_LOGIC;
        data_read : OUT STD_LOGIC;
        res_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        res_full_n : IN STD_LOGIC;
        res_write : OUT STD_LOGIC );
    end component;


    component myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        data_empty_n : IN STD_LOGIC;
        data_read : OUT STD_LOGIC;
        res_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        res_full_n : IN STD_LOGIC;
        res_write : OUT STD_LOGIC );
    end component;


    component myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer16_out_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        layer16_out_empty_n : IN STD_LOGIC;
        layer16_out_read : OUT STD_LOGIC;
        layer18_out_din : OUT STD_LOGIC_VECTOR (95 downto 0);
        layer18_out_full_n : IN STD_LOGIC;
        layer18_out_write : OUT STD_LOGIC );
    end component;


    component myproject_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_dout : IN STD_LOGIC_VECTOR (95 downto 0);
        data_empty_n : IN STD_LOGIC;
        data_read : OUT STD_LOGIC;
        res_din : OUT STD_LOGIC_VECTOR (95 downto 0);
        res_full_n : IN STD_LOGIC;
        res_write : OUT STD_LOGIC );
    end component;


    component myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer21_out_dout : IN STD_LOGIC_VECTOR (95 downto 0);
        layer21_out_empty_n : IN STD_LOGIC;
        layer21_out_read : OUT STD_LOGIC;
        layer22_out_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        layer22_out_full_n : IN STD_LOGIC;
        layer22_out_write : OUT STD_LOGIC );
    end component;


    component myproject_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        data_empty_n : IN STD_LOGIC;
        data_read : OUT STD_LOGIC;
        res_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        res_full_n : IN STD_LOGIC;
        res_write : OUT STD_LOGIC );
    end component;


    component myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer25_out_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        layer25_out_empty_n : IN STD_LOGIC;
        layer25_out_read : OUT STD_LOGIC;
        layer26_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        layer26_out_full_n : IN STD_LOGIC;
        layer26_out_write : OUT STD_LOGIC );
    end component;


    component myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        data_empty_n : IN STD_LOGIC;
        data_read : OUT STD_LOGIC;
        layer28_out_V_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        layer28_out_V_TVALID : OUT STD_LOGIC;
        layer28_out_V_TREADY : IN STD_LOGIC );
    end component;


    component myproject_fifo_w64_d3844_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w64_d961_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w32_d841_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w32_d196_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w32_d144_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w32_d36_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w96_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (95 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (95 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w384_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (383 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (383 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w64_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0 : component myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_full_n,
        ap_done => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_done,
        ap_continue => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_continue,
        ap_idle => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_idle,
        ap_ready => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_ready,
        start_out => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_start_out,
        start_write => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_start_write,
        input_1_V_TDATA => input_1_V_TDATA,
        input_1_V_TVALID => input_1_V_TVALID,
        input_1_V_TREADY => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_input_1_V_TREADY,
        layer2_out_din => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_din,
        layer2_out_full_n => layer2_out_full_n,
        layer2_out_write => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_write);

    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0 : component myproject_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_start,
        start_full_n => start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_full_n,
        ap_done => relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_done,
        ap_continue => relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_ready,
        start_out => relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_start_out,
        start_write => relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_start_write,
        data_dout => layer2_out_dout,
        data_empty_n => layer2_out_empty_n,
        data_read => relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_data_read,
        res_din => relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_res_din,
        res_full_n => layer5_out_full_n,
        res_write => relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_res_write);

    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0 : component myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_start,
        start_full_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_full_n,
        ap_done => pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_done,
        ap_continue => pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_continue,
        ap_idle => pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_idle,
        ap_ready => pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_ready,
        start_out => pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_start_out,
        start_write => pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_start_write,
        data_dout => layer5_out_dout,
        data_empty_n => layer5_out_empty_n,
        data_read => pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_data_read,
        res_din => pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_res_din,
        res_full_n => layer6_out_full_n,
        res_write => pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_res_write);

    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0 : component myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_full_n,
        ap_done => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_done,
        ap_continue => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_continue,
        ap_idle => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_idle,
        ap_ready => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_ready,
        start_out => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_start_out,
        start_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_start_write,
        layer6_out_dout => layer6_out_dout,
        layer6_out_empty_n => layer6_out_empty_n,
        layer6_out_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer6_out_read,
        layer7_out_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer7_out_din,
        layer7_out_full_n => layer7_out_full_n,
        layer7_out_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer7_out_write);

    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0 : component myproject_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_start,
        start_full_n => start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_full_n,
        ap_done => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_done,
        ap_continue => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_ready,
        start_out => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_start_out,
        start_write => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_start_write,
        data_dout => layer7_out_dout,
        data_empty_n => layer7_out_empty_n,
        data_read => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_data_read,
        res_din => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_res_din,
        res_full_n => layer10_out_full_n,
        res_write => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_res_write);

    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0 : component myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_start,
        start_full_n => start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_full_n,
        ap_done => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_done,
        ap_continue => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_continue,
        ap_idle => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_idle,
        ap_ready => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_ready,
        start_out => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_start_out,
        start_write => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_start_write,
        data_dout => layer10_out_dout,
        data_empty_n => layer10_out_empty_n,
        data_read => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_data_read,
        res_din => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_res_din,
        res_full_n => layer11_out_full_n,
        res_write => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_res_write);

    conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0 : component myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_full_n,
        ap_done => conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_done,
        ap_continue => conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_continue,
        ap_idle => conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_idle,
        ap_ready => conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_ready,
        start_out => conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_start_out,
        start_write => conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_start_write,
        layer11_out_dout => layer11_out_dout,
        layer11_out_empty_n => layer11_out_empty_n,
        layer11_out_read => conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer11_out_read,
        layer12_out_din => conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer12_out_din,
        layer12_out_full_n => layer12_out_full_n,
        layer12_out_write => conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer12_out_write);

    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0 : component myproject_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_start,
        start_full_n => start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_full_n,
        ap_done => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_done,
        ap_continue => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_ready,
        start_out => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_start_out,
        start_write => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_start_write,
        data_dout => layer12_out_dout,
        data_empty_n => layer12_out_empty_n,
        data_read => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_data_read,
        res_din => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_res_din,
        res_full_n => layer15_out_full_n,
        res_write => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_res_write);

    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0 : component myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_start,
        start_full_n => start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_full_n,
        ap_done => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_done,
        ap_continue => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_continue,
        ap_idle => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_idle,
        ap_ready => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_ready,
        start_out => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_start_out,
        start_write => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_start_write,
        data_dout => layer15_out_dout,
        data_empty_n => layer15_out_empty_n,
        data_read => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_data_read,
        res_din => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_res_din,
        res_full_n => layer16_out_full_n,
        res_write => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_res_write);

    dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0 : component myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_full_n,
        ap_done => dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_done,
        ap_continue => dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_continue,
        ap_idle => dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_idle,
        ap_ready => dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_ready,
        start_out => dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_start_out,
        start_write => dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_start_write,
        layer16_out_dout => layer16_out_dout,
        layer16_out_empty_n => layer16_out_empty_n,
        layer16_out_read => dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer16_out_read,
        layer18_out_din => dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer18_out_din,
        layer18_out_full_n => layer18_out_full_n,
        layer18_out_write => dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer18_out_write);

    relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0 : component myproject_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_start,
        start_full_n => start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_full_n,
        ap_done => relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_done,
        ap_continue => relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_ready,
        start_out => relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_start_out,
        start_write => relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_start_write,
        data_dout => layer18_out_dout,
        data_empty_n => layer18_out_empty_n,
        data_read => relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_data_read,
        res_din => relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_res_din,
        res_full_n => layer21_out_full_n,
        res_write => relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_res_write);

    dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0 : component myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_full_n,
        ap_done => dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_done,
        ap_continue => dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_continue,
        ap_idle => dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_idle,
        ap_ready => dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_ready,
        start_out => dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_start_out,
        start_write => dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_start_write,
        layer21_out_dout => layer21_out_dout,
        layer21_out_empty_n => layer21_out_empty_n,
        layer21_out_read => dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer21_out_read,
        layer22_out_din => dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer22_out_din,
        layer22_out_full_n => layer22_out_full_n,
        layer22_out_write => dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer22_out_write);

    relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0 : component myproject_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_start,
        start_full_n => start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_full_n,
        ap_done => relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_done,
        ap_continue => relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_ready,
        start_out => relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_start_out,
        start_write => relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_start_write,
        data_dout => layer22_out_dout,
        data_empty_n => layer22_out_empty_n,
        data_read => relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_data_read,
        res_din => relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_res_din,
        res_full_n => layer25_out_full_n,
        res_write => relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_res_write);

    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0 : component myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_start,
        start_full_n => start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_full_n,
        ap_done => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_done,
        ap_continue => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_continue,
        ap_idle => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_idle,
        ap_ready => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_ready,
        start_out => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_start_out,
        start_write => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_start_write,
        layer25_out_dout => layer25_out_dout,
        layer25_out_empty_n => layer25_out_empty_n,
        layer25_out_read => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer25_out_read,
        layer26_out_din => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer26_out_din,
        layer26_out_full_n => layer26_out_full_n,
        layer26_out_write => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer26_out_write);

    softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0 : component myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_start,
        ap_done => softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_done,
        ap_continue => softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_continue,
        ap_idle => softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_idle,
        ap_ready => softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_ready,
        data_dout => layer26_out_dout,
        data_empty_n => layer26_out_empty_n,
        data_read => softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_data_read,
        layer28_out_V_TDATA => softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_layer28_out_V_TDATA,
        layer28_out_V_TVALID => softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_layer28_out_V_TVALID,
        layer28_out_V_TREADY => layer28_out_V_TREADY);

    layer2_out_U : component myproject_fifo_w64_d3844_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_din,
        if_full_n => layer2_out_full_n,
        if_write => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_write,
        if_dout => layer2_out_dout,
        if_empty_n => layer2_out_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_data_read);

    layer5_out_U : component myproject_fifo_w64_d3844_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_res_din,
        if_full_n => layer5_out_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_res_write,
        if_dout => layer5_out_dout,
        if_empty_n => layer5_out_empty_n,
        if_read => pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_data_read);

    layer6_out_U : component myproject_fifo_w64_d961_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_res_din,
        if_full_n => layer6_out_full_n,
        if_write => pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_res_write,
        if_dout => layer6_out_dout,
        if_empty_n => layer6_out_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer6_out_read);

    layer7_out_U : component myproject_fifo_w32_d841_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer7_out_din,
        if_full_n => layer7_out_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer7_out_write,
        if_dout => layer7_out_dout,
        if_empty_n => layer7_out_empty_n,
        if_read => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_data_read);

    layer10_out_U : component myproject_fifo_w32_d841_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_res_din,
        if_full_n => layer10_out_full_n,
        if_write => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_res_write,
        if_dout => layer10_out_dout,
        if_empty_n => layer10_out_empty_n,
        if_read => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_data_read);

    layer11_out_U : component myproject_fifo_w32_d196_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_res_din,
        if_full_n => layer11_out_full_n,
        if_write => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_res_write,
        if_dout => layer11_out_dout,
        if_empty_n => layer11_out_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer11_out_read);

    layer12_out_U : component myproject_fifo_w32_d144_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer12_out_din,
        if_full_n => layer12_out_full_n,
        if_write => conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer12_out_write,
        if_dout => layer12_out_dout,
        if_empty_n => layer12_out_empty_n,
        if_read => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_data_read);

    layer15_out_U : component myproject_fifo_w32_d144_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_res_din,
        if_full_n => layer15_out_full_n,
        if_write => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_res_write,
        if_dout => layer15_out_dout,
        if_empty_n => layer15_out_empty_n,
        if_read => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_data_read);

    layer16_out_U : component myproject_fifo_w32_d36_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_res_din,
        if_full_n => layer16_out_full_n,
        if_write => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_res_write,
        if_dout => layer16_out_dout,
        if_empty_n => layer16_out_empty_n,
        if_read => dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer16_out_read);

    layer18_out_U : component myproject_fifo_w96_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer18_out_din,
        if_full_n => layer18_out_full_n,
        if_write => dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer18_out_write,
        if_dout => layer18_out_dout,
        if_empty_n => layer18_out_empty_n,
        if_read => relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_data_read);

    layer21_out_U : component myproject_fifo_w96_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_res_din,
        if_full_n => layer21_out_full_n,
        if_write => relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_res_write,
        if_dout => layer21_out_dout,
        if_empty_n => layer21_out_empty_n,
        if_read => dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer21_out_read);

    layer22_out_U : component myproject_fifo_w384_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer22_out_din,
        if_full_n => layer22_out_full_n,
        if_write => dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer22_out_write,
        if_dout => layer22_out_dout,
        if_empty_n => layer22_out_empty_n,
        if_read => relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_data_read);

    layer25_out_U : component myproject_fifo_w384_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_res_din,
        if_full_n => layer25_out_full_n,
        if_write => relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_res_write,
        if_dout => layer25_out_dout,
        if_empty_n => layer25_out_empty_n,
        if_read => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer25_out_read);

    layer26_out_U : component myproject_fifo_w64_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer26_out_din,
        if_full_n => layer26_out_full_n,
        if_write => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer26_out_write,
        if_dout => layer26_out_dout,
        if_empty_n => layer26_out_empty_n,
        if_read => softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_data_read);

    start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_U : component myproject_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_full_n,
        if_write => conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_ready);

    start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG_U : component myproject_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_din,
        if_full_n => start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_start_write,
        if_dout => start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_dout,
        if_empty_n => start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_empty_n,
        if_read => pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_ready);

    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_U : component myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_din,
        if_full_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_full_n,
        if_write => pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_start_write,
        if_dout => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_dout,
        if_empty_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_ready);

    start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_U : component myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_empty_n,
        if_read => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_ready);

    start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ_U : component myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_din,
        if_full_n => start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_full_n,
        if_write => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_start_write,
        if_dout => start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_dout,
        if_empty_n => start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_empty_n,
        if_read => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_ready);

    start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_U : component myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_din,
        if_full_n => start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_full_n,
        if_write => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_start_write,
        if_dout => start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_dout,
        if_empty_n => start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_ready);

    start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_U : component myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_full_n,
        if_write => conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_empty_n,
        if_read => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_ready);

    start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0_U : component myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_din,
        if_full_n => start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_full_n,
        if_write => relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_start_write,
        if_dout => start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_dout,
        if_empty_n => start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_empty_n,
        if_read => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_ready);

    start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_U : component myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_din,
        if_full_n => start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_full_n,
        if_write => pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_start_write,
        if_dout => start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_dout,
        if_empty_n => start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_empty_n,
        if_read => dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_ready);

    start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_U : component myproject_start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_full_n,
        if_write => dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_empty_n,
        if_read => relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_ready);

    start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_U : component myproject_start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_din,
        if_full_n => start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_full_n,
        if_write => relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_start_write,
        if_dout => start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_dout,
        if_empty_n => start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_empty_n,
        if_read => dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_ready);

    start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa_U : component myproject_start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_full_n,
        if_write => dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_empty_n,
        if_read => relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_ready);

    start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_U : component myproject_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_din,
        if_full_n => start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_full_n,
        if_write => relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_start_write,
        if_dout => start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_dout,
        if_empty_n => start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_empty_n,
        if_read => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_ready);

    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_U : component myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_din,
        if_full_n => start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_full_n,
        if_write => dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_start_write,
        if_dout => start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_dout,
        if_empty_n => start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_empty_n,
        if_read => softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_ready);




    ap_done <= softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_done;
    ap_idle <= (softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_idle and relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_idle and relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_idle and relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_idle and relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_idle and relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_idle and pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_idle and pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_idle and pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_idle and dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_idle and dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_idle and dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_idle and conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_idle and conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_idle and conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_idle);
    ap_ready <= conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_continue <= ap_const_logic_1;
    ap_sync_done <= softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_done;
    ap_sync_ready <= conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_ready;
    conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_continue <= ap_const_logic_1;
    conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_start <= start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_empty_n;
    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_continue <= ap_const_logic_1;
    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_start <= ap_start;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_continue <= ap_const_logic_1;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_start <= start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_empty_n;
    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_continue <= ap_const_logic_1;
    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_start <= start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_empty_n;
    dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_continue <= ap_const_logic_1;
    dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_start <= start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_empty_n;
    dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_continue <= ap_const_logic_1;
    dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_start <= start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_empty_n;
    input_1_V_TREADY <= conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_input_1_V_TREADY;
    layer28_out_V_TDATA <= softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_layer28_out_V_TDATA;
    layer28_out_V_TVALID <= softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_layer28_out_V_TVALID;
    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_continue <= ap_const_logic_1;
    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_start <= start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_empty_n;
    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_continue <= ap_const_logic_1;
    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_start <= start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_empty_n;
    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_continue <= ap_const_logic_1;
    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_start <= start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_empty_n;
    relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_start <= start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_empty_n;
    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_start <= start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_empty_n;
    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_start <= start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_empty_n;
    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_start <= start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_empty_n;
    relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_start <= start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_empty_n;
    softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_continue <= ap_const_logic_1;
    softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_start <= start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_empty_n;
    softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_start_full_n <= ap_const_logic_1;
    softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_start_write <= ap_const_logic_0;
    start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
