# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_simulate.do}
# vsim -lib xil_defaultlib tb_opt 
# Start time: 11:56:51 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 11:56:58 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 11:56:58 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 11:56:58 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 11:56:58 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 11:56:58 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:56:58 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 11:56:58 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 11:56:59 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:57:00 on Oct 18,2023, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 11:57:00 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:24:33 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 12:24:33 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:24:33 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 12:24:33 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:24:33 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:24:34 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:24:34 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 12:24:34 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:24:36 on Oct 18,2023, Elapsed time: 0:27:36
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 12:24:36 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# ** UI-Msg: (vish-4014) No objects found matching '/tb/udt/controller/o_ctrl_rf_wb_en'.
# Error in macro ./mysim.do line 52
# ** UI-Msg: (vish-4014) No objects found matching '/tb/udt/controller/o_ctrl_rf_wb_en'.
#     while executing
# "add wave -group cpu -group controller -group io -radix binary   sim:/tb/udt/controller/o_ctrl_rf_wb_en"
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:25:57 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 12:25:57 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:25:57 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 12:25:57 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:25:57 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:25:57 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:25:57 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 12:25:57 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:25:59 on Oct 18,2023, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 12:25:59 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:29:50 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 12:29:51 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:29:51 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 12:29:51 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:29:51 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:29:51 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:29:51 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 12:29:51 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:29:53 on Oct 18,2023, Elapsed time: 0:03:54
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 12:29:53 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:42:55 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Compiling module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 12:42:55 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:42:55 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 12:42:55 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:42:55 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:42:55 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:42:56 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found 12 design-units (out of 13) may be reused.
# Optimizing 1 design-unit (inlining 0/14 module instances):
# -- Optimizing module wb_ram(fast)
# Optimized design name is tb_opt
# End time: 12:42:56 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:42:58 on Oct 18,2023, Elapsed time: 0:13:05
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 12:42:58 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:10:27 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 13:10:27 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:10:27 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 13:10:27 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:10:27 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:10:27 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:10:27 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 13:10:28 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:10:29 on Oct 18,2023, Elapsed time: 0:27:31
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 13:10:29 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:15:24 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 13:15:24 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:15:24 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 13:15:25 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:15:25 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:15:25 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:15:25 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 13:15:25 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:15:27 on Oct 18,2023, Elapsed time: 0:04:58
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 13:15:27 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:30:10 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 13:30:11 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:30:11 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 13:30:11 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:30:11 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:30:11 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:30:11 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 13:30:11 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:30:13 on Oct 18,2023, Elapsed time: 0:14:46
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 13:30:13 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:32:57 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 13:32:58 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:32:58 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 13:32:58 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:32:58 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:32:58 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:32:58 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 13:32:58 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:33:00 on Oct 18,2023, Elapsed time: 0:02:47
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 13:33:00 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:50:44 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 13:50:44 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:50:44 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 13:50:44 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:50:44 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:50:44 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 13:50:44 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 13:50:44 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:50:45 on Oct 18,2023, Elapsed time: 0:17:45
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 13:50:45 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
dataset restart 
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:02:13 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Compiling module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:02:13 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:02:13 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:02:13 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:02:13 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:02:13 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:02:13 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found 12 design-units (out of 13) may be reused.
# Optimizing 1 design-unit (inlining 0/14 module instances):
# -- Optimizing module wb_ram(fast)
# Optimized design name is tb_opt
# End time: 14:02:14 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:02:15 on Oct 18,2023, Elapsed time: 0:11:30
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 14:02:15 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:03:47 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:03:47 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:03:47 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:03:47 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:03:47 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:03:47 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:03:47 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:03:47 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:03:48 on Oct 18,2023, Elapsed time: 0:01:33
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 14:03:48 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:04:06 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:04:06 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:04:06 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:04:06 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:04:06 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:04:06 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:04:06 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:04:07 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:04:08 on Oct 18,2023, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 14:04:08 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:04:54 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:04:55 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:04:55 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:04:55 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:04:55 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:04:55 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:04:55 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:04:55 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:04:56 on Oct 18,2023, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 14:04:56 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
# Causality operation skipped due to absence of debug database file
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:05:39 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:05:39 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:05:39 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:05:39 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:05:39 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:05:39 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:05:39 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:05:39 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:05:41 on Oct 18,2023, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 14:05:41 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:05:48 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:05:48 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:05:48 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:05:48 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:05:48 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:05:48 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:05:48 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:05:48 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:05:50 on Oct 18,2023, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 14:05:50 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:05:58 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:05:59 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:05:59 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:05:59 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:05:59 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:05:59 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:05:59 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:05:59 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:06:00 on Oct 18,2023, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 14:06:00 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:06:15 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:06:15 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:06:15 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:06:15 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:06:15 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:06:15 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:06:15 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:06:15 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:06:51 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Compiling module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:06:51 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:06:51 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:06:51 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:06:51 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:06:51 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:06:51 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found 12 design-units (out of 13) may be reused.
# Optimizing 1 design-unit (inlining 0/14 module instances):
# -- Optimizing module wb_ram(fast)
# Optimized design name is tb_opt
# End time: 14:06:52 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
run -all
restart -f
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
run -all
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:10:44 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:10:44 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:10:44 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:10:45 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:10:45 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:10:45 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:10:45 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:10:45 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:11:23 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:11:23 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:11:24 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:11:24 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:11:24 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:11:24 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:11:24 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:11:24 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:11:30 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:11:30 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:11:30 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:11:31 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:11:31 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:11:31 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:11:31 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:11:31 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:11:32 on Oct 18,2023, Elapsed time: 0:05:32
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 14:11:32 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
restart
restart
restart -f
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:13:03 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:13:03 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:13:03 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:13:04 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:13:04 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:13:04 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:13:04 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:13:04 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:13:05 on Oct 18,2023, Elapsed time: 0:01:33
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 14:13:05 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
restart
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:13:32 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:13:32 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:13:32 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:13:32 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:13:32 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:13:32 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:13:32 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:13:32 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:13:34 on Oct 18,2023, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 14:13:34 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
restart
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:13:58 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:13:58 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:13:58 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:13:59 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:13:59 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:13:59 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:13:59 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:13:59 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:14:00 on Oct 18,2023, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 14:14:00 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:14:20 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:14:20 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:14:20 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:14:20 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:14:20 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:14:20 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:14:20 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 14:14:20 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:15:30 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Compiling module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:15:31 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:15:31 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:15:31 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:15:31 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:15:31 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:15:31 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found 12 design-units (out of 13) may be reused.
# Optimizing 1 design-unit (inlining 0/14 module instances):
# -- Optimizing module wb_ram(fast)
# Optimized design name is tb_opt
# End time: 14:15:31 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:15:58 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Compiling module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:15:58 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:15:58 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:15:58 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:15:59 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:15:59 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:15:59 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found 12 design-units (out of 13) may be reused.
# Optimizing 1 design-unit (inlining 0/14 module instances):
# -- Optimizing module wb_ram(fast)
# Optimized design name is tb_opt
# End time: 14:15:59 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:17:11 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Compiling module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 14:17:11 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:17:11 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 14:17:11 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:17:11 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:17:11 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:17:11 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found 12 design-units (out of 13) may be reused.
# Optimizing 1 design-unit (inlining 0/14 module instances):
# -- Optimizing module wb_ram(fast)
# Optimized design name is tb_opt
# End time: 14:17:12 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:49:30 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Compiling module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 15:49:30 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:49:30 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 15:49:30 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:49:30 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:49:30 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:49:30 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found 12 design-units (out of 13) may be reused.
# Optimizing 1 design-unit (inlining 0/14 module instances):
# -- Optimizing module rv32_cpu_control(fast)
# Optimized design name is tb_opt
# End time: 15:49:30 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:50:38 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Compiling module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 15:50:38 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:50:38 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 15:50:38 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:50:39 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:50:39 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:50:39 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found 12 design-units (out of 13) may be reused.
# Optimizing 1 design-unit (inlining 0/14 module instances):
# -- Optimizing module wb_ram(fast)
# Optimized design name is tb_opt
# End time: 15:50:39 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:57:09 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Compiling module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 15:57:10 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:57:10 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 15:57:10 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:57:10 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:57:10 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:57:10 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found 12 design-units (out of 13) may be reused.
# Optimizing 1 design-unit (inlining 0/14 module instances):
# -- Optimizing module rv32_cpu_control(fast)
# Optimized design name is tb_opt
# End time: 15:57:10 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:58:21 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Compiling module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 15:58:21 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:58:21 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 15:58:22 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:58:22 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:58:22 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:58:22 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found 12 design-units (out of 13) may be reused.
# Optimizing 1 design-unit (inlining 0/14 module instances):
# -- Optimizing module rv32_cpu_control(fast)
# Optimized design name is tb_opt
# End time: 15:58:22 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:00:28 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Compiling module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 16:00:28 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:00:28 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 16:00:28 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:00:28 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:00:28 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:00:28 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found 12 design-units (out of 13) may be reused.
# Optimizing 1 design-unit (inlining 0/14 module instances):
# -- Optimizing module wb_ram(fast)
# Optimized design name is tb_opt
# End time: 16:00:28 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:02:32 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Compiling module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 16:02:32 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:02:32 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 16:02:32 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:02:32 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:02:32 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:02:32 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found 12 design-units (out of 13) may be reused.
# Optimizing 1 design-unit (inlining 0/14 module instances):
# -- Optimizing module rv32_cpu_control(fast)
# Optimized design name is tb_opt
# End time: 16:02:33 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:04:46 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 16:04:46 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:04:46 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 16:04:46 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:04:46 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:04:46 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:04:46 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 16:04:46 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:04:48 on Oct 18,2023, Elapsed time: 1:50:48
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 16:04:48 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:06:04 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 16:06:04 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:06:04 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 16:06:04 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:06:04 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:06:04 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:06:04 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 16:06:04 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:06:05 on Oct 18,2023, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 16:06:05 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:08:15 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Compiling module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 16:08:15 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:08:15 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 16:08:15 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:08:15 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:08:16 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:08:16 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found 12 design-units (out of 13) may be reused.
# Optimizing 1 design-unit (inlining 0/14 module instances):
# -- Optimizing module wb_ram(fast)
# Optimized design name is tb_opt
# End time: 16:08:16 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:08:17 on Oct 18,2023, Elapsed time: 0:02:12
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 16:08:17 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:11:31 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 16:11:31 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:11:31 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 16:11:31 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:11:31 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:11:31 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:11:31 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 16:11:31 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:11:33 on Oct 18,2023, Elapsed time: 0:03:16
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 16:11:33 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:16:54 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 16:16:54 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:16:54 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 16:16:54 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:16:54 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:16:54 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:16:54 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 16:16:55 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:16:56 on Oct 18,2023, Elapsed time: 0:05:23
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 16:16:56 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:27:26 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Compiling module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 16:27:27 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:27:27 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 16:27:27 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:27:27 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:27:27 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:27:27 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found 12 design-units (out of 13) may be reused.
# Optimizing 1 design-unit (inlining 0/14 module instances):
# -- Optimizing module rv32_cpu_control(fast)
# Optimized design name is tb_opt
# End time: 16:27:27 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:27:29 on Oct 18,2023, Elapsed time: 0:10:33
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 16:27:29 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:28:47 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 16:28:47 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:28:47 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 16:28:47 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:28:47 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:28:47 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:28:47 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 16:28:48 on Oct 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:28:49 on Oct 18,2023, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 16:28:49 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# ** UI-Msg: (vish-4014) No objects found matching 'radix'.
# ** UI-Msg: (vish-4014) No objects found matching 'IE_STATE'.
# Error in macro ./mysim.do line 155
# ** UI-Msg: (vish-4014) No objects found matching 'radix'.
# ** UI-Msg: (vish-4014) No objects found matching 'IE_STATE'.
#     while executing
# "add wave -group cpu -group controller -group ie radix IE_STATE -color white sim:/tb/udt/cpu/controller/ie_state"
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:31:25 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
# -- Skipping module ip_fifo
# -- Skipping module rv32_cpu
# -- Skipping module rv32_cpu_alu
# -- Skipping module rv32_cpu_control
# -- Skipping module rv32_cpu_cp_div_ser
# -- Skipping module rv32_cpu_cp_mul_dsp
# -- Skipping module rv32_cpu_cp_mul_ser
# -- Skipping module rv32_cpu_cp_shifter_ser
# -- Skipping module rv32_cpu_decompressor
# -- Skipping module rv32_cpu_lsu
# -- Skipping module rv32_cpu_pmp
# -- Skipping module rv32_cpu_regfile
# -- Skipping module system_test
# -- Skipping module wb_dpram
# -- Skipping module wb_ram
# 
# Top level modules:
# 	system_test
# End time: 16:31:25 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:31:25 on Oct 18,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
# -- Skipping module rv32_cpu_cp_shifter_barrel
# -- Skipping module tb
# 
# Top level modules:
# 	rv32_cpu_cp_shifter_barrel
# 	tb
# End time: 16:31:25 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:31:25 on Oct 18,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:31:25 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:31:25 on Oct 18,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module system_test
# -- Loading module rv32_cpu
# -- Loading module rv32_cpu_control
# -- Loading module ip_fifo
# -- Loading module rv32_cpu_regfile
# -- Loading module rv32_cpu_alu
# -- Loading module rv32_cpu_lsu
# -- Loading module wb_ram
# -- Loading module wb_dpram
# -- Loading module rv32_cpu_cp_shifter_ser
# -- Loading module rv32_cpu_cp_mul_ser
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 16:31:25 on Oct 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:31:26 on Oct 18,2023, Elapsed time: 0:02:37
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 16:31:26 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.system_test(fast)
# Loading work.rv32_cpu(fast)
# Loading work.rv32_cpu_control(fast)
# Loading work.ip_fifo(fast)
# Loading work.rv32_cpu_regfile(fast)
# Loading work.rv32_cpu_alu(fast)
# Loading work.rv32_cpu_cp_shifter_ser(fast)
# Loading work.rv32_cpu_cp_mul_ser(fast)
# Loading work.rv32_cpu_lsu(fast)
# Loading work.wb_ram(fast)
# Loading work.wb_dpram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../neorv32.srcs/sim_1/new/tb.sv(36)
#    Time: 1015 ns  Iteration: 0  Instance: /tb
# Break at ../../../../neorv32.srcs/sim_1/new/tb.sv line 36
# End time: 17:50:02 on Oct 18,2023, Elapsed time: 1:18:36
# Errors: 0, Warnings: 0
