<!DOCTYPE html>


<html lang="en">


<head>


    <meta charset="UTF-8">


    <meta name="viewport" content="width=device-width, initial-scale=1.0">


    <title>Samson Hruday Chinta | Professional Profile</title>


    <meta name="description" content="Introduction and professional background of Samson Hruday Chinta.">


    <meta name="keywords" content="VLSI, Physical Design, Samson Hruday Chinta, About Me">





    <!-- Open Graph / Facebook -->


    <meta property="og:type" content="profile">


    <meta property="og:url" content="https://www.vlsiphysicaldesign.top/who-am-i">


    <meta property="og:title" content="Samson Hruday Chinta | Professional Profile">


    <meta property="og:description" content="Introduction and professional background of Samson Hruday Chinta.">


    <meta property="og:image" content="https://www.vlsiphysicaldesign.top/assets/images/social-share-image.jpg">





    <!-- Twitter -->


    <meta property="twitter:card" content="summary_large_image">


    <meta property="twitter:url" content="https://www.vlsiphysicaldesign.top/who-am-i">


    <meta property="twitter:title" content="Samson Hruday Chinta | Professional Profile">


    <meta property="twitter:description" content="Introduction and professional background of Samson Hruday Chinta.">


    <meta property="twitter:image" content="https://www.vlsiphysicaldesign.top/assets/images/social-share-image.jpg">





    <!-- Canonical URL -->


    <link rel="canonical" href="https://www.vlsiphysicaldesign.top/who-am-i" />





    <!-- Link to production-ready CSS. Generate this file using the command in the documentation. -->


    <link rel="preconnect" href="https://fonts.googleapis.com">


    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>


    <link rel="preload" href="https://fonts.googleapis.com/css2?family=Lora:wght@400;600&family=Poppins:wght@600;700&display=swap" as="style" onload="this.onload=null;this.rel='stylesheet'">


    <noscript><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Lora:wght@400;600&family=Poppins:wght@600;700&display=swap"></noscript>


    <link rel="stylesheet" href="main.css">


</head>


<body class="sub-page-body">





    <header id="main-header">


        <a href="/" class="logo">VLSI <span>Hub</span></a>





        <nav class="page-nav" id="page-navigation">


            <a href="/">Home</a>


            <a href="blog">Blog</a>


            <a href="work_sited">Works Cited</a>


            <a href="about#about">About</a>


            <a href="about#contact">Contact</a>


        </nav>


        


        <button class="mobile-nav-toggle" aria-controls="page-navigation" aria-expanded="false">


            <span class="hamburger-line"></span>


            <span class="hamburger-line"></span>


            <span class="hamburger-line"></span>


        </button>


    </header>





    <main class="container">


        <article>


            <section class="scroll-reveal">


                <div class="welcome-note">


                    <p>Welcome! This page serves as my professional resume. To explore the main VLSI content, please click on the '<strong>VLSI Hub</strong>' logo in the top-left corner.</p>


                </div>


            </section>





            <section class="hero-section scroll-reveal">


                <h1>Samson Hruday Chinta</h1>


                <p>University of Minnesota, Twin Cities</p>


            </section>


            


            <section class="scroll-reveal">


                <h2>Contact & Links</h2>


                <p><strong>Email:</strong> <a href="mailto:chint078@umn.edu">chint078@umn.edu</a></p>


                <p><strong>LinkedIn:</strong> <a href="https://www.linkedin.com/in/chintasamsonhruday/" target="_blank" rel="noopener noreferrer">linkedin.com/in/chintasamsonhruday</a></p>


            </section>





            <section class="scroll-reveal">


                <h2>Skills</h2>


                <ul>


                    <li><strong>Languages:</strong> Python, Tcl, C++</li>


                    <li><strong>Logic Design:</strong> SystemVerilog, Verilog, LT Spice, CMOS VLSI Design, Sizing, Dynamic Logic, Static Timing Analysis</li>


                    <li><strong>Tools:</strong> Synopsys, ICC2, Fusion Compiler, Verdi, Design Compiler, Primetime, Cadence Innovus, Virtuoso</li>


                    <li><strong>Coursework:</strong> VLSI Design I & II, VLSI Lab, Computer Architecture, Solid State Physics, VLSI Design Automation</li>


                </ul>


            </section>





            <section class="scroll-reveal">


                <h2>Work Experience</h2>


                


                <div>


                    <h3>CPU Physical Design Automation/Methodology Intern</h3>


                    <p><em>Intel Corporation | Austin, TX | May 2025 – Dec 2025</em></p>


                    <ul>


                        <li>Developed, tested and supported tools, APR flows and methodologies for building partitions using EDA tools.</li>


                        <li>Integrated new procedures into existing EDA tools, adding new features and improving script runtime by 30%.</li>


                        <li>Enabled APR flows for Intel 18A & TSMC N2P process nodes across multiple projects in regression tools.</li>


                        <li>Created a rapid-turnaround design case to test APR flows in Cadence (Innovus, Genus) and Synopsys tools (FC).</li>


                        <li>Collaborated with cross-functional teams to create comprehensive UPF, SAIF and DFT data for the test case.</li>


                    </ul>


                </div>





                <div>


                    <h3>Graduate Teaching Assistant</h3>


                    <p><em>University of Minnesota | Twin Cities, MN | Aug 2024 – May 2025</em></p>


                    <ul>


                        <li>Assisted students in EE3006 and Fundamentals of Electrical Engineering with lab work involving oscilloscopes, power supplies, signal generators, and power amplifiers, guiding them through circuit design and analysis.</li>


                    </ul>


                </div>





                <div>


                    <h3>Deputy Engineer</h3>


                    <p><em>Bharat Electronics Limited | Hyderabad, India | Dec 2022 – July 2024</em></p>


                    <ul>


                        <li>Engineered the FPGA solution for a military-grade Software-Defined Radio (SDR), enabling secure communications in the L-band (1.2-1.6 GHz) with a peak transmission power of 30 dBm.</li>


                        <li>Designed a 5G MMwave antenna that resonates at 27Ghz with a gain of 14 dBi; increased gain by 3 dBi using Metamaterials without compromising on Bandwidth.</li>


                        <li>Integrated high-speed ADCs & DACs, Power Amplifiers, and IQ modulation/demodulation for RF signal processing.</li>


                    </ul>


                </div>





            </section>


            


            <section class="scroll-reveal">


                <h2>Projects</h2>





                <div>


                    <h3>Pipelined CNN Convolution & Pooling Accelerator</h3>


                    <p><em>Tools: VCS Verdi, DC Compiler, Primetime | Jan 2025 – May 2025</em></p>


                    <ul>


                        <li>Architected and optimized a CNN accelerator in Verilog for the TSMC 16nm node, advancing the design from a 4 to 5-stage pipeline to boost maximum frequency by 45% to 1.82 GHz.</li>


                        <li>Executed logic synthesis and Static Timing Analysis (STA) using Synopsys Design Compiler, achieving timing closure on all critical reg2reg paths at 1.82 GHz with a 0.54 ns delay and zero slack.</li>


                        <li>Conducted post-synthesis PPA analysis at 0.8V, reporting a total power of 30.02 mW (via PrimeTime PX) and a 9,408.86 µm² cell area, with combinational logic consuming 93% of the power.</li>


                        <li>Verified functional correctness by running pre-synthesis & post-synthesis simulations for 65,536 test vectors in VCS.</li>


                    </ul>


                </div>





                <div>


                    <h3>Structural CDC Verification Engine for Gate-Level Netlists</h3>


                    <p><em>Tools: Python, Design Compiler | Jan 2025 – May 2025</em></p>


                    <ul>


                        <li>Deployed a Python-based structural analysis tool to parse Synopsys gate-level netlists and verify CDC integrity.</li>


                        <li>Implemented a custom graph-based engine with a Depth-First Search (DFS) algorithm to automatically detect all CDC paths, classify synchronizers, and identify unsafe crossings.</li>


                        <li>Integrated advanced checks for glitch-risk and multi-bit reconvergence hazards to reliable CDC signoff.</li>


                    </ul>


                </div>





                <div>


                <div>


                    <h3>RTL-to-GDSII Implementation of an 8x8 2D DCT Processor</h3>


                    <p><em>Tools: Primetime, DC Compiler, ICC2 | Aug 2024 – Dec 2024</em></p>


                    <ul>


                        <li>Designed RTL in Verilog, incorporating an FSM and a counter to synchronize control signals and data flow across submodules, achieving 833 MHz clock speed and 17 mW power consumption.</li>


                        <li>Performed synthesis using Synopsys Design Compiler, optimizing area (17,000 µm²), power, and timing, achieving 30% clock gating efficiency, and incorporated scan chains achieving 99.89% fault coverage.</li>


                        <li>Reduced PPA with floorplanning, power planning, placement, CTS, and routing (PnR) in Synopsys ICC2, resolving IR drop issues and optimizing pin placement for minimal congestion.</li>


                        <li>Optimized placement and CTS, achieving 100 ps clock skew, reducing routing congestion from 5% to 0.1%.</li>


                        <li>Implemented global and detailed routing, and completed signoff analysis using PrimeTime.</li>


                    </ul>


                </div>





                <div>


                    <h3>4-to-1 Integrate-and-Fire Neuron Design for High Speed Applications</h3>


                    <p><em>Tools: TSMC 16nm PDK | Oct 2024 – Dec 2024</em></p>


                    <ul>


                        <li>Formulated a high-speed 4-to-1 Integrate-and-Fire (IF) neuron, achieving improved latency and power efficiency.</li>


                        <li>Utilized custom Assessed 1-bit adders, Dynamic D flip-flops, and logic gates using 16nm TSMC PDK.</li>


                        <li>Analyzed propagation delay of a combinational circuit, optimized it to 61ps, and combined with a C2MOS flip-flop, achieving a 15GHz operating frequency.</li>


                        <li>Efficiently determined 1-bit firing condition (F) to integrated output (z), optimizing signal integrity and speed.</li>


                    </ul>


                </div>





                <div>


                    <h3>CMOS Inverter Analysis</h3>


                    <p><em>Tools: Cadence Virtuoso, Hspice, TSMC 16nm PDK | Nov 2024 – Dec 2024</em></p>


                    <ul>


                        <li>Simulated CMOS inverter circuits in Cadence Virtuoso and Hspice using 16nm TSMC PDK.</li>


                        <li>Evaluated propagation delay, power dissipation, and switching characteristics for 16nm FinFET design.</li>


                        <li>Assessed 2nd order metrics like leakage current, focusing on advanced low-power performance.</li>


                        <li><strong>Skills:</strong> SPICE · Cadence Spectre · Cadence Virtuoso · Integrated Circuits (IC) · Application-Specific Integrated Circuits (ASIC)</li>


                    </ul>


                </div>


            </section>





            <!-- Bottom Navigation -->


            <section class="bottom-nav">


                <a href="projects">


                    <span class="nav-label">&larr; Previous</span>


                    <span class="nav-title">Projects</span>


                </a>


                <a href="about" class="nav-next">


                    <span class="nav-label">Next &rarr;</span>


                    <span class="nav-title">About & Contact</span>


                </a>


            </section>





        </article>


    </main>





    <script src="main.js" defer></script>





    <script type="application/ld+json">


    {


      "@context": "https://schema.org",


      "@type": "ProfilePage",


      "mainEntityOfPage": {


        "@type": "WebPage",


        "@id": "https://www.vlsiphysicaldesign.top/who-am-i"


      },


      "headline": "About Samson Hruday Chinta",


      "description": "Professional resume and profile for Samson Hruday Chinta, detailing skills, work experience, and projects in VLSI physical design.",


      "mainEntity": {


        "@type": "Person",


        "name": "Samson Hruday Chinta",


        "email": "mailto:chint078@umn.edu",


        "alumniOf": {


          "@type": "CollegeOrUniversity",


          "name": "University of Minnesota, Twin Cities"


        },


        "jobTitle": "CPU Physical Design Automation/Methodology Intern",


        "worksFor": {


          "@type": "Organization",


          "name": "Intel Corporation"


        },


        "sameAs": "https://www.linkedin.com/in/chintasamsonhruday/",


        "knowsAbout": [


          "VLSI",


          "Physical Design",


          "Logic Design",


          "Python",


          "Tcl",


          "SystemVerilog",


          "Synopsys"


        ]


      }


    }


    </script>


</body>


</html>


