0.7
2020.2
Oct 14 2022
05:20:55
d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1713205068,verilog,,,,blk_mem_gen_0,,uvm,../../../../hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1713205060,verilog,,d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,blk_mem_gen_1,,uvm,../../../../hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1713205065,verilog,,d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v,,clk_wiz_0,,uvm,../../../../hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1713205065,verilog,,d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v,1713205067,verilog,,d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v,,encode,,uvm,../../../../hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,1713205067,verilog,,d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v,,hdmi_tx_v1_0,,uvm,../../../../hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v,1713205067,verilog,,d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v,,serdes_10_to_1,,uvm,../../../../hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v,1713205067,verilog,,d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,,srldelay,,uvm,../../../../hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v,1713205067,verilog,,d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,hdmi_tx_0,,uvm,../../../../hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
d:/ZJUI/ECE385/labs/final/final_project/final_project.tmp/hdmi_controller_v1_0_project/hdmi_controller_v1_0_project.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
d:/ZJUI/ECE385/labs/final/ip_repo/hdmi_controller_1_0/src/Color_Mapper.sv,1713213271,systemVerilog,,d:/ZJUI/ECE385/labs/final/ip_repo/hdmi_controller_1_0/src/VGA_controller.sv,,color_mapper,,uvm,../../../../hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
d:/ZJUI/ECE385/labs/final/ip_repo/hdmi_controller_1_0/src/VGA_controller.sv,1685750006,systemVerilog,,d:/ZJUI/ECE385/labs/final/ip_repo/hdmi_controller_1_0/src/hdmi_controller_v1_0.sv,,vga_controller,,uvm,../../../../hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
d:/ZJUI/ECE385/labs/final/ip_repo/hdmi_controller_1_0/src/hdmi_controller_v1_0.sv,1713211310,systemVerilog,,d:/ZJUI/ECE385/labs/final/ip_repo/hdmi_controller_1_0/src/hdmi_controller_v1_0_AXI.sv,,hdmi_controller_v1_0,,uvm,../../../../hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
d:/ZJUI/ECE385/labs/final/ip_repo/hdmi_controller_1_0/src/hdmi_controller_v1_0_AXI.sv,1713221021,systemVerilog,,d:/ZJUI/ECE385/labs/final/ip_repo/hdmi_controller_1_0/src/hdmi_controller_v1_0_tb.sv,,hdmi_controller_v1_0_AXI,,uvm,../../../../hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
d:/ZJUI/ECE385/labs/final/ip_repo/hdmi_controller_1_0/src/hdmi_controller_v1_0_tb.sv,1713221772,systemVerilog,,,,hdmi_controller_tb,,uvm,../../../../hdmi_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0,,,,,
